#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17b9c60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17d1bf0 .scope module, "tb" "tb" 3 129;
 .timescale -12 -12;
L_0x17b7b40 .functor NOT 1, L_0x1831910, C4<0>, C4<0>, C4<0>;
L_0x17b8cc0 .functor XOR 3, L_0x1831610, L_0x18316b0, C4<000>, C4<000>;
L_0x17ddcf0 .functor XOR 3, L_0x17b8cc0, L_0x18317a0, C4<000>, C4<000>;
v0x181e4b0_0 .net *"_ivl_10", 2 0, L_0x18317a0;  1 drivers
v0x181e5b0_0 .net *"_ivl_12", 2 0, L_0x17ddcf0;  1 drivers
v0x181e690_0 .net *"_ivl_2", 2 0, L_0x1831570;  1 drivers
v0x181e750_0 .net *"_ivl_4", 2 0, L_0x1831610;  1 drivers
v0x181e830_0 .net *"_ivl_6", 2 0, L_0x18316b0;  1 drivers
v0x181e960_0 .net *"_ivl_8", 2 0, L_0x17b8cc0;  1 drivers
v0x181ea40_0 .var "clk", 0 0;
v0x181eae0_0 .net "g_dut", 3 1, L_0x1830260;  1 drivers
v0x181eba0_0 .net "g_ref", 3 1, L_0x182f800;  1 drivers
v0x181ec40_0 .net "r", 3 1, v0x181b1a0_0;  1 drivers
v0x181ece0_0 .net "resetn", 0 0, L_0x17b7d80;  1 drivers
v0x181ed80_0 .var/2u "stats1", 159 0;
v0x181ee60_0 .var/2u "strobe", 0 0;
v0x181ef20_0 .net "tb_match", 0 0, L_0x1831910;  1 drivers
v0x181efc0_0 .net "tb_mismatch", 0 0, L_0x17b7b40;  1 drivers
v0x181f060_0 .net "wavedrom_enable", 0 0, v0x181b500_0;  1 drivers
v0x181f100_0 .net "wavedrom_title", 511 0, v0x181b5a0_0;  1 drivers
E_0x17cd1e0/0 .event negedge, v0x1819db0_0;
E_0x17cd1e0/1 .event posedge, v0x1819db0_0;
E_0x17cd1e0 .event/or E_0x17cd1e0/0, E_0x17cd1e0/1;
L_0x1831570 .concat [ 3 0 0 0], L_0x182f800;
L_0x1831610 .concat [ 3 0 0 0], L_0x182f800;
L_0x18316b0 .concat [ 3 0 0 0], L_0x1830260;
L_0x18317a0 .concat [ 3 0 0 0], L_0x182f800;
L_0x1831910 .cmp/eeq 3, L_0x1831570, L_0x17ddcf0;
S_0x17d1d80 .scope module, "good1" "reference_module" 3 170, 3 4 0, S_0x17d1bf0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 3 "r";
    .port_info 3 /OUTPUT 3 "g";
P_0x17f7e00 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0x17f7e40 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
P_0x17f7e80 .param/l "C" 0 3 10, +C4<00000000000000000000000000000010>;
P_0x17f7ec0 .param/l "D" 0 3 10, +C4<00000000000000000000000000000011>;
v0x17bf350_0 .net *"_ivl_12", 31 0, L_0x182f520;  1 drivers
L_0x7fcd54f770a8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x17c0780_0 .net *"_ivl_15", 29 0, L_0x7fcd54f770a8;  1 drivers
L_0x7fcd54f770f0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x17b7bb0_0 .net/2u *"_ivl_16", 31 0, L_0x7fcd54f770f0;  1 drivers
v0x17b7e50_0 .net *"_ivl_18", 0 0, L_0x182f660;  1 drivers
v0x17b8110_0 .net *"_ivl_2", 31 0, L_0x181f220;  1 drivers
v0x17b8910_0 .net *"_ivl_23", 31 0, L_0x182f990;  1 drivers
L_0x7fcd54f77138 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x17b8dd0_0 .net *"_ivl_26", 29 0, L_0x7fcd54f77138;  1 drivers
L_0x7fcd54f77180 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1819900_0 .net/2u *"_ivl_27", 31 0, L_0x7fcd54f77180;  1 drivers
v0x18199e0_0 .net *"_ivl_29", 0 0, L_0x182fb10;  1 drivers
L_0x7fcd54f77018 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1819b30_0 .net *"_ivl_5", 29 0, L_0x7fcd54f77018;  1 drivers
L_0x7fcd54f77060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1819c10_0 .net/2u *"_ivl_6", 31 0, L_0x7fcd54f77060;  1 drivers
v0x1819cf0_0 .net *"_ivl_8", 0 0, L_0x182f3b0;  1 drivers
v0x1819db0_0 .net "clk", 0 0, v0x181ea40_0;  1 drivers
v0x1819e70_0 .net "g", 3 1, L_0x182f800;  alias, 1 drivers
v0x1819f50_0 .var "next", 1 0;
v0x181a030_0 .net "r", 3 1, v0x181b1a0_0;  alias, 1 drivers
v0x181a110_0 .net "resetn", 0 0, L_0x17b7d80;  alias, 1 drivers
v0x181a2e0_0 .var "state", 1 0;
E_0x17ccdd0 .event anyedge, v0x181a030_0, v0x181a2e0_0;
E_0x17ce060 .event posedge, v0x1819db0_0;
L_0x181f220 .concat [ 2 30 0 0], v0x181a2e0_0, L_0x7fcd54f77018;
L_0x182f3b0 .cmp/eq 32, L_0x181f220, L_0x7fcd54f77060;
L_0x182f520 .concat [ 2 30 0 0], v0x181a2e0_0, L_0x7fcd54f770a8;
L_0x182f660 .cmp/eq 32, L_0x182f520, L_0x7fcd54f770f0;
L_0x182f800 .concat8 [ 1 1 1 0], L_0x182f3b0, L_0x182f660, L_0x182fb10;
L_0x182f990 .concat [ 2 30 0 0], v0x181a2e0_0, L_0x7fcd54f77138;
L_0x182fb10 .cmp/eq 32, L_0x182f990, L_0x7fcd54f77180;
S_0x181a440 .scope module, "stim1" "stimulus_gen" 3 165, 3 37 0, S_0x17d1bf0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "resetn";
    .port_info 2 /OUTPUT 3 "r";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
L_0x17b7d80 .functor NOT 1, v0x181b270_0, C4<0>, C4<0>, C4<0>;
v0x181b0d0_0 .net "clk", 0 0, v0x181ea40_0;  alias, 1 drivers
v0x181b1a0_0 .var "r", 3 1;
v0x181b270_0 .var "reset", 0 0;
v0x181b340_0 .net "resetn", 0 0, L_0x17b7d80;  alias, 1 drivers
v0x181b410_0 .net "tb_match", 0 0, L_0x1831910;  alias, 1 drivers
v0x181b500_0 .var "wavedrom_enable", 0 0;
v0x181b5a0_0 .var "wavedrom_title", 511 0;
S_0x181a6c0 .scope task, "reset_test" "reset_test" 3 48, 3 48 0, S_0x181a440;
 .timescale -12 -12;
v0x181a8e0_0 .var/2u "arfail", 0 0;
v0x181a9c0_0 .var "async", 0 0;
v0x181aa80_0 .var/2u "datafail", 0 0;
v0x181ab20_0 .var/2u "srfail", 0 0;
E_0x17fce00 .event negedge, v0x1819db0_0;
TD_tb.stim1.reset_test ;
    %wait E_0x17ce060;
    %wait E_0x17ce060;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x181b270_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17ce060;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x17fce00;
    %load/vec4 v0x181b410_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x181aa80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x181b270_0, 0;
    %wait E_0x17ce060;
    %load/vec4 v0x181b410_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x181a8e0_0, 0, 1;
    %wait E_0x17ce060;
    %load/vec4 v0x181b410_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x181ab20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x181b270_0, 0;
    %load/vec4 v0x181ab20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 62 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x181a8e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x181a9c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x181aa80_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x181a9c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 64 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x181abe0 .scope task, "wavedrom_start" "wavedrom_start" 3 75, 3 75 0, S_0x181a440;
 .timescale -12 -12;
v0x181ade0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x181aec0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 78, 3 78 0, S_0x181a440;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x181b740 .scope module, "top_module1" "top_module" 3 176, 4 1 0, S_0x17d1bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 3 "r";
    .port_info 3 /OUTPUT 3 "g";
P_0x181b920 .param/l "A" 0 4 9, C4<00>;
P_0x181b960 .param/l "B" 0 4 10, C4<01>;
P_0x181b9a0 .param/l "C" 0 4 11, C4<10>;
P_0x181b9e0 .param/l "D" 0 4 12, C4<11>;
L_0x17b8040 .functor AND 1, L_0x18303f0, L_0x1830790, C4<1>, C4<1>;
L_0x17b87c0 .functor AND 1, L_0x17b8040, L_0x1830c70, C4<1>, C4<1>;
L_0x1830db0 .functor AND 1, L_0x17b87c0, L_0x1831120, C4<1>, C4<1>;
v0x181bca0_0 .net *"_ivl_10", 0 0, L_0x182fe20;  1 drivers
L_0x7fcd54f772a0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x181bda0_0 .net/2u *"_ivl_14", 1 0, L_0x7fcd54f772a0;  1 drivers
v0x181be80_0 .net *"_ivl_16", 0 0, L_0x182ff60;  1 drivers
L_0x7fcd54f772e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x181bf50_0 .net/2u *"_ivl_18", 0 0, L_0x7fcd54f772e8;  1 drivers
L_0x7fcd54f771c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x181c030_0 .net/2u *"_ivl_2", 1 0, L_0x7fcd54f771c8;  1 drivers
L_0x7fcd54f77330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x181c160_0 .net/2u *"_ivl_20", 0 0, L_0x7fcd54f77330;  1 drivers
v0x181c240_0 .net *"_ivl_22", 0 0, L_0x18300a0;  1 drivers
L_0x7fcd54f77378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x181c320_0 .net/2u *"_ivl_27", 1 0, L_0x7fcd54f77378;  1 drivers
v0x181c400_0 .net *"_ivl_29", 0 0, L_0x18303f0;  1 drivers
v0x181c550_0 .net *"_ivl_32", 0 0, L_0x1830520;  1 drivers
v0x181c630_0 .net *"_ivl_33", 31 0, L_0x1830650;  1 drivers
L_0x7fcd54f773c0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x181c710_0 .net *"_ivl_36", 30 0, L_0x7fcd54f773c0;  1 drivers
L_0x7fcd54f77408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x181c7f0_0 .net/2u *"_ivl_37", 31 0, L_0x7fcd54f77408;  1 drivers
v0x181c8d0_0 .net *"_ivl_39", 0 0, L_0x1830790;  1 drivers
v0x181c990_0 .net *"_ivl_4", 0 0, L_0x182fca0;  1 drivers
v0x181ca50_0 .net *"_ivl_42", 0 0, L_0x17b8040;  1 drivers
v0x181cb10_0 .net *"_ivl_44", 0 0, L_0x1830970;  1 drivers
v0x181cd00_0 .net *"_ivl_45", 31 0, L_0x1830a70;  1 drivers
L_0x7fcd54f77450 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x181cde0_0 .net *"_ivl_48", 30 0, L_0x7fcd54f77450;  1 drivers
L_0x7fcd54f77498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x181cec0_0 .net/2u *"_ivl_49", 31 0, L_0x7fcd54f77498;  1 drivers
v0x181cfa0_0 .net *"_ivl_51", 0 0, L_0x1830c70;  1 drivers
v0x181d060_0 .net *"_ivl_54", 0 0, L_0x17b87c0;  1 drivers
v0x181d120_0 .net *"_ivl_56", 0 0, L_0x1830ec0;  1 drivers
v0x181d200_0 .net *"_ivl_57", 31 0, L_0x1830f60;  1 drivers
L_0x7fcd54f77210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x181d2e0_0 .net/2u *"_ivl_6", 0 0, L_0x7fcd54f77210;  1 drivers
L_0x7fcd54f774e0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x181d3c0_0 .net *"_ivl_60", 30 0, L_0x7fcd54f774e0;  1 drivers
L_0x7fcd54f77528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x181d4a0_0 .net/2u *"_ivl_61", 31 0, L_0x7fcd54f77528;  1 drivers
v0x181d580_0 .net *"_ivl_63", 0 0, L_0x1831120;  1 drivers
v0x181d640_0 .net *"_ivl_66", 0 0, L_0x1830db0;  1 drivers
L_0x7fcd54f77570 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x181d700_0 .net/2u *"_ivl_67", 0 0, L_0x7fcd54f77570;  1 drivers
L_0x7fcd54f775b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x181d7e0_0 .net/2u *"_ivl_69", 0 0, L_0x7fcd54f775b8;  1 drivers
v0x181d8c0_0 .net *"_ivl_71", 0 0, L_0x1831300;  1 drivers
L_0x7fcd54f77258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x181d9a0_0 .net/2u *"_ivl_8", 0 0, L_0x7fcd54f77258;  1 drivers
v0x181dc90_0 .net "clk", 0 0, v0x181ea40_0;  alias, 1 drivers
v0x181dd30_0 .net "g", 3 1, L_0x1830260;  alias, 1 drivers
v0x181de10_0 .var "next_state", 1 0;
v0x181def0_0 .net "r", 3 1, v0x181b1a0_0;  alias, 1 drivers
v0x181e000_0 .net "resetn", 0 0, L_0x17b7d80;  alias, 1 drivers
v0x181e0f0_0 .var "state", 1 0;
E_0x17af9f0 .event anyedge, v0x181a030_0, v0x181e0f0_0;
E_0x181bc40/0 .event negedge, v0x181a110_0;
E_0x181bc40/1 .event posedge, v0x1819db0_0;
E_0x181bc40 .event/or E_0x181bc40/0, E_0x181bc40/1;
L_0x182fca0 .cmp/eq 2, v0x181e0f0_0, L_0x7fcd54f771c8;
L_0x182fe20 .functor MUXZ 1, L_0x7fcd54f77258, L_0x7fcd54f77210, L_0x182fca0, C4<>;
L_0x182ff60 .cmp/eq 2, v0x181e0f0_0, L_0x7fcd54f772a0;
L_0x18300a0 .functor MUXZ 1, L_0x7fcd54f77330, L_0x7fcd54f772e8, L_0x182ff60, C4<>;
L_0x1830260 .concat8 [ 1 1 1 0], L_0x182fe20, L_0x18300a0, L_0x1831300;
L_0x18303f0 .cmp/eq 2, v0x181e0f0_0, L_0x7fcd54f77378;
L_0x1830520 .part v0x181b1a0_0, 0, 1;
L_0x1830650 .concat [ 1 31 0 0], L_0x1830520, L_0x7fcd54f773c0;
L_0x1830790 .cmp/eq 32, L_0x1830650, L_0x7fcd54f77408;
L_0x1830970 .part v0x181b1a0_0, 1, 1;
L_0x1830a70 .concat [ 1 31 0 0], L_0x1830970, L_0x7fcd54f77450;
L_0x1830c70 .cmp/eq 32, L_0x1830a70, L_0x7fcd54f77498;
L_0x1830ec0 .part v0x181b1a0_0, 2, 1;
L_0x1830f60 .concat [ 1 31 0 0], L_0x1830ec0, L_0x7fcd54f774e0;
L_0x1831120 .cmp/eq 32, L_0x1830f60, L_0x7fcd54f77528;
L_0x1831300 .functor MUXZ 1, L_0x7fcd54f775b8, L_0x7fcd54f77570, L_0x1830db0, C4<>;
S_0x181e250 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 184, 3 184 0, S_0x17d1bf0;
 .timescale -12 -12;
E_0x181e430 .event anyedge, v0x181ee60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x181ee60_0;
    %nor/r;
    %assign/vec4 v0x181ee60_0, 0;
    %wait E_0x181e430;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x181a440;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x181b270_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x181b1a0_0, 0;
    %wait E_0x17ce060;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x181b1a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %pad/s 1;
    %store/vec4 v0x181a9c0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x181a6c0;
    %join;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x181b1a0_0, 0;
    %wait E_0x17ce060;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x181b1a0_0, 0;
    %wait E_0x17ce060;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x181b1a0_0, 0;
    %wait E_0x17ce060;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x181b1a0_0, 0;
    %wait E_0x17ce060;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x181b1a0_0, 0;
    %wait E_0x17ce060;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x181b1a0_0, 0;
    %wait E_0x17ce060;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x181b1a0_0, 0;
    %wait E_0x17ce060;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x181b1a0_0, 0;
    %wait E_0x17ce060;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x181b1a0_0, 0;
    %wait E_0x17ce060;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x181b1a0_0, 0;
    %wait E_0x17ce060;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x181b1a0_0, 0;
    %wait E_0x17ce060;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x181b1a0_0, 0;
    %wait E_0x17ce060;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x181b1a0_0, 0;
    %wait E_0x17ce060;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x181b1a0_0, 0;
    %wait E_0x17ce060;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x181b1a0_0, 0;
    %wait E_0x17ce060;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x181b1a0_0, 0;
    %wait E_0x17ce060;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x181b1a0_0, 0;
    %wait E_0x17ce060;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x181b1a0_0, 0;
    %wait E_0x17fce00;
    %fork TD_tb.stim1.wavedrom_stop, S_0x181aec0;
    %join;
    %wait E_0x17ce060;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x181b270_0, 0;
    %wait E_0x17ce060;
    %wait E_0x17ce060;
    %pushi/vec4 500, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17fce00;
    %vpi_func 3 120 "$random" 32 {0 0 0};
    %pushi/vec4 63, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x181b270_0, 0;
    %vpi_func 3 121 "$random" 32 {0 0 0};
    %pad/s 3;
    %assign/vec4 v0x181b1a0_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 124 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x17d1d80;
T_5 ;
    %wait E_0x17ce060;
    %load/vec4 v0x181a110_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x181a2e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1819f50_0;
    %assign/vec4 v0x181a2e0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x17d1d80;
T_6 ;
    %wait E_0x17ccdd0;
    %load/vec4 v0x181a2e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x1819f50_0, 0, 2;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v0x181a030_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1819f50_0, 0, 2;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x181a030_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1819f50_0, 0, 2;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0x181a030_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1819f50_0, 0, 2;
    %jmp T_6.11;
T_6.10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1819f50_0, 0, 2;
T_6.11 ;
T_6.9 ;
T_6.7 ;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v0x181a030_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %pad/s 2;
    %store/vec4 v0x1819f50_0, 0, 2;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0x181a030_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %pad/s 2;
    %store/vec4 v0x1819f50_0, 0, 2;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0x181a030_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_6.16, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_6.17, 8;
T_6.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.17, 8;
 ; End of false expr.
    %blend;
T_6.17;
    %pad/s 2;
    %store/vec4 v0x1819f50_0, 0, 2;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x181b740;
T_7 ;
    %wait E_0x181bc40;
    %load/vec4 v0x181e000_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x181e0f0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x181de10_0;
    %assign/vec4 v0x181e0f0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x181b740;
T_8 ;
    %wait E_0x17af9f0;
    %load/vec4 v0x181e0f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x181de10_0, 0, 2;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v0x181def0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_8.8, 4;
    %load/vec4 v0x181def0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.8;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.7, 9;
    %load/vec4 v0x181def0_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.5, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x181de10_0, 0, 2;
    %jmp T_8.6;
T_8.5 ;
    %load/vec4 v0x181def0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.9, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x181de10_0, 0, 2;
    %jmp T_8.10;
T_8.9 ;
    %load/vec4 v0x181def0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.11, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x181de10_0, 0, 2;
    %jmp T_8.12;
T_8.11 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x181de10_0, 0, 2;
T_8.12 ;
T_8.10 ;
T_8.6 ;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v0x181def0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_8.15, 4;
    %load/vec4 v0x181dd30_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.13, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x181de10_0, 0, 2;
    %jmp T_8.14;
T_8.13 ;
    %load/vec4 v0x181dd30_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.16, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x181de10_0, 0, 2;
    %jmp T_8.17;
T_8.16 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x181de10_0, 0, 2;
T_8.17 ;
T_8.14 ;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x181def0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_8.20, 4;
    %load/vec4 v0x181dd30_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.18, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x181de10_0, 0, 2;
    %jmp T_8.19;
T_8.18 ;
    %load/vec4 v0x181dd30_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.21, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x181de10_0, 0, 2;
    %jmp T_8.22;
T_8.21 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x181de10_0, 0, 2;
T_8.22 ;
T_8.19 ;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x17d1bf0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x181ea40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x181ee60_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0x17d1bf0;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x181ea40_0;
    %inv;
    %store/vec4 v0x181ea40_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x17d1bf0;
T_11 ;
    %vpi_call/w 3 157 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 158 "$dumpvars", 32'sb00000000000000000000000000000001, v0x181b0d0_0, v0x181efc0_0, v0x181ea40_0, v0x181ece0_0, v0x181ec40_0, v0x181eba0_0, v0x181eae0_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x17d1bf0;
T_12 ;
    %load/vec4 v0x181ed80_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x181ed80_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x181ed80_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "g", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "g" {0 0 0};
T_12.1 ;
    %load/vec4 v0x181ed80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x181ed80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 196 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 197 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x181ed80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x181ed80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 198 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0x17d1bf0;
T_13 ;
    %wait E_0x17cd1e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x181ed80_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x181ed80_0, 4, 32;
    %load/vec4 v0x181ef20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x181ed80_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 209 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x181ed80_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x181ed80_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x181ed80_0, 4, 32;
T_13.0 ;
    %load/vec4 v0x181eba0_0;
    %load/vec4 v0x181eba0_0;
    %load/vec4 v0x181eae0_0;
    %xor;
    %load/vec4 v0x181eba0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0x181ed80_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 213 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x181ed80_0, 4, 32;
T_13.6 ;
    %load/vec4 v0x181ed80_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x181ed80_0, 4, 32;
T_13.4 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2013_q2afsm/2013_q2afsm_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/2013_q2afsm/iter2/response3/top_module.sv";
