#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Nov 14 22:43:59 2020
# Process ID: 21848
# Current directory: D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/SPI_Test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17692 D:\SeniorProject\Oscilloscope_Senior_Project\Verilog\SPI_Test\SPI_Test.xpr
# Log file: D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/SPI_Test/vivado.log
# Journal file: D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/SPI_Test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/SPI_Test/SPI_Test.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/SPI_Test/tb_behav.wcfg
source tb.tcl
export_ip_user_files -of_objects  [get_files D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/SPI_Test/tb_behav.wcfg] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/SPI_Test/tb_behav.wcfg
close_sim
launch_simulation
source tb.tcl
close_sim
launch_simulation
source tb.tcl
relaunch_sim
close_sim
launch_simulation
source tb.tcl
run 1000 ns
run 1000 ns
relaunch_sim
run 1000 ns
remove_forces { {/tb/u_SPI/MOSI_Raw} }
relaunch_sim
run 1000 ns
relaunch_sim
relaunch_sim
run 1000 ns
relaunch_sim
relaunch_sim
run 1000 ns
relaunch_sim
run 1000 ns
relaunch_sim
run 1000 ns
relaunch_sim
run 1000 ns
relaunch_sim
relaunch_sim
run 1000 ns
relaunch_sim
run 1000 ns
relaunch_sim
run 1000 ns
relaunch_sim
run 1000 ns
relaunch_sim
run 1000 ns
relaunch_sim
run 1000 ns
relaunch_sim
run 1000 ns
relaunch_sim
relaunch_sim
close_sim
launch_simulation
source tb.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
run 1000 ns
relaunch_sim
run 1000 ns
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
relaunch_sim
run 1000 ns
relaunch_sim
run 1000 ns
relaunch_sim
run 1000 ns
relaunch_sim
run 1000 ns
relaunch_sim
run 1000 ns
relaunch_sim
run 1000 ns
relaunch_sim
relaunch_sim
relaunch_sim
run 1000 ns
relaunch_sim
run 1000 ns
relaunch_sim
relaunch_sim
relaunch_sim
run 1000 ns
relaunch_sim
run 1000 ns
relaunch_sim
run 1000 ns
relaunch_sim
run 1000 ns
relaunch_sim
run 1000 ns
relaunch_sim
run 1000 ns
relaunch_sim
run 1000 ns
relaunch_sim
run 1000 ns
relaunch_sim
run 1000 ns
relaunch_sim
run 1000 ns
relaunch_sim
run 1000 ns
relaunch_sim
run 1000 ns
relaunch_sim
run 1000 ns
relaunch_sim
run 1000 ns
relaunch_sim
run 1000 ns
relaunch_sim
run 1000 ns
relaunch_sim
run 1000 ns
relaunch_sim
run 1000 ns
relaunch_sim
run 1000 ns
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
run 1000 ns
relaunch_sim
run 1000 ns
relaunch_sim
run 1000 ns
relaunch_sim
run 1000 ns
run 1000 ns
relaunch_sim
run 1000 ns
run 1000 ns
run 1000 ns
relaunch_sim
run 1000 ns
relaunch_sim
run 1000 ns
run 1000 ns
relaunch_sim
run 1000 ns
relaunch_sim
run 1000 ns
run 1000 ns
run 1000 ns
relaunch_sim
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
relaunch_sim
run 1000 ns
run 1000 ns
run 1000 ns
relaunch_sim
run 1000 ns
run 1000 ns
relaunch_sim
run 1000 ns
run 1000 ns
relaunch_sim
run 1000 ns
relaunch_sim
relaunch_sim
relaunch_sim
run 1000 ns
relaunch_sim
run 1000 ns
run 1000 ns
run 1000 ns
relaunch_sim
run 3000 ns
run 2000 ns
relaunch_sim
run 2000 ns
relaunch_sim
run 2000 ns
save_wave_config {D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/SPI_Test/tb_behav1.wcfg}
add_files -fileset sim_1 -norecurse D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/SPI_Test/tb_behav1.wcfg
set_property xsim.view {D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/SPI_Test/tb_behav.wcfg D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/SPI_Test/tb_behav1.wcfg} [get_filesets sim_1]
relaunch_sim
run 2000 ns
relaunch_sim
run 2000 ns
relaunch_sim
run 2000 ns
save_wave_config {D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/SPI_Test/tb_behav1.wcfg}
run all
close_sim
launch_simulation
open_wave_config D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/SPI_Test/tb_behav1.wcfg
source tb.tcl
run 2000 ns
close_sim
