{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1532410750103 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1532410750108 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 24 14:39:09 2018 " "Processing started: Tue Jul 24 14:39:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1532410750108 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1532410750108 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta dmb1test -c dmb1test " "Command: quartus_sta dmb1test -c dmb1test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1532410750108 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1532410750241 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1532410752252 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1532410752252 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1532410752293 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1532410752293 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1532410753224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1532410753224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1532410753224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1532410753224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1532410753224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1532410753224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1532410753224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1532410753224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1532410753224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1532410753224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1532410753224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1532410753224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1532410753224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1532410753224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1532410753224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1532410753224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1532410753224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1532410753224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1532410753224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1532410753224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1532410753224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1532410753224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1532410753224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1532410753224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1532410753224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1532410753224 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1532410753224 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1532410753224 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1532410753224 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_pa72 " "Entity dcfifo_pa72" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1532410753224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1532410753224 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1532410753224 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_q7q1 " "Entity dcfifo_q7q1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1532410753224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe14\|dffe15a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1532410753224 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1532410753224 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1532410753224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1532410753224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1532410753224 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1532410753224 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1532410753224 ""}
{ "Info" "ISTA_SDC_FOUND" "dmb1test.sdc " "Reading SDC File: 'dmb1test.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1532410753276 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1532410753277 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "dmb1test.sdc 189 *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a* keeper " "Ignored filter at dmb1test.sdc(189): *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a* could not be matched with a keeper" {  } { { "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/dmb1test.sdc" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/dmb1test.sdc" 189 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1532410753284 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path dmb1test.sdc 189 Argument <to> is an empty collection " "Ignored set_false_path at dmb1test.sdc(189): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a*\}\] " "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a*\}\]" {  } { { "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/dmb1test.sdc" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/dmb1test.sdc" 189 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1532410753285 ""}  } { { "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/dmb1test.sdc" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/dmb1test.sdc" 189 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1532410753285 ""}
{ "Info" "ISTA_SDC_FOUND" "TestRO/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'TestRO/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1532410753300 ""}
{ "Info" "ISTA_SDC_FOUND" "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1532410753309 ""}
{ "Info" "ISTA_SDC_FOUND" "TestRO/synthesis/submodules/TestRO_fifo_0.sdc " "Reading SDC File: 'TestRO/synthesis/submodules/TestRO_fifo_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1532410753314 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dac_spi2:spi2_inst\|enbcnt\[0\] " "Node: dac_spi2:spi2_inst\|enbcnt\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dac_spi2:spi2_inst\|sclksrc dac_spi2:spi2_inst\|enbcnt\[0\] " "Register dac_spi2:spi2_inst\|sclksrc is being clocked by dac_spi2:spi2_inst\|enbcnt\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1532410753368 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1532410753368 "|top|dac_spi2:spi2_inst|enbcnt[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1532410753388 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1532410753388 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1532410753388 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1532410753388 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1532410753388 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1532410753388 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1532410753388 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1532410753388 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1532410753388 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1532410753388 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: test_A1\|nios2_gen2_0\|cpu\|the_TestRO_nios2_gen2_0_cpu_nios2_oci\|the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: test_A1\|nios2_gen2_0\|cpu\|the_TestRO_nios2_gen2_0_cpu_nios2_oci\|the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1532410753388 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1532410753388 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1532410753547 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: gaclk1 was found on node: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with settings that do not match the following PLL specifications: " "Clock: gaclk1 was found on node: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 4, found: 1), -divide_by (expected: 2, found: 1) " "-multiply_by (expected: 4, found: 1), -divide_by (expected: 2, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1532410753550 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1532410753550 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: gaclk2 was found on node: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with settings that do not match the following PLL specifications: " "Clock: gaclk2 was found on node: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 4, found: 1), -divide_by (expected: 2, found: 1) " "-multiply_by (expected: 4, found: 1), -divide_by (expected: 2, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1532410753550 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1532410753550 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1532410753550 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1532410753852 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1532410753869 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.008 " "Worst-case setup slack is 0.008" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410754208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410754208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.008               0.000 aclk1  " "    0.008               0.000 aclk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410754208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.128               0.000 aclk2  " "    0.128               0.000 aclk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410754208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.321               0.000 lgcclk  " "    1.321               0.000 lgcclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410754208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.318               0.000 altera_reserved_tck  " "   11.318               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410754208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.660               0.000 sysclk  " "   45.660               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410754208 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1532410754208 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.319 " "Worst-case hold slack is 0.319" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410754275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410754275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.319               0.000 aclk1  " "    0.319               0.000 aclk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410754275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 aclk2  " "    0.322               0.000 aclk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410754275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 lgcclk  " "    0.326               0.000 lgcclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410754275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424               0.000 sysclk  " "    0.424               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410754275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 altera_reserved_tck  " "    0.440               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410754275 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1532410754275 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.189 " "Worst-case recovery slack is 3.189" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410754297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410754297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.189               0.000 lgcclk  " "    3.189               0.000 lgcclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410754297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.783               0.000 altera_reserved_tck  " "   14.783               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410754297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.606               0.000 sysclk  " "   44.606               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410754297 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1532410754297 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.548 " "Worst-case removal slack is 0.548" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410754328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410754328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.548               0.000 lgcclk  " "    0.548               0.000 lgcclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410754328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.096               0.000 altera_reserved_tck  " "    1.096               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410754328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.675               0.000 sysclk  " "    2.675               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410754328 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1532410754328 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.364 " "Worst-case minimum pulse width slack is 0.364" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410754338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410754338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364               0.000 aclk1  " "    0.364               0.000 aclk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410754338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364               0.000 aclk2  " "    0.364               0.000 aclk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410754338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 gsysclk  " "    1.000               0.000 gsysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410754338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.729               0.000 in_aclk1  " "    1.729               0.000 in_aclk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410754338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.779               0.000 in_aclk2  " "    1.779               0.000 in_aclk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410754338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 gaclk1  " "    2.000               0.000 gaclk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410754338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 gaclk2  " "    2.000               0.000 gaclk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410754338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.581               0.000 lgcclk  " "    3.581               0.000 lgcclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410754338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.496               0.000 altera_reserved_tck  " "   15.496               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410754338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.347               0.000 sysclk  " "   24.347               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410754338 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1532410754338 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 157 synchronizer chains. " "Report Metastability: Found 157 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 0.00056 years or 1.77e+04 seconds. " "Worst-Case MTBF of Design is 0.00056 years or 1.77e+04 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1532410754415 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 26 years or 8.18e+08 seconds.\n " "Typical MTBF of Design is 26 years or 8.18e+08 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1532410754415 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 157 " "Number of Synchronizer Chains Found: 157" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1532410754415 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 1 Registers " "Shortest Synchronizer Chain: 1 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1532410754415 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.395 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.395" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1532410754415 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 1.039 ns " "Worst Case Available Settling Time: 1.039 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1532410754415 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1532410754415 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1532410754415 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1532410754415 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1532410754415 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1532410754415 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1532410754415 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1532410754423 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1532410754469 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1532410759494 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dac_spi2:spi2_inst\|enbcnt\[0\] " "Node: dac_spi2:spi2_inst\|enbcnt\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dac_spi2:spi2_inst\|sclksrc dac_spi2:spi2_inst\|enbcnt\[0\] " "Register dac_spi2:spi2_inst\|sclksrc is being clocked by dac_spi2:spi2_inst\|enbcnt\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1532410759937 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1532410759937 "|top|dac_spi2:spi2_inst|enbcnt[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1532410759954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1532410759954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1532410759954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1532410759954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1532410759954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1532410759954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1532410759954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1532410759954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1532410759954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1532410759954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: test_A1\|nios2_gen2_0\|cpu\|the_TestRO_nios2_gen2_0_cpu_nios2_oci\|the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: test_A1\|nios2_gen2_0\|cpu\|the_TestRO_nios2_gen2_0_cpu_nios2_oci\|the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1532410759954 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1532410759954 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1532410760045 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: gaclk1 was found on node: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with settings that do not match the following PLL specifications: " "Clock: gaclk1 was found on node: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 4, found: 1), -divide_by (expected: 2, found: 1) " "-multiply_by (expected: 4, found: 1), -divide_by (expected: 2, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1532410760051 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1532410760051 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: gaclk2 was found on node: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with settings that do not match the following PLL specifications: " "Clock: gaclk2 was found on node: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 4, found: 1), -divide_by (expected: 2, found: 1) " "-multiply_by (expected: 4, found: 1), -divide_by (expected: 2, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1532410760051 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1532410760051 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1532410760051 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.061 " "Worst-case setup slack is 0.061" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410760508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410760508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.061               0.000 aclk1  " "    0.061               0.000 aclk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410760508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.130               0.000 aclk2  " "    0.130               0.000 aclk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410760508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.381               0.000 lgcclk  " "    1.381               0.000 lgcclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410760508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.339               0.000 altera_reserved_tck  " "   11.339               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410760508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.701               0.000 sysclk  " "   45.701               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410760508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1532410760508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.307 " "Worst-case hold slack is 0.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410760565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410760565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 aclk1  " "    0.307               0.000 aclk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410760565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 lgcclk  " "    0.310               0.000 lgcclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410760565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 aclk2  " "    0.311               0.000 aclk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410760565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 altera_reserved_tck  " "    0.408               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410760565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.441               0.000 sysclk  " "    0.441               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410760565 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1532410760565 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.551 " "Worst-case recovery slack is 3.551" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410760585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410760585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.551               0.000 lgcclk  " "    3.551               0.000 lgcclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410760585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.888               0.000 altera_reserved_tck  " "   14.888               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410760585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.853               0.000 sysclk  " "   44.853               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410760585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1532410760585 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.476 " "Worst-case removal slack is 0.476" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410760630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410760630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.476               0.000 lgcclk  " "    0.476               0.000 lgcclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410760630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.037               0.000 altera_reserved_tck  " "    1.037               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410760630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.558               0.000 sysclk  " "    2.558               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410760630 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1532410760630 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.364 " "Worst-case minimum pulse width slack is 0.364" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410760640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410760640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364               0.000 aclk1  " "    0.364               0.000 aclk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410760640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364               0.000 aclk2  " "    0.364               0.000 aclk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410760640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 gsysclk  " "    1.000               0.000 gsysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410760640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.745               0.000 in_aclk1  " "    1.745               0.000 in_aclk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410760640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.788               0.000 in_aclk2  " "    1.788               0.000 in_aclk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410760640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 gaclk1  " "    2.000               0.000 gaclk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410760640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 gaclk2  " "    2.000               0.000 gaclk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410760640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.557               0.000 lgcclk  " "    3.557               0.000 lgcclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410760640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.465               0.000 altera_reserved_tck  " "   15.465               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410760640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.329               0.000 sysclk  " "   24.329               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410760640 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1532410760640 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 157 synchronizer chains. " "Report Metastability: Found 157 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 0.0 years or 0.0072 seconds. " "Worst-Case MTBF of Design is 0.0 years or 0.0072 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1532410760717 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 13.3 years or 4.18e+08 seconds.\n " "Typical MTBF of Design is 13.3 years or 4.18e+08 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1532410760717 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 157 " "Number of Synchronizer Chains Found: 157" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1532410760717 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 1 Registers " "Shortest Synchronizer Chain: 1 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1532410760717 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.395 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.395" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1532410760717 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 1.016 ns " "Worst Case Available Settling Time: 1.016 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1532410760717 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1532410760717 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1532410760717 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1532410760717 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1532410760717 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1532410760717 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1532410760717 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1532410760724 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1532410761022 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1532410764872 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dac_spi2:spi2_inst\|enbcnt\[0\] " "Node: dac_spi2:spi2_inst\|enbcnt\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dac_spi2:spi2_inst\|sclksrc dac_spi2:spi2_inst\|enbcnt\[0\] " "Register dac_spi2:spi2_inst\|sclksrc is being clocked by dac_spi2:spi2_inst\|enbcnt\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1532410765233 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1532410765233 "|top|dac_spi2:spi2_inst|enbcnt[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1532410765249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1532410765249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1532410765249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1532410765249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1532410765249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1532410765249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1532410765249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1532410765249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1532410765249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1532410765249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: test_A1\|nios2_gen2_0\|cpu\|the_TestRO_nios2_gen2_0_cpu_nios2_oci\|the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: test_A1\|nios2_gen2_0\|cpu\|the_TestRO_nios2_gen2_0_cpu_nios2_oci\|the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1532410765249 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1532410765249 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1532410765344 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: gaclk1 was found on node: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with settings that do not match the following PLL specifications: " "Clock: gaclk1 was found on node: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 4, found: 1), -divide_by (expected: 2, found: 1) " "-multiply_by (expected: 4, found: 1), -divide_by (expected: 2, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1532410765347 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1532410765347 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: gaclk2 was found on node: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with settings that do not match the following PLL specifications: " "Clock: gaclk2 was found on node: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 4, found: 1), -divide_by (expected: 2, found: 1) " "-multiply_by (expected: 4, found: 1), -divide_by (expected: 2, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1532410765347 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1532410765347 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1532410765347 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.148 " "Worst-case setup slack is 2.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410765679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410765679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.148               0.000 aclk1  " "    2.148               0.000 aclk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410765679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.178               0.000 aclk2  " "    2.178               0.000 aclk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410765679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.177               0.000 lgcclk  " "    5.177               0.000 lgcclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410765679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.433               0.000 altera_reserved_tck  " "   14.433               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410765679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.704               0.000 sysclk  " "   47.704               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410765679 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1532410765679 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.156 " "Worst-case hold slack is 0.156" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410765801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410765801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 altera_reserved_tck  " "    0.156               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410765801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 aclk2  " "    0.163               0.000 aclk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410765801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 lgcclk  " "    0.164               0.000 lgcclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410765801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 aclk1  " "    0.165               0.000 aclk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410765801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 sysclk  " "    0.185               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410765801 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1532410765801 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.511 " "Worst-case recovery slack is 5.511" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410765821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410765821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.511               0.000 lgcclk  " "    5.511               0.000 lgcclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410765821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.207               0.000 altera_reserved_tck  " "   16.207               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410765821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.793               0.000 sysclk  " "   46.793               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410765821 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1532410765821 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.259 " "Worst-case removal slack is 0.259" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410765843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410765843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259               0.000 lgcclk  " "    0.259               0.000 lgcclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410765843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.494               0.000 altera_reserved_tck  " "    0.494               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410765843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.472               0.000 sysclk  " "    1.472               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410765843 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1532410765843 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.826 " "Worst-case minimum pulse width slack is 0.826" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410765854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410765854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.826               0.000 aclk1  " "    0.826               0.000 aclk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410765854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.826               0.000 aclk2  " "    0.826               0.000 aclk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410765854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 gsysclk  " "    1.000               0.000 gsysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410765854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.439               0.000 in_aclk1  " "    1.439               0.000 in_aclk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410765854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.468               0.000 in_aclk2  " "    1.468               0.000 in_aclk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410765854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 gaclk1  " "    2.000               0.000 gaclk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410765854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 gaclk2  " "    2.000               0.000 gaclk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410765854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.890               0.000 lgcclk  " "    3.890               0.000 lgcclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410765854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.432               0.000 altera_reserved_tck  " "   15.432               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410765854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.241               0.000 sysclk  " "   24.241               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410765854 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1532410765854 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 157 synchronizer chains. " "Report Metastability: Found 157 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1532410765926 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1532410765926 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 157 " "Number of Synchronizer Chains Found: 157" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1532410765926 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 1 Registers " "Shortest Synchronizer Chain: 1 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1532410765926 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.395 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.395" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1532410765926 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 2.519 ns " "Worst Case Available Settling Time: 2.519 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1532410765926 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1532410765926 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1532410765926 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1532410765926 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1532410765926 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1532410765926 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1532410765926 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1532410765935 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dac_spi2:spi2_inst\|enbcnt\[0\] " "Node: dac_spi2:spi2_inst\|enbcnt\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dac_spi2:spi2_inst\|sclksrc dac_spi2:spi2_inst\|enbcnt\[0\] " "Register dac_spi2:spi2_inst\|sclksrc is being clocked by dac_spi2:spi2_inst\|enbcnt\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1532410766287 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1532410766287 "|top|dac_spi2:spi2_inst|enbcnt[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1532410766303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1532410766303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1532410766303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1532410766303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1532410766303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1532410766303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1532410766303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1532410766303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1532410766303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1532410766303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: test_A1\|nios2_gen2_0\|cpu\|the_TestRO_nios2_gen2_0_cpu_nios2_oci\|the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: test_A1\|nios2_gen2_0\|cpu\|the_TestRO_nios2_gen2_0_cpu_nios2_oci\|the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1532410766303 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1532410766303 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1532410766395 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: gaclk1 was found on node: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with settings that do not match the following PLL specifications: " "Clock: gaclk1 was found on node: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 4, found: 1), -divide_by (expected: 2, found: 1) " "-multiply_by (expected: 4, found: 1), -divide_by (expected: 2, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1532410766400 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1532410766400 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: gaclk2 was found on node: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with settings that do not match the following PLL specifications: " "Clock: gaclk2 was found on node: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 4, found: 1), -divide_by (expected: 2, found: 1) " "-multiply_by (expected: 4, found: 1), -divide_by (expected: 2, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1532410766400 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1532410766400 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1532410766400 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.346 " "Worst-case setup slack is 2.346" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410766746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410766746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.346               0.000 aclk1  " "    2.346               0.000 aclk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410766746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.366               0.000 aclk2  " "    2.366               0.000 aclk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410766746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.003               0.000 lgcclk  " "    6.003               0.000 lgcclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410766746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.811               0.000 altera_reserved_tck  " "   14.811               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410766746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.997               0.000 sysclk  " "   47.997               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410766746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1532410766746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.112 " "Worst-case hold slack is 0.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410766804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410766804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.112               0.000 aclk2  " "    0.112               0.000 aclk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410766804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.120               0.000 altera_reserved_tck  " "    0.120               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410766804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 aclk1  " "    0.147               0.000 aclk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410766804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 lgcclk  " "    0.148               0.000 lgcclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410766804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 sysclk  " "    0.173               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410766804 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1532410766804 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.295 " "Worst-case recovery slack is 6.295" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410766843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410766843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.295               0.000 lgcclk  " "    6.295               0.000 lgcclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410766843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.379               0.000 altera_reserved_tck  " "   16.379               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410766843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.289               0.000 sysclk  " "   47.289               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410766843 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1532410766843 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.190 " "Worst-case removal slack is 0.190" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410766864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410766864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 lgcclk  " "    0.190               0.000 lgcclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410766864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424               0.000 altera_reserved_tck  " "    0.424               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410766864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.264               0.000 sysclk  " "    1.264               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410766864 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1532410766864 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.826 " "Worst-case minimum pulse width slack is 0.826" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410766875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410766875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.826               0.000 aclk1  " "    0.826               0.000 aclk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410766875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.826               0.000 aclk2  " "    0.826               0.000 aclk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410766875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 gsysclk  " "    1.000               0.000 gsysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410766875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.453               0.000 in_aclk1  " "    1.453               0.000 in_aclk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410766875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.474               0.000 in_aclk2  " "    1.474               0.000 in_aclk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410766875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 gaclk1  " "    2.000               0.000 gaclk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410766875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 gaclk2  " "    2.000               0.000 gaclk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410766875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.889               0.000 lgcclk  " "    3.889               0.000 lgcclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410766875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.406               0.000 altera_reserved_tck  " "   15.406               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410766875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.237               0.000 sysclk  " "   24.237               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1532410766875 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1532410766875 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 157 synchronizer chains. " "Report Metastability: Found 157 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1.51e-06 years or 47.4 seconds. " "Worst-Case MTBF of Design is 1.51e-06 years or 47.4 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1532410766948 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1532410766948 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 157 " "Number of Synchronizer Chains Found: 157" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1532410766948 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 1 Registers " "Shortest Synchronizer Chain: 1 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1532410766948 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.395 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.395" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1532410766948 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 2.675 ns " "Worst Case Available Settling Time: 2.675 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1532410766948 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1532410766948 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1532410766948 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1532410766948 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1532410766948 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1532410766948 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1532410766948 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1532410768352 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1532410768353 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 28 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5454 " "Peak virtual memory: 5454 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1532410768499 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 24 14:39:28 2018 " "Processing ended: Tue Jul 24 14:39:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1532410768499 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1532410768499 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1532410768499 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1532410768499 ""}
