Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Oct 20 21:51:22 2022
| Host         : EECS-DIGITAL-22 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -file obj/post_route_timing_summary.rpt
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (36)
5. checking no_input_delay (28)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: cam_clk_in_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (36)
-------------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (28)
-------------------------------
 There are 28 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.227        0.000                      0                 8491        0.019        0.000                      0                 8491        3.000        0.000                       0                  2779  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        1.227        0.000                      0                 8491        0.019        0.000                      0                 8491        6.712        0.000                       0                  2775  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_gen/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.227ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.227ns  (required time - arrival time)
  Source:                 filtern/mconv/g_shift1[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            filtern/mconv/g_out_reg[4]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.662ns  (logic 7.235ns (52.956%)  route 6.427ns (47.044%))
  Logic Levels:           18  (CARRY4=11 LUT3=7)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 13.890 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/clkout1_buf/O
                         net (fo=2774, routed)        1.724    -0.816    filtern/mconv/clk_out1
    SLICE_X4Y56          FDRE                                         r  filtern/mconv/g_shift1[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.419    -0.397 r  filtern/mconv/g_shift1[-1111111111]/Q
                         net (fo=3, routed)           0.865     0.468    filtern/mconv/g_shift1[-_n_0_1111111111]
    SLICE_X3Y56          LUT3 (Prop_lut3_I0_O)        0.299     0.767 r  filtern/mconv/g_shift1_carry_i_8__0/O
                         net (fo=1, routed)           0.000     0.767    filtern/mconv/g_shift1_carry_i_8__0_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     1.191 r  filtern/mconv/g_shift1_carry/O[1]
                         net (fo=2, routed)           0.585     1.777    filtern/mconv/g_shift1_carry_n_6
    SLICE_X2Y56          LUT3 (Prop_lut3_I2_O)        0.303     2.080 r  filtern/mconv/g_shift1__17_carry_i_3__0/O
                         net (fo=1, routed)           0.000     2.080    filtern/mconv/g_shift1__17_carry_i_3__0_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.658 r  filtern/mconv/g_shift1__17_carry/O[2]
                         net (fo=2, routed)           0.623     3.280    filtern/mconv/g_shift1__17_carry_n_5
    SLICE_X0Y56          LUT3 (Prop_lut3_I2_O)        0.301     3.581 r  filtern/mconv/g_shift1__37_carry_i_2__0/O
                         net (fo=1, routed)           0.000     3.581    filtern/mconv/g_shift1__37_carry_i_2__0_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     3.933 r  filtern/mconv/g_shift1__37_carry/O[3]
                         net (fo=2, routed)           0.605     4.539    filtern/mconv/g_shift1__37_carry_n_4
    SLICE_X1Y57          LUT3 (Prop_lut3_I2_O)        0.306     4.845 r  filtern/mconv/g_shift1__59_carry_i_1__0/O
                         net (fo=1, routed)           0.000     4.845    filtern/mconv/g_shift1__59_carry_i_1__0_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.246 r  filtern/mconv/g_shift1__59_carry/CO[3]
                         net (fo=1, routed)           0.000     5.246    filtern/mconv/g_shift1__59_carry_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.468 r  filtern/mconv/g_shift1__59_carry__0/O[0]
                         net (fo=2, routed)           0.308     5.775    filtern/mconv/g_shift1__59_carry__0_n_7
    SLICE_X3Y58          LUT3 (Prop_lut3_I2_O)        0.299     6.074 r  filtern/mconv/g_shift1__83_carry_i_1__0/O
                         net (fo=1, routed)           0.000     6.074    filtern/mconv/g_shift1__83_carry_i_1__0_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.475 r  filtern/mconv/g_shift1__83_carry/CO[3]
                         net (fo=1, routed)           0.000     6.475    filtern/mconv/g_shift1__83_carry_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.697 r  filtern/mconv/g_shift1__83_carry__0/O[0]
                         net (fo=2, routed)           0.732     7.430    filtern/mconv/g_shift1__83_carry__0_n_7
    SLICE_X4Y58          LUT3 (Prop_lut3_I2_O)        0.299     7.729 r  filtern/mconv/g_shift1__106_carry__0_i_2__0/O
                         net (fo=1, routed)           0.000     7.729    filtern/mconv/g_shift1__106_carry__0_i_2__0_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.369 r  filtern/mconv/g_shift1__106_carry__0/O[3]
                         net (fo=1, routed)           0.588     8.957    filtern/mconv/g_shift1__106_carry__0_n_4
    SLICE_X5Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     9.664 r  filtern/mconv/g_shift1__131_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.664    filtern/mconv/g_shift1__131_carry__0_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.886 r  filtern/mconv/g_shift1__131_carry__1/O[0]
                         net (fo=1, routed)           0.590    10.475    filtern/mconv/C__0[8]
    SLICE_X6Y59          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.551    11.026 r  filtern/mconv/g_shift1__156_carry__1/O[0]
                         net (fo=1, routed)           0.815    11.842    filtern/mconv/g_shift1[8]
    SLICE_X7Y58          LUT3 (Prop_lut3_I2_O)        0.289    12.131 r  filtern/mconv/g_out_reg[4]_srl2_i_1__0/O
                         net (fo=1, routed)           0.716    12.847    filtern/mconv/g_out_reg[4]_srl2_i_1__0_n_0
    SLICE_X10Y57         SRL16E                                       r  filtern/mconv/g_out_reg[4]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_gen/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_gen/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_gen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_gen/clkout1_buf/O
                         net (fo=2774, routed)        1.526    13.890    filtern/mconv/clk_out1
    SLICE_X10Y57         SRL16E                                       r  filtern/mconv/g_out_reg[4]_srl2/CLK
                         clock pessimism              0.559    14.450    
                         clock uncertainty           -0.130    14.320    
    SLICE_X10Y57         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.246    14.074    filtern/mconv/g_out_reg[4]_srl2
  -------------------------------------------------------------------
                         required time                         14.074    
                         arrival time                         -12.847    
  -------------------------------------------------------------------
                         slack                                  1.227    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 genblk1[5].filterm/mconv/b_shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            genblk1[5].filterm/mconv/b_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.397%)  route 0.217ns (60.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/clkout1_buf/O
                         net (fo=2774, routed)        0.629    -0.535    genblk1[5].filterm/mconv/clk_out1
    SLICE_X52Y42         FDRE                                         r  genblk1[5].filterm/mconv/b_shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  genblk1[5].filterm/mconv/b_shift_reg[1]/Q
                         net (fo=1, routed)           0.217    -0.177    genblk1[5].filterm/mconv/b_shift_reg_n_0_[1]
    SLICE_X49Y45         FDRE                                         r  genblk1[5].filterm/mconv/b_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/clkout1_buf/O
                         net (fo=2774, routed)        0.907    -0.766    genblk1[5].filterm/mconv/clk_out1
    SLICE_X49Y45         FDRE                                         r  genblk1[5].filterm/mconv/b_out_reg[1]/C
                         clock pessimism              0.501    -0.266    
    SLICE_X49Y45         FDRE (Hold_fdre_C_D)         0.070    -0.196    genblk1[5].filterm/mconv/b_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clk_gen/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         15.385      11.501     DSP48_X2Y26      mirror_m/pixel_addr_out_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clk_gen/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y59     crosshair_pipe_reg[2]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y59     crosshair_pipe_reg[2]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_gen/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clk_gen/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clk_gen/mmcm_adv_inst/CLKFBIN



