
---------- Begin Simulation Statistics ----------
sim_seconds                                  6.055813                       # Number of seconds simulated
sim_ticks                                6055813072000                       # Number of ticks simulated
final_tick                               6055813072000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 362798                       # Simulator instruction rate (inst/s)
host_op_rate                                   581180                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2358595431                       # Simulator tick rate (ticks/s)
host_mem_usage                                 663236                       # Number of bytes of host memory used
host_seconds                                  2567.55                       # Real time elapsed on the host
sim_insts                                   931501157                       # Number of instructions simulated
sim_ops                                    1492210178                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 6055813072000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           26240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1557376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1583616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        26240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         26240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    913009984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       913009984                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              410                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            24334                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               24744                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      14265781                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           14265781                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst               4333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             257170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                261503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst          4333                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             4333                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       150765880                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            150765880                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       150765880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst              4333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            257170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            151027383                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 6055813072000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6055813072000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382684413                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    56342683                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936612                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           274                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 6055813072000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 6055813072000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1422007244                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            41                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    6055813072000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                      12111626144                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   931501157                       # Number of instructions committed
system.cpu.committedOps                    1492210178                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1491703451                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1981                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1080292                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29571671                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1491703451                       # number of integer instructions
system.cpu.num_fp_insts                          1981                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          2934939735                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1545514857                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3803                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1504                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            159200691                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523311224                       # number of times the CC registers were written
system.cpu.num_mem_refs                     439027091                       # number of memory refs
system.cpu.num_load_insts                   382684409                       # Number of load instructions
system.cpu.num_store_insts                   56342682                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                12111626144                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30742690                       # Number of branches fetched
system.cpu.op_class::No_OpClass                505296      0.03%      0.03% # Class of executed instruction
system.cpu.op_class::IntAlu                 914846026     61.31%     61.34% # Class of executed instruction
system.cpu.op_class::IntMult                135270004      9.07%     70.41% # Class of executed instruction
system.cpu.op_class::IntDiv                   2560789      0.17%     70.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAlu                       76      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                      110      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMisc                     216      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::MemRead                382684339     25.65%     96.22% # Class of executed instruction
system.cpu.op_class::MemWrite                56342255      3.78%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  70      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                427      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1492210178                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6055813072000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.889281                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439027096                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1767627                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            248.370893                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.889281                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999784                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999784                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          293                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          148                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1757876011                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1757876011                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 6055813072000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    380933795                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       380933795                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       715012                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         715012                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     381648807                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        381648807                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    381648807                       # number of overall hits
system.cpu.dcache.overall_hits::total       381648807                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1750618                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1750618                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     55627671                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     55627671                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     57378289                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       57378289                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     57378289                       # number of overall misses
system.cpu.dcache.overall_misses::total      57378289                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  63747980500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  63747980500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 4188288782500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 4188288782500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 4252036763000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 4252036763000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 4252036763000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 4252036763000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    382684413                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382684413                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     56342683                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56342683                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    439027096                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    439027096                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    439027096                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    439027096                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.004575                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004575                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.987310                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.987310                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.130694                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.130694                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.130694                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.130694                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 36414.557888                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36414.557888                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 75291.463892                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75291.463892                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 74105.325152                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74105.325152                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 74105.325152                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74105.325152                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         6101                       # number of writebacks
system.cpu.dcache.writebacks::total              6101                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1750618                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1750618                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data     55627671                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     55627671                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     57378289                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     57378289                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     57378289                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     57378289                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  61997362500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  61997362500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4132661111500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 4132661111500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 4194658474000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 4194658474000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 4194658474000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 4194658474000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.004575                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004575                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.987310                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.987310                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.130694                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.130694                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.130694                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.130694                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 35414.557888                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35414.557888                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 74291.463892                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74291.463892                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 73105.325152                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73105.325152                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 73105.325152                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73105.325152                       # average overall mshr miss latency
system.cpu.dcache.replacements                1767115                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6055813072000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6055813072000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 6055813072000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           301.898310                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1422007244                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               411                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3459871.639903                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   301.898310                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.589645                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.589645                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          383                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           86                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          283                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.748047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5688029387                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5688029387                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 6055813072000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1422006833                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1422006833                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1422006833                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1422006833                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1422006833                       # number of overall hits
system.cpu.icache.overall_hits::total      1422006833                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          411                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           411                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          411                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            411                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          411                       # number of overall misses
system.cpu.icache.overall_misses::total           411                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    120673500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    120673500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    120673500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    120673500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    120673500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    120673500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1422007244                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1422007244                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1422007244                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1422007244                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1422007244                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1422007244                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 293609.489051                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 293609.489051                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 293609.489051                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 293609.489051                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 293609.489051                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 293609.489051                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           28                       # number of writebacks
system.cpu.icache.writebacks::total                28                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          411                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          411                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          411                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          411                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          411                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          411                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    120262500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    120262500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    120262500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    120262500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    120262500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    120262500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 292609.489051                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 292609.489051                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 292609.489051                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 292609.489051                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 292609.489051                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 292609.489051                       # average overall mshr miss latency
system.cpu.icache.replacements                     28                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6055813072000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6055813072000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 6055813072000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2045.672346                       # Cycle average of tags in use
system.l2.tags.total_refs                   114770477                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1712036                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     67.037420                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.000101                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.761119                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2044.911126                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000372                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.998492                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998863                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          152                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          302                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1577                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 460818300                       # Number of tag accesses
system.l2.tags.data_accesses                460818300                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 6055813072000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks         6101                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             6101                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           28                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               28                       # number of WritebackClean hits
system.l2.WriteClean_hits::writebacks        55630723                       # number of WriteClean hits
system.l2.WriteClean_hits::total             55630723                       # number of WriteClean hits
system.l2.UpgradeReq_hits::cpu.data          27811007                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total             27811007                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                  4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     4                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data          56016                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             56016                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 56020                       # number of demand (read+write) hits
system.l2.demand_hits::total                    56021                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data                56020                       # number of overall hits
system.l2.overall_hits::total                   56021                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data        27799655                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total           27799655                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data            17005                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               17005                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           410                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              410                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1694602                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1694602                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 410                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1711607                       # number of demand (read+write) misses
system.l2.demand_misses::total                1712017                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                410                       # number of overall misses
system.l2.overall_misses::cpu.data            1711607                       # number of overall misses
system.l2.overall_misses::total               1712017                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data 3719034827500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total 3719034827500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data  10178119000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10178119000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    119626500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    119626500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  58727251000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  58727251000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     119626500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   68905370000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      69024996500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    119626500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  68905370000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     69024996500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks         6101                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         6101                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           28                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           28                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_accesses::writebacks     55630723                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total         55630723                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data      55610662                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total         55610662                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          17009                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             17009                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          411                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            411                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1750618                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1750618                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               411                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1767627                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1768038                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              411                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1767627                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1768038                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.499898                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.499898                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.999765                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999765                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.997567                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.997567                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.968002                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.968002                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.997567                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.968308                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.968315                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.997567                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.968308                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.968315                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data 133779.891423                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 133779.891423                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 598536.842105                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 598536.842105                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 291771.951220                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 291771.951220                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 34655.483116                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 34655.483116                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 291771.951220                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 40257.705186                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 40317.938724                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 291771.951220                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 40257.705186                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 40317.938724                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               368238                       # number of writebacks
system.l2.writebacks::total                    368238                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         6089                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          6089                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data     27799655                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total      27799655                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        17005                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          17005                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          410                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          410                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1694602                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1694602                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            410                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1711607                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1712017                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           410                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1711607                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1712017                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data 3441038277500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total 3441038277500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data  10008069000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10008069000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    115526500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    115526500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  41781231000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  41781231000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    115526500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  51789300000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  51904826500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    115526500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  51789300000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  51904826500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.499898                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.499898                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.999765                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999765                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.997567                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.997567                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.968002                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.968002                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.997567                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.968308                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.968315                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.997567                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.968308                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.968315                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 123779.891423                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 123779.891423                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 588536.842105                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 588536.842105                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 281771.951220                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 281771.951220                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 24655.483116                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 24655.483116                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 281771.951220                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 30257.705186                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 30317.938724                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 281771.951220                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 30257.705186                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 30317.938724                       # average overall mshr miss latency
system.l2.replacements                        1709988                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 6055813072000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  8139.636411                       # Cycle average of tags in use
system.l3.tags.total_refs                    59040290                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     24748                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                   2385.659043                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks        0.008944                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          3.632604                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       8135.994863                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.000001                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.000443                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.993163                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.993608                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          135                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         8032                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 236185920                       # Number of tag accesses
system.l3.tags.data_accesses                236185920                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 6055813072000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       368238                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           368238                       # number of WritebackDirty hits
system.l3.WriteClean_hits::writebacks        27812874                       # number of WriteClean hits
system.l3.WriteClean_hits::total             27812874                       # number of WriteClean hits
system.l3.UpgradeReq_hits::cpu.data          13905501                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total             13905501                       # number of UpgradeReq hits
system.l3.ReadSharedReq_hits::cpu.data        1687273                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           1687273                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data               1687273                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1687273                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data              1687273                       # number of overall hits
system.l3.overall_hits::total                 1687273                       # number of overall hits
system.l3.UpgradeReq_misses::cpu.data        13894154                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total           13894154                       # number of UpgradeReq misses
system.l3.ReadExReq_misses::cpu.data            17005                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               17005                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          410                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data         7329                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total            7739                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 410                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               24334                       # number of demand (read+write) misses
system.l3.demand_misses::total                  24744                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                410                       # number of overall misses
system.l3.overall_misses::cpu.data              24334                       # number of overall misses
system.l3.overall_misses::total                 24744                       # number of overall misses
system.l3.UpgradeReq_miss_latency::cpu.data 2961434657000                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total 2961434657000                       # number of UpgradeReq miss cycles
system.l3.ReadExReq_miss_latency::cpu.data   9804009000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    9804009000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst    110606500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data   3729640500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total   3840247000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst     110606500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data   13533649500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      13644256000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst    110606500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data  13533649500                       # number of overall miss cycles
system.l3.overall_miss_latency::total     13644256000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       368238                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       368238                       # number of WritebackDirty accesses(hits+misses)
system.l3.WriteClean_accesses::writebacks     27812874                       # number of WriteClean accesses(hits+misses)
system.l3.WriteClean_accesses::total         27812874                       # number of WriteClean accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu.data      27799655                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total         27799655                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          17005                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             17005                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          410                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data      1694602                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1695012                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               410                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data           1711607                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1712017                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              410                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data          1711607                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1712017                       # number of overall (read+write) accesses
system.l3.UpgradeReq_miss_rate::cpu.data     0.499796                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.499796                       # miss rate for UpgradeReq accesses
system.l3.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.004325                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.004566                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.014217                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.014453                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.014217                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.014453                       # miss rate for overall accesses
system.l3.UpgradeReq_avg_miss_latency::cpu.data 213142.495542                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total 213142.495542                       # average UpgradeReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu.data 576536.842105                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 576536.842105                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 269771.951220                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 508888.047483                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 496220.054271                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 269771.951220                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 556162.139393                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 551416.747494                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 269771.951220                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 556162.139393                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 551416.747494                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                16232                       # number of writebacks
system.l3.writebacks::total                     16232                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks            3                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l3.UpgradeReq_mshr_misses::cpu.data     13894154                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total      13894154                       # number of UpgradeReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        17005                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          17005                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          410                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data         7329                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total         7739                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            410                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          24334                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             24744                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           410                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         24334                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            24744                       # number of overall MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::cpu.data 2822493117000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total 2822493117000                       # number of UpgradeReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu.data   9633959000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   9633959000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst    106506500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data   3656350500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total   3762857000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst    106506500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data  13290309500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  13396816000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst    106506500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data  13290309500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  13396816000                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_mshr_miss_rate::cpu.data     0.499796                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.499796                       # mshr miss rate for UpgradeReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.004325                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.004566                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.014217                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.014453                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.014217                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.014453                       # mshr miss rate for overall accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::cpu.data 203142.495542                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 203142.495542                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 566536.842105                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 566536.842105                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 259771.951220                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 498888.047483                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 486220.054271                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 259771.951220                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 546162.139393                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 541416.747494                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 259771.951220                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 546162.139393                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 541416.747494                       # average overall mshr miss latency
system.l3.replacements                          16556                       # number of replacements
system.membus.snoop_filter.tot_requests      13935153                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     13910409                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 6055813072000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7739                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        16232                       # Transaction distribution
system.membus.trans_dist::WriteClean         14249549                       # Transaction distribution
system.membus.trans_dist::CleanEvict               23                       # Transaction distribution
system.membus.trans_dist::UpgradeReq         13894154                       # Transaction distribution
system.membus.trans_dist::ReadExReq             17005                       # Transaction distribution
system.membus.trans_dist::ReadExResp            17005                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7739                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port     28209446                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     28209446                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               28209446                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port    914593600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    914593600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               914593600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13918898                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13918898    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13918898                       # Request fanout histogram
system.membus.reqLayer2.occupancy         97476645500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          126047500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 6055813072000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1751029                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       374344                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           28                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean        97693146                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3103068                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq        55610662                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp       55610662                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            17009                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           17009                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           411                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1750618                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          850                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    172154416                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             172155266                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        28096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   3673884864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3673912960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        43772720                       # Total snoops (count)
system.tol2bus.snoopTraffic                2715562624                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        102918563                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            3.425314                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.494391                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3               59145843     57.47%     57.47% # Request fanout histogram
system.tol2bus.snoop_fanout::4               43772720     42.53%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          102918563                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       113025135000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            616500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       30456771500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests     31227419                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests     29515402                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops       14249858                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops     14249858                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 6055813072000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           1695012                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       384470                       # Transaction distribution
system.tol3bus.trans_dist::WriteClean        42062423                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         1347833                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq        27799655                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp       27799655                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            17005                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           17005                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1695012                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     88551965                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side   1913160256                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                        14266105                       # Total snoops (count)
system.tol3bus.snoopTraffic                 913009984                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         43777777                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.325504                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.468563                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               29527919     67.45%     67.45% # Request fanout histogram
system.tol3bus.snoop_fanout::1               14249858     32.55%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           43777777                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        57701258500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy       16467853000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
