library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity onebitALU is
	port(	A,B,less,carryin : in std_logic;
			opcode : in std_logic_vector(3 downto 0);
			result,set,carryout : out std_logic
	);
end onebitALU;
architecture LogicFunc of onebitALU is
begin

end LogicFunc;