

================================================================
== Vitis HLS Report for 'matrixmult'
================================================================
* Date:           Sun Jun 23 03:45:13 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        matrixmult
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.579 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  6292632|  6292632|  31.463 ms|  31.463 ms|  6292633|  6292633|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_0  |   786578|   786578|    393289|          -|          -|     2|        no|
        |- loop_1  |   786578|   786578|    393289|          -|          -|     2|        no|
        |- loop_2  |   786578|   786578|    393289|          -|          -|     2|        no|
        |- loop_3  |   786578|   786578|    393289|          -|          -|     2|        no|
        |- loop_4  |   786578|   786578|    393289|          -|          -|     2|        no|
        |- loop_5  |   786578|   786578|    393289|          -|          -|     2|        no|
        |- loop_6  |   786578|   786578|    393289|          -|          -|     2|        no|
        |- loop_7  |   786578|   786578|    393289|          -|          -|     2|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 137
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 19 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 2 
19 --> 20 36 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 19 
36 --> 37 53 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 36 
53 --> 54 70 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 53 
70 --> 71 87 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 70 
87 --> 88 104 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 87 
104 --> 105 121 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 104 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 121 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:27]   --->   Operation 138 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%s_7_21_loc = alloca i64 1"   --->   Operation 139 'alloca' 's_7_21_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%s_6_21_loc = alloca i64 1"   --->   Operation 140 'alloca' 's_6_21_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%s_5_21_loc = alloca i64 1"   --->   Operation 141 'alloca' 's_5_21_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%s_4_21_loc = alloca i64 1"   --->   Operation 142 'alloca' 's_4_21_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%s_3_21_loc = alloca i64 1"   --->   Operation 143 'alloca' 's_3_21_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%s_2_21_loc = alloca i64 1"   --->   Operation 144 'alloca' 's_2_21_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%s_1_21_loc = alloca i64 1"   --->   Operation 145 'alloca' 's_1_21_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%s_0_21_loc = alloca i64 1"   --->   Operation 146 'alloca' 's_0_21_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%s_7_18_loc = alloca i64 1"   --->   Operation 147 'alloca' 's_7_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%s_6_18_loc = alloca i64 1"   --->   Operation 148 'alloca' 's_6_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%s_5_18_loc = alloca i64 1"   --->   Operation 149 'alloca' 's_5_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%s_4_18_loc = alloca i64 1"   --->   Operation 150 'alloca' 's_4_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%s_3_18_loc = alloca i64 1"   --->   Operation 151 'alloca' 's_3_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%s_2_18_loc = alloca i64 1"   --->   Operation 152 'alloca' 's_2_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%s_1_18_loc = alloca i64 1"   --->   Operation 153 'alloca' 's_1_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%s_0_18_loc = alloca i64 1"   --->   Operation 154 'alloca' 's_0_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%s_7_15_loc = alloca i64 1"   --->   Operation 155 'alloca' 's_7_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%s_6_15_loc = alloca i64 1"   --->   Operation 156 'alloca' 's_6_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%s_5_15_loc = alloca i64 1"   --->   Operation 157 'alloca' 's_5_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%s_4_15_loc = alloca i64 1"   --->   Operation 158 'alloca' 's_4_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%s_3_15_loc = alloca i64 1"   --->   Operation 159 'alloca' 's_3_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%s_2_15_loc = alloca i64 1"   --->   Operation 160 'alloca' 's_2_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%s_1_15_loc = alloca i64 1"   --->   Operation 161 'alloca' 's_1_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%s_0_15_loc = alloca i64 1"   --->   Operation 162 'alloca' 's_0_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%s_7_12_loc = alloca i64 1"   --->   Operation 163 'alloca' 's_7_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%s_6_12_loc = alloca i64 1"   --->   Operation 164 'alloca' 's_6_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%s_5_12_loc = alloca i64 1"   --->   Operation 165 'alloca' 's_5_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%s_4_12_loc = alloca i64 1"   --->   Operation 166 'alloca' 's_4_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%s_3_12_loc = alloca i64 1"   --->   Operation 167 'alloca' 's_3_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%s_2_12_loc = alloca i64 1"   --->   Operation 168 'alloca' 's_2_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%s_1_12_loc = alloca i64 1"   --->   Operation 169 'alloca' 's_1_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%s_0_12_loc = alloca i64 1"   --->   Operation 170 'alloca' 's_0_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%s_7_9_loc = alloca i64 1"   --->   Operation 171 'alloca' 's_7_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%s_6_9_loc = alloca i64 1"   --->   Operation 172 'alloca' 's_6_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%s_5_9_loc = alloca i64 1"   --->   Operation 173 'alloca' 's_5_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%s_4_9_loc = alloca i64 1"   --->   Operation 174 'alloca' 's_4_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%s_3_9_loc = alloca i64 1"   --->   Operation 175 'alloca' 's_3_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%s_2_9_loc = alloca i64 1"   --->   Operation 176 'alloca' 's_2_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%s_1_9_loc = alloca i64 1"   --->   Operation 177 'alloca' 's_1_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%s_0_9_loc = alloca i64 1"   --->   Operation 178 'alloca' 's_0_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%s_7_6_loc = alloca i64 1"   --->   Operation 179 'alloca' 's_7_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%s_6_6_loc = alloca i64 1"   --->   Operation 180 'alloca' 's_6_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%s_5_6_loc = alloca i64 1"   --->   Operation 181 'alloca' 's_5_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%s_4_6_loc = alloca i64 1"   --->   Operation 182 'alloca' 's_4_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%s_3_6_loc = alloca i64 1"   --->   Operation 183 'alloca' 's_3_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%s_2_6_loc = alloca i64 1"   --->   Operation 184 'alloca' 's_2_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%s_1_6_loc = alloca i64 1"   --->   Operation 185 'alloca' 's_1_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%s_0_6_loc = alloca i64 1"   --->   Operation 186 'alloca' 's_0_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%s_7_3_loc = alloca i64 1"   --->   Operation 187 'alloca' 's_7_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%s_6_3_loc = alloca i64 1"   --->   Operation 188 'alloca' 's_6_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%s_5_3_loc = alloca i64 1"   --->   Operation 189 'alloca' 's_5_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%s_4_3_loc = alloca i64 1"   --->   Operation 190 'alloca' 's_4_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%s_3_3_loc = alloca i64 1"   --->   Operation 191 'alloca' 's_3_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%s_2_3_loc = alloca i64 1"   --->   Operation 192 'alloca' 's_2_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%s_1_3_loc = alloca i64 1"   --->   Operation 193 'alloca' 's_1_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%s_0_3_loc = alloca i64 1"   --->   Operation 194 'alloca' 's_0_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%s_7_loc = alloca i64 1"   --->   Operation 195 'alloca' 's_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%s_6_loc = alloca i64 1"   --->   Operation 196 'alloca' 's_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%s_5_loc = alloca i64 1"   --->   Operation 197 'alloca' 's_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%s_4_loc = alloca i64 1"   --->   Operation 198 'alloca' 's_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%s_3_loc = alloca i64 1"   --->   Operation 199 'alloca' 's_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%s_2_loc = alloca i64 1"   --->   Operation 200 'alloca' 's_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%s_1_loc = alloca i64 1"   --->   Operation 201 'alloca' 's_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%s_0_loc = alloca i64 1"   --->   Operation 202 'alloca' 's_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%spectopmodule_ln14 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_33" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:14]   --->   Operation 203 'spectopmodule' 'spectopmodule_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_0, void @empty_16, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 204 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_0"   --->   Operation 205 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_1, void @empty_16, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 206 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_1"   --->   Operation 207 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_2, void @empty_16, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 208 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_2"   --->   Operation 209 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_3, void @empty_16, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 210 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_3"   --->   Operation 211 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_4, void @empty_16, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 212 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_4"   --->   Operation 213 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_5, void @empty_16, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 214 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_5"   --->   Operation 215 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_6, void @empty_16, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 216 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_6"   --->   Operation 217 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_7, void @empty_16, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 218 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_7"   --->   Operation 219 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_0, void @empty_16, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 220 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_0"   --->   Operation 221 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_1, void @empty_16, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 222 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_1"   --->   Operation 223 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_2, void @empty_16, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 224 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_2"   --->   Operation 225 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_3, void @empty_16, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 226 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_3"   --->   Operation 227 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_4, void @empty_16, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 228 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_4"   --->   Operation 229 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_5, void @empty_16, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 230 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_5"   --->   Operation 231 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_6, void @empty_16, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 232 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_6"   --->   Operation 233 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_7, void @empty_16, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 234 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_7"   --->   Operation 235 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C_0, void @empty_16, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 236 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C_0"   --->   Operation 237 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C_1, void @empty_16, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 238 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C_1"   --->   Operation 239 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C_2, void @empty_16, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 240 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C_2"   --->   Operation 241 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C_3, void @empty_16, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 242 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C_3"   --->   Operation 243 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C_4, void @empty_16, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 244 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C_4"   --->   Operation 245 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C_5, void @empty_16, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 246 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C_5"   --->   Operation 247 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C_6, void @empty_16, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 248 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C_6"   --->   Operation 249 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C_7, void @empty_16, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 250 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C_7"   --->   Operation 251 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.46ns)   --->   "%store_ln27 = store i2 0, i2 %i" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:27]   --->   Operation 252 'store' 'store_ln27' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%br_ln27 = br void %VITIS_LOOP_29_1" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:27]   --->   Operation 253 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.94>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%i_8 = load i2 %i"   --->   Operation 254 'load' 'i_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (0.62ns)   --->   "%icmp_ln27 = icmp_eq  i2 %i_8, i2 2" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:27]   --->   Operation 255 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 256 [1/1] (0.62ns)   --->   "%add_ln27 = add i2 %i_8, i2 1" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:27]   --->   Operation 256 'add' 'add_ln27' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %VITIS_LOOP_29_1.split, void %VITIS_LOOP_97_9.preheader" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:27]   --->   Operation 257 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%empty = trunc i2 %i_8"   --->   Operation 258 'trunc' 'empty' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %empty, i4 0"   --->   Operation 259 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 260 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_29_1, i5 %tmp_s, i32 %A_0, i32 %B_0, i32 %s_0_loc"   --->   Operation 260 'call' 'call_ln0' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 261 [1/1] (0.46ns)   --->   "%store_ln27 = store i2 %add_ln27, i2 %i" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:27]   --->   Operation 261 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.46>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:95]   --->   Operation 262 'alloca' 'i_1' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.46ns)   --->   "%store_ln95 = store i2 0, i2 %i_1" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:95]   --->   Operation 263 'store' 'store_ln95' <Predicate = (icmp_ln27)> <Delay = 0.46>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%br_ln95 = br void %VITIS_LOOP_97_9" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:95]   --->   Operation 264 'br' 'br_ln95' <Predicate = (icmp_ln27)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 265 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_29_1, i5 %tmp_s, i32 %A_0, i32 %B_0, i32 %s_0_loc"   --->   Operation 265 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i5 %tmp_s" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:29]   --->   Operation 266 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 267 [1/1] (0.00ns)   --->   "%s_0_loc_load = load i32 %s_0_loc"   --->   Operation 267 'load' 's_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 268 [1/1] (0.00ns)   --->   "%bitcast_ln35 = bitcast i32 %s_0_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:35]   --->   Operation 268 'bitcast' 'bitcast_ln35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 269 [1/1] (0.00ns)   --->   "%C_0_addr = getelementptr i32 %C_0, i64 0, i64 %zext_ln29" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:35]   --->   Operation 269 'getelementptr' 'C_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 270 [1/1] (1.29ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i5 %C_0_addr" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:35]   --->   Operation 270 'store' 'store_ln35' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 271 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_37_2, i5 %tmp_s, i32 %A_1, i32 %B_0, i32 %s_1_loc"   --->   Operation 271 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 272 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_37_2, i5 %tmp_s, i32 %A_1, i32 %B_0, i32 %s_1_loc"   --->   Operation 272 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 273 [1/1] (0.00ns)   --->   "%s_1_loc_load = load i32 %s_1_loc"   --->   Operation 273 'load' 's_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 274 [1/1] (0.00ns)   --->   "%or_ln43 = or i5 %tmp_s, i5 1" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:43]   --->   Operation 274 'or' 'or_ln43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i5 %or_ln43" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:43]   --->   Operation 275 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 276 [1/1] (0.00ns)   --->   "%bitcast_ln43 = bitcast i32 %s_1_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:43]   --->   Operation 276 'bitcast' 'bitcast_ln43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 277 [1/1] (0.00ns)   --->   "%C_0_addr_1 = getelementptr i32 %C_0, i64 0, i64 %zext_ln43" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:43]   --->   Operation 277 'getelementptr' 'C_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 278 [1/1] (1.29ns)   --->   "%store_ln43 = store i32 %bitcast_ln43, i5 %C_0_addr_1" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:43]   --->   Operation 278 'store' 'store_ln43' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 279 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_45_3, i5 %tmp_s, i32 %A_2, i32 %B_0, i32 %s_2_loc"   --->   Operation 279 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 280 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_45_3, i5 %tmp_s, i32 %A_2, i32 %B_0, i32 %s_2_loc"   --->   Operation 280 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 281 [1/1] (0.00ns)   --->   "%s_2_loc_load = load i32 %s_2_loc"   --->   Operation 281 'load' 's_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 282 [1/1] (0.00ns)   --->   "%or_ln51 = or i5 %tmp_s, i5 2" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:51]   --->   Operation 282 'or' 'or_ln51' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i5 %or_ln51" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:51]   --->   Operation 283 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 284 [1/1] (0.00ns)   --->   "%bitcast_ln51 = bitcast i32 %s_2_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:51]   --->   Operation 284 'bitcast' 'bitcast_ln51' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 285 [1/1] (0.00ns)   --->   "%C_0_addr_2 = getelementptr i32 %C_0, i64 0, i64 %zext_ln51" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:51]   --->   Operation 285 'getelementptr' 'C_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 286 [1/1] (1.29ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i5 %C_0_addr_2" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:51]   --->   Operation 286 'store' 'store_ln51' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 287 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_53_4, i5 %tmp_s, i32 %A_3, i32 %B_0, i32 %s_3_loc"   --->   Operation 287 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 288 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_53_4, i5 %tmp_s, i32 %A_3, i32 %B_0, i32 %s_3_loc"   --->   Operation 288 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 289 [1/1] (0.00ns)   --->   "%s_3_loc_load = load i32 %s_3_loc"   --->   Operation 289 'load' 's_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 290 [1/1] (0.00ns)   --->   "%or_ln59 = or i5 %tmp_s, i5 3" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:59]   --->   Operation 290 'or' 'or_ln59' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i5 %or_ln59" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:59]   --->   Operation 291 'zext' 'zext_ln59' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 292 [1/1] (0.00ns)   --->   "%bitcast_ln59 = bitcast i32 %s_3_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:59]   --->   Operation 292 'bitcast' 'bitcast_ln59' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 293 [1/1] (0.00ns)   --->   "%C_0_addr_3 = getelementptr i32 %C_0, i64 0, i64 %zext_ln59" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:59]   --->   Operation 293 'getelementptr' 'C_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 294 [1/1] (1.29ns)   --->   "%store_ln59 = store i32 %bitcast_ln59, i5 %C_0_addr_3" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:59]   --->   Operation 294 'store' 'store_ln59' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 295 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_61_5, i5 %tmp_s, i32 %A_4, i32 %B_0, i32 %s_4_loc"   --->   Operation 295 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 296 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_61_5, i5 %tmp_s, i32 %A_4, i32 %B_0, i32 %s_4_loc"   --->   Operation 296 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 2.32>
ST_12 : Operation 297 [1/1] (0.00ns)   --->   "%s_4_loc_load = load i32 %s_4_loc"   --->   Operation 297 'load' 's_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 298 [1/1] (0.00ns)   --->   "%or_ln67 = or i5 %tmp_s, i5 4" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:67]   --->   Operation 298 'or' 'or_ln67' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i5 %or_ln67" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:67]   --->   Operation 299 'zext' 'zext_ln67' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 300 [1/1] (0.00ns)   --->   "%bitcast_ln67 = bitcast i32 %s_4_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:67]   --->   Operation 300 'bitcast' 'bitcast_ln67' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 301 [1/1] (0.00ns)   --->   "%C_0_addr_4 = getelementptr i32 %C_0, i64 0, i64 %zext_ln67" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:67]   --->   Operation 301 'getelementptr' 'C_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 302 [1/1] (1.29ns)   --->   "%store_ln67 = store i32 %bitcast_ln67, i5 %C_0_addr_4" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:67]   --->   Operation 302 'store' 'store_ln67' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 303 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_69_6, i5 %tmp_s, i32 %A_5, i32 %B_0, i32 %s_5_loc"   --->   Operation 303 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 304 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_69_6, i5 %tmp_s, i32 %A_5, i32 %B_0, i32 %s_5_loc"   --->   Operation 304 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 2.32>
ST_14 : Operation 305 [1/1] (0.00ns)   --->   "%s_5_loc_load = load i32 %s_5_loc"   --->   Operation 305 'load' 's_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 306 [1/1] (0.00ns)   --->   "%or_ln75 = or i5 %tmp_s, i5 5" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:75]   --->   Operation 306 'or' 'or_ln75' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i5 %or_ln75" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:75]   --->   Operation 307 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 308 [1/1] (0.00ns)   --->   "%bitcast_ln75 = bitcast i32 %s_5_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:75]   --->   Operation 308 'bitcast' 'bitcast_ln75' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 309 [1/1] (0.00ns)   --->   "%C_0_addr_5 = getelementptr i32 %C_0, i64 0, i64 %zext_ln75" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:75]   --->   Operation 309 'getelementptr' 'C_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 310 [1/1] (1.29ns)   --->   "%store_ln75 = store i32 %bitcast_ln75, i5 %C_0_addr_5" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:75]   --->   Operation 310 'store' 'store_ln75' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 311 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_77_7, i5 %tmp_s, i32 %A_6, i32 %B_0, i32 %s_6_loc"   --->   Operation 311 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 312 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_77_7, i5 %tmp_s, i32 %A_6, i32 %B_0, i32 %s_6_loc"   --->   Operation 312 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 2.32>
ST_16 : Operation 313 [1/1] (0.00ns)   --->   "%s_6_loc_load = load i32 %s_6_loc"   --->   Operation 313 'load' 's_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 314 [1/1] (0.00ns)   --->   "%or_ln83 = or i5 %tmp_s, i5 6" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:83]   --->   Operation 314 'or' 'or_ln83' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i5 %or_ln83" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:83]   --->   Operation 315 'zext' 'zext_ln83' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 316 [1/1] (0.00ns)   --->   "%bitcast_ln83 = bitcast i32 %s_6_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:83]   --->   Operation 316 'bitcast' 'bitcast_ln83' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 317 [1/1] (0.00ns)   --->   "%C_0_addr_6 = getelementptr i32 %C_0, i64 0, i64 %zext_ln83" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:83]   --->   Operation 317 'getelementptr' 'C_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 318 [1/1] (1.29ns)   --->   "%store_ln83 = store i32 %bitcast_ln83, i5 %C_0_addr_6" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:83]   --->   Operation 318 'store' 'store_ln83' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_16 : Operation 319 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_85_8, i5 %tmp_s, i32 %A_7, i32 %B_0, i32 %s_7_loc"   --->   Operation 319 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 320 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_85_8, i5 %tmp_s, i32 %A_7, i32 %B_0, i32 %s_7_loc"   --->   Operation 320 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 1.29>
ST_18 : Operation 321 [1/1] (0.00ns)   --->   "%speclooptripcount_ln27 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:27]   --->   Operation 321 'speclooptripcount' 'speclooptripcount_ln27' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 322 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_69" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:27]   --->   Operation 322 'specloopname' 'specloopname_ln27' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 323 [1/1] (0.00ns)   --->   "%s_7_loc_load = load i32 %s_7_loc"   --->   Operation 323 'load' 's_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 324 [1/1] (0.00ns)   --->   "%or_ln91 = or i5 %tmp_s, i5 7" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:91]   --->   Operation 324 'or' 'or_ln91' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i5 %or_ln91" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:91]   --->   Operation 325 'zext' 'zext_ln91' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 326 [1/1] (0.00ns)   --->   "%bitcast_ln91 = bitcast i32 %s_7_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:91]   --->   Operation 326 'bitcast' 'bitcast_ln91' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 327 [1/1] (0.00ns)   --->   "%C_0_addr_7 = getelementptr i32 %C_0, i64 0, i64 %zext_ln91" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:91]   --->   Operation 327 'getelementptr' 'C_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 328 [1/1] (1.29ns)   --->   "%store_ln91 = store i32 %bitcast_ln91, i5 %C_0_addr_7" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:91]   --->   Operation 328 'store' 'store_ln91' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 329 [1/1] (0.00ns)   --->   "%br_ln27 = br void %VITIS_LOOP_29_1" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:27]   --->   Operation 329 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>

State 19 <SV = 2> <Delay = 2.94>
ST_19 : Operation 330 [1/1] (0.00ns)   --->   "%i_9 = load i2 %i_1"   --->   Operation 330 'load' 'i_9' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 331 [1/1] (0.62ns)   --->   "%icmp_ln95 = icmp_eq  i2 %i_9, i2 2" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:95]   --->   Operation 331 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 332 [1/1] (0.62ns)   --->   "%add_ln95 = add i2 %i_9, i2 1" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:95]   --->   Operation 332 'add' 'add_ln95' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 333 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95, void %VITIS_LOOP_97_9.split, void %VITIS_LOOP_165_17.preheader" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:95]   --->   Operation 333 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 334 [1/1] (0.00ns)   --->   "%empty_79 = trunc i2 %i_9"   --->   Operation 334 'trunc' 'empty_79' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_19 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_127 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %empty_79, i4 0"   --->   Operation 335 'bitconcatenate' 'tmp_127' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_19 : Operation 336 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_97_9, i5 %tmp_127, i32 %A_0, i32 %B_1, i32 %s_0_3_loc"   --->   Operation 336 'call' 'call_ln0' <Predicate = (!icmp_ln95)> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 337 [1/1] (0.46ns)   --->   "%store_ln95 = store i2 %add_ln95, i2 %i_1" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:95]   --->   Operation 337 'store' 'store_ln95' <Predicate = (!icmp_ln95)> <Delay = 0.46>
ST_19 : Operation 338 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:163]   --->   Operation 338 'alloca' 'i_2' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_19 : Operation 339 [1/1] (0.46ns)   --->   "%store_ln163 = store i2 0, i2 %i_2" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:163]   --->   Operation 339 'store' 'store_ln163' <Predicate = (icmp_ln95)> <Delay = 0.46>
ST_19 : Operation 340 [1/1] (0.00ns)   --->   "%br_ln163 = br void %VITIS_LOOP_165_17" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:163]   --->   Operation 340 'br' 'br_ln163' <Predicate = (icmp_ln95)> <Delay = 0.00>

State 20 <SV = 3> <Delay = 0.00>
ST_20 : Operation 341 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_97_9, i5 %tmp_127, i32 %A_0, i32 %B_1, i32 %s_0_3_loc"   --->   Operation 341 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 4> <Delay = 2.32>
ST_21 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i5 %tmp_127" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:97]   --->   Operation 342 'zext' 'zext_ln97' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 343 [1/1] (0.00ns)   --->   "%s_0_3_loc_load = load i32 %s_0_3_loc"   --->   Operation 343 'load' 's_0_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 344 [1/1] (0.00ns)   --->   "%bitcast_ln103 = bitcast i32 %s_0_3_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:103]   --->   Operation 344 'bitcast' 'bitcast_ln103' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 345 [1/1] (0.00ns)   --->   "%C_1_addr = getelementptr i32 %C_1, i64 0, i64 %zext_ln97" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:103]   --->   Operation 345 'getelementptr' 'C_1_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 346 [1/1] (1.29ns)   --->   "%store_ln103 = store i32 %bitcast_ln103, i5 %C_1_addr" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:103]   --->   Operation 346 'store' 'store_ln103' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_21 : Operation 347 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_105_10, i5 %tmp_127, i32 %A_1, i32 %B_1, i32 %s_1_3_loc"   --->   Operation 347 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 5> <Delay = 0.00>
ST_22 : Operation 348 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_105_10, i5 %tmp_127, i32 %A_1, i32 %B_1, i32 %s_1_3_loc"   --->   Operation 348 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 6> <Delay = 2.32>
ST_23 : Operation 349 [1/1] (0.00ns)   --->   "%s_1_3_loc_load = load i32 %s_1_3_loc"   --->   Operation 349 'load' 's_1_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 350 [1/1] (0.00ns)   --->   "%or_ln111 = or i5 %tmp_127, i5 1" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:111]   --->   Operation 350 'or' 'or_ln111' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i5 %or_ln111" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:111]   --->   Operation 351 'zext' 'zext_ln111' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 352 [1/1] (0.00ns)   --->   "%bitcast_ln111 = bitcast i32 %s_1_3_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:111]   --->   Operation 352 'bitcast' 'bitcast_ln111' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 353 [1/1] (0.00ns)   --->   "%C_1_addr_1 = getelementptr i32 %C_1, i64 0, i64 %zext_ln111" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:111]   --->   Operation 353 'getelementptr' 'C_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 354 [1/1] (1.29ns)   --->   "%store_ln111 = store i32 %bitcast_ln111, i5 %C_1_addr_1" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:111]   --->   Operation 354 'store' 'store_ln111' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_23 : Operation 355 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_113_11, i5 %tmp_127, i32 %A_2, i32 %B_1, i32 %s_2_3_loc"   --->   Operation 355 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 7> <Delay = 0.00>
ST_24 : Operation 356 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_113_11, i5 %tmp_127, i32 %A_2, i32 %B_1, i32 %s_2_3_loc"   --->   Operation 356 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 8> <Delay = 2.32>
ST_25 : Operation 357 [1/1] (0.00ns)   --->   "%s_2_3_loc_load = load i32 %s_2_3_loc"   --->   Operation 357 'load' 's_2_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 358 [1/1] (0.00ns)   --->   "%or_ln119 = or i5 %tmp_127, i5 2" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:119]   --->   Operation 358 'or' 'or_ln119' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i5 %or_ln119" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:119]   --->   Operation 359 'zext' 'zext_ln119' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 360 [1/1] (0.00ns)   --->   "%bitcast_ln119 = bitcast i32 %s_2_3_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:119]   --->   Operation 360 'bitcast' 'bitcast_ln119' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 361 [1/1] (0.00ns)   --->   "%C_1_addr_2 = getelementptr i32 %C_1, i64 0, i64 %zext_ln119" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:119]   --->   Operation 361 'getelementptr' 'C_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 362 [1/1] (1.29ns)   --->   "%store_ln119 = store i32 %bitcast_ln119, i5 %C_1_addr_2" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:119]   --->   Operation 362 'store' 'store_ln119' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_25 : Operation 363 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_121_12, i5 %tmp_127, i32 %A_3, i32 %B_1, i32 %s_3_3_loc"   --->   Operation 363 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 9> <Delay = 0.00>
ST_26 : Operation 364 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_121_12, i5 %tmp_127, i32 %A_3, i32 %B_1, i32 %s_3_3_loc"   --->   Operation 364 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 10> <Delay = 2.32>
ST_27 : Operation 365 [1/1] (0.00ns)   --->   "%s_3_3_loc_load = load i32 %s_3_3_loc"   --->   Operation 365 'load' 's_3_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 366 [1/1] (0.00ns)   --->   "%or_ln127 = or i5 %tmp_127, i5 3" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:127]   --->   Operation 366 'or' 'or_ln127' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln127 = zext i5 %or_ln127" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:127]   --->   Operation 367 'zext' 'zext_ln127' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 368 [1/1] (0.00ns)   --->   "%bitcast_ln127 = bitcast i32 %s_3_3_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:127]   --->   Operation 368 'bitcast' 'bitcast_ln127' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 369 [1/1] (0.00ns)   --->   "%C_1_addr_3 = getelementptr i32 %C_1, i64 0, i64 %zext_ln127" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:127]   --->   Operation 369 'getelementptr' 'C_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 370 [1/1] (1.29ns)   --->   "%store_ln127 = store i32 %bitcast_ln127, i5 %C_1_addr_3" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:127]   --->   Operation 370 'store' 'store_ln127' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_27 : Operation 371 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_129_13, i5 %tmp_127, i32 %A_4, i32 %B_1, i32 %s_4_3_loc"   --->   Operation 371 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 11> <Delay = 0.00>
ST_28 : Operation 372 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_129_13, i5 %tmp_127, i32 %A_4, i32 %B_1, i32 %s_4_3_loc"   --->   Operation 372 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 12> <Delay = 2.32>
ST_29 : Operation 373 [1/1] (0.00ns)   --->   "%s_4_3_loc_load = load i32 %s_4_3_loc"   --->   Operation 373 'load' 's_4_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 374 [1/1] (0.00ns)   --->   "%or_ln135 = or i5 %tmp_127, i5 4" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:135]   --->   Operation 374 'or' 'or_ln135' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i5 %or_ln135" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:135]   --->   Operation 375 'zext' 'zext_ln135' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 376 [1/1] (0.00ns)   --->   "%bitcast_ln135 = bitcast i32 %s_4_3_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:135]   --->   Operation 376 'bitcast' 'bitcast_ln135' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 377 [1/1] (0.00ns)   --->   "%C_1_addr_4 = getelementptr i32 %C_1, i64 0, i64 %zext_ln135" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:135]   --->   Operation 377 'getelementptr' 'C_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 378 [1/1] (1.29ns)   --->   "%store_ln135 = store i32 %bitcast_ln135, i5 %C_1_addr_4" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:135]   --->   Operation 378 'store' 'store_ln135' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_29 : Operation 379 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_137_14, i5 %tmp_127, i32 %A_5, i32 %B_1, i32 %s_5_3_loc"   --->   Operation 379 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 13> <Delay = 0.00>
ST_30 : Operation 380 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_137_14, i5 %tmp_127, i32 %A_5, i32 %B_1, i32 %s_5_3_loc"   --->   Operation 380 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 14> <Delay = 2.32>
ST_31 : Operation 381 [1/1] (0.00ns)   --->   "%s_5_3_loc_load = load i32 %s_5_3_loc"   --->   Operation 381 'load' 's_5_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 382 [1/1] (0.00ns)   --->   "%or_ln143 = or i5 %tmp_127, i5 5" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:143]   --->   Operation 382 'or' 'or_ln143' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln143 = zext i5 %or_ln143" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:143]   --->   Operation 383 'zext' 'zext_ln143' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 384 [1/1] (0.00ns)   --->   "%bitcast_ln143 = bitcast i32 %s_5_3_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:143]   --->   Operation 384 'bitcast' 'bitcast_ln143' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 385 [1/1] (0.00ns)   --->   "%C_1_addr_5 = getelementptr i32 %C_1, i64 0, i64 %zext_ln143" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:143]   --->   Operation 385 'getelementptr' 'C_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 386 [1/1] (1.29ns)   --->   "%store_ln143 = store i32 %bitcast_ln143, i5 %C_1_addr_5" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:143]   --->   Operation 386 'store' 'store_ln143' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_31 : Operation 387 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_145_15, i5 %tmp_127, i32 %A_6, i32 %B_1, i32 %s_6_3_loc"   --->   Operation 387 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 15> <Delay = 0.00>
ST_32 : Operation 388 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_145_15, i5 %tmp_127, i32 %A_6, i32 %B_1, i32 %s_6_3_loc"   --->   Operation 388 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 16> <Delay = 2.32>
ST_33 : Operation 389 [1/1] (0.00ns)   --->   "%s_6_3_loc_load = load i32 %s_6_3_loc"   --->   Operation 389 'load' 's_6_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 390 [1/1] (0.00ns)   --->   "%or_ln151 = or i5 %tmp_127, i5 6" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:151]   --->   Operation 390 'or' 'or_ln151' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln151 = zext i5 %or_ln151" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:151]   --->   Operation 391 'zext' 'zext_ln151' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 392 [1/1] (0.00ns)   --->   "%bitcast_ln151 = bitcast i32 %s_6_3_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:151]   --->   Operation 392 'bitcast' 'bitcast_ln151' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 393 [1/1] (0.00ns)   --->   "%C_1_addr_6 = getelementptr i32 %C_1, i64 0, i64 %zext_ln151" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:151]   --->   Operation 393 'getelementptr' 'C_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 394 [1/1] (1.29ns)   --->   "%store_ln151 = store i32 %bitcast_ln151, i5 %C_1_addr_6" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:151]   --->   Operation 394 'store' 'store_ln151' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_33 : Operation 395 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_153_16, i5 %tmp_127, i32 %A_7, i32 %B_1, i32 %s_7_3_loc"   --->   Operation 395 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 17> <Delay = 0.00>
ST_34 : Operation 396 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_153_16, i5 %tmp_127, i32 %A_7, i32 %B_1, i32 %s_7_3_loc"   --->   Operation 396 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 18> <Delay = 1.29>
ST_35 : Operation 397 [1/1] (0.00ns)   --->   "%speclooptripcount_ln95 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:95]   --->   Operation 397 'speclooptripcount' 'speclooptripcount_ln95' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 398 [1/1] (0.00ns)   --->   "%specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_70" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:95]   --->   Operation 398 'specloopname' 'specloopname_ln95' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 399 [1/1] (0.00ns)   --->   "%s_7_3_loc_load = load i32 %s_7_3_loc"   --->   Operation 399 'load' 's_7_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 400 [1/1] (0.00ns)   --->   "%or_ln159 = or i5 %tmp_127, i5 7" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:159]   --->   Operation 400 'or' 'or_ln159' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln159 = zext i5 %or_ln159" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:159]   --->   Operation 401 'zext' 'zext_ln159' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 402 [1/1] (0.00ns)   --->   "%bitcast_ln159 = bitcast i32 %s_7_3_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:159]   --->   Operation 402 'bitcast' 'bitcast_ln159' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 403 [1/1] (0.00ns)   --->   "%C_1_addr_7 = getelementptr i32 %C_1, i64 0, i64 %zext_ln159" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:159]   --->   Operation 403 'getelementptr' 'C_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 404 [1/1] (1.29ns)   --->   "%store_ln159 = store i32 %bitcast_ln159, i5 %C_1_addr_7" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:159]   --->   Operation 404 'store' 'store_ln159' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_35 : Operation 405 [1/1] (0.00ns)   --->   "%br_ln95 = br void %VITIS_LOOP_97_9" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:95]   --->   Operation 405 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>

State 36 <SV = 3> <Delay = 2.94>
ST_36 : Operation 406 [1/1] (0.00ns)   --->   "%i_10 = load i2 %i_2"   --->   Operation 406 'load' 'i_10' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 407 [1/1] (0.62ns)   --->   "%icmp_ln163 = icmp_eq  i2 %i_10, i2 2" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:163]   --->   Operation 407 'icmp' 'icmp_ln163' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 408 [1/1] (0.62ns)   --->   "%add_ln163 = add i2 %i_10, i2 1" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:163]   --->   Operation 408 'add' 'add_ln163' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 409 [1/1] (0.00ns)   --->   "%br_ln163 = br i1 %icmp_ln163, void %VITIS_LOOP_165_17.split, void %VITIS_LOOP_233_25.preheader" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:163]   --->   Operation 409 'br' 'br_ln163' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 410 [1/1] (0.00ns)   --->   "%empty_80 = trunc i2 %i_10"   --->   Operation 410 'trunc' 'empty_80' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_36 : Operation 411 [1/1] (0.00ns)   --->   "%tmp_128 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %empty_80, i4 0"   --->   Operation 411 'bitconcatenate' 'tmp_128' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_36 : Operation 412 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_165_17, i5 %tmp_128, i32 %A_0, i32 %B_2, i32 %s_0_6_loc"   --->   Operation 412 'call' 'call_ln0' <Predicate = (!icmp_ln163)> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 413 [1/1] (0.46ns)   --->   "%store_ln163 = store i2 %add_ln163, i2 %i_2" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:163]   --->   Operation 413 'store' 'store_ln163' <Predicate = (!icmp_ln163)> <Delay = 0.46>
ST_36 : Operation 414 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:231]   --->   Operation 414 'alloca' 'i_3' <Predicate = (icmp_ln163)> <Delay = 0.00>
ST_36 : Operation 415 [1/1] (0.46ns)   --->   "%store_ln231 = store i2 0, i2 %i_3" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:231]   --->   Operation 415 'store' 'store_ln231' <Predicate = (icmp_ln163)> <Delay = 0.46>
ST_36 : Operation 416 [1/1] (0.00ns)   --->   "%br_ln231 = br void %VITIS_LOOP_233_25" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:231]   --->   Operation 416 'br' 'br_ln231' <Predicate = (icmp_ln163)> <Delay = 0.00>

State 37 <SV = 4> <Delay = 0.00>
ST_37 : Operation 417 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_165_17, i5 %tmp_128, i32 %A_0, i32 %B_2, i32 %s_0_6_loc"   --->   Operation 417 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 5> <Delay = 2.32>
ST_38 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln165 = zext i5 %tmp_128" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:165]   --->   Operation 418 'zext' 'zext_ln165' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 419 [1/1] (0.00ns)   --->   "%s_0_6_loc_load = load i32 %s_0_6_loc"   --->   Operation 419 'load' 's_0_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 420 [1/1] (0.00ns)   --->   "%bitcast_ln171 = bitcast i32 %s_0_6_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:171]   --->   Operation 420 'bitcast' 'bitcast_ln171' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 421 [1/1] (0.00ns)   --->   "%C_2_addr = getelementptr i32 %C_2, i64 0, i64 %zext_ln165" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:171]   --->   Operation 421 'getelementptr' 'C_2_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 422 [1/1] (1.29ns)   --->   "%store_ln171 = store i32 %bitcast_ln171, i5 %C_2_addr" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:171]   --->   Operation 422 'store' 'store_ln171' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_38 : Operation 423 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_173_18, i5 %tmp_128, i32 %A_1, i32 %B_2, i32 %s_1_6_loc"   --->   Operation 423 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 6> <Delay = 0.00>
ST_39 : Operation 424 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_173_18, i5 %tmp_128, i32 %A_1, i32 %B_2, i32 %s_1_6_loc"   --->   Operation 424 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 7> <Delay = 2.32>
ST_40 : Operation 425 [1/1] (0.00ns)   --->   "%s_1_6_loc_load = load i32 %s_1_6_loc"   --->   Operation 425 'load' 's_1_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 426 [1/1] (0.00ns)   --->   "%or_ln179 = or i5 %tmp_128, i5 1" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:179]   --->   Operation 426 'or' 'or_ln179' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 427 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i5 %or_ln179" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:179]   --->   Operation 427 'zext' 'zext_ln179' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 428 [1/1] (0.00ns)   --->   "%bitcast_ln179 = bitcast i32 %s_1_6_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:179]   --->   Operation 428 'bitcast' 'bitcast_ln179' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 429 [1/1] (0.00ns)   --->   "%C_2_addr_1 = getelementptr i32 %C_2, i64 0, i64 %zext_ln179" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:179]   --->   Operation 429 'getelementptr' 'C_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 430 [1/1] (1.29ns)   --->   "%store_ln179 = store i32 %bitcast_ln179, i5 %C_2_addr_1" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:179]   --->   Operation 430 'store' 'store_ln179' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_40 : Operation 431 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_181_19, i5 %tmp_128, i32 %A_2, i32 %B_2, i32 %s_2_6_loc"   --->   Operation 431 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 8> <Delay = 0.00>
ST_41 : Operation 432 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_181_19, i5 %tmp_128, i32 %A_2, i32 %B_2, i32 %s_2_6_loc"   --->   Operation 432 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 9> <Delay = 2.32>
ST_42 : Operation 433 [1/1] (0.00ns)   --->   "%s_2_6_loc_load = load i32 %s_2_6_loc"   --->   Operation 433 'load' 's_2_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 434 [1/1] (0.00ns)   --->   "%or_ln187 = or i5 %tmp_128, i5 2" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:187]   --->   Operation 434 'or' 'or_ln187' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 435 [1/1] (0.00ns)   --->   "%zext_ln187 = zext i5 %or_ln187" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:187]   --->   Operation 435 'zext' 'zext_ln187' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 436 [1/1] (0.00ns)   --->   "%bitcast_ln187 = bitcast i32 %s_2_6_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:187]   --->   Operation 436 'bitcast' 'bitcast_ln187' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 437 [1/1] (0.00ns)   --->   "%C_2_addr_2 = getelementptr i32 %C_2, i64 0, i64 %zext_ln187" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:187]   --->   Operation 437 'getelementptr' 'C_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 438 [1/1] (1.29ns)   --->   "%store_ln187 = store i32 %bitcast_ln187, i5 %C_2_addr_2" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:187]   --->   Operation 438 'store' 'store_ln187' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_42 : Operation 439 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_189_20, i5 %tmp_128, i32 %A_3, i32 %B_2, i32 %s_3_6_loc"   --->   Operation 439 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 10> <Delay = 0.00>
ST_43 : Operation 440 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_189_20, i5 %tmp_128, i32 %A_3, i32 %B_2, i32 %s_3_6_loc"   --->   Operation 440 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 11> <Delay = 2.32>
ST_44 : Operation 441 [1/1] (0.00ns)   --->   "%s_3_6_loc_load = load i32 %s_3_6_loc"   --->   Operation 441 'load' 's_3_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 442 [1/1] (0.00ns)   --->   "%or_ln195 = or i5 %tmp_128, i5 3" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:195]   --->   Operation 442 'or' 'or_ln195' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 443 [1/1] (0.00ns)   --->   "%zext_ln195 = zext i5 %or_ln195" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:195]   --->   Operation 443 'zext' 'zext_ln195' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 444 [1/1] (0.00ns)   --->   "%bitcast_ln195 = bitcast i32 %s_3_6_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:195]   --->   Operation 444 'bitcast' 'bitcast_ln195' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 445 [1/1] (0.00ns)   --->   "%C_2_addr_3 = getelementptr i32 %C_2, i64 0, i64 %zext_ln195" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:195]   --->   Operation 445 'getelementptr' 'C_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 446 [1/1] (1.29ns)   --->   "%store_ln195 = store i32 %bitcast_ln195, i5 %C_2_addr_3" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:195]   --->   Operation 446 'store' 'store_ln195' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_44 : Operation 447 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_197_21, i5 %tmp_128, i32 %A_4, i32 %B_2, i32 %s_4_6_loc"   --->   Operation 447 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 12> <Delay = 0.00>
ST_45 : Operation 448 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_197_21, i5 %tmp_128, i32 %A_4, i32 %B_2, i32 %s_4_6_loc"   --->   Operation 448 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 13> <Delay = 2.32>
ST_46 : Operation 449 [1/1] (0.00ns)   --->   "%s_4_6_loc_load = load i32 %s_4_6_loc"   --->   Operation 449 'load' 's_4_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 450 [1/1] (0.00ns)   --->   "%or_ln203 = or i5 %tmp_128, i5 4" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:203]   --->   Operation 450 'or' 'or_ln203' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 451 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i5 %or_ln203" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:203]   --->   Operation 451 'zext' 'zext_ln203' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 452 [1/1] (0.00ns)   --->   "%bitcast_ln203 = bitcast i32 %s_4_6_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:203]   --->   Operation 452 'bitcast' 'bitcast_ln203' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 453 [1/1] (0.00ns)   --->   "%C_2_addr_4 = getelementptr i32 %C_2, i64 0, i64 %zext_ln203" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:203]   --->   Operation 453 'getelementptr' 'C_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 454 [1/1] (1.29ns)   --->   "%store_ln203 = store i32 %bitcast_ln203, i5 %C_2_addr_4" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:203]   --->   Operation 454 'store' 'store_ln203' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_46 : Operation 455 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_205_22, i5 %tmp_128, i32 %A_5, i32 %B_2, i32 %s_5_6_loc"   --->   Operation 455 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 14> <Delay = 0.00>
ST_47 : Operation 456 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_205_22, i5 %tmp_128, i32 %A_5, i32 %B_2, i32 %s_5_6_loc"   --->   Operation 456 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 15> <Delay = 2.32>
ST_48 : Operation 457 [1/1] (0.00ns)   --->   "%s_5_6_loc_load = load i32 %s_5_6_loc"   --->   Operation 457 'load' 's_5_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 458 [1/1] (0.00ns)   --->   "%or_ln211 = or i5 %tmp_128, i5 5" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:211]   --->   Operation 458 'or' 'or_ln211' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln211 = zext i5 %or_ln211" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:211]   --->   Operation 459 'zext' 'zext_ln211' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 460 [1/1] (0.00ns)   --->   "%bitcast_ln211 = bitcast i32 %s_5_6_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:211]   --->   Operation 460 'bitcast' 'bitcast_ln211' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 461 [1/1] (0.00ns)   --->   "%C_2_addr_5 = getelementptr i32 %C_2, i64 0, i64 %zext_ln211" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:211]   --->   Operation 461 'getelementptr' 'C_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 462 [1/1] (1.29ns)   --->   "%store_ln211 = store i32 %bitcast_ln211, i5 %C_2_addr_5" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:211]   --->   Operation 462 'store' 'store_ln211' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_48 : Operation 463 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_213_23, i5 %tmp_128, i32 %A_6, i32 %B_2, i32 %s_6_6_loc"   --->   Operation 463 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 16> <Delay = 0.00>
ST_49 : Operation 464 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_213_23, i5 %tmp_128, i32 %A_6, i32 %B_2, i32 %s_6_6_loc"   --->   Operation 464 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 17> <Delay = 2.32>
ST_50 : Operation 465 [1/1] (0.00ns)   --->   "%s_6_6_loc_load = load i32 %s_6_6_loc"   --->   Operation 465 'load' 's_6_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 466 [1/1] (0.00ns)   --->   "%or_ln219 = or i5 %tmp_128, i5 6" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:219]   --->   Operation 466 'or' 'or_ln219' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln219 = zext i5 %or_ln219" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:219]   --->   Operation 467 'zext' 'zext_ln219' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 468 [1/1] (0.00ns)   --->   "%bitcast_ln219 = bitcast i32 %s_6_6_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:219]   --->   Operation 468 'bitcast' 'bitcast_ln219' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 469 [1/1] (0.00ns)   --->   "%C_2_addr_6 = getelementptr i32 %C_2, i64 0, i64 %zext_ln219" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:219]   --->   Operation 469 'getelementptr' 'C_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 470 [1/1] (1.29ns)   --->   "%store_ln219 = store i32 %bitcast_ln219, i5 %C_2_addr_6" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:219]   --->   Operation 470 'store' 'store_ln219' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_50 : Operation 471 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_221_24, i5 %tmp_128, i32 %A_7, i32 %B_2, i32 %s_7_6_loc"   --->   Operation 471 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 18> <Delay = 0.00>
ST_51 : Operation 472 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_221_24, i5 %tmp_128, i32 %A_7, i32 %B_2, i32 %s_7_6_loc"   --->   Operation 472 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 19> <Delay = 1.29>
ST_52 : Operation 473 [1/1] (0.00ns)   --->   "%speclooptripcount_ln163 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:163]   --->   Operation 473 'speclooptripcount' 'speclooptripcount_ln163' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 474 [1/1] (0.00ns)   --->   "%specloopname_ln163 = specloopname void @_ssdm_op_SpecLoopName, void @empty_58" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:163]   --->   Operation 474 'specloopname' 'specloopname_ln163' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 475 [1/1] (0.00ns)   --->   "%s_7_6_loc_load = load i32 %s_7_6_loc"   --->   Operation 475 'load' 's_7_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 476 [1/1] (0.00ns)   --->   "%or_ln227 = or i5 %tmp_128, i5 7" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:227]   --->   Operation 476 'or' 'or_ln227' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln227 = zext i5 %or_ln227" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:227]   --->   Operation 477 'zext' 'zext_ln227' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 478 [1/1] (0.00ns)   --->   "%bitcast_ln227 = bitcast i32 %s_7_6_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:227]   --->   Operation 478 'bitcast' 'bitcast_ln227' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 479 [1/1] (0.00ns)   --->   "%C_2_addr_7 = getelementptr i32 %C_2, i64 0, i64 %zext_ln227" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:227]   --->   Operation 479 'getelementptr' 'C_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 480 [1/1] (1.29ns)   --->   "%store_ln227 = store i32 %bitcast_ln227, i5 %C_2_addr_7" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:227]   --->   Operation 480 'store' 'store_ln227' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_52 : Operation 481 [1/1] (0.00ns)   --->   "%br_ln163 = br void %VITIS_LOOP_165_17" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:163]   --->   Operation 481 'br' 'br_ln163' <Predicate = true> <Delay = 0.00>

State 53 <SV = 4> <Delay = 2.94>
ST_53 : Operation 482 [1/1] (0.00ns)   --->   "%i_11 = load i2 %i_3"   --->   Operation 482 'load' 'i_11' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 483 [1/1] (0.62ns)   --->   "%icmp_ln231 = icmp_eq  i2 %i_11, i2 2" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:231]   --->   Operation 483 'icmp' 'icmp_ln231' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 484 [1/1] (0.62ns)   --->   "%add_ln231 = add i2 %i_11, i2 1" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:231]   --->   Operation 484 'add' 'add_ln231' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 485 [1/1] (0.00ns)   --->   "%br_ln231 = br i1 %icmp_ln231, void %VITIS_LOOP_233_25.split, void %VITIS_LOOP_301_33.preheader" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:231]   --->   Operation 485 'br' 'br_ln231' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 486 [1/1] (0.00ns)   --->   "%empty_81 = trunc i2 %i_11"   --->   Operation 486 'trunc' 'empty_81' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_53 : Operation 487 [1/1] (0.00ns)   --->   "%tmp_129 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %empty_81, i4 0"   --->   Operation 487 'bitconcatenate' 'tmp_129' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_53 : Operation 488 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_233_25, i5 %tmp_129, i32 %A_0, i32 %B_3, i32 %s_0_9_loc"   --->   Operation 488 'call' 'call_ln0' <Predicate = (!icmp_ln231)> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 489 [1/1] (0.46ns)   --->   "%store_ln231 = store i2 %add_ln231, i2 %i_3" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:231]   --->   Operation 489 'store' 'store_ln231' <Predicate = (!icmp_ln231)> <Delay = 0.46>
ST_53 : Operation 490 [1/1] (0.00ns)   --->   "%i_4 = alloca i32 1" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:299]   --->   Operation 490 'alloca' 'i_4' <Predicate = (icmp_ln231)> <Delay = 0.00>
ST_53 : Operation 491 [1/1] (0.46ns)   --->   "%store_ln299 = store i2 0, i2 %i_4" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:299]   --->   Operation 491 'store' 'store_ln299' <Predicate = (icmp_ln231)> <Delay = 0.46>
ST_53 : Operation 492 [1/1] (0.00ns)   --->   "%br_ln299 = br void %VITIS_LOOP_301_33" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:299]   --->   Operation 492 'br' 'br_ln299' <Predicate = (icmp_ln231)> <Delay = 0.00>

State 54 <SV = 5> <Delay = 0.00>
ST_54 : Operation 493 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_233_25, i5 %tmp_129, i32 %A_0, i32 %B_3, i32 %s_0_9_loc"   --->   Operation 493 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 6> <Delay = 2.32>
ST_55 : Operation 494 [1/1] (0.00ns)   --->   "%zext_ln233 = zext i5 %tmp_129" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:233]   --->   Operation 494 'zext' 'zext_ln233' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 495 [1/1] (0.00ns)   --->   "%s_0_9_loc_load = load i32 %s_0_9_loc"   --->   Operation 495 'load' 's_0_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 496 [1/1] (0.00ns)   --->   "%bitcast_ln239 = bitcast i32 %s_0_9_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:239]   --->   Operation 496 'bitcast' 'bitcast_ln239' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 497 [1/1] (0.00ns)   --->   "%C_3_addr = getelementptr i32 %C_3, i64 0, i64 %zext_ln233" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:239]   --->   Operation 497 'getelementptr' 'C_3_addr' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 498 [1/1] (1.29ns)   --->   "%store_ln239 = store i32 %bitcast_ln239, i5 %C_3_addr" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:239]   --->   Operation 498 'store' 'store_ln239' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_55 : Operation 499 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_241_26, i5 %tmp_129, i32 %A_1, i32 %B_3, i32 %s_1_9_loc"   --->   Operation 499 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 7> <Delay = 0.00>
ST_56 : Operation 500 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_241_26, i5 %tmp_129, i32 %A_1, i32 %B_3, i32 %s_1_9_loc"   --->   Operation 500 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 8> <Delay = 2.32>
ST_57 : Operation 501 [1/1] (0.00ns)   --->   "%s_1_9_loc_load = load i32 %s_1_9_loc"   --->   Operation 501 'load' 's_1_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 502 [1/1] (0.00ns)   --->   "%or_ln247 = or i5 %tmp_129, i5 1" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:247]   --->   Operation 502 'or' 'or_ln247' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 503 [1/1] (0.00ns)   --->   "%zext_ln247 = zext i5 %or_ln247" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:247]   --->   Operation 503 'zext' 'zext_ln247' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 504 [1/1] (0.00ns)   --->   "%bitcast_ln247 = bitcast i32 %s_1_9_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:247]   --->   Operation 504 'bitcast' 'bitcast_ln247' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 505 [1/1] (0.00ns)   --->   "%C_3_addr_1 = getelementptr i32 %C_3, i64 0, i64 %zext_ln247" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:247]   --->   Operation 505 'getelementptr' 'C_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 506 [1/1] (1.29ns)   --->   "%store_ln247 = store i32 %bitcast_ln247, i5 %C_3_addr_1" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:247]   --->   Operation 506 'store' 'store_ln247' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_57 : Operation 507 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_249_27, i5 %tmp_129, i32 %A_2, i32 %B_3, i32 %s_2_9_loc"   --->   Operation 507 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 9> <Delay = 0.00>
ST_58 : Operation 508 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_249_27, i5 %tmp_129, i32 %A_2, i32 %B_3, i32 %s_2_9_loc"   --->   Operation 508 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 10> <Delay = 2.32>
ST_59 : Operation 509 [1/1] (0.00ns)   --->   "%s_2_9_loc_load = load i32 %s_2_9_loc"   --->   Operation 509 'load' 's_2_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 510 [1/1] (0.00ns)   --->   "%or_ln255 = or i5 %tmp_129, i5 2" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:255]   --->   Operation 510 'or' 'or_ln255' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 511 [1/1] (0.00ns)   --->   "%zext_ln255 = zext i5 %or_ln255" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:255]   --->   Operation 511 'zext' 'zext_ln255' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 512 [1/1] (0.00ns)   --->   "%bitcast_ln255 = bitcast i32 %s_2_9_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:255]   --->   Operation 512 'bitcast' 'bitcast_ln255' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 513 [1/1] (0.00ns)   --->   "%C_3_addr_2 = getelementptr i32 %C_3, i64 0, i64 %zext_ln255" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:255]   --->   Operation 513 'getelementptr' 'C_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 514 [1/1] (1.29ns)   --->   "%store_ln255 = store i32 %bitcast_ln255, i5 %C_3_addr_2" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:255]   --->   Operation 514 'store' 'store_ln255' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_59 : Operation 515 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_257_28, i5 %tmp_129, i32 %A_3, i32 %B_3, i32 %s_3_9_loc"   --->   Operation 515 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 11> <Delay = 0.00>
ST_60 : Operation 516 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_257_28, i5 %tmp_129, i32 %A_3, i32 %B_3, i32 %s_3_9_loc"   --->   Operation 516 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 12> <Delay = 2.32>
ST_61 : Operation 517 [1/1] (0.00ns)   --->   "%s_3_9_loc_load = load i32 %s_3_9_loc"   --->   Operation 517 'load' 's_3_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 518 [1/1] (0.00ns)   --->   "%or_ln263 = or i5 %tmp_129, i5 3" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:263]   --->   Operation 518 'or' 'or_ln263' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 519 [1/1] (0.00ns)   --->   "%zext_ln263 = zext i5 %or_ln263" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:263]   --->   Operation 519 'zext' 'zext_ln263' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 520 [1/1] (0.00ns)   --->   "%bitcast_ln263 = bitcast i32 %s_3_9_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:263]   --->   Operation 520 'bitcast' 'bitcast_ln263' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 521 [1/1] (0.00ns)   --->   "%C_3_addr_3 = getelementptr i32 %C_3, i64 0, i64 %zext_ln263" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:263]   --->   Operation 521 'getelementptr' 'C_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 522 [1/1] (1.29ns)   --->   "%store_ln263 = store i32 %bitcast_ln263, i5 %C_3_addr_3" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:263]   --->   Operation 522 'store' 'store_ln263' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_61 : Operation 523 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_265_29, i5 %tmp_129, i32 %A_4, i32 %B_3, i32 %s_4_9_loc"   --->   Operation 523 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 62 <SV = 13> <Delay = 0.00>
ST_62 : Operation 524 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_265_29, i5 %tmp_129, i32 %A_4, i32 %B_3, i32 %s_4_9_loc"   --->   Operation 524 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 63 <SV = 14> <Delay = 2.32>
ST_63 : Operation 525 [1/1] (0.00ns)   --->   "%s_4_9_loc_load = load i32 %s_4_9_loc"   --->   Operation 525 'load' 's_4_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 526 [1/1] (0.00ns)   --->   "%or_ln271 = or i5 %tmp_129, i5 4" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:271]   --->   Operation 526 'or' 'or_ln271' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 527 [1/1] (0.00ns)   --->   "%zext_ln271 = zext i5 %or_ln271" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:271]   --->   Operation 527 'zext' 'zext_ln271' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 528 [1/1] (0.00ns)   --->   "%bitcast_ln271 = bitcast i32 %s_4_9_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:271]   --->   Operation 528 'bitcast' 'bitcast_ln271' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 529 [1/1] (0.00ns)   --->   "%C_3_addr_4 = getelementptr i32 %C_3, i64 0, i64 %zext_ln271" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:271]   --->   Operation 529 'getelementptr' 'C_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 530 [1/1] (1.29ns)   --->   "%store_ln271 = store i32 %bitcast_ln271, i5 %C_3_addr_4" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:271]   --->   Operation 530 'store' 'store_ln271' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_63 : Operation 531 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_273_30, i5 %tmp_129, i32 %A_5, i32 %B_3, i32 %s_5_9_loc"   --->   Operation 531 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 64 <SV = 15> <Delay = 0.00>
ST_64 : Operation 532 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_273_30, i5 %tmp_129, i32 %A_5, i32 %B_3, i32 %s_5_9_loc"   --->   Operation 532 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 65 <SV = 16> <Delay = 2.32>
ST_65 : Operation 533 [1/1] (0.00ns)   --->   "%s_5_9_loc_load = load i32 %s_5_9_loc"   --->   Operation 533 'load' 's_5_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 534 [1/1] (0.00ns)   --->   "%or_ln279 = or i5 %tmp_129, i5 5" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:279]   --->   Operation 534 'or' 'or_ln279' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 535 [1/1] (0.00ns)   --->   "%zext_ln279 = zext i5 %or_ln279" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:279]   --->   Operation 535 'zext' 'zext_ln279' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 536 [1/1] (0.00ns)   --->   "%bitcast_ln279 = bitcast i32 %s_5_9_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:279]   --->   Operation 536 'bitcast' 'bitcast_ln279' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 537 [1/1] (0.00ns)   --->   "%C_3_addr_5 = getelementptr i32 %C_3, i64 0, i64 %zext_ln279" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:279]   --->   Operation 537 'getelementptr' 'C_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 538 [1/1] (1.29ns)   --->   "%store_ln279 = store i32 %bitcast_ln279, i5 %C_3_addr_5" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:279]   --->   Operation 538 'store' 'store_ln279' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_65 : Operation 539 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_281_31, i5 %tmp_129, i32 %A_6, i32 %B_3, i32 %s_6_9_loc"   --->   Operation 539 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 66 <SV = 17> <Delay = 0.00>
ST_66 : Operation 540 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_281_31, i5 %tmp_129, i32 %A_6, i32 %B_3, i32 %s_6_9_loc"   --->   Operation 540 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 67 <SV = 18> <Delay = 2.32>
ST_67 : Operation 541 [1/1] (0.00ns)   --->   "%s_6_9_loc_load = load i32 %s_6_9_loc"   --->   Operation 541 'load' 's_6_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 542 [1/1] (0.00ns)   --->   "%or_ln287 = or i5 %tmp_129, i5 6" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:287]   --->   Operation 542 'or' 'or_ln287' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 543 [1/1] (0.00ns)   --->   "%zext_ln287 = zext i5 %or_ln287" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:287]   --->   Operation 543 'zext' 'zext_ln287' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 544 [1/1] (0.00ns)   --->   "%bitcast_ln287 = bitcast i32 %s_6_9_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:287]   --->   Operation 544 'bitcast' 'bitcast_ln287' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 545 [1/1] (0.00ns)   --->   "%C_3_addr_6 = getelementptr i32 %C_3, i64 0, i64 %zext_ln287" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:287]   --->   Operation 545 'getelementptr' 'C_3_addr_6' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 546 [1/1] (1.29ns)   --->   "%store_ln287 = store i32 %bitcast_ln287, i5 %C_3_addr_6" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:287]   --->   Operation 546 'store' 'store_ln287' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_67 : Operation 547 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_289_32, i5 %tmp_129, i32 %A_7, i32 %B_3, i32 %s_7_9_loc"   --->   Operation 547 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 68 <SV = 19> <Delay = 0.00>
ST_68 : Operation 548 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_289_32, i5 %tmp_129, i32 %A_7, i32 %B_3, i32 %s_7_9_loc"   --->   Operation 548 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 69 <SV = 20> <Delay = 1.29>
ST_69 : Operation 549 [1/1] (0.00ns)   --->   "%speclooptripcount_ln231 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:231]   --->   Operation 549 'speclooptripcount' 'speclooptripcount_ln231' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 550 [1/1] (0.00ns)   --->   "%specloopname_ln231 = specloopname void @_ssdm_op_SpecLoopName, void @empty_51" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:231]   --->   Operation 550 'specloopname' 'specloopname_ln231' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 551 [1/1] (0.00ns)   --->   "%s_7_9_loc_load = load i32 %s_7_9_loc"   --->   Operation 551 'load' 's_7_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 552 [1/1] (0.00ns)   --->   "%or_ln295 = or i5 %tmp_129, i5 7" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:295]   --->   Operation 552 'or' 'or_ln295' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 553 [1/1] (0.00ns)   --->   "%zext_ln295 = zext i5 %or_ln295" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:295]   --->   Operation 553 'zext' 'zext_ln295' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 554 [1/1] (0.00ns)   --->   "%bitcast_ln295 = bitcast i32 %s_7_9_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:295]   --->   Operation 554 'bitcast' 'bitcast_ln295' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 555 [1/1] (0.00ns)   --->   "%C_3_addr_7 = getelementptr i32 %C_3, i64 0, i64 %zext_ln295" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:295]   --->   Operation 555 'getelementptr' 'C_3_addr_7' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 556 [1/1] (1.29ns)   --->   "%store_ln295 = store i32 %bitcast_ln295, i5 %C_3_addr_7" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:295]   --->   Operation 556 'store' 'store_ln295' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_69 : Operation 557 [1/1] (0.00ns)   --->   "%br_ln231 = br void %VITIS_LOOP_233_25" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:231]   --->   Operation 557 'br' 'br_ln231' <Predicate = true> <Delay = 0.00>

State 70 <SV = 5> <Delay = 2.94>
ST_70 : Operation 558 [1/1] (0.00ns)   --->   "%i_12 = load i2 %i_4"   --->   Operation 558 'load' 'i_12' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 559 [1/1] (0.62ns)   --->   "%icmp_ln299 = icmp_eq  i2 %i_12, i2 2" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:299]   --->   Operation 559 'icmp' 'icmp_ln299' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 560 [1/1] (0.62ns)   --->   "%add_ln299 = add i2 %i_12, i2 1" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:299]   --->   Operation 560 'add' 'add_ln299' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 561 [1/1] (0.00ns)   --->   "%br_ln299 = br i1 %icmp_ln299, void %VITIS_LOOP_301_33.split, void %VITIS_LOOP_369_41.preheader" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:299]   --->   Operation 561 'br' 'br_ln299' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 562 [1/1] (0.00ns)   --->   "%empty_82 = trunc i2 %i_12"   --->   Operation 562 'trunc' 'empty_82' <Predicate = (!icmp_ln299)> <Delay = 0.00>
ST_70 : Operation 563 [1/1] (0.00ns)   --->   "%tmp_130 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %empty_82, i4 0"   --->   Operation 563 'bitconcatenate' 'tmp_130' <Predicate = (!icmp_ln299)> <Delay = 0.00>
ST_70 : Operation 564 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_301_33, i5 %tmp_130, i32 %A_0, i32 %B_4, i32 %s_0_12_loc"   --->   Operation 564 'call' 'call_ln0' <Predicate = (!icmp_ln299)> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_70 : Operation 565 [1/1] (0.46ns)   --->   "%store_ln299 = store i2 %add_ln299, i2 %i_4" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:299]   --->   Operation 565 'store' 'store_ln299' <Predicate = (!icmp_ln299)> <Delay = 0.46>
ST_70 : Operation 566 [1/1] (0.00ns)   --->   "%i_5 = alloca i32 1" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:367]   --->   Operation 566 'alloca' 'i_5' <Predicate = (icmp_ln299)> <Delay = 0.00>
ST_70 : Operation 567 [1/1] (0.46ns)   --->   "%store_ln367 = store i2 0, i2 %i_5" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:367]   --->   Operation 567 'store' 'store_ln367' <Predicate = (icmp_ln299)> <Delay = 0.46>
ST_70 : Operation 568 [1/1] (0.00ns)   --->   "%br_ln367 = br void %VITIS_LOOP_369_41" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:367]   --->   Operation 568 'br' 'br_ln367' <Predicate = (icmp_ln299)> <Delay = 0.00>

State 71 <SV = 6> <Delay = 0.00>
ST_71 : Operation 569 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_301_33, i5 %tmp_130, i32 %A_0, i32 %B_4, i32 %s_0_12_loc"   --->   Operation 569 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 72 <SV = 7> <Delay = 2.32>
ST_72 : Operation 570 [1/1] (0.00ns)   --->   "%zext_ln301 = zext i5 %tmp_130" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:301]   --->   Operation 570 'zext' 'zext_ln301' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 571 [1/1] (0.00ns)   --->   "%s_0_12_loc_load = load i32 %s_0_12_loc"   --->   Operation 571 'load' 's_0_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 572 [1/1] (0.00ns)   --->   "%bitcast_ln307 = bitcast i32 %s_0_12_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:307]   --->   Operation 572 'bitcast' 'bitcast_ln307' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 573 [1/1] (0.00ns)   --->   "%C_4_addr = getelementptr i32 %C_4, i64 0, i64 %zext_ln301" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:307]   --->   Operation 573 'getelementptr' 'C_4_addr' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 574 [1/1] (1.29ns)   --->   "%store_ln307 = store i32 %bitcast_ln307, i5 %C_4_addr" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:307]   --->   Operation 574 'store' 'store_ln307' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_72 : Operation 575 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_309_34, i5 %tmp_130, i32 %A_1, i32 %B_4, i32 %s_1_12_loc"   --->   Operation 575 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 73 <SV = 8> <Delay = 0.00>
ST_73 : Operation 576 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_309_34, i5 %tmp_130, i32 %A_1, i32 %B_4, i32 %s_1_12_loc"   --->   Operation 576 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 74 <SV = 9> <Delay = 2.32>
ST_74 : Operation 577 [1/1] (0.00ns)   --->   "%s_1_12_loc_load = load i32 %s_1_12_loc"   --->   Operation 577 'load' 's_1_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 578 [1/1] (0.00ns)   --->   "%or_ln315 = or i5 %tmp_130, i5 1" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:315]   --->   Operation 578 'or' 'or_ln315' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 579 [1/1] (0.00ns)   --->   "%zext_ln315 = zext i5 %or_ln315" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:315]   --->   Operation 579 'zext' 'zext_ln315' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 580 [1/1] (0.00ns)   --->   "%bitcast_ln315 = bitcast i32 %s_1_12_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:315]   --->   Operation 580 'bitcast' 'bitcast_ln315' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 581 [1/1] (0.00ns)   --->   "%C_4_addr_1 = getelementptr i32 %C_4, i64 0, i64 %zext_ln315" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:315]   --->   Operation 581 'getelementptr' 'C_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 582 [1/1] (1.29ns)   --->   "%store_ln315 = store i32 %bitcast_ln315, i5 %C_4_addr_1" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:315]   --->   Operation 582 'store' 'store_ln315' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_74 : Operation 583 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_317_35, i5 %tmp_130, i32 %A_2, i32 %B_4, i32 %s_2_12_loc"   --->   Operation 583 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 75 <SV = 10> <Delay = 0.00>
ST_75 : Operation 584 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_317_35, i5 %tmp_130, i32 %A_2, i32 %B_4, i32 %s_2_12_loc"   --->   Operation 584 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 76 <SV = 11> <Delay = 2.32>
ST_76 : Operation 585 [1/1] (0.00ns)   --->   "%s_2_12_loc_load = load i32 %s_2_12_loc"   --->   Operation 585 'load' 's_2_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 586 [1/1] (0.00ns)   --->   "%or_ln323 = or i5 %tmp_130, i5 2" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:323]   --->   Operation 586 'or' 'or_ln323' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 587 [1/1] (0.00ns)   --->   "%zext_ln323 = zext i5 %or_ln323" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:323]   --->   Operation 587 'zext' 'zext_ln323' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 588 [1/1] (0.00ns)   --->   "%bitcast_ln323 = bitcast i32 %s_2_12_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:323]   --->   Operation 588 'bitcast' 'bitcast_ln323' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 589 [1/1] (0.00ns)   --->   "%C_4_addr_2 = getelementptr i32 %C_4, i64 0, i64 %zext_ln323" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:323]   --->   Operation 589 'getelementptr' 'C_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 590 [1/1] (1.29ns)   --->   "%store_ln323 = store i32 %bitcast_ln323, i5 %C_4_addr_2" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:323]   --->   Operation 590 'store' 'store_ln323' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_76 : Operation 591 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_325_36, i5 %tmp_130, i32 %A_3, i32 %B_4, i32 %s_3_12_loc"   --->   Operation 591 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 77 <SV = 12> <Delay = 0.00>
ST_77 : Operation 592 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_325_36, i5 %tmp_130, i32 %A_3, i32 %B_4, i32 %s_3_12_loc"   --->   Operation 592 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 78 <SV = 13> <Delay = 2.32>
ST_78 : Operation 593 [1/1] (0.00ns)   --->   "%s_3_12_loc_load = load i32 %s_3_12_loc"   --->   Operation 593 'load' 's_3_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 594 [1/1] (0.00ns)   --->   "%or_ln331 = or i5 %tmp_130, i5 3" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:331]   --->   Operation 594 'or' 'or_ln331' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 595 [1/1] (0.00ns)   --->   "%zext_ln331 = zext i5 %or_ln331" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:331]   --->   Operation 595 'zext' 'zext_ln331' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 596 [1/1] (0.00ns)   --->   "%bitcast_ln331 = bitcast i32 %s_3_12_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:331]   --->   Operation 596 'bitcast' 'bitcast_ln331' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 597 [1/1] (0.00ns)   --->   "%C_4_addr_3 = getelementptr i32 %C_4, i64 0, i64 %zext_ln331" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:331]   --->   Operation 597 'getelementptr' 'C_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 598 [1/1] (1.29ns)   --->   "%store_ln331 = store i32 %bitcast_ln331, i5 %C_4_addr_3" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:331]   --->   Operation 598 'store' 'store_ln331' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_78 : Operation 599 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_333_37, i5 %tmp_130, i32 %A_4, i32 %B_4, i32 %s_4_12_loc"   --->   Operation 599 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 79 <SV = 14> <Delay = 0.00>
ST_79 : Operation 600 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_333_37, i5 %tmp_130, i32 %A_4, i32 %B_4, i32 %s_4_12_loc"   --->   Operation 600 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 80 <SV = 15> <Delay = 2.32>
ST_80 : Operation 601 [1/1] (0.00ns)   --->   "%s_4_12_loc_load = load i32 %s_4_12_loc"   --->   Operation 601 'load' 's_4_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 602 [1/1] (0.00ns)   --->   "%or_ln339 = or i5 %tmp_130, i5 4" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:339]   --->   Operation 602 'or' 'or_ln339' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 603 [1/1] (0.00ns)   --->   "%zext_ln339 = zext i5 %or_ln339" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:339]   --->   Operation 603 'zext' 'zext_ln339' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 604 [1/1] (0.00ns)   --->   "%bitcast_ln339 = bitcast i32 %s_4_12_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:339]   --->   Operation 604 'bitcast' 'bitcast_ln339' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 605 [1/1] (0.00ns)   --->   "%C_4_addr_4 = getelementptr i32 %C_4, i64 0, i64 %zext_ln339" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:339]   --->   Operation 605 'getelementptr' 'C_4_addr_4' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 606 [1/1] (1.29ns)   --->   "%store_ln339 = store i32 %bitcast_ln339, i5 %C_4_addr_4" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:339]   --->   Operation 606 'store' 'store_ln339' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_80 : Operation 607 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_341_38, i5 %tmp_130, i32 %A_5, i32 %B_4, i32 %s_5_12_loc"   --->   Operation 607 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 81 <SV = 16> <Delay = 0.00>
ST_81 : Operation 608 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_341_38, i5 %tmp_130, i32 %A_5, i32 %B_4, i32 %s_5_12_loc"   --->   Operation 608 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 82 <SV = 17> <Delay = 2.32>
ST_82 : Operation 609 [1/1] (0.00ns)   --->   "%s_5_12_loc_load = load i32 %s_5_12_loc"   --->   Operation 609 'load' 's_5_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 610 [1/1] (0.00ns)   --->   "%or_ln347 = or i5 %tmp_130, i5 5" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:347]   --->   Operation 610 'or' 'or_ln347' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 611 [1/1] (0.00ns)   --->   "%zext_ln347 = zext i5 %or_ln347" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:347]   --->   Operation 611 'zext' 'zext_ln347' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 612 [1/1] (0.00ns)   --->   "%bitcast_ln347 = bitcast i32 %s_5_12_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:347]   --->   Operation 612 'bitcast' 'bitcast_ln347' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 613 [1/1] (0.00ns)   --->   "%C_4_addr_5 = getelementptr i32 %C_4, i64 0, i64 %zext_ln347" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:347]   --->   Operation 613 'getelementptr' 'C_4_addr_5' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 614 [1/1] (1.29ns)   --->   "%store_ln347 = store i32 %bitcast_ln347, i5 %C_4_addr_5" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:347]   --->   Operation 614 'store' 'store_ln347' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_82 : Operation 615 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_349_39, i5 %tmp_130, i32 %A_6, i32 %B_4, i32 %s_6_12_loc"   --->   Operation 615 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 83 <SV = 18> <Delay = 0.00>
ST_83 : Operation 616 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_349_39, i5 %tmp_130, i32 %A_6, i32 %B_4, i32 %s_6_12_loc"   --->   Operation 616 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 84 <SV = 19> <Delay = 2.32>
ST_84 : Operation 617 [1/1] (0.00ns)   --->   "%s_6_12_loc_load = load i32 %s_6_12_loc"   --->   Operation 617 'load' 's_6_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 618 [1/1] (0.00ns)   --->   "%or_ln355 = or i5 %tmp_130, i5 6" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:355]   --->   Operation 618 'or' 'or_ln355' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 619 [1/1] (0.00ns)   --->   "%zext_ln355 = zext i5 %or_ln355" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:355]   --->   Operation 619 'zext' 'zext_ln355' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 620 [1/1] (0.00ns)   --->   "%bitcast_ln355 = bitcast i32 %s_6_12_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:355]   --->   Operation 620 'bitcast' 'bitcast_ln355' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 621 [1/1] (0.00ns)   --->   "%C_4_addr_6 = getelementptr i32 %C_4, i64 0, i64 %zext_ln355" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:355]   --->   Operation 621 'getelementptr' 'C_4_addr_6' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 622 [1/1] (1.29ns)   --->   "%store_ln355 = store i32 %bitcast_ln355, i5 %C_4_addr_6" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:355]   --->   Operation 622 'store' 'store_ln355' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_84 : Operation 623 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_357_40, i5 %tmp_130, i32 %A_7, i32 %B_4, i32 %s_7_12_loc"   --->   Operation 623 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 85 <SV = 20> <Delay = 0.00>
ST_85 : Operation 624 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_357_40, i5 %tmp_130, i32 %A_7, i32 %B_4, i32 %s_7_12_loc"   --->   Operation 624 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 86 <SV = 21> <Delay = 1.29>
ST_86 : Operation 625 [1/1] (0.00ns)   --->   "%speclooptripcount_ln299 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:299]   --->   Operation 625 'speclooptripcount' 'speclooptripcount_ln299' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 626 [1/1] (0.00ns)   --->   "%specloopname_ln299 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:299]   --->   Operation 626 'specloopname' 'specloopname_ln299' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 627 [1/1] (0.00ns)   --->   "%s_7_12_loc_load = load i32 %s_7_12_loc"   --->   Operation 627 'load' 's_7_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 628 [1/1] (0.00ns)   --->   "%or_ln363 = or i5 %tmp_130, i5 7" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:363]   --->   Operation 628 'or' 'or_ln363' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 629 [1/1] (0.00ns)   --->   "%zext_ln363 = zext i5 %or_ln363" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:363]   --->   Operation 629 'zext' 'zext_ln363' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 630 [1/1] (0.00ns)   --->   "%bitcast_ln363 = bitcast i32 %s_7_12_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:363]   --->   Operation 630 'bitcast' 'bitcast_ln363' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 631 [1/1] (0.00ns)   --->   "%C_4_addr_7 = getelementptr i32 %C_4, i64 0, i64 %zext_ln363" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:363]   --->   Operation 631 'getelementptr' 'C_4_addr_7' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 632 [1/1] (1.29ns)   --->   "%store_ln363 = store i32 %bitcast_ln363, i5 %C_4_addr_7" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:363]   --->   Operation 632 'store' 'store_ln363' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_86 : Operation 633 [1/1] (0.00ns)   --->   "%br_ln299 = br void %VITIS_LOOP_301_33" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:299]   --->   Operation 633 'br' 'br_ln299' <Predicate = true> <Delay = 0.00>

State 87 <SV = 6> <Delay = 2.94>
ST_87 : Operation 634 [1/1] (0.00ns)   --->   "%i_13 = load i2 %i_5"   --->   Operation 634 'load' 'i_13' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 635 [1/1] (0.62ns)   --->   "%icmp_ln367 = icmp_eq  i2 %i_13, i2 2" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:367]   --->   Operation 635 'icmp' 'icmp_ln367' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 636 [1/1] (0.62ns)   --->   "%add_ln367 = add i2 %i_13, i2 1" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:367]   --->   Operation 636 'add' 'add_ln367' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 637 [1/1] (0.00ns)   --->   "%br_ln367 = br i1 %icmp_ln367, void %VITIS_LOOP_369_41.split, void %VITIS_LOOP_437_49.preheader" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:367]   --->   Operation 637 'br' 'br_ln367' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 638 [1/1] (0.00ns)   --->   "%empty_83 = trunc i2 %i_13"   --->   Operation 638 'trunc' 'empty_83' <Predicate = (!icmp_ln367)> <Delay = 0.00>
ST_87 : Operation 639 [1/1] (0.00ns)   --->   "%tmp_131 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %empty_83, i4 0"   --->   Operation 639 'bitconcatenate' 'tmp_131' <Predicate = (!icmp_ln367)> <Delay = 0.00>
ST_87 : Operation 640 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_369_41, i5 %tmp_131, i32 %A_0, i32 %B_5, i32 %s_0_15_loc"   --->   Operation 640 'call' 'call_ln0' <Predicate = (!icmp_ln367)> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_87 : Operation 641 [1/1] (0.46ns)   --->   "%store_ln367 = store i2 %add_ln367, i2 %i_5" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:367]   --->   Operation 641 'store' 'store_ln367' <Predicate = (!icmp_ln367)> <Delay = 0.46>
ST_87 : Operation 642 [1/1] (0.00ns)   --->   "%i_6 = alloca i32 1" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:435]   --->   Operation 642 'alloca' 'i_6' <Predicate = (icmp_ln367)> <Delay = 0.00>
ST_87 : Operation 643 [1/1] (0.46ns)   --->   "%store_ln435 = store i2 0, i2 %i_6" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:435]   --->   Operation 643 'store' 'store_ln435' <Predicate = (icmp_ln367)> <Delay = 0.46>
ST_87 : Operation 644 [1/1] (0.00ns)   --->   "%br_ln435 = br void %VITIS_LOOP_437_49" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:435]   --->   Operation 644 'br' 'br_ln435' <Predicate = (icmp_ln367)> <Delay = 0.00>

State 88 <SV = 7> <Delay = 0.00>
ST_88 : Operation 645 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_369_41, i5 %tmp_131, i32 %A_0, i32 %B_5, i32 %s_0_15_loc"   --->   Operation 645 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 89 <SV = 8> <Delay = 2.32>
ST_89 : Operation 646 [1/1] (0.00ns)   --->   "%zext_ln369 = zext i5 %tmp_131" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:369]   --->   Operation 646 'zext' 'zext_ln369' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 647 [1/1] (0.00ns)   --->   "%s_0_15_loc_load = load i32 %s_0_15_loc"   --->   Operation 647 'load' 's_0_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 648 [1/1] (0.00ns)   --->   "%bitcast_ln375 = bitcast i32 %s_0_15_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:375]   --->   Operation 648 'bitcast' 'bitcast_ln375' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 649 [1/1] (0.00ns)   --->   "%C_5_addr = getelementptr i32 %C_5, i64 0, i64 %zext_ln369" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:375]   --->   Operation 649 'getelementptr' 'C_5_addr' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 650 [1/1] (1.29ns)   --->   "%store_ln375 = store i32 %bitcast_ln375, i5 %C_5_addr" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:375]   --->   Operation 650 'store' 'store_ln375' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_89 : Operation 651 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_377_42, i5 %tmp_131, i32 %A_1, i32 %B_5, i32 %s_1_15_loc"   --->   Operation 651 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 90 <SV = 9> <Delay = 0.00>
ST_90 : Operation 652 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_377_42, i5 %tmp_131, i32 %A_1, i32 %B_5, i32 %s_1_15_loc"   --->   Operation 652 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 91 <SV = 10> <Delay = 2.32>
ST_91 : Operation 653 [1/1] (0.00ns)   --->   "%s_1_15_loc_load = load i32 %s_1_15_loc"   --->   Operation 653 'load' 's_1_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 654 [1/1] (0.00ns)   --->   "%or_ln383 = or i5 %tmp_131, i5 1" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:383]   --->   Operation 654 'or' 'or_ln383' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 655 [1/1] (0.00ns)   --->   "%zext_ln383 = zext i5 %or_ln383" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:383]   --->   Operation 655 'zext' 'zext_ln383' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 656 [1/1] (0.00ns)   --->   "%bitcast_ln383 = bitcast i32 %s_1_15_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:383]   --->   Operation 656 'bitcast' 'bitcast_ln383' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 657 [1/1] (0.00ns)   --->   "%C_5_addr_1 = getelementptr i32 %C_5, i64 0, i64 %zext_ln383" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:383]   --->   Operation 657 'getelementptr' 'C_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 658 [1/1] (1.29ns)   --->   "%store_ln383 = store i32 %bitcast_ln383, i5 %C_5_addr_1" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:383]   --->   Operation 658 'store' 'store_ln383' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_91 : Operation 659 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_385_43, i5 %tmp_131, i32 %A_2, i32 %B_5, i32 %s_2_15_loc"   --->   Operation 659 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 92 <SV = 11> <Delay = 0.00>
ST_92 : Operation 660 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_385_43, i5 %tmp_131, i32 %A_2, i32 %B_5, i32 %s_2_15_loc"   --->   Operation 660 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 93 <SV = 12> <Delay = 2.32>
ST_93 : Operation 661 [1/1] (0.00ns)   --->   "%s_2_15_loc_load = load i32 %s_2_15_loc"   --->   Operation 661 'load' 's_2_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 662 [1/1] (0.00ns)   --->   "%or_ln391 = or i5 %tmp_131, i5 2" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:391]   --->   Operation 662 'or' 'or_ln391' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 663 [1/1] (0.00ns)   --->   "%zext_ln391 = zext i5 %or_ln391" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:391]   --->   Operation 663 'zext' 'zext_ln391' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 664 [1/1] (0.00ns)   --->   "%bitcast_ln391 = bitcast i32 %s_2_15_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:391]   --->   Operation 664 'bitcast' 'bitcast_ln391' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 665 [1/1] (0.00ns)   --->   "%C_5_addr_2 = getelementptr i32 %C_5, i64 0, i64 %zext_ln391" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:391]   --->   Operation 665 'getelementptr' 'C_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 666 [1/1] (1.29ns)   --->   "%store_ln391 = store i32 %bitcast_ln391, i5 %C_5_addr_2" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:391]   --->   Operation 666 'store' 'store_ln391' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_93 : Operation 667 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_393_44, i5 %tmp_131, i32 %A_3, i32 %B_5, i32 %s_3_15_loc"   --->   Operation 667 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 94 <SV = 13> <Delay = 0.00>
ST_94 : Operation 668 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_393_44, i5 %tmp_131, i32 %A_3, i32 %B_5, i32 %s_3_15_loc"   --->   Operation 668 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 95 <SV = 14> <Delay = 2.32>
ST_95 : Operation 669 [1/1] (0.00ns)   --->   "%s_3_15_loc_load = load i32 %s_3_15_loc"   --->   Operation 669 'load' 's_3_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 670 [1/1] (0.00ns)   --->   "%or_ln399 = or i5 %tmp_131, i5 3" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:399]   --->   Operation 670 'or' 'or_ln399' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 671 [1/1] (0.00ns)   --->   "%zext_ln399 = zext i5 %or_ln399" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:399]   --->   Operation 671 'zext' 'zext_ln399' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 672 [1/1] (0.00ns)   --->   "%bitcast_ln399 = bitcast i32 %s_3_15_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:399]   --->   Operation 672 'bitcast' 'bitcast_ln399' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 673 [1/1] (0.00ns)   --->   "%C_5_addr_3 = getelementptr i32 %C_5, i64 0, i64 %zext_ln399" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:399]   --->   Operation 673 'getelementptr' 'C_5_addr_3' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 674 [1/1] (1.29ns)   --->   "%store_ln399 = store i32 %bitcast_ln399, i5 %C_5_addr_3" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:399]   --->   Operation 674 'store' 'store_ln399' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_95 : Operation 675 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_401_45, i5 %tmp_131, i32 %A_4, i32 %B_5, i32 %s_4_15_loc"   --->   Operation 675 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 96 <SV = 15> <Delay = 0.00>
ST_96 : Operation 676 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_401_45, i5 %tmp_131, i32 %A_4, i32 %B_5, i32 %s_4_15_loc"   --->   Operation 676 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 97 <SV = 16> <Delay = 2.32>
ST_97 : Operation 677 [1/1] (0.00ns)   --->   "%s_4_15_loc_load = load i32 %s_4_15_loc"   --->   Operation 677 'load' 's_4_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 678 [1/1] (0.00ns)   --->   "%or_ln407 = or i5 %tmp_131, i5 4" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:407]   --->   Operation 678 'or' 'or_ln407' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 679 [1/1] (0.00ns)   --->   "%zext_ln407 = zext i5 %or_ln407" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:407]   --->   Operation 679 'zext' 'zext_ln407' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 680 [1/1] (0.00ns)   --->   "%bitcast_ln407 = bitcast i32 %s_4_15_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:407]   --->   Operation 680 'bitcast' 'bitcast_ln407' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 681 [1/1] (0.00ns)   --->   "%C_5_addr_4 = getelementptr i32 %C_5, i64 0, i64 %zext_ln407" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:407]   --->   Operation 681 'getelementptr' 'C_5_addr_4' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 682 [1/1] (1.29ns)   --->   "%store_ln407 = store i32 %bitcast_ln407, i5 %C_5_addr_4" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:407]   --->   Operation 682 'store' 'store_ln407' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_97 : Operation 683 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_409_46, i5 %tmp_131, i32 %A_5, i32 %B_5, i32 %s_5_15_loc"   --->   Operation 683 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 98 <SV = 17> <Delay = 0.00>
ST_98 : Operation 684 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_409_46, i5 %tmp_131, i32 %A_5, i32 %B_5, i32 %s_5_15_loc"   --->   Operation 684 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 99 <SV = 18> <Delay = 2.32>
ST_99 : Operation 685 [1/1] (0.00ns)   --->   "%s_5_15_loc_load = load i32 %s_5_15_loc"   --->   Operation 685 'load' 's_5_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 686 [1/1] (0.00ns)   --->   "%or_ln415 = or i5 %tmp_131, i5 5" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:415]   --->   Operation 686 'or' 'or_ln415' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 687 [1/1] (0.00ns)   --->   "%zext_ln415 = zext i5 %or_ln415" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:415]   --->   Operation 687 'zext' 'zext_ln415' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 688 [1/1] (0.00ns)   --->   "%bitcast_ln415 = bitcast i32 %s_5_15_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:415]   --->   Operation 688 'bitcast' 'bitcast_ln415' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 689 [1/1] (0.00ns)   --->   "%C_5_addr_5 = getelementptr i32 %C_5, i64 0, i64 %zext_ln415" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:415]   --->   Operation 689 'getelementptr' 'C_5_addr_5' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 690 [1/1] (1.29ns)   --->   "%store_ln415 = store i32 %bitcast_ln415, i5 %C_5_addr_5" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:415]   --->   Operation 690 'store' 'store_ln415' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_99 : Operation 691 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_417_47, i5 %tmp_131, i32 %A_6, i32 %B_5, i32 %s_6_15_loc"   --->   Operation 691 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 100 <SV = 19> <Delay = 0.00>
ST_100 : Operation 692 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_417_47, i5 %tmp_131, i32 %A_6, i32 %B_5, i32 %s_6_15_loc"   --->   Operation 692 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 101 <SV = 20> <Delay = 2.32>
ST_101 : Operation 693 [1/1] (0.00ns)   --->   "%s_6_15_loc_load = load i32 %s_6_15_loc"   --->   Operation 693 'load' 's_6_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 694 [1/1] (0.00ns)   --->   "%or_ln423 = or i5 %tmp_131, i5 6" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:423]   --->   Operation 694 'or' 'or_ln423' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 695 [1/1] (0.00ns)   --->   "%zext_ln423 = zext i5 %or_ln423" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:423]   --->   Operation 695 'zext' 'zext_ln423' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 696 [1/1] (0.00ns)   --->   "%bitcast_ln423 = bitcast i32 %s_6_15_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:423]   --->   Operation 696 'bitcast' 'bitcast_ln423' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 697 [1/1] (0.00ns)   --->   "%C_5_addr_6 = getelementptr i32 %C_5, i64 0, i64 %zext_ln423" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:423]   --->   Operation 697 'getelementptr' 'C_5_addr_6' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 698 [1/1] (1.29ns)   --->   "%store_ln423 = store i32 %bitcast_ln423, i5 %C_5_addr_6" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:423]   --->   Operation 698 'store' 'store_ln423' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_101 : Operation 699 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_425_48, i5 %tmp_131, i32 %A_7, i32 %B_5, i32 %s_7_15_loc"   --->   Operation 699 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 102 <SV = 21> <Delay = 0.00>
ST_102 : Operation 700 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_425_48, i5 %tmp_131, i32 %A_7, i32 %B_5, i32 %s_7_15_loc"   --->   Operation 700 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 103 <SV = 22> <Delay = 1.29>
ST_103 : Operation 701 [1/1] (0.00ns)   --->   "%speclooptripcount_ln367 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:367]   --->   Operation 701 'speclooptripcount' 'speclooptripcount_ln367' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 702 [1/1] (0.00ns)   --->   "%specloopname_ln367 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:367]   --->   Operation 702 'specloopname' 'specloopname_ln367' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 703 [1/1] (0.00ns)   --->   "%s_7_15_loc_load = load i32 %s_7_15_loc"   --->   Operation 703 'load' 's_7_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 704 [1/1] (0.00ns)   --->   "%or_ln431 = or i5 %tmp_131, i5 7" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:431]   --->   Operation 704 'or' 'or_ln431' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 705 [1/1] (0.00ns)   --->   "%zext_ln431 = zext i5 %or_ln431" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:431]   --->   Operation 705 'zext' 'zext_ln431' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 706 [1/1] (0.00ns)   --->   "%bitcast_ln431 = bitcast i32 %s_7_15_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:431]   --->   Operation 706 'bitcast' 'bitcast_ln431' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 707 [1/1] (0.00ns)   --->   "%C_5_addr_7 = getelementptr i32 %C_5, i64 0, i64 %zext_ln431" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:431]   --->   Operation 707 'getelementptr' 'C_5_addr_7' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 708 [1/1] (1.29ns)   --->   "%store_ln431 = store i32 %bitcast_ln431, i5 %C_5_addr_7" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:431]   --->   Operation 708 'store' 'store_ln431' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_103 : Operation 709 [1/1] (0.00ns)   --->   "%br_ln367 = br void %VITIS_LOOP_369_41" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:367]   --->   Operation 709 'br' 'br_ln367' <Predicate = true> <Delay = 0.00>

State 104 <SV = 7> <Delay = 2.94>
ST_104 : Operation 710 [1/1] (0.00ns)   --->   "%i_14 = load i2 %i_6"   --->   Operation 710 'load' 'i_14' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 711 [1/1] (0.62ns)   --->   "%icmp_ln435 = icmp_eq  i2 %i_14, i2 2" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:435]   --->   Operation 711 'icmp' 'icmp_ln435' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 712 [1/1] (0.62ns)   --->   "%add_ln435 = add i2 %i_14, i2 1" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:435]   --->   Operation 712 'add' 'add_ln435' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 713 [1/1] (0.00ns)   --->   "%br_ln435 = br i1 %icmp_ln435, void %VITIS_LOOP_437_49.split, void %VITIS_LOOP_505_57.preheader" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:435]   --->   Operation 713 'br' 'br_ln435' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 714 [1/1] (0.00ns)   --->   "%empty_84 = trunc i2 %i_14"   --->   Operation 714 'trunc' 'empty_84' <Predicate = (!icmp_ln435)> <Delay = 0.00>
ST_104 : Operation 715 [1/1] (0.00ns)   --->   "%tmp_132 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %empty_84, i4 0"   --->   Operation 715 'bitconcatenate' 'tmp_132' <Predicate = (!icmp_ln435)> <Delay = 0.00>
ST_104 : Operation 716 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_437_49, i5 %tmp_132, i32 %A_0, i32 %B_6, i32 %s_0_18_loc"   --->   Operation 716 'call' 'call_ln0' <Predicate = (!icmp_ln435)> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_104 : Operation 717 [1/1] (0.46ns)   --->   "%store_ln435 = store i2 %add_ln435, i2 %i_6" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:435]   --->   Operation 717 'store' 'store_ln435' <Predicate = (!icmp_ln435)> <Delay = 0.46>
ST_104 : Operation 718 [1/1] (0.00ns)   --->   "%i_7 = alloca i32 1" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:503]   --->   Operation 718 'alloca' 'i_7' <Predicate = (icmp_ln435)> <Delay = 0.00>
ST_104 : Operation 719 [1/1] (0.46ns)   --->   "%store_ln503 = store i2 0, i2 %i_7" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:503]   --->   Operation 719 'store' 'store_ln503' <Predicate = (icmp_ln435)> <Delay = 0.46>
ST_104 : Operation 720 [1/1] (0.00ns)   --->   "%br_ln503 = br void %VITIS_LOOP_505_57" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:503]   --->   Operation 720 'br' 'br_ln503' <Predicate = (icmp_ln435)> <Delay = 0.00>

State 105 <SV = 8> <Delay = 0.00>
ST_105 : Operation 721 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_437_49, i5 %tmp_132, i32 %A_0, i32 %B_6, i32 %s_0_18_loc"   --->   Operation 721 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 106 <SV = 9> <Delay = 2.32>
ST_106 : Operation 722 [1/1] (0.00ns)   --->   "%zext_ln437 = zext i5 %tmp_132" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:437]   --->   Operation 722 'zext' 'zext_ln437' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 723 [1/1] (0.00ns)   --->   "%s_0_18_loc_load = load i32 %s_0_18_loc"   --->   Operation 723 'load' 's_0_18_loc_load' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 724 [1/1] (0.00ns)   --->   "%bitcast_ln443 = bitcast i32 %s_0_18_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:443]   --->   Operation 724 'bitcast' 'bitcast_ln443' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 725 [1/1] (0.00ns)   --->   "%C_6_addr = getelementptr i32 %C_6, i64 0, i64 %zext_ln437" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:443]   --->   Operation 725 'getelementptr' 'C_6_addr' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 726 [1/1] (1.29ns)   --->   "%store_ln443 = store i32 %bitcast_ln443, i5 %C_6_addr" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:443]   --->   Operation 726 'store' 'store_ln443' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_106 : Operation 727 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_445_50, i5 %tmp_132, i32 %A_1, i32 %B_6, i32 %s_1_18_loc"   --->   Operation 727 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 107 <SV = 10> <Delay = 0.00>
ST_107 : Operation 728 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_445_50, i5 %tmp_132, i32 %A_1, i32 %B_6, i32 %s_1_18_loc"   --->   Operation 728 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 108 <SV = 11> <Delay = 2.32>
ST_108 : Operation 729 [1/1] (0.00ns)   --->   "%s_1_18_loc_load = load i32 %s_1_18_loc"   --->   Operation 729 'load' 's_1_18_loc_load' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 730 [1/1] (0.00ns)   --->   "%or_ln451 = or i5 %tmp_132, i5 1" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:451]   --->   Operation 730 'or' 'or_ln451' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 731 [1/1] (0.00ns)   --->   "%zext_ln451 = zext i5 %or_ln451" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:451]   --->   Operation 731 'zext' 'zext_ln451' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 732 [1/1] (0.00ns)   --->   "%bitcast_ln451 = bitcast i32 %s_1_18_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:451]   --->   Operation 732 'bitcast' 'bitcast_ln451' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 733 [1/1] (0.00ns)   --->   "%C_6_addr_1 = getelementptr i32 %C_6, i64 0, i64 %zext_ln451" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:451]   --->   Operation 733 'getelementptr' 'C_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 734 [1/1] (1.29ns)   --->   "%store_ln451 = store i32 %bitcast_ln451, i5 %C_6_addr_1" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:451]   --->   Operation 734 'store' 'store_ln451' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_108 : Operation 735 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_453_51, i5 %tmp_132, i32 %A_2, i32 %B_6, i32 %s_2_18_loc"   --->   Operation 735 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 109 <SV = 12> <Delay = 0.00>
ST_109 : Operation 736 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_453_51, i5 %tmp_132, i32 %A_2, i32 %B_6, i32 %s_2_18_loc"   --->   Operation 736 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 110 <SV = 13> <Delay = 2.32>
ST_110 : Operation 737 [1/1] (0.00ns)   --->   "%s_2_18_loc_load = load i32 %s_2_18_loc"   --->   Operation 737 'load' 's_2_18_loc_load' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 738 [1/1] (0.00ns)   --->   "%or_ln459 = or i5 %tmp_132, i5 2" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:459]   --->   Operation 738 'or' 'or_ln459' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 739 [1/1] (0.00ns)   --->   "%zext_ln459 = zext i5 %or_ln459" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:459]   --->   Operation 739 'zext' 'zext_ln459' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 740 [1/1] (0.00ns)   --->   "%bitcast_ln459 = bitcast i32 %s_2_18_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:459]   --->   Operation 740 'bitcast' 'bitcast_ln459' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 741 [1/1] (0.00ns)   --->   "%C_6_addr_2 = getelementptr i32 %C_6, i64 0, i64 %zext_ln459" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:459]   --->   Operation 741 'getelementptr' 'C_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 742 [1/1] (1.29ns)   --->   "%store_ln459 = store i32 %bitcast_ln459, i5 %C_6_addr_2" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:459]   --->   Operation 742 'store' 'store_ln459' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_110 : Operation 743 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_461_52, i5 %tmp_132, i32 %A_3, i32 %B_6, i32 %s_3_18_loc"   --->   Operation 743 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 111 <SV = 14> <Delay = 0.00>
ST_111 : Operation 744 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_461_52, i5 %tmp_132, i32 %A_3, i32 %B_6, i32 %s_3_18_loc"   --->   Operation 744 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 112 <SV = 15> <Delay = 2.32>
ST_112 : Operation 745 [1/1] (0.00ns)   --->   "%s_3_18_loc_load = load i32 %s_3_18_loc"   --->   Operation 745 'load' 's_3_18_loc_load' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 746 [1/1] (0.00ns)   --->   "%or_ln467 = or i5 %tmp_132, i5 3" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:467]   --->   Operation 746 'or' 'or_ln467' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 747 [1/1] (0.00ns)   --->   "%zext_ln467 = zext i5 %or_ln467" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:467]   --->   Operation 747 'zext' 'zext_ln467' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 748 [1/1] (0.00ns)   --->   "%bitcast_ln467 = bitcast i32 %s_3_18_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:467]   --->   Operation 748 'bitcast' 'bitcast_ln467' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 749 [1/1] (0.00ns)   --->   "%C_6_addr_3 = getelementptr i32 %C_6, i64 0, i64 %zext_ln467" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:467]   --->   Operation 749 'getelementptr' 'C_6_addr_3' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 750 [1/1] (1.29ns)   --->   "%store_ln467 = store i32 %bitcast_ln467, i5 %C_6_addr_3" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:467]   --->   Operation 750 'store' 'store_ln467' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_112 : Operation 751 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_469_53, i5 %tmp_132, i32 %A_4, i32 %B_6, i32 %s_4_18_loc"   --->   Operation 751 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 113 <SV = 16> <Delay = 0.00>
ST_113 : Operation 752 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_469_53, i5 %tmp_132, i32 %A_4, i32 %B_6, i32 %s_4_18_loc"   --->   Operation 752 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 114 <SV = 17> <Delay = 2.32>
ST_114 : Operation 753 [1/1] (0.00ns)   --->   "%s_4_18_loc_load = load i32 %s_4_18_loc"   --->   Operation 753 'load' 's_4_18_loc_load' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 754 [1/1] (0.00ns)   --->   "%or_ln475 = or i5 %tmp_132, i5 4" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:475]   --->   Operation 754 'or' 'or_ln475' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 755 [1/1] (0.00ns)   --->   "%zext_ln475 = zext i5 %or_ln475" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:475]   --->   Operation 755 'zext' 'zext_ln475' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 756 [1/1] (0.00ns)   --->   "%bitcast_ln475 = bitcast i32 %s_4_18_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:475]   --->   Operation 756 'bitcast' 'bitcast_ln475' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 757 [1/1] (0.00ns)   --->   "%C_6_addr_4 = getelementptr i32 %C_6, i64 0, i64 %zext_ln475" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:475]   --->   Operation 757 'getelementptr' 'C_6_addr_4' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 758 [1/1] (1.29ns)   --->   "%store_ln475 = store i32 %bitcast_ln475, i5 %C_6_addr_4" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:475]   --->   Operation 758 'store' 'store_ln475' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_114 : Operation 759 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_477_54, i5 %tmp_132, i32 %A_5, i32 %B_6, i32 %s_5_18_loc"   --->   Operation 759 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 115 <SV = 18> <Delay = 0.00>
ST_115 : Operation 760 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_477_54, i5 %tmp_132, i32 %A_5, i32 %B_6, i32 %s_5_18_loc"   --->   Operation 760 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 116 <SV = 19> <Delay = 2.32>
ST_116 : Operation 761 [1/1] (0.00ns)   --->   "%s_5_18_loc_load = load i32 %s_5_18_loc"   --->   Operation 761 'load' 's_5_18_loc_load' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 762 [1/1] (0.00ns)   --->   "%or_ln483 = or i5 %tmp_132, i5 5" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:483]   --->   Operation 762 'or' 'or_ln483' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 763 [1/1] (0.00ns)   --->   "%zext_ln483 = zext i5 %or_ln483" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:483]   --->   Operation 763 'zext' 'zext_ln483' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 764 [1/1] (0.00ns)   --->   "%bitcast_ln483 = bitcast i32 %s_5_18_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:483]   --->   Operation 764 'bitcast' 'bitcast_ln483' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 765 [1/1] (0.00ns)   --->   "%C_6_addr_5 = getelementptr i32 %C_6, i64 0, i64 %zext_ln483" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:483]   --->   Operation 765 'getelementptr' 'C_6_addr_5' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 766 [1/1] (1.29ns)   --->   "%store_ln483 = store i32 %bitcast_ln483, i5 %C_6_addr_5" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:483]   --->   Operation 766 'store' 'store_ln483' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_116 : Operation 767 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_485_55, i5 %tmp_132, i32 %A_6, i32 %B_6, i32 %s_6_18_loc"   --->   Operation 767 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 117 <SV = 20> <Delay = 0.00>
ST_117 : Operation 768 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_485_55, i5 %tmp_132, i32 %A_6, i32 %B_6, i32 %s_6_18_loc"   --->   Operation 768 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 118 <SV = 21> <Delay = 2.32>
ST_118 : Operation 769 [1/1] (0.00ns)   --->   "%s_6_18_loc_load = load i32 %s_6_18_loc"   --->   Operation 769 'load' 's_6_18_loc_load' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 770 [1/1] (0.00ns)   --->   "%or_ln491 = or i5 %tmp_132, i5 6" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:491]   --->   Operation 770 'or' 'or_ln491' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 771 [1/1] (0.00ns)   --->   "%zext_ln491 = zext i5 %or_ln491" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:491]   --->   Operation 771 'zext' 'zext_ln491' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 772 [1/1] (0.00ns)   --->   "%bitcast_ln491 = bitcast i32 %s_6_18_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:491]   --->   Operation 772 'bitcast' 'bitcast_ln491' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 773 [1/1] (0.00ns)   --->   "%C_6_addr_6 = getelementptr i32 %C_6, i64 0, i64 %zext_ln491" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:491]   --->   Operation 773 'getelementptr' 'C_6_addr_6' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 774 [1/1] (1.29ns)   --->   "%store_ln491 = store i32 %bitcast_ln491, i5 %C_6_addr_6" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:491]   --->   Operation 774 'store' 'store_ln491' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_118 : Operation 775 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_493_56, i5 %tmp_132, i32 %A_7, i32 %B_6, i32 %s_7_18_loc"   --->   Operation 775 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 119 <SV = 22> <Delay = 0.00>
ST_119 : Operation 776 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_493_56, i5 %tmp_132, i32 %A_7, i32 %B_6, i32 %s_7_18_loc"   --->   Operation 776 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 120 <SV = 23> <Delay = 1.29>
ST_120 : Operation 777 [1/1] (0.00ns)   --->   "%speclooptripcount_ln435 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:435]   --->   Operation 777 'speclooptripcount' 'speclooptripcount_ln435' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 778 [1/1] (0.00ns)   --->   "%specloopname_ln435 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:435]   --->   Operation 778 'specloopname' 'specloopname_ln435' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 779 [1/1] (0.00ns)   --->   "%s_7_18_loc_load = load i32 %s_7_18_loc"   --->   Operation 779 'load' 's_7_18_loc_load' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 780 [1/1] (0.00ns)   --->   "%or_ln499 = or i5 %tmp_132, i5 7" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:499]   --->   Operation 780 'or' 'or_ln499' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 781 [1/1] (0.00ns)   --->   "%zext_ln499 = zext i5 %or_ln499" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:499]   --->   Operation 781 'zext' 'zext_ln499' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 782 [1/1] (0.00ns)   --->   "%bitcast_ln499 = bitcast i32 %s_7_18_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:499]   --->   Operation 782 'bitcast' 'bitcast_ln499' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 783 [1/1] (0.00ns)   --->   "%C_6_addr_7 = getelementptr i32 %C_6, i64 0, i64 %zext_ln499" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:499]   --->   Operation 783 'getelementptr' 'C_6_addr_7' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 784 [1/1] (1.29ns)   --->   "%store_ln499 = store i32 %bitcast_ln499, i5 %C_6_addr_7" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:499]   --->   Operation 784 'store' 'store_ln499' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_120 : Operation 785 [1/1] (0.00ns)   --->   "%br_ln435 = br void %VITIS_LOOP_437_49" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:435]   --->   Operation 785 'br' 'br_ln435' <Predicate = true> <Delay = 0.00>

State 121 <SV = 8> <Delay = 2.94>
ST_121 : Operation 786 [1/1] (0.00ns)   --->   "%i_15 = load i2 %i_7"   --->   Operation 786 'load' 'i_15' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 787 [1/1] (0.62ns)   --->   "%icmp_ln503 = icmp_eq  i2 %i_15, i2 2" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:503]   --->   Operation 787 'icmp' 'icmp_ln503' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 788 [1/1] (0.62ns)   --->   "%add_ln503 = add i2 %i_15, i2 1" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:503]   --->   Operation 788 'add' 'add_ln503' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 789 [1/1] (0.00ns)   --->   "%br_ln503 = br i1 %icmp_ln503, void %VITIS_LOOP_505_57.split, void %for.end1958" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:503]   --->   Operation 789 'br' 'br_ln503' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 790 [1/1] (0.00ns)   --->   "%empty_85 = trunc i2 %i_15"   --->   Operation 790 'trunc' 'empty_85' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_121 : Operation 791 [1/1] (0.00ns)   --->   "%tmp_133 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %empty_85, i4 0"   --->   Operation 791 'bitconcatenate' 'tmp_133' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_121 : Operation 792 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_505_57, i5 %tmp_133, i32 %A_0, i32 %B_7, i32 %s_0_21_loc"   --->   Operation 792 'call' 'call_ln0' <Predicate = (!icmp_ln503)> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_121 : Operation 793 [1/1] (0.46ns)   --->   "%store_ln503 = store i2 %add_ln503, i2 %i_7" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:503]   --->   Operation 793 'store' 'store_ln503' <Predicate = (!icmp_ln503)> <Delay = 0.46>
ST_121 : Operation 794 [1/1] (0.00ns)   --->   "%ret_ln569 = ret" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:569]   --->   Operation 794 'ret' 'ret_ln569' <Predicate = (icmp_ln503)> <Delay = 0.00>

State 122 <SV = 9> <Delay = 0.00>
ST_122 : Operation 795 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_505_57, i5 %tmp_133, i32 %A_0, i32 %B_7, i32 %s_0_21_loc"   --->   Operation 795 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 123 <SV = 10> <Delay = 2.32>
ST_123 : Operation 796 [1/1] (0.00ns)   --->   "%zext_ln505 = zext i5 %tmp_133" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:505]   --->   Operation 796 'zext' 'zext_ln505' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 797 [1/1] (0.00ns)   --->   "%s_0_21_loc_load = load i32 %s_0_21_loc"   --->   Operation 797 'load' 's_0_21_loc_load' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 798 [1/1] (0.00ns)   --->   "%bitcast_ln511 = bitcast i32 %s_0_21_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:511]   --->   Operation 798 'bitcast' 'bitcast_ln511' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 799 [1/1] (0.00ns)   --->   "%C_7_addr = getelementptr i32 %C_7, i64 0, i64 %zext_ln505" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:511]   --->   Operation 799 'getelementptr' 'C_7_addr' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 800 [1/1] (1.29ns)   --->   "%store_ln511 = store i32 %bitcast_ln511, i5 %C_7_addr" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:511]   --->   Operation 800 'store' 'store_ln511' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_123 : Operation 801 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_513_58, i5 %tmp_133, i32 %A_1, i32 %B_7, i32 %s_1_21_loc"   --->   Operation 801 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 124 <SV = 11> <Delay = 0.00>
ST_124 : Operation 802 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_513_58, i5 %tmp_133, i32 %A_1, i32 %B_7, i32 %s_1_21_loc"   --->   Operation 802 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 125 <SV = 12> <Delay = 2.32>
ST_125 : Operation 803 [1/1] (0.00ns)   --->   "%s_1_21_loc_load = load i32 %s_1_21_loc"   --->   Operation 803 'load' 's_1_21_loc_load' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 804 [1/1] (0.00ns)   --->   "%or_ln519 = or i5 %tmp_133, i5 1" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:519]   --->   Operation 804 'or' 'or_ln519' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 805 [1/1] (0.00ns)   --->   "%zext_ln519 = zext i5 %or_ln519" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:519]   --->   Operation 805 'zext' 'zext_ln519' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 806 [1/1] (0.00ns)   --->   "%bitcast_ln519 = bitcast i32 %s_1_21_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:519]   --->   Operation 806 'bitcast' 'bitcast_ln519' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 807 [1/1] (0.00ns)   --->   "%C_7_addr_1 = getelementptr i32 %C_7, i64 0, i64 %zext_ln519" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:519]   --->   Operation 807 'getelementptr' 'C_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 808 [1/1] (1.29ns)   --->   "%store_ln519 = store i32 %bitcast_ln519, i5 %C_7_addr_1" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:519]   --->   Operation 808 'store' 'store_ln519' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_125 : Operation 809 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_521_59, i5 %tmp_133, i32 %A_2, i32 %B_7, i32 %s_2_21_loc"   --->   Operation 809 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 126 <SV = 13> <Delay = 0.00>
ST_126 : Operation 810 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_521_59, i5 %tmp_133, i32 %A_2, i32 %B_7, i32 %s_2_21_loc"   --->   Operation 810 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 127 <SV = 14> <Delay = 2.32>
ST_127 : Operation 811 [1/1] (0.00ns)   --->   "%s_2_21_loc_load = load i32 %s_2_21_loc"   --->   Operation 811 'load' 's_2_21_loc_load' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 812 [1/1] (0.00ns)   --->   "%or_ln527 = or i5 %tmp_133, i5 2" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:527]   --->   Operation 812 'or' 'or_ln527' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 813 [1/1] (0.00ns)   --->   "%zext_ln527 = zext i5 %or_ln527" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:527]   --->   Operation 813 'zext' 'zext_ln527' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 814 [1/1] (0.00ns)   --->   "%bitcast_ln527 = bitcast i32 %s_2_21_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:527]   --->   Operation 814 'bitcast' 'bitcast_ln527' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 815 [1/1] (0.00ns)   --->   "%C_7_addr_2 = getelementptr i32 %C_7, i64 0, i64 %zext_ln527" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:527]   --->   Operation 815 'getelementptr' 'C_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 816 [1/1] (1.29ns)   --->   "%store_ln527 = store i32 %bitcast_ln527, i5 %C_7_addr_2" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:527]   --->   Operation 816 'store' 'store_ln527' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_127 : Operation 817 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_529_60, i5 %tmp_133, i32 %A_3, i32 %B_7, i32 %s_3_21_loc"   --->   Operation 817 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 128 <SV = 15> <Delay = 0.00>
ST_128 : Operation 818 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_529_60, i5 %tmp_133, i32 %A_3, i32 %B_7, i32 %s_3_21_loc"   --->   Operation 818 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 129 <SV = 16> <Delay = 2.32>
ST_129 : Operation 819 [1/1] (0.00ns)   --->   "%s_3_21_loc_load = load i32 %s_3_21_loc"   --->   Operation 819 'load' 's_3_21_loc_load' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 820 [1/1] (0.00ns)   --->   "%or_ln535 = or i5 %tmp_133, i5 3" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:535]   --->   Operation 820 'or' 'or_ln535' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 821 [1/1] (0.00ns)   --->   "%zext_ln535 = zext i5 %or_ln535" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:535]   --->   Operation 821 'zext' 'zext_ln535' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 822 [1/1] (0.00ns)   --->   "%bitcast_ln535 = bitcast i32 %s_3_21_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:535]   --->   Operation 822 'bitcast' 'bitcast_ln535' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 823 [1/1] (0.00ns)   --->   "%C_7_addr_3 = getelementptr i32 %C_7, i64 0, i64 %zext_ln535" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:535]   --->   Operation 823 'getelementptr' 'C_7_addr_3' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 824 [1/1] (1.29ns)   --->   "%store_ln535 = store i32 %bitcast_ln535, i5 %C_7_addr_3" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:535]   --->   Operation 824 'store' 'store_ln535' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_129 : Operation 825 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_537_61, i5 %tmp_133, i32 %A_4, i32 %B_7, i32 %s_4_21_loc"   --->   Operation 825 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 130 <SV = 17> <Delay = 0.00>
ST_130 : Operation 826 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_537_61, i5 %tmp_133, i32 %A_4, i32 %B_7, i32 %s_4_21_loc"   --->   Operation 826 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 131 <SV = 18> <Delay = 2.32>
ST_131 : Operation 827 [1/1] (0.00ns)   --->   "%s_4_21_loc_load = load i32 %s_4_21_loc"   --->   Operation 827 'load' 's_4_21_loc_load' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 828 [1/1] (0.00ns)   --->   "%or_ln543 = or i5 %tmp_133, i5 4" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:543]   --->   Operation 828 'or' 'or_ln543' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 829 [1/1] (0.00ns)   --->   "%zext_ln543 = zext i5 %or_ln543" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:543]   --->   Operation 829 'zext' 'zext_ln543' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 830 [1/1] (0.00ns)   --->   "%bitcast_ln543 = bitcast i32 %s_4_21_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:543]   --->   Operation 830 'bitcast' 'bitcast_ln543' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 831 [1/1] (0.00ns)   --->   "%C_7_addr_4 = getelementptr i32 %C_7, i64 0, i64 %zext_ln543" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:543]   --->   Operation 831 'getelementptr' 'C_7_addr_4' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 832 [1/1] (1.29ns)   --->   "%store_ln543 = store i32 %bitcast_ln543, i5 %C_7_addr_4" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:543]   --->   Operation 832 'store' 'store_ln543' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_131 : Operation 833 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_545_62, i5 %tmp_133, i32 %A_5, i32 %B_7, i32 %s_5_21_loc"   --->   Operation 833 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 132 <SV = 19> <Delay = 0.00>
ST_132 : Operation 834 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_545_62, i5 %tmp_133, i32 %A_5, i32 %B_7, i32 %s_5_21_loc"   --->   Operation 834 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 133 <SV = 20> <Delay = 2.32>
ST_133 : Operation 835 [1/1] (0.00ns)   --->   "%s_5_21_loc_load = load i32 %s_5_21_loc"   --->   Operation 835 'load' 's_5_21_loc_load' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 836 [1/1] (0.00ns)   --->   "%or_ln551 = or i5 %tmp_133, i5 5" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:551]   --->   Operation 836 'or' 'or_ln551' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 837 [1/1] (0.00ns)   --->   "%zext_ln551 = zext i5 %or_ln551" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:551]   --->   Operation 837 'zext' 'zext_ln551' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 838 [1/1] (0.00ns)   --->   "%bitcast_ln551 = bitcast i32 %s_5_21_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:551]   --->   Operation 838 'bitcast' 'bitcast_ln551' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 839 [1/1] (0.00ns)   --->   "%C_7_addr_5 = getelementptr i32 %C_7, i64 0, i64 %zext_ln551" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:551]   --->   Operation 839 'getelementptr' 'C_7_addr_5' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 840 [1/1] (1.29ns)   --->   "%store_ln551 = store i32 %bitcast_ln551, i5 %C_7_addr_5" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:551]   --->   Operation 840 'store' 'store_ln551' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_133 : Operation 841 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_553_63, i5 %tmp_133, i32 %A_6, i32 %B_7, i32 %s_6_21_loc"   --->   Operation 841 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 134 <SV = 21> <Delay = 0.00>
ST_134 : Operation 842 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_553_63, i5 %tmp_133, i32 %A_6, i32 %B_7, i32 %s_6_21_loc"   --->   Operation 842 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 135 <SV = 22> <Delay = 2.32>
ST_135 : Operation 843 [1/1] (0.00ns)   --->   "%s_6_21_loc_load = load i32 %s_6_21_loc"   --->   Operation 843 'load' 's_6_21_loc_load' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 844 [1/1] (0.00ns)   --->   "%or_ln559 = or i5 %tmp_133, i5 6" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:559]   --->   Operation 844 'or' 'or_ln559' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 845 [1/1] (0.00ns)   --->   "%zext_ln559 = zext i5 %or_ln559" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:559]   --->   Operation 845 'zext' 'zext_ln559' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 846 [1/1] (0.00ns)   --->   "%bitcast_ln559 = bitcast i32 %s_6_21_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:559]   --->   Operation 846 'bitcast' 'bitcast_ln559' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 847 [1/1] (0.00ns)   --->   "%C_7_addr_6 = getelementptr i32 %C_7, i64 0, i64 %zext_ln559" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:559]   --->   Operation 847 'getelementptr' 'C_7_addr_6' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 848 [1/1] (1.29ns)   --->   "%store_ln559 = store i32 %bitcast_ln559, i5 %C_7_addr_6" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:559]   --->   Operation 848 'store' 'store_ln559' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_135 : Operation 849 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_561_64, i5 %tmp_133, i32 %A_7, i32 %B_7, i32 %s_7_21_loc"   --->   Operation 849 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 136 <SV = 23> <Delay = 0.00>
ST_136 : Operation 850 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_561_64, i5 %tmp_133, i32 %A_7, i32 %B_7, i32 %s_7_21_loc"   --->   Operation 850 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 137 <SV = 24> <Delay = 1.29>
ST_137 : Operation 851 [1/1] (0.00ns)   --->   "%speclooptripcount_ln503 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:503]   --->   Operation 851 'speclooptripcount' 'speclooptripcount_ln503' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 852 [1/1] (0.00ns)   --->   "%specloopname_ln503 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:503]   --->   Operation 852 'specloopname' 'specloopname_ln503' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 853 [1/1] (0.00ns)   --->   "%s_7_21_loc_load = load i32 %s_7_21_loc"   --->   Operation 853 'load' 's_7_21_loc_load' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 854 [1/1] (0.00ns)   --->   "%or_ln567 = or i5 %tmp_133, i5 7" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:567]   --->   Operation 854 'or' 'or_ln567' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 855 [1/1] (0.00ns)   --->   "%zext_ln567 = zext i5 %or_ln567" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:567]   --->   Operation 855 'zext' 'zext_ln567' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 856 [1/1] (0.00ns)   --->   "%bitcast_ln567 = bitcast i32 %s_7_21_loc_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:567]   --->   Operation 856 'bitcast' 'bitcast_ln567' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 857 [1/1] (0.00ns)   --->   "%C_7_addr_7 = getelementptr i32 %C_7, i64 0, i64 %zext_ln567" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:567]   --->   Operation 857 'getelementptr' 'C_7_addr_7' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 858 [1/1] (1.29ns)   --->   "%store_ln567 = store i32 %bitcast_ln567, i5 %C_7_addr_7" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:567]   --->   Operation 858 'store' 'store_ln567' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_137 : Operation 859 [1/1] (0.00ns)   --->   "%br_ln503 = br void %VITIS_LOOP_505_57" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:503]   --->   Operation 859 'br' 'br_ln503' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 0.460ns
The critical path consists of the following:
	'alloca' operation 2 bit ('i', HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:27) [25]  (0.000 ns)
	'store' operation 0 bit ('store_ln27', HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:27) of constant 0 on local variable 'i', HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:27 [139]  (0.460 ns)

 <State 2>: 2.945ns
The critical path consists of the following:
	'load' operation 2 bit ('i') on local variable 'i', HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:27 [142]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln27', HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:27) [143]  (0.621 ns)
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_29_1' [152]  (2.324 ns)

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 2.324ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_37_2' [157]  (2.324 ns)

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 2.324ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_45_3' [164]  (2.324 ns)

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 2.324ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_53_4' [171]  (2.324 ns)

 <State 9>: 0.000ns
The critical path consists of the following:

 <State 10>: 2.324ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_61_5' [178]  (2.324 ns)

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 2.324ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_69_6' [185]  (2.324 ns)

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 2.324ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_77_7' [192]  (2.324 ns)

 <State 15>: 0.000ns
The critical path consists of the following:

 <State 16>: 2.324ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_85_8' [199]  (2.324 ns)

 <State 17>: 0.000ns
The critical path consists of the following:

 <State 18>: 1.297ns
The critical path consists of the following:
	'load' operation 32 bit ('s_7_loc_load') on local variable 's_7_loc' [200]  (0.000 ns)
	'store' operation 0 bit ('store_ln91', HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:91) of variable 'bitcast_ln91', HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:91 on array 'C_0' [205]  (1.297 ns)

 <State 19>: 2.945ns
The critical path consists of the following:
	'load' operation 2 bit ('i') on local variable 'i', HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:95 [213]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln95', HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:95) [214]  (0.621 ns)
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_97_9' [223]  (2.324 ns)

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 2.324ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_105_10' [228]  (2.324 ns)

 <State 22>: 0.000ns
The critical path consists of the following:

 <State 23>: 2.324ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_113_11' [235]  (2.324 ns)

 <State 24>: 0.000ns
The critical path consists of the following:

 <State 25>: 2.324ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_121_12' [242]  (2.324 ns)

 <State 26>: 0.000ns
The critical path consists of the following:

 <State 27>: 2.324ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_129_13' [249]  (2.324 ns)

 <State 28>: 0.000ns
The critical path consists of the following:

 <State 29>: 2.324ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_137_14' [256]  (2.324 ns)

 <State 30>: 0.000ns
The critical path consists of the following:

 <State 31>: 2.324ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_145_15' [263]  (2.324 ns)

 <State 32>: 0.000ns
The critical path consists of the following:

 <State 33>: 2.324ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_153_16' [270]  (2.324 ns)

 <State 34>: 0.000ns
The critical path consists of the following:

 <State 35>: 1.297ns
The critical path consists of the following:
	'load' operation 32 bit ('s_7_3_loc_load') on local variable 's_7_3_loc' [271]  (0.000 ns)
	'store' operation 0 bit ('store_ln159', HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:159) of variable 'bitcast_ln159', HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:159 on array 'C_1' [276]  (1.297 ns)

 <State 36>: 2.945ns
The critical path consists of the following:
	'load' operation 2 bit ('i') on local variable 'i', HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:163 [284]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln163', HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:163) [285]  (0.621 ns)
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_165_17' [294]  (2.324 ns)

 <State 37>: 0.000ns
The critical path consists of the following:

 <State 38>: 2.324ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_173_18' [299]  (2.324 ns)

 <State 39>: 0.000ns
The critical path consists of the following:

 <State 40>: 2.324ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_181_19' [306]  (2.324 ns)

 <State 41>: 0.000ns
The critical path consists of the following:

 <State 42>: 2.324ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_189_20' [313]  (2.324 ns)

 <State 43>: 0.000ns
The critical path consists of the following:

 <State 44>: 2.324ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_197_21' [320]  (2.324 ns)

 <State 45>: 0.000ns
The critical path consists of the following:

 <State 46>: 2.324ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_205_22' [327]  (2.324 ns)

 <State 47>: 0.000ns
The critical path consists of the following:

 <State 48>: 2.324ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_213_23' [334]  (2.324 ns)

 <State 49>: 0.000ns
The critical path consists of the following:

 <State 50>: 2.324ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_221_24' [341]  (2.324 ns)

 <State 51>: 0.000ns
The critical path consists of the following:

 <State 52>: 1.297ns
The critical path consists of the following:
	'load' operation 32 bit ('s_7_6_loc_load') on local variable 's_7_6_loc' [342]  (0.000 ns)
	'store' operation 0 bit ('store_ln227', HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:227) of variable 'bitcast_ln227', HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:227 on array 'C_2' [347]  (1.297 ns)

 <State 53>: 2.945ns
The critical path consists of the following:
	'load' operation 2 bit ('i') on local variable 'i', HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:231 [355]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln231', HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:231) [356]  (0.621 ns)
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_233_25' [365]  (2.324 ns)

 <State 54>: 0.000ns
The critical path consists of the following:

 <State 55>: 2.324ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_241_26' [370]  (2.324 ns)

 <State 56>: 0.000ns
The critical path consists of the following:

 <State 57>: 2.324ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_249_27' [377]  (2.324 ns)

 <State 58>: 0.000ns
The critical path consists of the following:

 <State 59>: 2.324ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_257_28' [384]  (2.324 ns)

 <State 60>: 0.000ns
The critical path consists of the following:

 <State 61>: 2.324ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_265_29' [391]  (2.324 ns)

 <State 62>: 0.000ns
The critical path consists of the following:

 <State 63>: 2.324ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_273_30' [398]  (2.324 ns)

 <State 64>: 0.000ns
The critical path consists of the following:

 <State 65>: 2.324ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_281_31' [405]  (2.324 ns)

 <State 66>: 0.000ns
The critical path consists of the following:

 <State 67>: 2.324ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_289_32' [412]  (2.324 ns)

 <State 68>: 0.000ns
The critical path consists of the following:

 <State 69>: 1.297ns
The critical path consists of the following:
	'load' operation 32 bit ('s_7_9_loc_load') on local variable 's_7_9_loc' [413]  (0.000 ns)
	'store' operation 0 bit ('store_ln295', HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:295) of variable 'bitcast_ln295', HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:295 on array 'C_3' [418]  (1.297 ns)

 <State 70>: 2.945ns
The critical path consists of the following:
	'load' operation 2 bit ('i') on local variable 'i', HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:299 [426]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln299', HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:299) [427]  (0.621 ns)
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_301_33' [436]  (2.324 ns)

 <State 71>: 0.000ns
The critical path consists of the following:

 <State 72>: 2.324ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_309_34' [441]  (2.324 ns)

 <State 73>: 0.000ns
The critical path consists of the following:

 <State 74>: 2.324ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_317_35' [448]  (2.324 ns)

 <State 75>: 0.000ns
The critical path consists of the following:

 <State 76>: 2.324ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_325_36' [455]  (2.324 ns)

 <State 77>: 0.000ns
The critical path consists of the following:

 <State 78>: 2.324ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_333_37' [462]  (2.324 ns)

 <State 79>: 0.000ns
The critical path consists of the following:

 <State 80>: 2.324ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_341_38' [469]  (2.324 ns)

 <State 81>: 0.000ns
The critical path consists of the following:

 <State 82>: 2.324ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_349_39' [476]  (2.324 ns)

 <State 83>: 0.000ns
The critical path consists of the following:

 <State 84>: 2.324ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_357_40' [483]  (2.324 ns)

 <State 85>: 0.000ns
The critical path consists of the following:

 <State 86>: 1.297ns
The critical path consists of the following:
	'load' operation 32 bit ('s_7_12_loc_load') on local variable 's_7_12_loc' [484]  (0.000 ns)
	'store' operation 0 bit ('store_ln363', HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:363) of variable 'bitcast_ln363', HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:363 on array 'C_4' [489]  (1.297 ns)

 <State 87>: 2.945ns
The critical path consists of the following:
	'load' operation 2 bit ('i') on local variable 'i', HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:367 [497]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln367', HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:367) [498]  (0.621 ns)
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_369_41' [507]  (2.324 ns)

 <State 88>: 0.000ns
The critical path consists of the following:

 <State 89>: 2.324ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_377_42' [512]  (2.324 ns)

 <State 90>: 0.000ns
The critical path consists of the following:

 <State 91>: 2.324ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_385_43' [519]  (2.324 ns)

 <State 92>: 0.000ns
The critical path consists of the following:

 <State 93>: 2.324ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_393_44' [526]  (2.324 ns)

 <State 94>: 0.000ns
The critical path consists of the following:

 <State 95>: 2.324ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_401_45' [533]  (2.324 ns)

 <State 96>: 0.000ns
The critical path consists of the following:

 <State 97>: 2.324ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_409_46' [540]  (2.324 ns)

 <State 98>: 0.000ns
The critical path consists of the following:

 <State 99>: 2.324ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_417_47' [547]  (2.324 ns)

 <State 100>: 0.000ns
The critical path consists of the following:

 <State 101>: 2.324ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_425_48' [554]  (2.324 ns)

 <State 102>: 0.000ns
The critical path consists of the following:

 <State 103>: 1.297ns
The critical path consists of the following:
	'load' operation 32 bit ('s_7_15_loc_load') on local variable 's_7_15_loc' [555]  (0.000 ns)
	'store' operation 0 bit ('store_ln431', HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:431) of variable 'bitcast_ln431', HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:431 on array 'C_5' [560]  (1.297 ns)

 <State 104>: 2.945ns
The critical path consists of the following:
	'load' operation 2 bit ('i') on local variable 'i', HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:435 [568]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln435', HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:435) [569]  (0.621 ns)
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_437_49' [578]  (2.324 ns)

 <State 105>: 0.000ns
The critical path consists of the following:

 <State 106>: 2.324ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_445_50' [583]  (2.324 ns)

 <State 107>: 0.000ns
The critical path consists of the following:

 <State 108>: 2.324ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_453_51' [590]  (2.324 ns)

 <State 109>: 0.000ns
The critical path consists of the following:

 <State 110>: 2.324ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_461_52' [597]  (2.324 ns)

 <State 111>: 0.000ns
The critical path consists of the following:

 <State 112>: 2.324ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_469_53' [604]  (2.324 ns)

 <State 113>: 0.000ns
The critical path consists of the following:

 <State 114>: 2.324ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_477_54' [611]  (2.324 ns)

 <State 115>: 0.000ns
The critical path consists of the following:

 <State 116>: 2.324ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_485_55' [618]  (2.324 ns)

 <State 117>: 0.000ns
The critical path consists of the following:

 <State 118>: 2.324ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_493_56' [625]  (2.324 ns)

 <State 119>: 0.000ns
The critical path consists of the following:

 <State 120>: 1.297ns
The critical path consists of the following:
	'load' operation 32 bit ('s_7_18_loc_load') on local variable 's_7_18_loc' [626]  (0.000 ns)
	'store' operation 0 bit ('store_ln499', HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:499) of variable 'bitcast_ln499', HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:499 on array 'C_6' [631]  (1.297 ns)

 <State 121>: 2.945ns
The critical path consists of the following:
	'load' operation 2 bit ('i') on local variable 'i', HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:503 [639]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln503', HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:503) [640]  (0.621 ns)
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_505_57' [649]  (2.324 ns)

 <State 122>: 0.000ns
The critical path consists of the following:

 <State 123>: 2.324ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_513_58' [654]  (2.324 ns)

 <State 124>: 0.000ns
The critical path consists of the following:

 <State 125>: 2.324ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_521_59' [661]  (2.324 ns)

 <State 126>: 0.000ns
The critical path consists of the following:

 <State 127>: 2.324ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_529_60' [668]  (2.324 ns)

 <State 128>: 0.000ns
The critical path consists of the following:

 <State 129>: 2.324ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_537_61' [675]  (2.324 ns)

 <State 130>: 0.000ns
The critical path consists of the following:

 <State 131>: 2.324ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_545_62' [682]  (2.324 ns)

 <State 132>: 0.000ns
The critical path consists of the following:

 <State 133>: 2.324ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_553_63' [689]  (2.324 ns)

 <State 134>: 0.000ns
The critical path consists of the following:

 <State 135>: 2.324ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_561_64' [696]  (2.324 ns)

 <State 136>: 0.000ns
The critical path consists of the following:

 <State 137>: 1.297ns
The critical path consists of the following:
	'load' operation 32 bit ('s_7_21_loc_load') on local variable 's_7_21_loc' [697]  (0.000 ns)
	'store' operation 0 bit ('store_ln567', HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:567) of variable 'bitcast_ln567', HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:567 on array 'C_7' [702]  (1.297 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
