static void\r\nF_1 ( struct V_1 * V_2 , const char * V_3 , unsigned V_4 )\r\n{\r\nF_2 ( V_3 , V_4 ) ;\r\n}\r\nstatic void T_1 F_3 ( char V_5 )\r\n{\r\nswitch ( V_5 ) {\r\ncase 'd' :\r\ncase 's' :\r\nbreak;\r\ncase 'h' :\r\nF_4 ( L_1 ) ;\r\nF_5 () ;\r\nbreak;\r\ncase 'p' :\r\nV_6 . V_7 &= ~ V_8 ;\r\nbreak;\r\ncase 'P' :\r\nif ( V_9 != V_10 ) {\r\nF_6 ( L_2 ) ;\r\nbreak;\r\n}\r\nV_11 = 1 ;\r\nF_7 ( V_12 , V_13 ) ;\r\nF_8 () ;\r\nbreak;\r\ndefault:\r\nF_6 ( L_3 , V_5 ) ;\r\nbreak;\r\n}\r\n}\r\nstatic void T_1 F_9 ( char * V_14 )\r\n{\r\nwhile ( * V_14 ) {\r\nwhile ( * V_14 && * V_14 == ' ' )\r\nV_14 ++ ;\r\nif ( * V_14 == '\0' )\r\nbreak;\r\nif ( * V_14 == '-' ) {\r\nV_14 ++ ;\r\nwhile ( * V_14 && * V_14 != ' ' )\r\nF_3 ( * V_14 ++ ) ;\r\ncontinue;\r\n}\r\nif ( ! strncmp ( V_14 , L_4 , 4 ) ) {\r\nV_15 = F_10 ( V_14 + 4 ,\r\n& V_14 , 0 ) ;\r\nif ( * V_14 == 'K' || * V_14 == 'k' ) {\r\nV_15 <<= 10 ;\r\nV_14 ++ ;\r\n} else if ( * V_14 == 'M' || * V_14 == 'm' ) {\r\nV_15 <<= 20 ;\r\nV_14 ++ ;\r\n}\r\n}\r\nwhile ( * V_14 && * V_14 != ' ' )\r\nV_14 ++ ;\r\n}\r\n}\r\nvoid T_1 F_11 ( void )\r\n{\r\nstruct V_16 * V_17 ;\r\nunsigned long V_18 ;\r\nint V_19 ;\r\nif ( V_9 == V_20 && ! V_21 )\r\nreturn;\r\nV_19 = 0 ;\r\nif ( V_9 != V_22 ) {\r\n__asm__ ("rdpr %%ver, %0" : "=r" (ver));\r\nV_19 = ( ( V_18 >> 32UL ) == V_23 ||\r\n( V_18 >> 32UL ) == V_24 ) ;\r\n}\r\nV_17 = & V_25 ;\r\nwhile ( V_17 < & V_26 ) {\r\nunsigned long V_27 = V_17 -> V_27 ;\r\nunsigned int * V_28 ;\r\nswitch ( V_9 ) {\r\ncase V_20 :\r\nV_28 = & V_17 -> V_29 [ 0 ] ;\r\nbreak;\r\ncase V_10 :\r\ncase V_30 :\r\nif ( V_19 )\r\nV_28 = & V_17 -> V_31 [ 0 ] ;\r\nelse\r\nV_28 = & V_17 -> V_32 [ 0 ] ;\r\nbreak;\r\ncase V_22 :\r\nV_28 = & V_17 -> V_33 [ 0 ] ;\r\nbreak;\r\ndefault:\r\nF_4 ( L_5 ) ;\r\nF_5 () ;\r\n}\r\n* ( unsigned int * ) ( V_27 + 0 ) = V_28 [ 0 ] ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0" : : "r" (addr + 0));\r\n* ( unsigned int * ) ( V_27 + 4 ) = V_28 [ 1 ] ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0" : : "r" (addr + 4));\r\n* ( unsigned int * ) ( V_27 + 8 ) = V_28 [ 2 ] ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0" : : "r" (addr + 8));\r\n* ( unsigned int * ) ( V_27 + 12 ) = V_28 [ 3 ] ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0" : : "r" (addr + 12));\r\nV_17 ++ ;\r\n}\r\n}\r\nvoid F_13 ( struct V_34 * V_35 ,\r\nstruct V_34 * V_36 )\r\n{\r\nwhile ( V_35 < V_36 ) {\r\nunsigned long V_27 = V_35 -> V_27 ;\r\n* ( unsigned int * ) ( V_27 + 0 ) = V_35 -> V_37 ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0" : : "r" (addr + 0));\r\nV_35 ++ ;\r\n}\r\n}\r\nvoid F_14 ( struct V_38 * V_35 ,\r\nstruct V_38 * V_36 )\r\n{\r\nwhile ( V_35 < V_36 ) {\r\nunsigned long V_27 = V_35 -> V_27 ;\r\n* ( unsigned int * ) ( V_27 + 0 ) = V_35 -> V_28 [ 0 ] ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0" : : "r" (addr + 0));\r\n* ( unsigned int * ) ( V_27 + 4 ) = V_35 -> V_28 [ 1 ] ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0" : : "r" (addr + 4));\r\nV_35 ++ ;\r\n}\r\n}\r\nvoid T_1 F_15 ( void )\r\n{\r\nextern void V_39 ( void ) ;\r\nif ( V_9 != V_22 )\r\nreturn;\r\nF_13 ( & V_40 ,\r\n& V_41 ) ;\r\nF_14 ( & V_42 ,\r\n& V_43 ) ;\r\nV_39 () ;\r\n}\r\nstatic void T_1 F_16 ( void )\r\n{\r\nstruct V_44 * V_45 ;\r\nstruct V_46 * V_47 ;\r\nV_45 = & V_48 ;\r\nwhile ( V_45 < & V_49 ) {\r\nunsigned long V_50 , V_27 = V_45 -> V_27 ;\r\nfor ( V_50 = 0 ; V_50 < 3 ; V_50 ++ ) {\r\n* ( unsigned int * ) ( V_27 + ( V_50 * 4 ) ) = V_45 -> V_28 [ V_50 ] ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0"\r\n: : "r" (addr + (i * 4)));\r\n}\r\nV_45 ++ ;\r\n}\r\nV_47 = & V_51 ;\r\nwhile ( V_47 < & V_52 ) {\r\nunsigned long V_50 , V_27 = V_47 -> V_27 ;\r\nfor ( V_50 = 0 ; V_50 < 6 ; V_50 ++ ) {\r\n* ( unsigned int * ) ( V_27 + ( V_50 * 4 ) ) = V_47 -> V_28 [ V_50 ] ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0"\r\n: : "r" (addr + (i * 4)));\r\n}\r\nV_47 ++ ;\r\n}\r\n}\r\nstatic void T_1 F_17 ( void )\r\n{\r\nstruct V_53 * V_17 ;\r\nV_17 = & V_54 ;\r\nwhile ( V_17 < & V_55 ) {\r\nunsigned long V_50 , V_27 = V_17 -> V_27 ;\r\nfor ( V_50 = 0 ; V_50 < 3 ; V_50 ++ ) {\r\n* ( unsigned int * ) ( V_27 + ( V_50 * 4 ) ) = V_17 -> V_28 [ V_50 ] ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0"\r\n: : "r" (addr + (i * 4)));\r\n}\r\nV_17 ++ ;\r\n}\r\n}\r\nvoid T_1 F_18 ( int V_56 )\r\n{\r\nF_4 ( L_6 ,\r\nV_56 , V_57 ) ;\r\nF_5 () ;\r\n}\r\nvoid F_19 ( struct V_58 * V_59 )\r\n{\r\nunsigned long V_60 = V_61 ;\r\nint V_50 , V_62 = 0 ;\r\nF_20 ( V_59 , L_7 ) ;\r\nfor ( V_50 = 0 ; V_50 < F_21 ( V_63 ) ; V_50 ++ ) {\r\nunsigned long V_64 = 1UL << V_50 ;\r\nif ( V_60 & V_64 ) {\r\nF_22 ( V_59 , L_8 ,\r\nV_62 ? L_9 : L_10 , V_63 [ V_50 ] ) ;\r\nV_62 ++ ;\r\n}\r\n}\r\nif ( V_60 & V_65 ) {\r\nunsigned long V_66 ;\r\n__asm__ __volatile__("rd %%asr26, %0" : "=r" (cfr));\r\nfor ( V_50 = 0 ; V_50 < F_21 ( V_67 ) ; V_50 ++ ) {\r\nunsigned long V_64 = 1UL << V_50 ;\r\nif ( V_66 & V_64 ) {\r\nF_22 ( V_59 , L_8 ,\r\nV_62 ? L_9 : L_10 , V_67 [ V_50 ] ) ;\r\nV_62 ++ ;\r\n}\r\n}\r\n}\r\nF_23 ( V_59 , '\n' ) ;\r\n}\r\nstatic void T_1 F_24 ( int * V_62 , const char * V_68 )\r\n{\r\nif ( ( * V_62 ) == 0 )\r\nF_6 ( V_69 L_11 ) ;\r\nF_6 ( V_70 L_8 ,\r\n( * V_62 ) ? L_9 : L_10 , V_68 ) ;\r\nif ( ++ ( * V_62 ) == 8 ) {\r\nF_6 ( V_70 L_12 ) ;\r\n* V_62 = 0 ;\r\n}\r\n}\r\nstatic void T_1 F_25 ( int * V_62 )\r\n{\r\nunsigned long V_66 ;\r\nint V_50 ;\r\n__asm__ __volatile__("rd %%asr26, %0" : "=r" (cfr));\r\nfor ( V_50 = 0 ; V_50 < F_21 ( V_67 ) ; V_50 ++ ) {\r\nunsigned long V_64 = 1UL << V_50 ;\r\nif ( V_66 & V_64 )\r\nF_24 ( V_62 , V_67 [ V_50 ] ) ;\r\n}\r\n}\r\nstatic void T_1 F_26 ( unsigned long V_60 )\r\n{\r\nint V_50 , V_62 = 0 ;\r\nfor ( V_50 = 0 ; V_50 < F_21 ( V_63 ) ; V_50 ++ ) {\r\nunsigned long V_64 = 1UL << V_50 ;\r\nif ( V_60 & V_64 )\r\nF_24 ( & V_62 , V_63 [ V_50 ] ) ;\r\n}\r\nif ( V_60 & V_65 )\r\nF_25 ( & V_62 ) ;\r\nif ( V_62 != 0 )\r\nF_6 ( V_70 L_12 ) ;\r\n}\r\nstatic unsigned long T_1 F_27 ( void )\r\n{\r\nstruct V_71 * V_72 ;\r\nunsigned long V_60 = 0 ;\r\nconst char * V_73 ;\r\nint V_74 ;\r\nT_2 V_75 ;\r\nV_72 = F_28 () ;\r\nif ( ! V_72 )\r\nreturn 0 ;\r\nV_75 = F_29 ( V_72 , V_76 , L_13 ) ;\r\nif ( V_75 == V_76 )\r\ngoto V_77;\r\nV_73 = F_30 ( V_72 , V_75 , L_14 , & V_74 ) ;\r\nif ( ! V_73 )\r\ngoto V_77;\r\nwhile ( V_74 ) {\r\nint V_50 , V_78 ;\r\nfor ( V_50 = 0 ; V_50 < F_21 ( V_63 ) ; V_50 ++ ) {\r\nunsigned long V_64 = 1UL << V_50 ;\r\nif ( ! strcmp ( V_73 , V_63 [ V_50 ] ) ) {\r\nV_60 |= V_64 ;\r\nbreak;\r\n}\r\n}\r\nfor ( V_50 = 0 ; V_50 < F_21 ( V_67 ) ; V_50 ++ ) {\r\nif ( ! strcmp ( V_73 , V_67 [ V_50 ] ) )\r\nV_60 |= V_65 ;\r\n}\r\nV_78 = strlen ( V_73 ) + 1 ;\r\nV_73 += V_78 ;\r\nV_74 -= V_78 ;\r\n}\r\nV_77:\r\nF_31 ( V_72 ) ;\r\nreturn V_60 ;\r\n}\r\nstatic void T_1 F_32 ( void )\r\n{\r\nunsigned long V_79 = V_61 ;\r\nunsigned long V_80 ;\r\nif ( V_9 == V_10 || V_9 == V_30 )\r\nV_79 |= V_81 ;\r\nelse if ( V_9 == V_22 ) {\r\nif ( V_82 == V_83 ||\r\nV_82 == V_84 ||\r\nV_82 == V_85 ||\r\nV_82 == V_86 ||\r\nV_82 == V_87 )\r\nV_79 |= V_88 ;\r\nif ( V_82 == V_84 ||\r\nV_82 == V_85 ||\r\nV_82 == V_86 ||\r\nV_82 == V_87 )\r\nV_79 |= V_89 ;\r\n}\r\nV_79 |= ( V_90 | V_91 | V_92 ) ;\r\nV_80 = F_27 () ;\r\nif ( ! V_80 ) {\r\nif ( V_9 == V_20 )\r\nV_79 |= V_93 ;\r\nif ( V_9 == V_10 || V_9 == V_30 )\r\nV_79 |= V_93 | V_94 ;\r\nif ( V_9 == V_30 ) {\r\nunsigned long V_95 , V_18 ;\r\n__asm__ __volatile__("rdpr %%ver, %0" : "=r" (ver));\r\nV_95 = ( ( V_18 >> 32 ) & 0xffff ) ;\r\nif ( V_95 == V_96 )\r\nV_79 |= V_97 ;\r\n}\r\nif ( V_9 == V_22 ) {\r\nif ( V_82 == V_83 )\r\nV_79 |= V_98 ;\r\nif ( V_82 == V_84 ||\r\nV_82 == V_85 ||\r\nV_82 == V_86 ||\r\nV_82 == V_87 )\r\nV_79 |= ( V_93 | V_94 |\r\nV_98 |\r\nV_97 ) ;\r\nif ( V_82 == V_85 ||\r\nV_82 == V_86 ||\r\nV_82 == V_87 )\r\nV_79 |= ( V_99 | V_100 |\r\nV_101 ) ;\r\n}\r\n}\r\nV_61 = V_79 | V_80 ;\r\nF_26 ( V_61 ) ;\r\nif ( V_61 & V_97 )\r\nF_16 () ;\r\nif ( V_61 & V_102 )\r\nF_17 () ;\r\n}\r\nvoid T_1 F_33 ( char * * V_103 )\r\n{\r\n* V_103 = F_34 () ;\r\nF_35 ( V_104 , * V_103 , V_105 ) ;\r\nF_36 () ;\r\nF_9 ( * V_103 ) ;\r\n#ifdef F_37\r\nif ( F_38 () )\r\n#endif\r\nF_39 ( & V_6 ) ;\r\nif ( V_9 == V_22 )\r\nF_6 ( L_15 ) ;\r\nelse\r\nF_6 ( L_16 ) ;\r\n#ifdef F_40\r\nV_106 = & V_107 ;\r\n#endif\r\nF_41 () ;\r\nif ( ! V_108 )\r\nV_109 &= ~ V_110 ;\r\nV_111 = F_42 ( V_112 ) ;\r\n#ifdef F_43\r\nV_113 = V_114 & V_115 ;\r\nV_116 = ( ( V_114 & V_117 ) != 0 ) ;\r\nV_118 = ( ( V_114 & V_119 ) != 0 ) ;\r\n#endif\r\nF_44 ( & V_120 ) -> V_121 = & V_122 ;\r\n#ifdef F_45\r\nif ( ! V_123 ) {\r\nT_3 V_124 = F_46 ( L_17 ) ;\r\nT_4 V_125 , V_126 , V_127 ;\r\nV_125 = F_47 ( V_124 , L_18 , 0 ) ;\r\nV_126 = F_47 ( V_124 , L_19 , 0 ) ;\r\nV_127 = F_47 ( V_124 , L_20 , 0 ) ;\r\nif ( V_125 && V_126 ) {\r\nV_128 = V_125 ;\r\nV_129 = V_126 ;\r\nif ( V_127 )\r\nV_130 = V_127 ;\r\n#if F_48 ( V_131 ) || F_48 ( V_132 )\r\nV_133 = 0 ;\r\n#endif\r\n}\r\n}\r\n#endif\r\nF_49 ( F_50 () ) ;\r\nF_51 () ;\r\nF_32 () ;\r\n}\r\nvoid F_52 ( void )\r\n{\r\nif ( ! V_134 )\r\nreturn;\r\nF_4 ( L_21 ) ;\r\nF_53 () ;\r\nF_54 () ;\r\n}
