// Seed: 3289363040
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1[1] = id_2;
  module_0();
endmodule
module module_2 (
    input  wand  id_0,
    output logic id_1,
    output tri0  id_2,
    input  tri1  id_3,
    input  wire  id_4,
    input  tri1  id_5
);
  assign id_2 = 1;
  assign id_2 = id_4;
  module_0(); id_7 :
  assert property (@(1) 1) id_1 <= 1;
  wire id_8;
  wire id_9;
  assign id_2 = 1;
endmodule
