-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity matrix_mul_matrix_mul_Pipeline_VITIS_LOOP_47_7 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_gmem0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem0_AWREADY : IN STD_LOGIC;
    m_axi_gmem0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_WVALID : OUT STD_LOGIC;
    m_axi_gmem0_WREADY : IN STD_LOGIC;
    m_axi_gmem0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_WLAST : OUT STD_LOGIC;
    m_axi_gmem0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem0_ARREADY : IN STD_LOGIC;
    m_axi_gmem0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_RVALID : IN STD_LOGIC;
    m_axi_gmem0_RREADY : OUT STD_LOGIC;
    m_axi_gmem0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem0_RLAST : IN STD_LOGIC;
    m_axi_gmem0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_gmem0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_BVALID : IN STD_LOGIC;
    m_axi_gmem0_BREADY : OUT STD_LOGIC;
    m_axi_gmem0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    local_A_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_ce0 : OUT STD_LOGIC;
    local_A_we0 : OUT STD_LOGIC;
    local_A_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    shl_ln35_1_mid2 : IN STD_LOGIC_VECTOR (30 downto 0);
    zext_ln34 : IN STD_LOGIC_VECTOR (31 downto 0);
    zext_ln44 : IN STD_LOGIC_VECTOR (31 downto 0);
    A : IN STD_LOGIC_VECTOR (63 downto 0);
    local_A_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_1_ce0 : OUT STD_LOGIC;
    local_A_1_we0 : OUT STD_LOGIC;
    local_A_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_A_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_2_ce0 : OUT STD_LOGIC;
    local_A_2_we0 : OUT STD_LOGIC;
    local_A_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_A_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_3_ce0 : OUT STD_LOGIC;
    local_A_3_we0 : OUT STD_LOGIC;
    local_A_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_A_4_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_4_ce0 : OUT STD_LOGIC;
    local_A_4_we0 : OUT STD_LOGIC;
    local_A_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_A_5_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_5_ce0 : OUT STD_LOGIC;
    local_A_5_we0 : OUT STD_LOGIC;
    local_A_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_A_6_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_6_ce0 : OUT STD_LOGIC;
    local_A_6_we0 : OUT STD_LOGIC;
    local_A_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_A_7_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_7_ce0 : OUT STD_LOGIC;
    local_A_7_we0 : OUT STD_LOGIC;
    local_A_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_A_8_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_8_ce0 : OUT STD_LOGIC;
    local_A_8_we0 : OUT STD_LOGIC;
    local_A_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_A_9_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_9_ce0 : OUT STD_LOGIC;
    local_A_9_we0 : OUT STD_LOGIC;
    local_A_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_A_10_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_10_ce0 : OUT STD_LOGIC;
    local_A_10_we0 : OUT STD_LOGIC;
    local_A_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_A_11_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_11_ce0 : OUT STD_LOGIC;
    local_A_11_we0 : OUT STD_LOGIC;
    local_A_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_A_12_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_12_ce0 : OUT STD_LOGIC;
    local_A_12_we0 : OUT STD_LOGIC;
    local_A_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_A_13_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_13_ce0 : OUT STD_LOGIC;
    local_A_13_we0 : OUT STD_LOGIC;
    local_A_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_A_14_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_14_ce0 : OUT STD_LOGIC;
    local_A_14_we0 : OUT STD_LOGIC;
    local_A_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_A_15_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_15_ce0 : OUT STD_LOGIC;
    local_A_15_we0 : OUT STD_LOGIC;
    local_A_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_A_16_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_16_ce0 : OUT STD_LOGIC;
    local_A_16_we0 : OUT STD_LOGIC;
    local_A_16_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_A_17_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_17_ce0 : OUT STD_LOGIC;
    local_A_17_we0 : OUT STD_LOGIC;
    local_A_17_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_A_18_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_18_ce0 : OUT STD_LOGIC;
    local_A_18_we0 : OUT STD_LOGIC;
    local_A_18_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_A_19_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_19_ce0 : OUT STD_LOGIC;
    local_A_19_we0 : OUT STD_LOGIC;
    local_A_19_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_A_20_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_20_ce0 : OUT STD_LOGIC;
    local_A_20_we0 : OUT STD_LOGIC;
    local_A_20_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_A_21_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_21_ce0 : OUT STD_LOGIC;
    local_A_21_we0 : OUT STD_LOGIC;
    local_A_21_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_A_22_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_22_ce0 : OUT STD_LOGIC;
    local_A_22_we0 : OUT STD_LOGIC;
    local_A_22_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_A_23_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_23_ce0 : OUT STD_LOGIC;
    local_A_23_we0 : OUT STD_LOGIC;
    local_A_23_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_A_24_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_24_ce0 : OUT STD_LOGIC;
    local_A_24_we0 : OUT STD_LOGIC;
    local_A_24_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_A_25_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_25_ce0 : OUT STD_LOGIC;
    local_A_25_we0 : OUT STD_LOGIC;
    local_A_25_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_A_26_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_26_ce0 : OUT STD_LOGIC;
    local_A_26_we0 : OUT STD_LOGIC;
    local_A_26_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_A_27_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_27_ce0 : OUT STD_LOGIC;
    local_A_27_we0 : OUT STD_LOGIC;
    local_A_27_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_A_28_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_28_ce0 : OUT STD_LOGIC;
    local_A_28_we0 : OUT STD_LOGIC;
    local_A_28_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_A_29_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_29_ce0 : OUT STD_LOGIC;
    local_A_29_we0 : OUT STD_LOGIC;
    local_A_29_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_A_30_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_30_ce0 : OUT STD_LOGIC;
    local_A_30_we0 : OUT STD_LOGIC;
    local_A_30_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_A_31_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_31_ce0 : OUT STD_LOGIC;
    local_A_31_we0 : OUT STD_LOGIC;
    local_A_31_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_A_32_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_32_ce0 : OUT STD_LOGIC;
    local_A_32_we0 : OUT STD_LOGIC;
    local_A_32_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_A_33_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_33_ce0 : OUT STD_LOGIC;
    local_A_33_we0 : OUT STD_LOGIC;
    local_A_33_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_A_34_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_34_ce0 : OUT STD_LOGIC;
    local_A_34_we0 : OUT STD_LOGIC;
    local_A_34_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_A_35_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_35_ce0 : OUT STD_LOGIC;
    local_A_35_we0 : OUT STD_LOGIC;
    local_A_35_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_A_36_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_36_ce0 : OUT STD_LOGIC;
    local_A_36_we0 : OUT STD_LOGIC;
    local_A_36_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_A_37_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_37_ce0 : OUT STD_LOGIC;
    local_A_37_we0 : OUT STD_LOGIC;
    local_A_37_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_A_38_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_38_ce0 : OUT STD_LOGIC;
    local_A_38_we0 : OUT STD_LOGIC;
    local_A_38_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_A_39_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_39_ce0 : OUT STD_LOGIC;
    local_A_39_we0 : OUT STD_LOGIC;
    local_A_39_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_A_40_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_40_ce0 : OUT STD_LOGIC;
    local_A_40_we0 : OUT STD_LOGIC;
    local_A_40_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_A_41_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_41_ce0 : OUT STD_LOGIC;
    local_A_41_we0 : OUT STD_LOGIC;
    local_A_41_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_A_42_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_42_ce0 : OUT STD_LOGIC;
    local_A_42_we0 : OUT STD_LOGIC;
    local_A_42_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_A_43_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_43_ce0 : OUT STD_LOGIC;
    local_A_43_we0 : OUT STD_LOGIC;
    local_A_43_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_A_44_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_44_ce0 : OUT STD_LOGIC;
    local_A_44_we0 : OUT STD_LOGIC;
    local_A_44_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_A_45_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_45_ce0 : OUT STD_LOGIC;
    local_A_45_we0 : OUT STD_LOGIC;
    local_A_45_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_A_46_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_46_ce0 : OUT STD_LOGIC;
    local_A_46_we0 : OUT STD_LOGIC;
    local_A_46_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_A_47_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_47_ce0 : OUT STD_LOGIC;
    local_A_47_we0 : OUT STD_LOGIC;
    local_A_47_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_A_48_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_48_ce0 : OUT STD_LOGIC;
    local_A_48_we0 : OUT STD_LOGIC;
    local_A_48_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_A_49_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_49_ce0 : OUT STD_LOGIC;
    local_A_49_we0 : OUT STD_LOGIC;
    local_A_49_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_A_50_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_50_ce0 : OUT STD_LOGIC;
    local_A_50_we0 : OUT STD_LOGIC;
    local_A_50_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_A_51_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_51_ce0 : OUT STD_LOGIC;
    local_A_51_we0 : OUT STD_LOGIC;
    local_A_51_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_A_52_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_52_ce0 : OUT STD_LOGIC;
    local_A_52_we0 : OUT STD_LOGIC;
    local_A_52_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_A_53_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_53_ce0 : OUT STD_LOGIC;
    local_A_53_we0 : OUT STD_LOGIC;
    local_A_53_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_A_54_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_54_ce0 : OUT STD_LOGIC;
    local_A_54_we0 : OUT STD_LOGIC;
    local_A_54_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_A_55_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_55_ce0 : OUT STD_LOGIC;
    local_A_55_we0 : OUT STD_LOGIC;
    local_A_55_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_A_56_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_56_ce0 : OUT STD_LOGIC;
    local_A_56_we0 : OUT STD_LOGIC;
    local_A_56_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_A_57_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_57_ce0 : OUT STD_LOGIC;
    local_A_57_we0 : OUT STD_LOGIC;
    local_A_57_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_A_58_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_58_ce0 : OUT STD_LOGIC;
    local_A_58_we0 : OUT STD_LOGIC;
    local_A_58_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_A_59_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_59_ce0 : OUT STD_LOGIC;
    local_A_59_we0 : OUT STD_LOGIC;
    local_A_59_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_A_60_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_60_ce0 : OUT STD_LOGIC;
    local_A_60_we0 : OUT STD_LOGIC;
    local_A_60_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_A_61_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_61_ce0 : OUT STD_LOGIC;
    local_A_61_we0 : OUT STD_LOGIC;
    local_A_61_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_A_62_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_62_ce0 : OUT STD_LOGIC;
    local_A_62_we0 : OUT STD_LOGIC;
    local_A_62_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_A_63_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    local_A_63_ce0 : OUT STD_LOGIC;
    local_A_63_we0 : OUT STD_LOGIC;
    local_A_63_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of matrix_mul_matrix_mul_Pipeline_VITIS_LOOP_47_7 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv6_3E : STD_LOGIC_VECTOR (5 downto 0) := "111110";
    constant ap_const_lv6_3D : STD_LOGIC_VECTOR (5 downto 0) := "111101";
    constant ap_const_lv6_3C : STD_LOGIC_VECTOR (5 downto 0) := "111100";
    constant ap_const_lv6_3B : STD_LOGIC_VECTOR (5 downto 0) := "111011";
    constant ap_const_lv6_3A : STD_LOGIC_VECTOR (5 downto 0) := "111010";
    constant ap_const_lv6_39 : STD_LOGIC_VECTOR (5 downto 0) := "111001";
    constant ap_const_lv6_38 : STD_LOGIC_VECTOR (5 downto 0) := "111000";
    constant ap_const_lv6_37 : STD_LOGIC_VECTOR (5 downto 0) := "110111";
    constant ap_const_lv6_36 : STD_LOGIC_VECTOR (5 downto 0) := "110110";
    constant ap_const_lv6_35 : STD_LOGIC_VECTOR (5 downto 0) := "110101";
    constant ap_const_lv6_34 : STD_LOGIC_VECTOR (5 downto 0) := "110100";
    constant ap_const_lv6_33 : STD_LOGIC_VECTOR (5 downto 0) := "110011";
    constant ap_const_lv6_32 : STD_LOGIC_VECTOR (5 downto 0) := "110010";
    constant ap_const_lv6_31 : STD_LOGIC_VECTOR (5 downto 0) := "110001";
    constant ap_const_lv6_30 : STD_LOGIC_VECTOR (5 downto 0) := "110000";
    constant ap_const_lv6_2F : STD_LOGIC_VECTOR (5 downto 0) := "101111";
    constant ap_const_lv6_2E : STD_LOGIC_VECTOR (5 downto 0) := "101110";
    constant ap_const_lv6_2D : STD_LOGIC_VECTOR (5 downto 0) := "101101";
    constant ap_const_lv6_2C : STD_LOGIC_VECTOR (5 downto 0) := "101100";
    constant ap_const_lv6_2B : STD_LOGIC_VECTOR (5 downto 0) := "101011";
    constant ap_const_lv6_2A : STD_LOGIC_VECTOR (5 downto 0) := "101010";
    constant ap_const_lv6_29 : STD_LOGIC_VECTOR (5 downto 0) := "101001";
    constant ap_const_lv6_28 : STD_LOGIC_VECTOR (5 downto 0) := "101000";
    constant ap_const_lv6_27 : STD_LOGIC_VECTOR (5 downto 0) := "100111";
    constant ap_const_lv6_26 : STD_LOGIC_VECTOR (5 downto 0) := "100110";
    constant ap_const_lv6_25 : STD_LOGIC_VECTOR (5 downto 0) := "100101";
    constant ap_const_lv6_24 : STD_LOGIC_VECTOR (5 downto 0) := "100100";
    constant ap_const_lv6_23 : STD_LOGIC_VECTOR (5 downto 0) := "100011";
    constant ap_const_lv6_22 : STD_LOGIC_VECTOR (5 downto 0) := "100010";
    constant ap_const_lv6_21 : STD_LOGIC_VECTOR (5 downto 0) := "100001";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv6_1F : STD_LOGIC_VECTOR (5 downto 0) := "011111";
    constant ap_const_lv6_1E : STD_LOGIC_VECTOR (5 downto 0) := "011110";
    constant ap_const_lv6_1D : STD_LOGIC_VECTOR (5 downto 0) := "011101";
    constant ap_const_lv6_1C : STD_LOGIC_VECTOR (5 downto 0) := "011100";
    constant ap_const_lv6_1B : STD_LOGIC_VECTOR (5 downto 0) := "011011";
    constant ap_const_lv6_1A : STD_LOGIC_VECTOR (5 downto 0) := "011010";
    constant ap_const_lv6_19 : STD_LOGIC_VECTOR (5 downto 0) := "011001";
    constant ap_const_lv6_18 : STD_LOGIC_VECTOR (5 downto 0) := "011000";
    constant ap_const_lv6_17 : STD_LOGIC_VECTOR (5 downto 0) := "010111";
    constant ap_const_lv6_16 : STD_LOGIC_VECTOR (5 downto 0) := "010110";
    constant ap_const_lv6_15 : STD_LOGIC_VECTOR (5 downto 0) := "010101";
    constant ap_const_lv6_14 : STD_LOGIC_VECTOR (5 downto 0) := "010100";
    constant ap_const_lv6_13 : STD_LOGIC_VECTOR (5 downto 0) := "010011";
    constant ap_const_lv6_12 : STD_LOGIC_VECTOR (5 downto 0) := "010010";
    constant ap_const_lv6_11 : STD_LOGIC_VECTOR (5 downto 0) := "010001";
    constant ap_const_lv6_10 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_const_lv6_F : STD_LOGIC_VECTOR (5 downto 0) := "001111";
    constant ap_const_lv6_E : STD_LOGIC_VECTOR (5 downto 0) := "001110";
    constant ap_const_lv6_D : STD_LOGIC_VECTOR (5 downto 0) := "001101";
    constant ap_const_lv6_C : STD_LOGIC_VECTOR (5 downto 0) := "001100";
    constant ap_const_lv6_B : STD_LOGIC_VECTOR (5 downto 0) := "001011";
    constant ap_const_lv6_A : STD_LOGIC_VECTOR (5 downto 0) := "001010";
    constant ap_const_lv6_9 : STD_LOGIC_VECTOR (5 downto 0) := "001001";
    constant ap_const_lv6_8 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_const_lv6_7 : STD_LOGIC_VECTOR (5 downto 0) := "000111";
    constant ap_const_lv6_6 : STD_LOGIC_VECTOR (5 downto 0) := "000110";
    constant ap_const_lv6_5 : STD_LOGIC_VECTOR (5 downto 0) := "000101";
    constant ap_const_lv6_4 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_const_lv6_3 : STD_LOGIC_VECTOR (5 downto 0) := "000011";
    constant ap_const_lv6_2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv6_3F : STD_LOGIC_VECTOR (5 downto 0) := "111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv13_1000 : STD_LOGIC_VECTOR (12 downto 0) := "1000000000000";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal or_ln46_reg_1502 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln46_reg_1502_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state5_io : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln46_fu_1253_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal gmem0_blk_n_R : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal gmem0_blk_n_AR : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal zext_ln44_cast_fu_1227_p1 : STD_LOGIC_VECTOR (61 downto 0);
    signal zext_ln44_cast_reg_1488 : STD_LOGIC_VECTOR (61 downto 0);
    signal zext_ln34_cast_fu_1231_p1 : STD_LOGIC_VECTOR (61 downto 0);
    signal zext_ln34_cast_reg_1493 : STD_LOGIC_VECTOR (61 downto 0);
    signal icmp_ln46_reg_1498 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln46_fu_1277_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln46_reg_1502_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln46_reg_1502_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_1_fu_1297_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln46_1_reg_1506 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln46_1_reg_1506_pp0_iter1_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln46_1_reg_1506_pp0_iter2_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln46_1_reg_1506_pp0_iter3_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln46_1_reg_1506_pp0_iter4_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln46_1_reg_1506_pp0_iter5_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln46_1_reg_1506_pp0_iter6_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln46_1_reg_1506_pp0_iter7_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln46_1_reg_1506_pp0_iter8_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln46_1_reg_1506_pp0_iter9_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln46_1_reg_1506_pp0_iter10_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln46_1_reg_1506_pp0_iter11_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln46_1_fu_1309_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln46_1_reg_1511 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln49_fu_1315_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln49_reg_1516 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln49_reg_1516_pp0_iter1_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln49_reg_1516_pp0_iter2_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln49_reg_1516_pp0_iter3_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln49_reg_1516_pp0_iter4_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln49_reg_1516_pp0_iter5_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln49_reg_1516_pp0_iter6_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln49_reg_1516_pp0_iter7_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln49_reg_1516_pp0_iter8_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln49_reg_1516_pp0_iter9_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln49_reg_1516_pp0_iter10_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln49_reg_1516_pp0_iter11_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_1343_p2 : STD_LOGIC_VECTOR (61 downto 0);
    signal mul_ln46_reg_1525 : STD_LOGIC_VECTOR (61 downto 0);
    signal sext_ln47_mid2_v_reg_1530 : STD_LOGIC_VECTOR (61 downto 0);
    signal bitcast_ln49_fu_1391_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln49_reg_1545 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_first_iter_0_phi_fu_1219_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal zext_ln46_fu_1395_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln46_fu_1375_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal kk_fu_336 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln47_fu_1319_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_sig_allocacmp_kk_load : STD_LOGIC_VECTOR (6 downto 0);
    signal ii_fu_340 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_sig_allocacmp_ii_load : STD_LOGIC_VECTOR (6 downto 0);
    signal indvar_flatten142_fu_344 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln46_fu_1259_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_sig_allocacmp_indvar_flatten142_load : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln47_fu_1271_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln46_4_fu_1291_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln46_1_fu_1305_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln46_fu_1283_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_1343_p0 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_1343_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln46_2_fu_1348_p2 : STD_LOGIC_VECTOR (61 downto 0);
    signal sext_ln47_mid2_v_v_v_v_fu_1352_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln46_3_fu_1360_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1343_ce : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal grp_fu_1343_p00 : STD_LOGIC_VECTOR (61 downto 0);
    signal ap_condition_1222 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component matrix_mul_mul_31ns_32ns_62_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (30 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (61 downto 0) );
    end component;


    component matrix_mul_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_31ns_32ns_62_2_1_U65 : component matrix_mul_mul_31ns_32ns_62_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 31,
        din1_WIDTH => 32,
        dout_WIDTH => 62)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1343_p0,
        din1 => grp_fu_1343_p1,
        ce => grp_fu_1343_ce,
        dout => grp_fu_1343_p2);

    flow_control_loop_pipe_sequential_init_U : component matrix_mul_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter11_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    ii_fu_340_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln46_fu_1253_p2 = ap_const_lv1_0))) then 
                    ii_fu_340 <= select_ln46_1_fu_1297_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    ii_fu_340 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten142_fu_344_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln46_fu_1253_p2 = ap_const_lv1_0))) then 
                    indvar_flatten142_fu_344 <= add_ln46_fu_1259_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten142_fu_344 <= ap_const_lv13_0;
                end if;
            end if; 
        end if;
    end process;

    kk_fu_336_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln46_fu_1253_p2 = ap_const_lv1_0))) then 
                    kk_fu_336 <= add_ln47_fu_1319_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    kk_fu_336 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln46_fu_1253_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln46_1_reg_1511 <= add_ln46_1_fu_1309_p2;
                or_ln46_reg_1502 <= or_ln46_fu_1277_p2;
                select_ln46_1_reg_1506 <= select_ln46_1_fu_1297_p3;
                trunc_ln49_reg_1516 <= trunc_ln49_fu_1315_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                bitcast_ln49_reg_1545 <= bitcast_ln49_fu_1391_p1;
                mul_ln46_reg_1525 <= grp_fu_1343_p2;
                or_ln46_reg_1502_pp0_iter2_reg <= or_ln46_reg_1502_pp0_iter1_reg;
                or_ln46_reg_1502_pp0_iter3_reg <= or_ln46_reg_1502_pp0_iter2_reg;
                select_ln46_1_reg_1506_pp0_iter10_reg <= select_ln46_1_reg_1506_pp0_iter9_reg;
                select_ln46_1_reg_1506_pp0_iter11_reg <= select_ln46_1_reg_1506_pp0_iter10_reg;
                select_ln46_1_reg_1506_pp0_iter2_reg <= select_ln46_1_reg_1506_pp0_iter1_reg;
                select_ln46_1_reg_1506_pp0_iter3_reg <= select_ln46_1_reg_1506_pp0_iter2_reg;
                select_ln46_1_reg_1506_pp0_iter4_reg <= select_ln46_1_reg_1506_pp0_iter3_reg;
                select_ln46_1_reg_1506_pp0_iter5_reg <= select_ln46_1_reg_1506_pp0_iter4_reg;
                select_ln46_1_reg_1506_pp0_iter6_reg <= select_ln46_1_reg_1506_pp0_iter5_reg;
                select_ln46_1_reg_1506_pp0_iter7_reg <= select_ln46_1_reg_1506_pp0_iter6_reg;
                select_ln46_1_reg_1506_pp0_iter8_reg <= select_ln46_1_reg_1506_pp0_iter7_reg;
                select_ln46_1_reg_1506_pp0_iter9_reg <= select_ln46_1_reg_1506_pp0_iter8_reg;
                sext_ln47_mid2_v_reg_1530 <= add_ln46_3_fu_1360_p2(63 downto 2);
                trunc_ln49_reg_1516_pp0_iter10_reg <= trunc_ln49_reg_1516_pp0_iter9_reg;
                trunc_ln49_reg_1516_pp0_iter11_reg <= trunc_ln49_reg_1516_pp0_iter10_reg;
                trunc_ln49_reg_1516_pp0_iter2_reg <= trunc_ln49_reg_1516_pp0_iter1_reg;
                trunc_ln49_reg_1516_pp0_iter3_reg <= trunc_ln49_reg_1516_pp0_iter2_reg;
                trunc_ln49_reg_1516_pp0_iter4_reg <= trunc_ln49_reg_1516_pp0_iter3_reg;
                trunc_ln49_reg_1516_pp0_iter5_reg <= trunc_ln49_reg_1516_pp0_iter4_reg;
                trunc_ln49_reg_1516_pp0_iter6_reg <= trunc_ln49_reg_1516_pp0_iter5_reg;
                trunc_ln49_reg_1516_pp0_iter7_reg <= trunc_ln49_reg_1516_pp0_iter6_reg;
                trunc_ln49_reg_1516_pp0_iter8_reg <= trunc_ln49_reg_1516_pp0_iter7_reg;
                trunc_ln49_reg_1516_pp0_iter9_reg <= trunc_ln49_reg_1516_pp0_iter8_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                icmp_ln46_reg_1498 <= icmp_ln46_fu_1253_p2;
                or_ln46_reg_1502_pp0_iter1_reg <= or_ln46_reg_1502;
                select_ln46_1_reg_1506_pp0_iter1_reg <= select_ln46_1_reg_1506;
                trunc_ln49_reg_1516_pp0_iter1_reg <= trunc_ln49_reg_1516;
                    zext_ln34_cast_reg_1493(31 downto 0) <= zext_ln34_cast_fu_1231_p1(31 downto 0);
                    zext_ln44_cast_reg_1488(31 downto 0) <= zext_ln44_cast_fu_1227_p1(31 downto 0);
            end if;
        end if;
    end process;
    zext_ln44_cast_reg_1488(61 downto 32) <= "000000000000000000000000000000";
    zext_ln34_cast_reg_1493(61 downto 32) <= "000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln46_1_fu_1309_p2 <= std_logic_vector(unsigned(zext_ln46_1_fu_1305_p1) + unsigned(shl_ln35_1_mid2));
    add_ln46_2_fu_1348_p2 <= std_logic_vector(unsigned(mul_ln46_reg_1525) + unsigned(zext_ln44_cast_reg_1488));
    add_ln46_3_fu_1360_p2 <= std_logic_vector(unsigned(sext_ln47_mid2_v_v_v_v_fu_1352_p3) + unsigned(A));
    add_ln46_4_fu_1291_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_ii_load) + unsigned(ap_const_lv7_1));
    add_ln46_fu_1259_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten142_load) + unsigned(ap_const_lv13_1));
    add_ln47_fu_1319_p2 <= std_logic_vector(unsigned(select_ln46_fu_1283_p3) + unsigned(ap_const_lv7_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter11, m_axi_gmem0_RVALID, ap_block_state5_io)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (m_axi_gmem0_RVALID = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_io)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter11, m_axi_gmem0_RVALID, ap_block_state5_io)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (m_axi_gmem0_RVALID = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_io)));
    end process;

        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state12_pp0_stage0_iter11_assign_proc : process(m_axi_gmem0_RVALID)
    begin
                ap_block_state12_pp0_stage0_iter11 <= (m_axi_gmem0_RVALID = ap_const_logic_0);
    end process;

        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state5_io_assign_proc : process(m_axi_gmem0_ARREADY, or_ln46_reg_1502_pp0_iter3_reg)
    begin
                ap_block_state5_io <= ((m_axi_gmem0_ARREADY = ap_const_logic_0) and (or_ln46_reg_1502_pp0_iter3_reg = ap_const_lv1_1));
    end process;

        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1222_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln46_reg_1498)
    begin
                ap_condition_1222 <= ((icmp_ln46_reg_1498 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln46_fu_1253_p2)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln46_fu_1253_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter11_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter11_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_first_iter_0_phi_fu_1219_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, ap_condition_1222)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
            if ((ap_const_boolean_1 = ap_condition_1222)) then 
                ap_phi_mux_first_iter_0_phi_fu_1219_p4 <= ap_const_lv1_0;
            elsif ((ap_loop_init = ap_const_logic_1)) then 
                ap_phi_mux_first_iter_0_phi_fu_1219_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_first_iter_0_phi_fu_1219_p4 <= ap_const_lv1_0;
            end if;
        else 
            ap_phi_mux_first_iter_0_phi_fu_1219_p4 <= ap_const_lv1_0;
        end if; 
    end process;


    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_ii_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, ii_fu_340)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_ii_load <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_ii_load <= ii_fu_340;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten142_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten142_fu_344)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten142_load <= ap_const_lv13_0;
        else 
            ap_sig_allocacmp_indvar_flatten142_load <= indvar_flatten142_fu_344;
        end if; 
    end process;


    ap_sig_allocacmp_kk_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, kk_fu_336)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_kk_load <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_kk_load <= kk_fu_336;
        end if; 
    end process;

    bitcast_ln49_fu_1391_p1 <= m_axi_gmem0_RDATA;

    gmem0_blk_n_AR_assign_proc : process(ap_enable_reg_pp0_iter4, m_axi_gmem0_ARREADY, or_ln46_reg_1502_pp0_iter3_reg, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (or_ln46_reg_1502_pp0_iter3_reg = ap_const_lv1_1))) then 
            gmem0_blk_n_AR <= m_axi_gmem0_ARREADY;
        else 
            gmem0_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem0_blk_n_R_assign_proc : process(ap_enable_reg_pp0_iter11, m_axi_gmem0_RVALID, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            gmem0_blk_n_R <= m_axi_gmem0_RVALID;
        else 
            gmem0_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1343_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_1343_ce <= ap_const_logic_1;
        else 
            grp_fu_1343_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1343_p0 <= grp_fu_1343_p00(31 - 1 downto 0);
    grp_fu_1343_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln46_1_reg_1511),62));
    grp_fu_1343_p1 <= zext_ln34_cast_reg_1493(32 - 1 downto 0);
    icmp_ln46_fu_1253_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten142_load = ap_const_lv13_1000) else "0";
    icmp_ln47_fu_1271_p2 <= "1" when (ap_sig_allocacmp_kk_load = ap_const_lv7_40) else "0";
    local_A_10_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_10_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_10_ce0 <= ap_const_logic_1;
        else 
            local_A_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_10_d0 <= bitcast_ln49_reg_1545;

    local_A_10_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_A) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_10_we0 <= ap_const_logic_1;
        else 
            local_A_10_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_11_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_11_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_11_ce0 <= ap_const_logic_1;
        else 
            local_A_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_11_d0 <= bitcast_ln49_reg_1545;

    local_A_11_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_B) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_11_we0 <= ap_const_logic_1;
        else 
            local_A_11_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_12_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_12_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_12_ce0 <= ap_const_logic_1;
        else 
            local_A_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_12_d0 <= bitcast_ln49_reg_1545;

    local_A_12_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_C) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_12_we0 <= ap_const_logic_1;
        else 
            local_A_12_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_13_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_13_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_13_ce0 <= ap_const_logic_1;
        else 
            local_A_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_13_d0 <= bitcast_ln49_reg_1545;

    local_A_13_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_D) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_13_we0 <= ap_const_logic_1;
        else 
            local_A_13_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_14_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_14_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_14_ce0 <= ap_const_logic_1;
        else 
            local_A_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_14_d0 <= bitcast_ln49_reg_1545;

    local_A_14_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_E) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_14_we0 <= ap_const_logic_1;
        else 
            local_A_14_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_15_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_15_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_15_ce0 <= ap_const_logic_1;
        else 
            local_A_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_15_d0 <= bitcast_ln49_reg_1545;

    local_A_15_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_F) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_15_we0 <= ap_const_logic_1;
        else 
            local_A_15_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_16_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_16_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_16_ce0 <= ap_const_logic_1;
        else 
            local_A_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_16_d0 <= bitcast_ln49_reg_1545;

    local_A_16_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_10) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_16_we0 <= ap_const_logic_1;
        else 
            local_A_16_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_17_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_17_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_17_ce0 <= ap_const_logic_1;
        else 
            local_A_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_17_d0 <= bitcast_ln49_reg_1545;

    local_A_17_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_11) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_17_we0 <= ap_const_logic_1;
        else 
            local_A_17_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_18_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_18_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_18_ce0 <= ap_const_logic_1;
        else 
            local_A_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_18_d0 <= bitcast_ln49_reg_1545;

    local_A_18_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_12) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_18_we0 <= ap_const_logic_1;
        else 
            local_A_18_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_19_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_19_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_19_ce0 <= ap_const_logic_1;
        else 
            local_A_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_19_d0 <= bitcast_ln49_reg_1545;

    local_A_19_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_13) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_19_we0 <= ap_const_logic_1;
        else 
            local_A_19_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_1_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_1_ce0 <= ap_const_logic_1;
        else 
            local_A_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_1_d0 <= bitcast_ln49_reg_1545;

    local_A_1_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_1) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_1_we0 <= ap_const_logic_1;
        else 
            local_A_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_20_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_20_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_20_ce0 <= ap_const_logic_1;
        else 
            local_A_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_20_d0 <= bitcast_ln49_reg_1545;

    local_A_20_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_14) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_20_we0 <= ap_const_logic_1;
        else 
            local_A_20_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_21_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_21_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_21_ce0 <= ap_const_logic_1;
        else 
            local_A_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_21_d0 <= bitcast_ln49_reg_1545;

    local_A_21_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_15) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_21_we0 <= ap_const_logic_1;
        else 
            local_A_21_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_22_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_22_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_22_ce0 <= ap_const_logic_1;
        else 
            local_A_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_22_d0 <= bitcast_ln49_reg_1545;

    local_A_22_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_16) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_22_we0 <= ap_const_logic_1;
        else 
            local_A_22_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_23_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_23_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_23_ce0 <= ap_const_logic_1;
        else 
            local_A_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_23_d0 <= bitcast_ln49_reg_1545;

    local_A_23_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_17) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_23_we0 <= ap_const_logic_1;
        else 
            local_A_23_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_24_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_24_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_24_ce0 <= ap_const_logic_1;
        else 
            local_A_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_24_d0 <= bitcast_ln49_reg_1545;

    local_A_24_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_18) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_24_we0 <= ap_const_logic_1;
        else 
            local_A_24_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_25_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_25_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_25_ce0 <= ap_const_logic_1;
        else 
            local_A_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_25_d0 <= bitcast_ln49_reg_1545;

    local_A_25_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_19) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_25_we0 <= ap_const_logic_1;
        else 
            local_A_25_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_26_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_26_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_26_ce0 <= ap_const_logic_1;
        else 
            local_A_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_26_d0 <= bitcast_ln49_reg_1545;

    local_A_26_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_1A) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_26_we0 <= ap_const_logic_1;
        else 
            local_A_26_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_27_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_27_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_27_ce0 <= ap_const_logic_1;
        else 
            local_A_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_27_d0 <= bitcast_ln49_reg_1545;

    local_A_27_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_1B) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_27_we0 <= ap_const_logic_1;
        else 
            local_A_27_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_28_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_28_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_28_ce0 <= ap_const_logic_1;
        else 
            local_A_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_28_d0 <= bitcast_ln49_reg_1545;

    local_A_28_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_1C) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_28_we0 <= ap_const_logic_1;
        else 
            local_A_28_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_29_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_29_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_29_ce0 <= ap_const_logic_1;
        else 
            local_A_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_29_d0 <= bitcast_ln49_reg_1545;

    local_A_29_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_1D) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_29_we0 <= ap_const_logic_1;
        else 
            local_A_29_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_2_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_2_ce0 <= ap_const_logic_1;
        else 
            local_A_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_2_d0 <= bitcast_ln49_reg_1545;

    local_A_2_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_2) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_2_we0 <= ap_const_logic_1;
        else 
            local_A_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_30_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_30_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_30_ce0 <= ap_const_logic_1;
        else 
            local_A_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_30_d0 <= bitcast_ln49_reg_1545;

    local_A_30_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_1E) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_30_we0 <= ap_const_logic_1;
        else 
            local_A_30_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_31_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_31_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_31_ce0 <= ap_const_logic_1;
        else 
            local_A_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_31_d0 <= bitcast_ln49_reg_1545;

    local_A_31_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_1F) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_31_we0 <= ap_const_logic_1;
        else 
            local_A_31_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_32_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_32_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_32_ce0 <= ap_const_logic_1;
        else 
            local_A_32_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_32_d0 <= bitcast_ln49_reg_1545;

    local_A_32_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_20) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_32_we0 <= ap_const_logic_1;
        else 
            local_A_32_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_33_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_33_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_33_ce0 <= ap_const_logic_1;
        else 
            local_A_33_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_33_d0 <= bitcast_ln49_reg_1545;

    local_A_33_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_21) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_33_we0 <= ap_const_logic_1;
        else 
            local_A_33_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_34_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_34_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_34_ce0 <= ap_const_logic_1;
        else 
            local_A_34_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_34_d0 <= bitcast_ln49_reg_1545;

    local_A_34_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_22) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_34_we0 <= ap_const_logic_1;
        else 
            local_A_34_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_35_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_35_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_35_ce0 <= ap_const_logic_1;
        else 
            local_A_35_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_35_d0 <= bitcast_ln49_reg_1545;

    local_A_35_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_23) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_35_we0 <= ap_const_logic_1;
        else 
            local_A_35_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_36_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_36_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_36_ce0 <= ap_const_logic_1;
        else 
            local_A_36_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_36_d0 <= bitcast_ln49_reg_1545;

    local_A_36_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_24) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_36_we0 <= ap_const_logic_1;
        else 
            local_A_36_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_37_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_37_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_37_ce0 <= ap_const_logic_1;
        else 
            local_A_37_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_37_d0 <= bitcast_ln49_reg_1545;

    local_A_37_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_25) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_37_we0 <= ap_const_logic_1;
        else 
            local_A_37_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_38_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_38_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_38_ce0 <= ap_const_logic_1;
        else 
            local_A_38_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_38_d0 <= bitcast_ln49_reg_1545;

    local_A_38_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_26) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_38_we0 <= ap_const_logic_1;
        else 
            local_A_38_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_39_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_39_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_39_ce0 <= ap_const_logic_1;
        else 
            local_A_39_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_39_d0 <= bitcast_ln49_reg_1545;

    local_A_39_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_27) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_39_we0 <= ap_const_logic_1;
        else 
            local_A_39_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_3_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_3_ce0 <= ap_const_logic_1;
        else 
            local_A_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_3_d0 <= bitcast_ln49_reg_1545;

    local_A_3_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_3) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_3_we0 <= ap_const_logic_1;
        else 
            local_A_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_40_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_40_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_40_ce0 <= ap_const_logic_1;
        else 
            local_A_40_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_40_d0 <= bitcast_ln49_reg_1545;

    local_A_40_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_28) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_40_we0 <= ap_const_logic_1;
        else 
            local_A_40_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_41_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_41_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_41_ce0 <= ap_const_logic_1;
        else 
            local_A_41_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_41_d0 <= bitcast_ln49_reg_1545;

    local_A_41_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_29) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_41_we0 <= ap_const_logic_1;
        else 
            local_A_41_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_42_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_42_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_42_ce0 <= ap_const_logic_1;
        else 
            local_A_42_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_42_d0 <= bitcast_ln49_reg_1545;

    local_A_42_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_2A) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_42_we0 <= ap_const_logic_1;
        else 
            local_A_42_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_43_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_43_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_43_ce0 <= ap_const_logic_1;
        else 
            local_A_43_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_43_d0 <= bitcast_ln49_reg_1545;

    local_A_43_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_2B) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_43_we0 <= ap_const_logic_1;
        else 
            local_A_43_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_44_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_44_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_44_ce0 <= ap_const_logic_1;
        else 
            local_A_44_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_44_d0 <= bitcast_ln49_reg_1545;

    local_A_44_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_2C) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_44_we0 <= ap_const_logic_1;
        else 
            local_A_44_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_45_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_45_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_45_ce0 <= ap_const_logic_1;
        else 
            local_A_45_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_45_d0 <= bitcast_ln49_reg_1545;

    local_A_45_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_2D) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_45_we0 <= ap_const_logic_1;
        else 
            local_A_45_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_46_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_46_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_46_ce0 <= ap_const_logic_1;
        else 
            local_A_46_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_46_d0 <= bitcast_ln49_reg_1545;

    local_A_46_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_2E) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_46_we0 <= ap_const_logic_1;
        else 
            local_A_46_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_47_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_47_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_47_ce0 <= ap_const_logic_1;
        else 
            local_A_47_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_47_d0 <= bitcast_ln49_reg_1545;

    local_A_47_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_2F) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_47_we0 <= ap_const_logic_1;
        else 
            local_A_47_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_48_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_48_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_48_ce0 <= ap_const_logic_1;
        else 
            local_A_48_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_48_d0 <= bitcast_ln49_reg_1545;

    local_A_48_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_30) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_48_we0 <= ap_const_logic_1;
        else 
            local_A_48_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_49_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_49_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_49_ce0 <= ap_const_logic_1;
        else 
            local_A_49_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_49_d0 <= bitcast_ln49_reg_1545;

    local_A_49_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_31) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_49_we0 <= ap_const_logic_1;
        else 
            local_A_49_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_4_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_4_ce0 <= ap_const_logic_1;
        else 
            local_A_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_4_d0 <= bitcast_ln49_reg_1545;

    local_A_4_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_4) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_4_we0 <= ap_const_logic_1;
        else 
            local_A_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_50_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_50_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_50_ce0 <= ap_const_logic_1;
        else 
            local_A_50_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_50_d0 <= bitcast_ln49_reg_1545;

    local_A_50_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_32) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_50_we0 <= ap_const_logic_1;
        else 
            local_A_50_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_51_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_51_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_51_ce0 <= ap_const_logic_1;
        else 
            local_A_51_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_51_d0 <= bitcast_ln49_reg_1545;

    local_A_51_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_33) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_51_we0 <= ap_const_logic_1;
        else 
            local_A_51_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_52_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_52_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_52_ce0 <= ap_const_logic_1;
        else 
            local_A_52_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_52_d0 <= bitcast_ln49_reg_1545;

    local_A_52_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_34) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_52_we0 <= ap_const_logic_1;
        else 
            local_A_52_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_53_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_53_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_53_ce0 <= ap_const_logic_1;
        else 
            local_A_53_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_53_d0 <= bitcast_ln49_reg_1545;

    local_A_53_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_35) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_53_we0 <= ap_const_logic_1;
        else 
            local_A_53_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_54_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_54_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_54_ce0 <= ap_const_logic_1;
        else 
            local_A_54_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_54_d0 <= bitcast_ln49_reg_1545;

    local_A_54_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_36) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_54_we0 <= ap_const_logic_1;
        else 
            local_A_54_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_55_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_55_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_55_ce0 <= ap_const_logic_1;
        else 
            local_A_55_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_55_d0 <= bitcast_ln49_reg_1545;

    local_A_55_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_37) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_55_we0 <= ap_const_logic_1;
        else 
            local_A_55_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_56_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_56_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_56_ce0 <= ap_const_logic_1;
        else 
            local_A_56_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_56_d0 <= bitcast_ln49_reg_1545;

    local_A_56_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_38) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_56_we0 <= ap_const_logic_1;
        else 
            local_A_56_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_57_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_57_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_57_ce0 <= ap_const_logic_1;
        else 
            local_A_57_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_57_d0 <= bitcast_ln49_reg_1545;

    local_A_57_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_39) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_57_we0 <= ap_const_logic_1;
        else 
            local_A_57_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_58_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_58_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_58_ce0 <= ap_const_logic_1;
        else 
            local_A_58_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_58_d0 <= bitcast_ln49_reg_1545;

    local_A_58_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_3A) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_58_we0 <= ap_const_logic_1;
        else 
            local_A_58_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_59_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_59_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_59_ce0 <= ap_const_logic_1;
        else 
            local_A_59_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_59_d0 <= bitcast_ln49_reg_1545;

    local_A_59_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_3B) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_59_we0 <= ap_const_logic_1;
        else 
            local_A_59_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_5_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_5_ce0 <= ap_const_logic_1;
        else 
            local_A_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_5_d0 <= bitcast_ln49_reg_1545;

    local_A_5_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_5) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_5_we0 <= ap_const_logic_1;
        else 
            local_A_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_60_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_60_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_60_ce0 <= ap_const_logic_1;
        else 
            local_A_60_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_60_d0 <= bitcast_ln49_reg_1545;

    local_A_60_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_3C) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_60_we0 <= ap_const_logic_1;
        else 
            local_A_60_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_61_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_61_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_61_ce0 <= ap_const_logic_1;
        else 
            local_A_61_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_61_d0 <= bitcast_ln49_reg_1545;

    local_A_61_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_3D) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_61_we0 <= ap_const_logic_1;
        else 
            local_A_61_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_62_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_62_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_62_ce0 <= ap_const_logic_1;
        else 
            local_A_62_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_62_d0 <= bitcast_ln49_reg_1545;

    local_A_62_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_3E) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_62_we0 <= ap_const_logic_1;
        else 
            local_A_62_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_63_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_63_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_63_ce0 <= ap_const_logic_1;
        else 
            local_A_63_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_63_d0 <= bitcast_ln49_reg_1545;

    local_A_63_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_3F) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_63_we0 <= ap_const_logic_1;
        else 
            local_A_63_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_6_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_6_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_6_ce0 <= ap_const_logic_1;
        else 
            local_A_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_6_d0 <= bitcast_ln49_reg_1545;

    local_A_6_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_6) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_6_we0 <= ap_const_logic_1;
        else 
            local_A_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_7_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_7_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_7_ce0 <= ap_const_logic_1;
        else 
            local_A_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_7_d0 <= bitcast_ln49_reg_1545;

    local_A_7_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_7) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_7_we0 <= ap_const_logic_1;
        else 
            local_A_7_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_8_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_8_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_8_ce0 <= ap_const_logic_1;
        else 
            local_A_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_8_d0 <= bitcast_ln49_reg_1545;

    local_A_8_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_8) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_8_we0 <= ap_const_logic_1;
        else 
            local_A_8_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_9_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_9_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_9_ce0 <= ap_const_logic_1;
        else 
            local_A_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_9_d0 <= bitcast_ln49_reg_1545;

    local_A_9_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_9) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_9_we0 <= ap_const_logic_1;
        else 
            local_A_9_we0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_address0 <= zext_ln46_fu_1395_p1(6 - 1 downto 0);

    local_A_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_ce0 <= ap_const_logic_1;
        else 
            local_A_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_A_d0 <= bitcast_ln49_reg_1545;

    local_A_we0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln49_reg_1516_pp0_iter11_reg)
    begin
        if (((trunc_ln49_reg_1516_pp0_iter11_reg = ap_const_lv6_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_A_we0 <= ap_const_logic_1;
        else 
            local_A_we0 <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem0_ARADDR <= sext_ln46_fu_1375_p1;
    m_axi_gmem0_ARBURST <= ap_const_lv2_0;
    m_axi_gmem0_ARCACHE <= ap_const_lv4_0;
    m_axi_gmem0_ARID <= ap_const_lv1_0;
    m_axi_gmem0_ARLEN <= ap_const_lv32_40;
    m_axi_gmem0_ARLOCK <= ap_const_lv2_0;
    m_axi_gmem0_ARPROT <= ap_const_lv3_0;
    m_axi_gmem0_ARQOS <= ap_const_lv4_0;
    m_axi_gmem0_ARREGION <= ap_const_lv4_0;
    m_axi_gmem0_ARSIZE <= ap_const_lv3_0;
    m_axi_gmem0_ARUSER <= ap_const_lv1_0;

    m_axi_gmem0_ARVALID_assign_proc : process(ap_enable_reg_pp0_iter4, or_ln46_reg_1502_pp0_iter3_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln46_reg_1502_pp0_iter3_reg = ap_const_lv1_1))) then 
            m_axi_gmem0_ARVALID <= ap_const_logic_1;
        else 
            m_axi_gmem0_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem0_AWADDR <= ap_const_lv64_0;
    m_axi_gmem0_AWBURST <= ap_const_lv2_0;
    m_axi_gmem0_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem0_AWID <= ap_const_lv1_0;
    m_axi_gmem0_AWLEN <= ap_const_lv32_0;
    m_axi_gmem0_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem0_AWPROT <= ap_const_lv3_0;
    m_axi_gmem0_AWQOS <= ap_const_lv4_0;
    m_axi_gmem0_AWREGION <= ap_const_lv4_0;
    m_axi_gmem0_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem0_AWUSER <= ap_const_lv1_0;
    m_axi_gmem0_AWVALID <= ap_const_logic_0;
    m_axi_gmem0_BREADY <= ap_const_logic_0;

    m_axi_gmem0_RREADY_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            m_axi_gmem0_RREADY <= ap_const_logic_1;
        else 
            m_axi_gmem0_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem0_WDATA <= ap_const_lv32_0;
    m_axi_gmem0_WID <= ap_const_lv1_0;
    m_axi_gmem0_WLAST <= ap_const_logic_0;
    m_axi_gmem0_WSTRB <= ap_const_lv4_0;
    m_axi_gmem0_WUSER <= ap_const_lv1_0;
    m_axi_gmem0_WVALID <= ap_const_logic_0;
    or_ln46_fu_1277_p2 <= (icmp_ln47_fu_1271_p2 or ap_phi_mux_first_iter_0_phi_fu_1219_p4);
    select_ln46_1_fu_1297_p3 <= 
        add_ln46_4_fu_1291_p2 when (icmp_ln47_fu_1271_p2(0) = '1') else 
        ap_sig_allocacmp_ii_load;
    select_ln46_fu_1283_p3 <= 
        ap_const_lv7_0 when (icmp_ln47_fu_1271_p2(0) = '1') else 
        ap_sig_allocacmp_kk_load;
        sext_ln46_fu_1375_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln47_mid2_v_reg_1530),64));

    sext_ln47_mid2_v_v_v_v_fu_1352_p3 <= (add_ln46_2_fu_1348_p2 & ap_const_lv2_0);
    trunc_ln49_fu_1315_p1 <= select_ln46_fu_1283_p3(6 - 1 downto 0);
    zext_ln34_cast_fu_1231_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln34),62));
    zext_ln44_cast_fu_1227_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln44),62));
    zext_ln46_1_fu_1305_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln46_1_fu_1297_p3),31));
    zext_ln46_fu_1395_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln46_1_reg_1506_pp0_iter11_reg),64));
end behav;
