<profile>

<section name = "Vivado HLS Report for 'p_fir_config_cpp_lin'" level="0">
<item name = "Date">Sun Feb  4 23:54:54 2018
</item>
<item name = "Version">2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)</item>
<item name = "Project">proj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a200tfbg676-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.75, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">29, 29, 29, 29, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_run_fu_54">run, 28, 28, 28, 28, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 8</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">0, 21, 236, 213</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 51</column>
<column name="Register">-, -, 4, -</column>
<specialColumn name="Available">730, 740, 269200, 129000</specialColumn>
<specialColumn name="Utilization (%)">0, 2, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_run_fu_54">run, 0, 21, 236, 213</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 8, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">15, 3, 1, 3</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="fir_config_V_read">9, 2, 1, 2</column>
<column name="fir_in_read">9, 2, 1, 2</column>
<column name="fir_out_write">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_reg_grp_run_fu_54_ap_start">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, __fir_config.cpp_lin, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, __fir_config.cpp_lin, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, __fir_config.cpp_lin, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, __fir_config.cpp_lin, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, __fir_config.cpp_lin, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, __fir_config.cpp_lin, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, __fir_config.cpp_lin, return value</column>
<column name="fir_in_dout">in, 16, ap_fifo, fir_in, pointer</column>
<column name="fir_in_empty_n">in, 1, ap_fifo, fir_in, pointer</column>
<column name="fir_in_read">out, 1, ap_fifo, fir_in, pointer</column>
<column name="fir_out_din">out, 24, ap_fifo, fir_out, pointer</column>
<column name="fir_out_full_n">in, 1, ap_fifo, fir_out, pointer</column>
<column name="fir_out_write">out, 1, ap_fifo, fir_out, pointer</column>
<column name="fir_config_V_dout">in, 8, ap_fifo, fir_config_V, pointer</column>
<column name="fir_config_V_empty_n">in, 1, ap_fifo, fir_config_V, pointer</column>
<column name="fir_config_V_read">out, 1, ap_fifo, fir_config_V, pointer</column>
</table>
</item>
</section>
</profile>
