unsigned long F_1 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 * V_4 = (struct V_3 * ) V_2 -> V_5 . V_6 ;\r\nif ( F_2 ( V_4 -> V_7 ) )\r\nreturn ( ( unsigned long * ) V_4 -> V_8 ) [ 1 ] ;\r\nelse\r\nreturn V_4 -> V_7 ;\r\n}\r\nstatic void F_3 ( void )\r\n{\r\nif ( ! F_4 () )\r\n#if F_5 ( V_9 )\r\n__asm__("stop #0x2200" : : : "cc");\r\n#else\r\n__asm__("stop #0x2000" : : : "cc");\r\n#endif\r\n}\r\nvoid F_6 ( void )\r\n{\r\nwhile ( 1 ) {\r\nwhile ( ! F_4 () )\r\nF_7 () ;\r\nF_8 () ;\r\nF_9 () ;\r\nF_10 () ;\r\n}\r\n}\r\nvoid F_11 ( char * V_10 )\r\n{\r\nif ( V_11 )\r\nV_11 () ;\r\nfor (; ; ) ;\r\n}\r\nvoid F_12 ( void )\r\n{\r\nif ( V_12 )\r\nV_12 () ;\r\nfor (; ; ) ;\r\n}\r\nvoid F_13 ( void )\r\n{\r\nif ( V_13 )\r\nV_13 () ;\r\nfor (; ; ) ;\r\n}\r\nvoid F_14 ( struct V_14 * V_15 )\r\n{\r\nF_15 ( L_1 ) ;\r\nF_15 ( L_2 ,\r\nV_15 -> V_16 , V_15 -> V_17 , V_15 -> V_18 , V_15 -> V_19 , F_16 () ) ;\r\nF_15 ( L_3 ,\r\nV_15 -> V_20 , V_15 -> V_21 , V_15 -> V_22 , V_15 -> V_23 ) ;\r\nF_15 ( L_4 ,\r\nV_15 -> V_24 , V_15 -> V_25 , V_15 -> V_26 ) ;\r\nF_15 ( L_5 ,\r\nV_15 -> V_27 , V_15 -> V_28 , V_15 -> V_29 ) ;\r\nif ( ! ( V_15 -> V_19 & V_30 ) )\r\nF_15 ( L_6 , F_17 () ) ;\r\n}\r\nint F_18 ( int (* F_19)( void * ) , void * V_31 , unsigned long V_32 )\r\n{\r\nint V_33 ;\r\nT_1 V_34 ;\r\nV_34 = F_20 () ;\r\nF_21 ( V_35 ) ;\r\n{\r\nregister long T_2 V_36 ( L_7 ) ;\r\nregister long T_3 V_36 ( L_8 ) = V_32 | V_37 | V_38 ;\r\nT_2 = V_39 ;\r\n__asm__ __volatile__\r\n("clrl %%d2\n\t"\r\n"trap #0\n\t"\r\n"tstl %0\n\t"\r\n"jne 1f\n\t"\r\n"lea %%sp@(%c7),%6\n\t"\r\n"movel %6@,%6\n\t"\r\n"movel %3,%%sp@-\n\t"\r\n"jsr %4@\n\t"\r\n"movel %0,%%d1\n\t"\r\n"movel %2,%%d0\n\t"\r\n"trap #0\n"\r\n"1:"\r\n: "+d" (retval)\r\n: "i" (__NR_clone), "i" (__NR_exit),\r\n"r" (arg), "a" (fn), "d" (clone_arg), "r" (current),\r\n"i" (-THREAD_SIZE)\r\n: "d2");\r\nV_33 = T_2 ;\r\n}\r\nF_21 ( V_34 ) ;\r\nreturn V_33 ;\r\n}\r\nvoid F_22 ( void )\r\n{\r\nunsigned long V_40 = 0 ;\r\nV_41 -> V_5 . V_34 = V_42 ;\r\nif ( ! V_43 )\r\nasm volatile (".chip 68k/68881\n\t"\r\n"frestore %0@\n\t"\r\n".chip 68k" : : "a" (&zero));\r\n}\r\nT_4 int F_23 ( struct V_14 * V_15 )\r\n{\r\nreturn F_24 ( V_44 , F_17 () , V_15 , 0 , NULL , NULL ) ;\r\n}\r\nT_4 int F_25 ( struct V_14 * V_15 )\r\n{\r\nreturn F_24 ( V_45 | V_37 | V_44 , F_17 () , V_15 , 0 ,\r\nNULL , NULL ) ;\r\n}\r\nT_4 int F_26 ( struct V_14 * V_15 )\r\n{\r\nunsigned long V_46 ;\r\nunsigned long V_47 ;\r\nint T_5 * V_48 , * V_49 ;\r\nV_46 = V_15 -> V_29 ;\r\nV_47 = V_15 -> V_28 ;\r\nV_48 = ( int T_5 * ) V_15 -> V_27 ;\r\nV_49 = ( int T_5 * ) V_15 -> V_26 ;\r\nif ( ! V_47 )\r\nV_47 = F_17 () ;\r\nreturn F_24 ( V_46 , V_47 , V_15 , 0 ,\r\nV_48 , V_49 ) ;\r\n}\r\nint F_27 ( unsigned long V_46 , unsigned long V_50 ,\r\nunsigned long V_51 ,\r\nstruct V_1 * V_52 , struct V_14 * V_15 )\r\n{\r\nstruct V_14 * V_53 ;\r\nstruct V_3 * V_54 , * V_55 ;\r\nunsigned long * V_56 ;\r\nV_53 = (struct V_14 * ) ( F_28 ( V_52 ) + V_57 ) - 1 ;\r\n* V_53 = * V_15 ;\r\nV_53 -> V_21 = 0 ;\r\nV_56 = ( ( unsigned long * ) V_15 ) ;\r\nV_55 = ( (struct V_3 * ) V_56 ) - 1 ;\r\nV_54 = ( (struct V_3 * ) V_53 ) - 1 ;\r\n* V_54 = * V_55 ;\r\nV_54 -> V_7 = ( unsigned long ) V_58 ;\r\nV_52 -> V_5 . V_50 = V_50 ;\r\nV_52 -> V_5 . V_6 = ( unsigned long ) V_54 ;\r\nif ( V_46 & V_59 )\r\nF_29 ( V_52 ) -> V_60 = V_15 -> V_25 ;\r\nV_52 -> V_5 . V_34 = F_20 () . V_61 ;\r\nif ( ! V_43 ) {\r\nasm volatile ("fsave %0" : : "m" (p->thread.fpstate[0]) : "memory");\r\nif ( ! V_62 ? V_52 -> V_5 . V_63 [ 0 ] : V_52 -> V_5 . V_63 [ 2 ] )\r\nasm volatile ("fmovemx %/fp0-%/fp7,%0\n\t"\r\n"fmoveml %/fpiar/%/fpcr/%/fpsr,%1"\r\n: : "m" (p->thread.fp[0]), "m" (p->thread.fpcntl[0])\r\n: "memory");\r\nasm volatile ("frestore %0" : : "m" (p->thread.fpstate[0]));\r\n}\r\nreturn 0 ;\r\n}\r\nint F_30 ( struct V_14 * V_15 , struct V_64 * V_65 )\r\n{\r\nchar V_66 [ 216 ] ;\r\nif ( V_43 ) {\r\nint V_67 ;\r\nmemcpy ( V_65 -> V_68 , V_41 -> V_5 . V_68 , 12 ) ;\r\nmemcpy ( V_65 -> V_69 , V_41 -> V_5 . V_70 , 96 ) ;\r\nfor ( V_67 = 0 ; V_67 < 24 ; V_67 += 3 )\r\nV_65 -> V_69 [ V_67 ] = ( ( V_65 -> V_69 [ V_67 ] & 0xffff0000 ) << 15 ) |\r\n( ( V_65 -> V_69 [ V_67 ] & 0x0000ffff ) << 16 ) ;\r\nreturn 1 ;\r\n}\r\nasm volatile ("fsave %0" :: "m" (fpustate[0]) : "memory");\r\nif ( ! V_62 ? ! V_66 [ 0 ] : ! V_66 [ 2 ] )\r\nreturn 0 ;\r\nasm volatile ("fmovem %/fpiar/%/fpcr/%/fpsr,%0"\r\n:: "m" (fpu->fpcntl[0])\r\n: "memory");\r\nasm volatile ("fmovemx %/fp0-%/fp7,%0"\r\n:: "m" (fpu->fpregs[0])\r\n: "memory");\r\nreturn 1 ;\r\n}\r\nT_4 int F_31 ( const char T_5 * V_71 ,\r\nconst char T_5 * const T_5 * V_72 ,\r\nconst char T_5 * const T_5 * V_73 )\r\n{\r\nint error ;\r\nchar * V_74 ;\r\nstruct V_14 * V_15 = (struct V_14 * ) & V_71 ;\r\nV_74 = F_32 ( V_71 ) ;\r\nerror = F_33 ( V_74 ) ;\r\nif ( F_34 ( V_74 ) )\r\nreturn error ;\r\nerror = F_35 ( V_74 , V_72 , V_73 , V_15 ) ;\r\nF_36 ( V_74 ) ;\r\nreturn error ;\r\n}\r\nunsigned long F_37 ( struct V_1 * V_52 )\r\n{\r\nunsigned long V_70 , V_18 ;\r\nunsigned long V_75 ;\r\nint V_76 = 0 ;\r\nif ( ! V_52 || V_52 == V_41 || V_52 -> V_77 == V_78 )\r\nreturn 0 ;\r\nV_75 = ( unsigned long ) F_28 ( V_52 ) ;\r\nV_70 = ( (struct V_3 * ) V_52 -> V_5 . V_6 ) -> V_8 ;\r\ndo {\r\nif ( V_70 < V_75 + sizeof( struct V_79 ) ||\r\nV_70 >= 8184 + V_75 )\r\nreturn 0 ;\r\nV_18 = ( ( unsigned long * ) V_70 ) [ 1 ] ;\r\nif ( ! F_2 ( V_18 ) )\r\nreturn V_18 ;\r\nV_70 = * ( unsigned long * ) V_70 ;\r\n} while ( V_76 ++ < 16 );\r\nreturn 0 ;\r\n}
