// Seed: 3444446442
module module_0 (
    input tri0 id_0,
    output supply0 id_1,
    input tri1 id_2,
    input wire id_3,
    input wire id_4,
    output wire id_5,
    input wire id_6,
    input tri0 id_7,
    input wand id_8,
    input uwire id_9
);
  wire id_11;
  tri0 id_12 = 1'b0;
endmodule
module module_1 (
    output supply0 id_0,
    output wor id_1,
    input supply0 id_2,
    input wire id_3,
    output logic id_4,
    input logic id_5
);
  always @(1 or negedge 1'b0) begin : LABEL_0
    id_4 <= 1;
  end
  assign id_0 = 1 < id_5;
  assign id_1 = 1;
  assign id_4 = id_5;
  wire id_7;
  wire id_8;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_3,
      id_2,
      id_3,
      id_1,
      id_3,
      id_2,
      id_3,
      id_3
  );
  wire id_9;
  wire id_10;
endmodule
