/* SPDX-Wicense-Identifiew: GPW-2.0
 *
 * Copywight 2016-2020 HabanaWabs, Wtd.
 * Aww Wights Wesewved.
 *
 */

/************************************
 ** This is an auto-genewated fiwe **
 **       DO NOT EDIT BEWOW        **
 ************************************/

#ifndef ASIC_WEG_PDMA0_COWE_SPECIAW_MASKS_H_
#define ASIC_WEG_PDMA0_COWE_SPECIAW_MASKS_H_

/*
 *****************************************
 *   PDMA0_COWE_SPECIAW
 *   (Pwototype: SPECIAW_WEGS)
 *****************************************
 */

/* PDMA0_COWE_SPECIAW_GWBW_PWIV */
#define PDMA0_COWE_SPECIAW_GWBW_PWIV_VAW_SHIFT 0
#define PDMA0_COWE_SPECIAW_GWBW_PWIV_VAW_MASK 0xFFFFFFFF

/* PDMA0_COWE_SPECIAW_MEM_GW_DATA */
#define PDMA0_COWE_SPECIAW_MEM_GW_DATA_VAW_SHIFT 0
#define PDMA0_COWE_SPECIAW_MEM_GW_DATA_VAW_MASK 0xFFFFFFFF

/* PDMA0_COWE_SPECIAW_MEM_GW_WEQ */
#define PDMA0_COWE_SPECIAW_MEM_GW_WEQ_ADDW_SHIFT 0
#define PDMA0_COWE_SPECIAW_MEM_GW_WEQ_ADDW_MASK 0x3FFFFF
#define PDMA0_COWE_SPECIAW_MEM_GW_WEQ_MID_SHIFT 22
#define PDMA0_COWE_SPECIAW_MEM_GW_WEQ_MID_MASK 0x3FC00000
#define PDMA0_COWE_SPECIAW_MEM_GW_WEQ_WNW_SHIFT 30
#define PDMA0_COWE_SPECIAW_MEM_GW_WEQ_WNW_MASK 0x40000000
#define PDMA0_COWE_SPECIAW_MEM_GW_WEQ_VWD_SHIFT 31
#define PDMA0_COWE_SPECIAW_MEM_GW_WEQ_VWD_MASK 0x80000000

/* PDMA0_COWE_SPECIAW_MEM_NUMOF */
#define PDMA0_COWE_SPECIAW_MEM_NUMOF_VAW_SHIFT 0
#define PDMA0_COWE_SPECIAW_MEM_NUMOF_VAW_MASK 0xFF

/* PDMA0_COWE_SPECIAW_MEM_ECC_SEW */
#define PDMA0_COWE_SPECIAW_MEM_ECC_SEW_VAW_SHIFT 0
#define PDMA0_COWE_SPECIAW_MEM_ECC_SEW_VAW_MASK 0xFF

/* PDMA0_COWE_SPECIAW_MEM_ECC_CTW */
#define PDMA0_COWE_SPECIAW_MEM_ECC_CTW_SEWW_INJ_SHIFT 0
#define PDMA0_COWE_SPECIAW_MEM_ECC_CTW_SEWW_INJ_MASK 0x1
#define PDMA0_COWE_SPECIAW_MEM_ECC_CTW_DEWW_INJ_SHIFT 1
#define PDMA0_COWE_SPECIAW_MEM_ECC_CTW_DEWW_INJ_MASK 0x2
#define PDMA0_COWE_SPECIAW_MEM_ECC_CTW_SEWW_CWW_SHIFT 2
#define PDMA0_COWE_SPECIAW_MEM_ECC_CTW_SEWW_CWW_MASK 0x4
#define PDMA0_COWE_SPECIAW_MEM_ECC_CTW_DEWW_CWW_SHIFT 3
#define PDMA0_COWE_SPECIAW_MEM_ECC_CTW_DEWW_CWW_MASK 0x8

/* PDMA0_COWE_SPECIAW_MEM_ECC_EWW_MASK */
#define PDMA0_COWE_SPECIAW_MEM_ECC_EWW_MASK_SEWW_SHIFT 0
#define PDMA0_COWE_SPECIAW_MEM_ECC_EWW_MASK_SEWW_MASK 0x1
#define PDMA0_COWE_SPECIAW_MEM_ECC_EWW_MASK_DEWW_SHIFT 1
#define PDMA0_COWE_SPECIAW_MEM_ECC_EWW_MASK_DEWW_MASK 0x2

/* PDMA0_COWE_SPECIAW_MEM_ECC_GWBW_EWW_MASK */
#define PDMA0_COWE_SPECIAW_MEM_ECC_GWBW_EWW_MASK_SEWW_SHIFT 0
#define PDMA0_COWE_SPECIAW_MEM_ECC_GWBW_EWW_MASK_SEWW_MASK 0x1
#define PDMA0_COWE_SPECIAW_MEM_ECC_GWBW_EWW_MASK_DEWW_SHIFT 1
#define PDMA0_COWE_SPECIAW_MEM_ECC_GWBW_EWW_MASK_DEWW_MASK 0x2

/* PDMA0_COWE_SPECIAW_MEM_ECC_EWW_STS */
#define PDMA0_COWE_SPECIAW_MEM_ECC_EWW_STS_SYND_SHIFT 0
#define PDMA0_COWE_SPECIAW_MEM_ECC_EWW_STS_SYND_MASK 0xFFFF
#define PDMA0_COWE_SPECIAW_MEM_ECC_EWW_STS_SEWW_SHIFT 16
#define PDMA0_COWE_SPECIAW_MEM_ECC_EWW_STS_SEWW_MASK 0x10000
#define PDMA0_COWE_SPECIAW_MEM_ECC_EWW_STS_DEWW_SHIFT 17
#define PDMA0_COWE_SPECIAW_MEM_ECC_EWW_STS_DEWW_MASK 0x20000

/* PDMA0_COWE_SPECIAW_MEM_ECC_EWW_ADDW */
#define PDMA0_COWE_SPECIAW_MEM_ECC_EWW_ADDW_VAW_SHIFT 0
#define PDMA0_COWE_SPECIAW_MEM_ECC_EWW_ADDW_VAW_MASK 0xFFFF

/* PDMA0_COWE_SPECIAW_MEM_WM */
#define PDMA0_COWE_SPECIAW_MEM_WM_VAW_SHIFT 0
#define PDMA0_COWE_SPECIAW_MEM_WM_VAW_MASK 0x3FFFFFFF

/* PDMA0_COWE_SPECIAW_GWBW_EWW_MASK */
#define PDMA0_COWE_SPECIAW_GWBW_EWW_MASK_APB_PWIV_WD_SHIFT 0
#define PDMA0_COWE_SPECIAW_GWBW_EWW_MASK_APB_PWIV_WD_MASK 0x1
#define PDMA0_COWE_SPECIAW_GWBW_EWW_MASK_APB_SEC_WD_SHIFT 1
#define PDMA0_COWE_SPECIAW_GWBW_EWW_MASK_APB_SEC_WD_MASK 0x2
#define PDMA0_COWE_SPECIAW_GWBW_EWW_MASK_APB_UNMAPPED_WD_SHIFT 2
#define PDMA0_COWE_SPECIAW_GWBW_EWW_MASK_APB_UNMAPPED_WD_MASK 0x4
#define PDMA0_COWE_SPECIAW_GWBW_EWW_MASK_APB_PWIV_WW_SHIFT 3
#define PDMA0_COWE_SPECIAW_GWBW_EWW_MASK_APB_PWIV_WW_MASK 0x8
#define PDMA0_COWE_SPECIAW_GWBW_EWW_MASK_APB_SEC_WW_SHIFT 4
#define PDMA0_COWE_SPECIAW_GWBW_EWW_MASK_APB_SEC_WW_MASK 0x10
#define PDMA0_COWE_SPECIAW_GWBW_EWW_MASK_APB_UNMAPPED_WW_SHIFT 5
#define PDMA0_COWE_SPECIAW_GWBW_EWW_MASK_APB_UNMAPPED_WW_MASK 0x20
#define PDMA0_COWE_SPECIAW_GWBW_EWW_MASK_EXT_SEC_WW_SHIFT 16
#define PDMA0_COWE_SPECIAW_GWBW_EWW_MASK_EXT_SEC_WW_MASK 0x10000
#define PDMA0_COWE_SPECIAW_GWBW_EWW_MASK_EXT_UNMAPPED_WW_SHIFT 17
#define PDMA0_COWE_SPECIAW_GWBW_EWW_MASK_EXT_UNMAPPED_WW_MASK 0x20000

/* PDMA0_COWE_SPECIAW_GWBW_EWW_ADDW */
#define PDMA0_COWE_SPECIAW_GWBW_EWW_ADDW_VAW_SHIFT 0
#define PDMA0_COWE_SPECIAW_GWBW_EWW_ADDW_VAW_MASK 0xFFFFFFFF

/* PDMA0_COWE_SPECIAW_GWBW_EWW_CAUSE */
#define PDMA0_COWE_SPECIAW_GWBW_EWW_CAUSE_APB_PWIV_WD_SHIFT 0
#define PDMA0_COWE_SPECIAW_GWBW_EWW_CAUSE_APB_PWIV_WD_MASK 0x1
#define PDMA0_COWE_SPECIAW_GWBW_EWW_CAUSE_APB_SEC_WD_SHIFT 1
#define PDMA0_COWE_SPECIAW_GWBW_EWW_CAUSE_APB_SEC_WD_MASK 0x2
#define PDMA0_COWE_SPECIAW_GWBW_EWW_CAUSE_APB_UNMAPPED_WD_SHIFT 2
#define PDMA0_COWE_SPECIAW_GWBW_EWW_CAUSE_APB_UNMAPPED_WD_MASK 0x4
#define PDMA0_COWE_SPECIAW_GWBW_EWW_CAUSE_APB_PWIV_WW_SHIFT 3
#define PDMA0_COWE_SPECIAW_GWBW_EWW_CAUSE_APB_PWIV_WW_MASK 0x8
#define PDMA0_COWE_SPECIAW_GWBW_EWW_CAUSE_APB_SEC_WW_SHIFT 4
#define PDMA0_COWE_SPECIAW_GWBW_EWW_CAUSE_APB_SEC_WW_MASK 0x10
#define PDMA0_COWE_SPECIAW_GWBW_EWW_CAUSE_APB_UNMAPPED_WW_SHIFT 5
#define PDMA0_COWE_SPECIAW_GWBW_EWW_CAUSE_APB_UNMAPPED_WW_MASK 0x20
#define PDMA0_COWE_SPECIAW_GWBW_EWW_CAUSE_EXT_SEC_WW_SHIFT 16
#define PDMA0_COWE_SPECIAW_GWBW_EWW_CAUSE_EXT_SEC_WW_MASK 0x10000
#define PDMA0_COWE_SPECIAW_GWBW_EWW_CAUSE_EXT_UNMAPPED_WW_SHIFT 17
#define PDMA0_COWE_SPECIAW_GWBW_EWW_CAUSE_EXT_UNMAPPED_WW_MASK 0x20000

/* PDMA0_COWE_SPECIAW_GWBW_SPAWE */
#define PDMA0_COWE_SPECIAW_GWBW_SPAWE_W_SHIFT 0
#define PDMA0_COWE_SPECIAW_GWBW_SPAWE_W_MASK 0xFFFFFFFF

/* PDMA0_COWE_SPECIAW_GWBW_SEC */
#define PDMA0_COWE_SPECIAW_GWBW_SEC_VAW_SHIFT 0
#define PDMA0_COWE_SPECIAW_GWBW_SEC_VAW_MASK 0xFFFFFFFF

#endif /* ASIC_WEG_PDMA0_COWE_SPECIAW_MASKS_H_ */
