Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 1.55 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 1.56 secs
 
--> Reading design: MIPS.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MIPS.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MIPS"
Output Format                      : NGC
Target Device                      : xc3s50-5-pq208

---- Source Options
Top Module Name                    : MIPS
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/home/Desktop/Project/k/Mux_2to1_32b.vhd" in Library work.
Architecture behavioral of Entity mux_2to1_32b is up to date.
Compiling vhdl file "C:/Users/home/Desktop/Project/k/alu_sum_res.vhd" in Library work.
Architecture behavioral of Entity alu_sum_res is up to date.
Compiling vhdl file "C:/Users/home/Desktop/Project/k/zero_extend.vhd" in Library work.
Architecture behavioral of Entity zero_extend is up to date.
Compiling vhdl file "C:/Users/home/Desktop/Project/k/mux_4_32b.vhd" in Library work.
Architecture behavioral of Entity mux_4_32b is up to date.
Compiling vhdl file "C:/Users/home/Desktop/Project/k/MainDecoder.vhd" in Library work.
Architecture behavioral of Entity maindecoder is up to date.
Compiling vhdl file "C:/Users/home/Desktop/Project/k/ALUdecoder.vhd" in Library work.
Architecture behavioral of Entity aludecoder is up to date.
Compiling vhdl file "C:/Users/home/Desktop/Project/k/ControlUnit.vhd" in Library work.
Architecture behavioral of Entity controlunit is up to date.
Compiling vhdl file "C:/Users/home/Desktop/Project/k/PC.vhd" in Library work.
Architecture behavioral of Entity pc is up to date.
Compiling vhdl file "C:/Users/home/Desktop/Project/k/Instruction_Memory.vhd" in Library work.
Architecture behavioral of Entity instruction_memory is up to date.
Compiling vhdl file "C:/Users/home/Desktop/Project/k/ALU_suma.vhd" in Library work.
Entity <alu_suma> compiled.
Entity <alu_suma> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/home/Desktop/Project/k/Mux_2to1_5bits.vhd" in Library work.
Architecture behavioral of Entity mux_2to1_5bits is up to date.
Compiling vhdl file "C:/Users/home/Desktop/Project/k/Register_File.vhd" in Library work.
Architecture behavioral of Entity register_file is up to date.
Compiling vhdl file "C:/Users/home/Desktop/Project/k/ALU.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "C:/Users/home/Desktop/Project/k/SignExtend.vhd" in Library work.
Architecture behavioral of Entity signextend is up to date.
Compiling vhdl file "C:/Users/home/Desktop/Project/k/corrimiento.vhd" in Library work.
Architecture behavioral of Entity corrimiento is up to date.
Compiling vhdl file "C:/Users/home/Desktop/Project/k/DataPath.vhd" in Library work.
Architecture behavioral of Entity mips is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <MIPS> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ControlUnit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PC> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Instruction_Memory> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALU_suma> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Mux_2to1_5bits> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Register_File> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SignExtend> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Mux_2to1_32b> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <corrimiento> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MainDecoder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALUdecoder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <alu_sum_res> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <zero_extend> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux_4_32b> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <MIPS> in library <work> (Architecture <behavioral>).
Entity <MIPS> analyzed. Unit <MIPS> generated.

Analyzing Entity <ControlUnit> in library <work> (Architecture <behavioral>).
Entity <ControlUnit> analyzed. Unit <ControlUnit> generated.

Analyzing Entity <MainDecoder> in library <work> (Architecture <behavioral>).
Entity <MainDecoder> analyzed. Unit <MainDecoder> generated.

Analyzing Entity <ALUdecoder> in library <work> (Architecture <behavioral>).
Entity <ALUdecoder> analyzed. Unit <ALUdecoder> generated.

Analyzing Entity <PC> in library <work> (Architecture <behavioral>).
Entity <PC> analyzed. Unit <PC> generated.

Analyzing Entity <Instruction_Memory> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "C:/Users/home/Desktop/Project/k/Instruction_Memory.vhd" line 49: Index value(s) does not match array range, simulation mismatch.
Entity <Instruction_Memory> analyzed. Unit <Instruction_Memory> generated.

Analyzing Entity <ALU_suma> in library <work> (Architecture <behavioral>).
Entity <ALU_suma> analyzed. Unit <ALU_suma> generated.

Analyzing Entity <Mux_2to1_5bits> in library <work> (Architecture <behavioral>).
Entity <Mux_2to1_5bits> analyzed. Unit <Mux_2to1_5bits> generated.

Analyzing Entity <Register_File> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/home/Desktop/Project/k/Register_File.vhd" line 32: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <ram>
Entity <Register_File> analyzed. Unit <Register_File> generated.

Analyzing Entity <ALU> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/home/Desktop/Project/k/ALU.vhd" line 66: Unconnected output port 'cout' of component 'alu_sum_res'.
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing Entity <alu_sum_res> in library <work> (Architecture <behavioral>).
Entity <alu_sum_res> analyzed. Unit <alu_sum_res> generated.

Analyzing Entity <zero_extend> in library <work> (Architecture <behavioral>).
Entity <zero_extend> analyzed. Unit <zero_extend> generated.

Analyzing Entity <mux_4_32b> in library <work> (Architecture <behavioral>).
Entity <mux_4_32b> analyzed. Unit <mux_4_32b> generated.

Analyzing Entity <SignExtend> in library <work> (Architecture <behavioral>).
Entity <SignExtend> analyzed. Unit <SignExtend> generated.

Analyzing Entity <Mux_2to1_32b> in library <work> (Architecture <behavioral>).
Entity <Mux_2to1_32b> analyzed. Unit <Mux_2to1_32b> generated.

Analyzing Entity <corrimiento> in library <work> (Architecture <behavioral>).
Entity <corrimiento> analyzed. Unit <corrimiento> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <PC>.
    Related source file is "C:/Users/home/Desktop/Project/k/PC.vhd".
    Found 32-bit register for signal <dout>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <PC> synthesized.


Synthesizing Unit <Instruction_Memory>.
    Related source file is "C:/Users/home/Desktop/Project/k/Instruction_Memory.vhd".
    Found 512x8-bit ROM for signal <$mux0000> created at line 49.
    Found 511x8-bit ROM for signal <$mux0001> created at line 50.
    Found 510x8-bit ROM for signal <$mux0002> created at line 51.
    Found 509x8-bit ROM for signal <$mux0003> created at line 52.
    Summary:
	inferred   4 ROM(s).
Unit <Instruction_Memory> synthesized.


Synthesizing Unit <ALU_suma>.
    Related source file is "C:/Users/home/Desktop/Project/k/ALU_suma.vhd".
    Found 32-bit adder for signal <sal>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <ALU_suma> synthesized.


Synthesizing Unit <Mux_2to1_5bits>.
    Related source file is "C:/Users/home/Desktop/Project/k/Mux_2to1_5bits.vhd".
Unit <Mux_2to1_5bits> synthesized.


Synthesizing Unit <Register_File>.
    Related source file is "C:/Users/home/Desktop/Project/k/Register_File.vhd".
    Found 32x32-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 32x32-bit dual-port RAM <Mram_ram_ren> for signal <ram>.
    Summary:
	inferred   2 RAM(s).
Unit <Register_File> synthesized.


Synthesizing Unit <SignExtend>.
    Related source file is "C:/Users/home/Desktop/Project/k/SignExtend.vhd".
Unit <SignExtend> synthesized.


Synthesizing Unit <Mux_2to1_32b>.
    Related source file is "C:/Users/home/Desktop/Project/k/Mux_2to1_32b.vhd".
Unit <Mux_2to1_32b> synthesized.


Synthesizing Unit <corrimiento>.
    Related source file is "C:/Users/home/Desktop/Project/k/corrimiento.vhd".
WARNING:Xst:647 - Input <din<31:30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <corrimiento> synthesized.


Synthesizing Unit <MainDecoder>.
    Related source file is "C:/Users/home/Desktop/Project/k/MainDecoder.vhd".
Unit <MainDecoder> synthesized.


Synthesizing Unit <ALUdecoder>.
    Related source file is "C:/Users/home/Desktop/Project/k/ALUdecoder.vhd".
Unit <ALUdecoder> synthesized.


Synthesizing Unit <alu_sum_res>.
    Related source file is "C:/Users/home/Desktop/Project/k/alu_sum_res.vhd".
    Found 33-bit adder carry in for signal <result>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <alu_sum_res> synthesized.


Synthesizing Unit <zero_extend>.
    Related source file is "C:/Users/home/Desktop/Project/k/zero_extend.vhd".
Unit <zero_extend> synthesized.


Synthesizing Unit <mux_4_32b>.
    Related source file is "C:/Users/home/Desktop/Project/k/mux_4_32b.vhd".
    Found 32-bit 4-to-1 multiplexer for signal <sal>.
    Summary:
	inferred  32 Multiplexer(s).
Unit <mux_4_32b> synthesized.


Synthesizing Unit <ControlUnit>.
    Related source file is "C:/Users/home/Desktop/Project/k/ControlUnit.vhd".
Unit <ControlUnit> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "C:/Users/home/Desktop/Project/k/ALU.vhd".
WARNING:Xst:1780 - Signal <rslt_or_compl> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rslt_and_compl> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <ALU> synthesized.


Synthesizing Unit <MIPS>.
    Related source file is "C:/Users/home/Desktop/Project/k/DataPath.vhd".
WARNING:Xst:1780 - Signal <rst_pc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <addr32_corri> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <addr32> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <MIPS> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x32-bit dual-port RAM                               : 2
# ROMs                                                 : 4
 509x8-bit ROM                                         : 1
 510x8-bit ROM                                         : 1
 511x8-bit ROM                                         : 1
 512x8-bit ROM                                         : 1
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 2
 33-bit adder carry in                                 : 1
# Registers                                            : 1
 32-bit register                                       : 1
# Multiplexers                                         : 1
 32-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Register_File>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ram> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we3>           | high     |
    |     addrA          | connected to signal <A3>            |          |
    |     diA            | connected to signal <WD3>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <A1>            |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ram_ren> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we3>           | high     |
    |     addrA          | connected to signal <A3>            |          |
    |     diA            | connected to signal <WD3>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <A2>            |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Register_File> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x32-bit dual-port distributed RAM                   : 2
# ROMs                                                 : 4
 509x8-bit ROM                                         : 1
 510x8-bit ROM                                         : 1
 511x8-bit ROM                                         : 1
 512x8-bit ROM                                         : 1
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 2
 33-bit adder carry in                                 : 1
# Registers                                            : 32
 Flip-Flops                                            : 32
# Multiplexers                                         : 1
 32-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <MIPS> ...

Optimizing unit <PC> ...

Optimizing unit <Register_File> ...

Optimizing unit <ALU> ...
WARNING:Xst:1710 - FF/Latch <Inst_PC/dout_1> (without init value) has a constant value of 0 in block <MIPS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Inst_PC/dout_0> (without init value) has a constant value of 0 in block <MIPS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Inst_PC/dout_31> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_PC/dout_30> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_PC/dout_29> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_PC/dout_28> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_PC/dout_27> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_PC/dout_26> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_PC/dout_25> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_PC/dout_24> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_PC/dout_23> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_PC/dout_22> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_PC/dout_21> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_PC/dout_20> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_PC/dout_19> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_PC/dout_18> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_PC/dout_17> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_PC/dout_16> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_PC/dout_15> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_PC/dout_14> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_PC/dout_13> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_PC/dout_12> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_PC/dout_11> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_PC/dout_10> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_PC/dout_9> of sequential type is unconnected in block <MIPS>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MIPS, actual ratio is 19.
WARNING:Xst:2677 - Node <Inst_Register_File/Mram_ram_ren63> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_Register_File/Mram_ram_ren29> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_Register_File/Mram_ram_ren25> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_Register_File/Mram_ram_ren27> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_Register_File/Mram_ram_ren23> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_Register_File/Mram_ram_ren19> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_Register_File/Mram_ram_ren21> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_Register_File/Mram_ram_ren17> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_Register_File/Mram_ram_ren13> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_Register_File/Mram_ram_ren15> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_Register_File/Mram_ram_ren11> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_Register_File/Mram_ram_ren7> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_Register_File/Mram_ram_ren9> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_Register_File/Mram_ram_ren5> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_Register_File/Mram_ram_ren3> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_Register_File/Mram_ram61> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_Register_File/Mram_ram63> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_Register_File/Mram_ram59> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_Register_File/Mram_ram55> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_Register_File/Mram_ram57> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_Register_File/Mram_ram53> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_Register_File/Mram_ram49> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_Register_File/Mram_ram51> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_Register_File/Mram_ram47> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_Register_File/Mram_ram43> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_Register_File/Mram_ram45> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_Register_File/Mram_ram41> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_Register_File/Mram_ram37> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_Register_File/Mram_ram39> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_Register_File/Mram_ram35> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_Register_File/Mram_ram31> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_Register_File/Mram_ram33> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_Register_File/Mram_ram29> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_Register_File/Mram_ram25> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_Register_File/Mram_ram27> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_Register_File/Mram_ram23> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_Register_File/Mram_ram19> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_Register_File/Mram_ram21> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_Register_File/Mram_ram17> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_Register_File/Mram_ram13> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_Register_File/Mram_ram15> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_Register_File/Mram_ram11> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_Register_File/Mram_ram7> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_Register_File/Mram_ram9> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_Register_File/Mram_ram5> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_Register_File/Mram_ram3> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <Inst_Register_File/Mram_ram1> of sequential type is unconnected in block <MIPS>.
FlipFlop Inst_PC/dout_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 8
 Flip-Flops                                            : 8

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : MIPS.ngr
Top Level Output File Name         : MIPS
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 99

Cell Usage :
# BELS                             : 282
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 9
#      LUT2                        : 49
#      LUT3                        : 25
#      LUT3_L                      : 1
#      LUT4                        : 89
#      LUT4_D                      : 9
#      MUXCY                       : 51
#      VCC                         : 1
#      XORCY                       : 46
# FlipFlops/Latches                : 8
#      FDC                         : 8
# RAMS                             : 81
#      RAM16X1D                    : 81
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 66
#      IBUF                        : 1
#      OBUF                        : 65
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50pq208-5 

 Number of Slices:                      101  out of    768    13%  
 Number of Slice Flip Flops:              8  out of   1536     0%  
 Number of 4 input LUTs:                345  out of   1536    22%  
    Number used as logic:               183
    Number used as RAMs:                162
 Number of IOs:                          99
 Number of bonded IOBs:                  67  out of    124    54%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 89    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 8     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 15.961ns (Maximum Frequency: 62.651MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 16.316ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 15.961ns (frequency: 62.651MHz)
  Total number of paths / destination ports: 778643 / 494
-------------------------------------------------------------------------
Delay:               15.961ns (Levels of Logic = 40)
  Source:            Inst_PC/dout_8 (FF)
  Destination:       Inst_PC/dout_4 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Inst_PC/dout_8 to Inst_PC/dout_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.626   1.074  Inst_PC/dout_8 (Inst_PC/dout_8)
     LUT4_D:I0->O          7   0.479   0.929  Inst_Instruction_Memory/Mrom__mux0000101111_1 (Inst_Instruction_Memory/Mrom__mux0000101111)
     LUT4:I3->O           11   0.479   0.972  Inst_Instruction_Memory/Mrom__mux00012121_1 (Inst_Instruction_Memory/Mrom__mux00012121)
     RAM16X1D:DPRA0->DPO    2   0.479   0.768  Inst_Register_File/Mram_ram_ren2 (Inst_Register_File/N137)
     LUT4:I3->O            1   0.479   0.976  Inst_ALU/mux_b_b_compl/O<0>1 (Inst_ALU/bb<0>)
     LUT2:I0->O            1   0.479   0.000  Inst_ALU/Inst_alu_sum_res/Madd_result_lut<0> (Inst_ALU/Inst_alu_sum_res/Madd_result_lut<0>)
     MUXCY:S->O            1   0.435   0.000  Inst_ALU/Inst_alu_sum_res/Madd_result_cy<0> (Inst_ALU/Inst_alu_sum_res/Madd_result_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  Inst_ALU/Inst_alu_sum_res/Madd_result_cy<1> (Inst_ALU/Inst_alu_sum_res/Madd_result_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Inst_ALU/Inst_alu_sum_res/Madd_result_cy<2> (Inst_ALU/Inst_alu_sum_res/Madd_result_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Inst_ALU/Inst_alu_sum_res/Madd_result_cy<3> (Inst_ALU/Inst_alu_sum_res/Madd_result_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Inst_ALU/Inst_alu_sum_res/Madd_result_cy<4> (Inst_ALU/Inst_alu_sum_res/Madd_result_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Inst_ALU/Inst_alu_sum_res/Madd_result_cy<5> (Inst_ALU/Inst_alu_sum_res/Madd_result_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  Inst_ALU/Inst_alu_sum_res/Madd_result_cy<6> (Inst_ALU/Inst_alu_sum_res/Madd_result_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  Inst_ALU/Inst_alu_sum_res/Madd_result_cy<7> (Inst_ALU/Inst_alu_sum_res/Madd_result_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  Inst_ALU/Inst_alu_sum_res/Madd_result_cy<8> (Inst_ALU/Inst_alu_sum_res/Madd_result_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  Inst_ALU/Inst_alu_sum_res/Madd_result_cy<9> (Inst_ALU/Inst_alu_sum_res/Madd_result_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  Inst_ALU/Inst_alu_sum_res/Madd_result_cy<10> (Inst_ALU/Inst_alu_sum_res/Madd_result_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  Inst_ALU/Inst_alu_sum_res/Madd_result_cy<11> (Inst_ALU/Inst_alu_sum_res/Madd_result_cy<11>)
     MUXCY:CI->O           1   0.056   0.000  Inst_ALU/Inst_alu_sum_res/Madd_result_cy<12> (Inst_ALU/Inst_alu_sum_res/Madd_result_cy<12>)
     MUXCY:CI->O           1   0.056   0.000  Inst_ALU/Inst_alu_sum_res/Madd_result_cy<13> (Inst_ALU/Inst_alu_sum_res/Madd_result_cy<13>)
     MUXCY:CI->O           1   0.056   0.000  Inst_ALU/Inst_alu_sum_res/Madd_result_cy<14> (Inst_ALU/Inst_alu_sum_res/Madd_result_cy<14>)
     MUXCY:CI->O           1   0.056   0.000  Inst_ALU/Inst_alu_sum_res/Madd_result_cy<15> (Inst_ALU/Inst_alu_sum_res/Madd_result_cy<15>)
     MUXCY:CI->O           1   0.056   0.000  Inst_ALU/Inst_alu_sum_res/Madd_result_cy<16> (Inst_ALU/Inst_alu_sum_res/Madd_result_cy<16>)
     MUXCY:CI->O           1   0.056   0.000  Inst_ALU/Inst_alu_sum_res/Madd_result_cy<17> (Inst_ALU/Inst_alu_sum_res/Madd_result_cy<17>)
     MUXCY:CI->O           1   0.056   0.000  Inst_ALU/Inst_alu_sum_res/Madd_result_cy<18> (Inst_ALU/Inst_alu_sum_res/Madd_result_cy<18>)
     MUXCY:CI->O           1   0.056   0.000  Inst_ALU/Inst_alu_sum_res/Madd_result_cy<19> (Inst_ALU/Inst_alu_sum_res/Madd_result_cy<19>)
     MUXCY:CI->O           1   0.056   0.000  Inst_ALU/Inst_alu_sum_res/Madd_result_cy<20> (Inst_ALU/Inst_alu_sum_res/Madd_result_cy<20>)
     MUXCY:CI->O           1   0.056   0.000  Inst_ALU/Inst_alu_sum_res/Madd_result_cy<21> (Inst_ALU/Inst_alu_sum_res/Madd_result_cy<21>)
     XORCY:CI->O           5   0.786   1.078  Inst_ALU/Inst_alu_sum_res/Madd_result_xor<22> (Inst_ALU/rslt_sum_res<22>)
     LUT4:I0->O            1   0.479   0.000  Inst_ALU/zero_cmp_eq0000_wg_lut<0> (Inst_ALU/zero_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.435   0.000  Inst_ALU/zero_cmp_eq0000_wg_cy<0> (Inst_ALU/zero_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  Inst_ALU/zero_cmp_eq0000_wg_cy<1> (Inst_ALU/zero_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Inst_ALU/zero_cmp_eq0000_wg_cy<2> (Inst_ALU/zero_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Inst_ALU/zero_cmp_eq0000_wg_cy<3> (Inst_ALU/zero_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Inst_ALU/zero_cmp_eq0000_wg_cy<4> (Inst_ALU/zero_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Inst_ALU/zero_cmp_eq0000_wg_cy<5> (Inst_ALU/zero_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  Inst_ALU/zero_cmp_eq0000_wg_cy<6> (Inst_ALU/zero_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O           2   0.264   0.768  Inst_ALU/zero_cmp_eq0000_wg_cy<7> (Inst_ALU/zero_cmp_eq0000_wg_cy<7>)
     LUT4_D:I3->LO         1   0.479   0.123  Mux_instru_j/O<10>11 (N193)
     LUT4:I3->O            1   0.479   0.740  Mux_instru_j/O<4>_SW0 (N103)
     LUT3:I2->O            1   0.479   0.000  Mux_instru_j/O<4> (pc_next_j<4>)
     FDC:D                     0.176          Inst_PC/dout_4
    ----------------------------------------
    Total                     15.961ns (8.532ns logic, 7.429ns route)
                                       (53.5% logic, 46.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 42384 / 64
-------------------------------------------------------------------------
Offset:              16.316ns (Levels of Logic = 38)
  Source:            Inst_PC/dout_8 (FF)
  Destination:       address<31> (PAD)
  Source Clock:      clk rising

  Data Path: Inst_PC/dout_8 to address<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.626   1.074  Inst_PC/dout_8 (Inst_PC/dout_8)
     LUT4_D:I0->O          7   0.479   0.929  Inst_Instruction_Memory/Mrom__mux0000101111_1 (Inst_Instruction_Memory/Mrom__mux0000101111)
     LUT4:I3->O           11   0.479   0.972  Inst_Instruction_Memory/Mrom__mux00012121_1 (Inst_Instruction_Memory/Mrom__mux00012121)
     RAM16X1D:DPRA0->DPO    2   0.479   0.768  Inst_Register_File/Mram_ram_ren2 (Inst_Register_File/N137)
     LUT4:I3->O            1   0.479   0.976  Inst_ALU/mux_b_b_compl/O<0>1 (Inst_ALU/bb<0>)
     LUT2:I0->O            1   0.479   0.000  Inst_ALU/Inst_alu_sum_res/Madd_result_lut<0> (Inst_ALU/Inst_alu_sum_res/Madd_result_lut<0>)
     MUXCY:S->O            1   0.435   0.000  Inst_ALU/Inst_alu_sum_res/Madd_result_cy<0> (Inst_ALU/Inst_alu_sum_res/Madd_result_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  Inst_ALU/Inst_alu_sum_res/Madd_result_cy<1> (Inst_ALU/Inst_alu_sum_res/Madd_result_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Inst_ALU/Inst_alu_sum_res/Madd_result_cy<2> (Inst_ALU/Inst_alu_sum_res/Madd_result_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Inst_ALU/Inst_alu_sum_res/Madd_result_cy<3> (Inst_ALU/Inst_alu_sum_res/Madd_result_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Inst_ALU/Inst_alu_sum_res/Madd_result_cy<4> (Inst_ALU/Inst_alu_sum_res/Madd_result_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Inst_ALU/Inst_alu_sum_res/Madd_result_cy<5> (Inst_ALU/Inst_alu_sum_res/Madd_result_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  Inst_ALU/Inst_alu_sum_res/Madd_result_cy<6> (Inst_ALU/Inst_alu_sum_res/Madd_result_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  Inst_ALU/Inst_alu_sum_res/Madd_result_cy<7> (Inst_ALU/Inst_alu_sum_res/Madd_result_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  Inst_ALU/Inst_alu_sum_res/Madd_result_cy<8> (Inst_ALU/Inst_alu_sum_res/Madd_result_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  Inst_ALU/Inst_alu_sum_res/Madd_result_cy<9> (Inst_ALU/Inst_alu_sum_res/Madd_result_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  Inst_ALU/Inst_alu_sum_res/Madd_result_cy<10> (Inst_ALU/Inst_alu_sum_res/Madd_result_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  Inst_ALU/Inst_alu_sum_res/Madd_result_cy<11> (Inst_ALU/Inst_alu_sum_res/Madd_result_cy<11>)
     MUXCY:CI->O           1   0.056   0.000  Inst_ALU/Inst_alu_sum_res/Madd_result_cy<12> (Inst_ALU/Inst_alu_sum_res/Madd_result_cy<12>)
     MUXCY:CI->O           1   0.056   0.000  Inst_ALU/Inst_alu_sum_res/Madd_result_cy<13> (Inst_ALU/Inst_alu_sum_res/Madd_result_cy<13>)
     MUXCY:CI->O           1   0.056   0.000  Inst_ALU/Inst_alu_sum_res/Madd_result_cy<14> (Inst_ALU/Inst_alu_sum_res/Madd_result_cy<14>)
     MUXCY:CI->O           1   0.056   0.000  Inst_ALU/Inst_alu_sum_res/Madd_result_cy<15> (Inst_ALU/Inst_alu_sum_res/Madd_result_cy<15>)
     MUXCY:CI->O           1   0.056   0.000  Inst_ALU/Inst_alu_sum_res/Madd_result_cy<16> (Inst_ALU/Inst_alu_sum_res/Madd_result_cy<16>)
     MUXCY:CI->O           1   0.056   0.000  Inst_ALU/Inst_alu_sum_res/Madd_result_cy<17> (Inst_ALU/Inst_alu_sum_res/Madd_result_cy<17>)
     MUXCY:CI->O           1   0.056   0.000  Inst_ALU/Inst_alu_sum_res/Madd_result_cy<18> (Inst_ALU/Inst_alu_sum_res/Madd_result_cy<18>)
     MUXCY:CI->O           1   0.056   0.000  Inst_ALU/Inst_alu_sum_res/Madd_result_cy<19> (Inst_ALU/Inst_alu_sum_res/Madd_result_cy<19>)
     MUXCY:CI->O           1   0.056   0.000  Inst_ALU/Inst_alu_sum_res/Madd_result_cy<20> (Inst_ALU/Inst_alu_sum_res/Madd_result_cy<20>)
     MUXCY:CI->O           1   0.056   0.000  Inst_ALU/Inst_alu_sum_res/Madd_result_cy<21> (Inst_ALU/Inst_alu_sum_res/Madd_result_cy<21>)
     MUXCY:CI->O           1   0.056   0.000  Inst_ALU/Inst_alu_sum_res/Madd_result_cy<22> (Inst_ALU/Inst_alu_sum_res/Madd_result_cy<22>)
     MUXCY:CI->O           1   0.056   0.000  Inst_ALU/Inst_alu_sum_res/Madd_result_cy<23> (Inst_ALU/Inst_alu_sum_res/Madd_result_cy<23>)
     MUXCY:CI->O           1   0.056   0.000  Inst_ALU/Inst_alu_sum_res/Madd_result_cy<24> (Inst_ALU/Inst_alu_sum_res/Madd_result_cy<24>)
     MUXCY:CI->O           1   0.056   0.000  Inst_ALU/Inst_alu_sum_res/Madd_result_cy<25> (Inst_ALU/Inst_alu_sum_res/Madd_result_cy<25>)
     MUXCY:CI->O           1   0.056   0.000  Inst_ALU/Inst_alu_sum_res/Madd_result_cy<26> (Inst_ALU/Inst_alu_sum_res/Madd_result_cy<26>)
     MUXCY:CI->O           1   0.056   0.000  Inst_ALU/Inst_alu_sum_res/Madd_result_cy<27> (Inst_ALU/Inst_alu_sum_res/Madd_result_cy<27>)
     MUXCY:CI->O           1   0.056   0.000  Inst_ALU/Inst_alu_sum_res/Madd_result_cy<28> (Inst_ALU/Inst_alu_sum_res/Madd_result_cy<28>)
     MUXCY:CI->O           1   0.056   0.000  Inst_ALU/Inst_alu_sum_res/Madd_result_cy<29> (Inst_ALU/Inst_alu_sum_res/Madd_result_cy<29>)
     MUXCY:CI->O           0   0.056   0.000  Inst_ALU/Inst_alu_sum_res/Madd_result_cy<30> (Inst_ALU/Inst_alu_sum_res/Madd_result_cy<30>)
     XORCY:CI->O           4   0.786   0.779  Inst_ALU/Inst_alu_sum_res/Madd_result_xor<31> (Inst_ALU/rslt_sum_res<31>)
     OBUF:I->O                 4.909          address_31_OBUF (address<31>)
    ----------------------------------------
    Total                     16.316ns (10.816ns logic, 5.500ns route)
                                       (66.3% logic, 33.7% route)

=========================================================================


Total REAL time to Xst completion: 75.00 secs
Total CPU time to Xst completion: 75.00 secs
 
--> 

Total memory usage is 4537596 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   81 (   0 filtered)
Number of infos    :    2 (   0 filtered)

