

================================================================
== Vivado HLS Report for 'bicg'
================================================================
* Date:           Mon May  6 17:57:15 2019

* Version:        2018.2.1 (Build 2288704 on Thu Jul 26 18:46:41 MDT 2018)
* Project:        bicg
* Solution:       solution
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.300|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+--------+---------+------------------+-----------+-----------+-------+----------+
        |                   |      Latency     |     Iteration    |  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min  |   max   |      Latency     |  achieved |   target  | Count | Pipelined|
        +-------------------+--------+---------+------------------+-----------+-----------+-------+----------+
        |- XCL_WG_DIM_X     |       ?|        ?| 464266 ~ 9315722 |          -|          -|      ?|    no    |
        | + XCL_WG_DIM_X.1  |  196608|  8912896|      3 ~ 136     |          -|          -|  65536|    no    |
        | + XCL_WG_DIM_X.2  |     768|    34816|      3 ~ 136     |          -|          -|    256|    no    |
        | + XCL_WG_DIM_X.3  |     768|    34816|      3 ~ 136     |          -|          -|    256|    no    |
        | + XCL_WG_DIM_X.4  |     256|      256|                 1|          -|          -|    256|    no    |
        | + XCL_WG_DIM_X.5  |  263680|   263680|              1030|          -|          -|    256|    no    |
        | + XCL_WG_DIM_X.6  |    1024|    34560|      4 ~ 135     |          -|          -|    256|    no    |
        | + XCL_WG_DIM_X.7  |    1024|    34560|      4 ~ 135     |          -|          -|    256|    no    |
        +-------------------+--------+---------+------------------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1842
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!exitcond_flatten)
4 --> 
	5  / true
5 --> 
	6  / (!exitcond1 & tmp_30)
	139  / (!exitcond1 & !tmp_30)
	141  / (exitcond1)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	139  / true
139 --> 
	140  / true
140 --> 
	5  / true
141 --> 
	142  / (!exitcond9 & tmp_31)
	275  / (!exitcond9 & !tmp_31)
	277  / (exitcond9)
142 --> 
	143  / true
143 --> 
	144  / true
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	147  / true
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	150  / true
150 --> 
	151  / true
151 --> 
	152  / true
152 --> 
	153  / true
153 --> 
	154  / true
154 --> 
	155  / true
155 --> 
	156  / true
156 --> 
	157  / true
157 --> 
	158  / true
158 --> 
	159  / true
159 --> 
	160  / true
160 --> 
	161  / true
161 --> 
	162  / true
162 --> 
	163  / true
163 --> 
	164  / true
164 --> 
	165  / true
165 --> 
	166  / true
166 --> 
	167  / true
167 --> 
	168  / true
168 --> 
	169  / true
169 --> 
	170  / true
170 --> 
	171  / true
171 --> 
	172  / true
172 --> 
	173  / true
173 --> 
	174  / true
174 --> 
	175  / true
175 --> 
	176  / true
176 --> 
	177  / true
177 --> 
	178  / true
178 --> 
	179  / true
179 --> 
	180  / true
180 --> 
	181  / true
181 --> 
	182  / true
182 --> 
	183  / true
183 --> 
	184  / true
184 --> 
	185  / true
185 --> 
	186  / true
186 --> 
	187  / true
187 --> 
	188  / true
188 --> 
	189  / true
189 --> 
	190  / true
190 --> 
	191  / true
191 --> 
	192  / true
192 --> 
	193  / true
193 --> 
	194  / true
194 --> 
	195  / true
195 --> 
	196  / true
196 --> 
	197  / true
197 --> 
	198  / true
198 --> 
	199  / true
199 --> 
	200  / true
200 --> 
	201  / true
201 --> 
	202  / true
202 --> 
	203  / true
203 --> 
	204  / true
204 --> 
	205  / true
205 --> 
	206  / true
206 --> 
	207  / true
207 --> 
	208  / true
208 --> 
	209  / true
209 --> 
	210  / true
210 --> 
	211  / true
211 --> 
	212  / true
212 --> 
	213  / true
213 --> 
	214  / true
214 --> 
	215  / true
215 --> 
	216  / true
216 --> 
	217  / true
217 --> 
	218  / true
218 --> 
	219  / true
219 --> 
	220  / true
220 --> 
	221  / true
221 --> 
	222  / true
222 --> 
	223  / true
223 --> 
	224  / true
224 --> 
	225  / true
225 --> 
	226  / true
226 --> 
	227  / true
227 --> 
	228  / true
228 --> 
	229  / true
229 --> 
	230  / true
230 --> 
	231  / true
231 --> 
	232  / true
232 --> 
	233  / true
233 --> 
	234  / true
234 --> 
	235  / true
235 --> 
	236  / true
236 --> 
	237  / true
237 --> 
	238  / true
238 --> 
	239  / true
239 --> 
	240  / true
240 --> 
	241  / true
241 --> 
	242  / true
242 --> 
	243  / true
243 --> 
	244  / true
244 --> 
	245  / true
245 --> 
	246  / true
246 --> 
	247  / true
247 --> 
	248  / true
248 --> 
	249  / true
249 --> 
	250  / true
250 --> 
	251  / true
251 --> 
	252  / true
252 --> 
	253  / true
253 --> 
	254  / true
254 --> 
	255  / true
255 --> 
	256  / true
256 --> 
	257  / true
257 --> 
	258  / true
258 --> 
	259  / true
259 --> 
	260  / true
260 --> 
	261  / true
261 --> 
	262  / true
262 --> 
	263  / true
263 --> 
	264  / true
264 --> 
	265  / true
265 --> 
	266  / true
266 --> 
	267  / true
267 --> 
	268  / true
268 --> 
	269  / true
269 --> 
	270  / true
270 --> 
	271  / true
271 --> 
	272  / true
272 --> 
	273  / true
273 --> 
	274  / true
274 --> 
	275  / true
275 --> 
	276  / true
276 --> 
	141  / true
277 --> 
	278  / (!exitcond8 & tmp_32)
	411  / (!exitcond8 & !tmp_32)
	413  / (exitcond8)
278 --> 
	279  / true
279 --> 
	280  / true
280 --> 
	281  / true
281 --> 
	282  / true
282 --> 
	283  / true
283 --> 
	284  / true
284 --> 
	285  / true
285 --> 
	286  / true
286 --> 
	287  / true
287 --> 
	288  / true
288 --> 
	289  / true
289 --> 
	290  / true
290 --> 
	291  / true
291 --> 
	292  / true
292 --> 
	293  / true
293 --> 
	294  / true
294 --> 
	295  / true
295 --> 
	296  / true
296 --> 
	297  / true
297 --> 
	298  / true
298 --> 
	299  / true
299 --> 
	300  / true
300 --> 
	301  / true
301 --> 
	302  / true
302 --> 
	303  / true
303 --> 
	304  / true
304 --> 
	305  / true
305 --> 
	306  / true
306 --> 
	307  / true
307 --> 
	308  / true
308 --> 
	309  / true
309 --> 
	310  / true
310 --> 
	311  / true
311 --> 
	312  / true
312 --> 
	313  / true
313 --> 
	314  / true
314 --> 
	315  / true
315 --> 
	316  / true
316 --> 
	317  / true
317 --> 
	318  / true
318 --> 
	319  / true
319 --> 
	320  / true
320 --> 
	321  / true
321 --> 
	322  / true
322 --> 
	323  / true
323 --> 
	324  / true
324 --> 
	325  / true
325 --> 
	326  / true
326 --> 
	327  / true
327 --> 
	328  / true
328 --> 
	329  / true
329 --> 
	330  / true
330 --> 
	331  / true
331 --> 
	332  / true
332 --> 
	333  / true
333 --> 
	334  / true
334 --> 
	335  / true
335 --> 
	336  / true
336 --> 
	337  / true
337 --> 
	338  / true
338 --> 
	339  / true
339 --> 
	340  / true
340 --> 
	341  / true
341 --> 
	342  / true
342 --> 
	343  / true
343 --> 
	344  / true
344 --> 
	345  / true
345 --> 
	346  / true
346 --> 
	347  / true
347 --> 
	348  / true
348 --> 
	349  / true
349 --> 
	350  / true
350 --> 
	351  / true
351 --> 
	352  / true
352 --> 
	353  / true
353 --> 
	354  / true
354 --> 
	355  / true
355 --> 
	356  / true
356 --> 
	357  / true
357 --> 
	358  / true
358 --> 
	359  / true
359 --> 
	360  / true
360 --> 
	361  / true
361 --> 
	362  / true
362 --> 
	363  / true
363 --> 
	364  / true
364 --> 
	365  / true
365 --> 
	366  / true
366 --> 
	367  / true
367 --> 
	368  / true
368 --> 
	369  / true
369 --> 
	370  / true
370 --> 
	371  / true
371 --> 
	372  / true
372 --> 
	373  / true
373 --> 
	374  / true
374 --> 
	375  / true
375 --> 
	376  / true
376 --> 
	377  / true
377 --> 
	378  / true
378 --> 
	379  / true
379 --> 
	380  / true
380 --> 
	381  / true
381 --> 
	382  / true
382 --> 
	383  / true
383 --> 
	384  / true
384 --> 
	385  / true
385 --> 
	386  / true
386 --> 
	387  / true
387 --> 
	388  / true
388 --> 
	389  / true
389 --> 
	390  / true
390 --> 
	391  / true
391 --> 
	392  / true
392 --> 
	393  / true
393 --> 
	394  / true
394 --> 
	395  / true
395 --> 
	396  / true
396 --> 
	397  / true
397 --> 
	398  / true
398 --> 
	399  / true
399 --> 
	400  / true
400 --> 
	401  / true
401 --> 
	402  / true
402 --> 
	403  / true
403 --> 
	404  / true
404 --> 
	405  / true
405 --> 
	406  / true
406 --> 
	407  / true
407 --> 
	408  / true
408 --> 
	409  / true
409 --> 
	410  / true
410 --> 
	411  / true
411 --> 
	412  / true
412 --> 
	277  / true
413 --> 
	414  / (exitcond7)
	413  / (!exitcond7)
414 --> 
	415  / true
415 --> 
	416  / true
416 --> 
	417  / true
417 --> 
	418  / true
418 --> 
	419  / true
419 --> 
	420  / true
420 --> 
	421  / true
421 --> 
	422  / true
422 --> 
	423  / true
423 --> 
	424  / true
424 --> 
	425  / true
425 --> 
	426  / true
426 --> 
	427  / true
427 --> 
	428  / true
428 --> 
	429  / true
429 --> 
	430  / true
430 --> 
	431  / true
431 --> 
	432  / true
432 --> 
	433  / true
433 --> 
	434  / true
434 --> 
	435  / true
435 --> 
	436  / true
436 --> 
	437  / true
437 --> 
	438  / true
438 --> 
	439  / true
439 --> 
	440  / true
440 --> 
	441  / true
441 --> 
	442  / true
442 --> 
	443  / true
443 --> 
	444  / true
444 --> 
	445  / true
445 --> 
	446  / true
446 --> 
	447  / true
447 --> 
	448  / true
448 --> 
	449  / true
449 --> 
	450  / true
450 --> 
	451  / true
451 --> 
	452  / true
452 --> 
	453  / true
453 --> 
	454  / true
454 --> 
	455  / true
455 --> 
	456  / true
456 --> 
	457  / true
457 --> 
	458  / true
458 --> 
	459  / true
459 --> 
	460  / true
460 --> 
	461  / true
461 --> 
	462  / true
462 --> 
	463  / true
463 --> 
	464  / true
464 --> 
	465  / true
465 --> 
	466  / true
466 --> 
	467  / true
467 --> 
	468  / true
468 --> 
	469  / true
469 --> 
	470  / true
470 --> 
	471  / true
471 --> 
	472  / true
472 --> 
	473  / true
473 --> 
	474  / true
474 --> 
	475  / true
475 --> 
	476  / true
476 --> 
	477  / true
477 --> 
	478  / true
478 --> 
	479  / true
479 --> 
	480  / true
480 --> 
	481  / true
481 --> 
	482  / true
482 --> 
	483  / true
483 --> 
	484  / true
484 --> 
	485  / true
485 --> 
	486  / true
486 --> 
	487  / true
487 --> 
	488  / true
488 --> 
	489  / true
489 --> 
	490  / true
490 --> 
	491  / true
491 --> 
	492  / true
492 --> 
	493  / true
493 --> 
	494  / true
494 --> 
	495  / true
495 --> 
	496  / true
496 --> 
	497  / true
497 --> 
	498  / true
498 --> 
	499  / true
499 --> 
	500  / true
500 --> 
	501  / true
501 --> 
	502  / true
502 --> 
	503  / true
503 --> 
	504  / true
504 --> 
	505  / true
505 --> 
	506  / true
506 --> 
	507  / true
507 --> 
	508  / true
508 --> 
	509  / true
509 --> 
	510  / true
510 --> 
	511  / true
511 --> 
	512  / true
512 --> 
	513  / true
513 --> 
	514  / true
514 --> 
	515  / true
515 --> 
	516  / true
516 --> 
	517  / true
517 --> 
	518  / true
518 --> 
	519  / true
519 --> 
	520  / true
520 --> 
	521  / true
521 --> 
	522  / true
522 --> 
	523  / true
523 --> 
	524  / true
524 --> 
	525  / true
525 --> 
	526  / true
526 --> 
	527  / true
527 --> 
	528  / true
528 --> 
	529  / true
529 --> 
	530  / true
530 --> 
	531  / true
531 --> 
	532  / true
532 --> 
	533  / true
533 --> 
	534  / true
534 --> 
	535  / true
535 --> 
	536  / true
536 --> 
	537  / true
537 --> 
	538  / true
538 --> 
	539  / true
539 --> 
	540  / true
540 --> 
	541  / true
541 --> 
	542  / true
542 --> 
	543  / (!exitcond6)
	1572  / (exitcond6)
543 --> 
	544  / true
544 --> 
	545  / true
545 --> 
	546  / true
546 --> 
	547  / true
547 --> 
	548  / true
548 --> 
	549  / true
549 --> 
	550  / true
550 --> 
	551  / true
551 --> 
	552  / true
552 --> 
	553  / true
553 --> 
	554  / true
554 --> 
	555  / true
555 --> 
	556  / true
556 --> 
	557  / true
557 --> 
	558  / true
558 --> 
	559  / true
559 --> 
	560  / true
560 --> 
	561  / true
561 --> 
	562  / true
562 --> 
	563  / true
563 --> 
	564  / true
564 --> 
	565  / true
565 --> 
	566  / true
566 --> 
	567  / true
567 --> 
	568  / true
568 --> 
	569  / true
569 --> 
	570  / true
570 --> 
	571  / true
571 --> 
	572  / true
572 --> 
	573  / true
573 --> 
	574  / true
574 --> 
	575  / true
575 --> 
	576  / true
576 --> 
	577  / true
577 --> 
	578  / true
578 --> 
	579  / true
579 --> 
	580  / true
580 --> 
	581  / true
581 --> 
	582  / true
582 --> 
	583  / true
583 --> 
	584  / true
584 --> 
	585  / true
585 --> 
	586  / true
586 --> 
	587  / true
587 --> 
	588  / true
588 --> 
	589  / true
589 --> 
	590  / true
590 --> 
	591  / true
591 --> 
	592  / true
592 --> 
	593  / true
593 --> 
	594  / true
594 --> 
	595  / true
595 --> 
	596  / true
596 --> 
	597  / true
597 --> 
	598  / true
598 --> 
	599  / true
599 --> 
	600  / true
600 --> 
	601  / true
601 --> 
	602  / true
602 --> 
	603  / true
603 --> 
	604  / true
604 --> 
	605  / true
605 --> 
	606  / true
606 --> 
	607  / true
607 --> 
	608  / true
608 --> 
	609  / true
609 --> 
	610  / true
610 --> 
	611  / true
611 --> 
	612  / true
612 --> 
	613  / true
613 --> 
	614  / true
614 --> 
	615  / true
615 --> 
	616  / true
616 --> 
	617  / true
617 --> 
	618  / true
618 --> 
	619  / true
619 --> 
	620  / true
620 --> 
	621  / true
621 --> 
	622  / true
622 --> 
	623  / true
623 --> 
	624  / true
624 --> 
	625  / true
625 --> 
	626  / true
626 --> 
	627  / true
627 --> 
	628  / true
628 --> 
	629  / true
629 --> 
	630  / true
630 --> 
	631  / true
631 --> 
	632  / true
632 --> 
	633  / true
633 --> 
	634  / true
634 --> 
	635  / true
635 --> 
	636  / true
636 --> 
	637  / true
637 --> 
	638  / true
638 --> 
	639  / true
639 --> 
	640  / true
640 --> 
	641  / true
641 --> 
	642  / true
642 --> 
	643  / true
643 --> 
	644  / true
644 --> 
	645  / true
645 --> 
	646  / true
646 --> 
	647  / true
647 --> 
	648  / true
648 --> 
	649  / true
649 --> 
	650  / true
650 --> 
	651  / true
651 --> 
	652  / true
652 --> 
	653  / true
653 --> 
	654  / true
654 --> 
	655  / true
655 --> 
	656  / true
656 --> 
	657  / true
657 --> 
	658  / true
658 --> 
	659  / true
659 --> 
	660  / true
660 --> 
	661  / true
661 --> 
	662  / true
662 --> 
	663  / true
663 --> 
	664  / true
664 --> 
	665  / true
665 --> 
	666  / true
666 --> 
	667  / true
667 --> 
	668  / true
668 --> 
	669  / true
669 --> 
	670  / true
670 --> 
	671  / true
671 --> 
	672  / true
672 --> 
	673  / true
673 --> 
	674  / true
674 --> 
	675  / true
675 --> 
	676  / true
676 --> 
	677  / true
677 --> 
	678  / true
678 --> 
	679  / true
679 --> 
	680  / true
680 --> 
	681  / true
681 --> 
	682  / true
682 --> 
	683  / true
683 --> 
	684  / true
684 --> 
	685  / true
685 --> 
	686  / true
686 --> 
	687  / true
687 --> 
	688  / true
688 --> 
	689  / true
689 --> 
	690  / true
690 --> 
	691  / true
691 --> 
	692  / true
692 --> 
	693  / true
693 --> 
	694  / true
694 --> 
	695  / true
695 --> 
	696  / true
696 --> 
	697  / true
697 --> 
	698  / true
698 --> 
	699  / true
699 --> 
	700  / true
700 --> 
	701  / true
701 --> 
	702  / true
702 --> 
	703  / true
703 --> 
	704  / true
704 --> 
	705  / true
705 --> 
	706  / true
706 --> 
	707  / true
707 --> 
	708  / true
708 --> 
	709  / true
709 --> 
	710  / true
710 --> 
	711  / true
711 --> 
	712  / true
712 --> 
	713  / true
713 --> 
	714  / true
714 --> 
	715  / true
715 --> 
	716  / true
716 --> 
	717  / true
717 --> 
	718  / true
718 --> 
	719  / true
719 --> 
	720  / true
720 --> 
	721  / true
721 --> 
	722  / true
722 --> 
	723  / true
723 --> 
	724  / true
724 --> 
	725  / true
725 --> 
	726  / true
726 --> 
	727  / true
727 --> 
	728  / true
728 --> 
	729  / true
729 --> 
	730  / true
730 --> 
	731  / true
731 --> 
	732  / true
732 --> 
	733  / true
733 --> 
	734  / true
734 --> 
	735  / true
735 --> 
	736  / true
736 --> 
	737  / true
737 --> 
	738  / true
738 --> 
	739  / true
739 --> 
	740  / true
740 --> 
	741  / true
741 --> 
	742  / true
742 --> 
	743  / true
743 --> 
	744  / true
744 --> 
	745  / true
745 --> 
	746  / true
746 --> 
	747  / true
747 --> 
	748  / true
748 --> 
	749  / true
749 --> 
	750  / true
750 --> 
	751  / true
751 --> 
	752  / true
752 --> 
	753  / true
753 --> 
	754  / true
754 --> 
	755  / true
755 --> 
	756  / true
756 --> 
	757  / true
757 --> 
	758  / true
758 --> 
	759  / true
759 --> 
	760  / true
760 --> 
	761  / true
761 --> 
	762  / true
762 --> 
	763  / true
763 --> 
	764  / true
764 --> 
	765  / true
765 --> 
	766  / true
766 --> 
	767  / true
767 --> 
	768  / true
768 --> 
	769  / true
769 --> 
	770  / true
770 --> 
	771  / true
771 --> 
	772  / true
772 --> 
	773  / true
773 --> 
	774  / true
774 --> 
	775  / true
775 --> 
	776  / true
776 --> 
	777  / true
777 --> 
	778  / true
778 --> 
	779  / true
779 --> 
	780  / true
780 --> 
	781  / true
781 --> 
	782  / true
782 --> 
	783  / true
783 --> 
	784  / true
784 --> 
	785  / true
785 --> 
	786  / true
786 --> 
	787  / true
787 --> 
	788  / true
788 --> 
	789  / true
789 --> 
	790  / true
790 --> 
	791  / true
791 --> 
	792  / true
792 --> 
	793  / true
793 --> 
	794  / true
794 --> 
	795  / true
795 --> 
	796  / true
796 --> 
	797  / true
797 --> 
	798  / true
798 --> 
	799  / true
799 --> 
	800  / true
800 --> 
	801  / true
801 --> 
	802  / true
802 --> 
	803  / true
803 --> 
	804  / true
804 --> 
	805  / true
805 --> 
	806  / true
806 --> 
	807  / true
807 --> 
	808  / true
808 --> 
	809  / true
809 --> 
	810  / true
810 --> 
	811  / true
811 --> 
	812  / true
812 --> 
	813  / true
813 --> 
	814  / true
814 --> 
	815  / true
815 --> 
	816  / true
816 --> 
	817  / true
817 --> 
	818  / true
818 --> 
	819  / true
819 --> 
	820  / true
820 --> 
	821  / true
821 --> 
	822  / true
822 --> 
	823  / true
823 --> 
	824  / true
824 --> 
	825  / true
825 --> 
	826  / true
826 --> 
	827  / true
827 --> 
	828  / true
828 --> 
	829  / true
829 --> 
	830  / true
830 --> 
	831  / true
831 --> 
	832  / true
832 --> 
	833  / true
833 --> 
	834  / true
834 --> 
	835  / true
835 --> 
	836  / true
836 --> 
	837  / true
837 --> 
	838  / true
838 --> 
	839  / true
839 --> 
	840  / true
840 --> 
	841  / true
841 --> 
	842  / true
842 --> 
	843  / true
843 --> 
	844  / true
844 --> 
	845  / true
845 --> 
	846  / true
846 --> 
	847  / true
847 --> 
	848  / true
848 --> 
	849  / true
849 --> 
	850  / true
850 --> 
	851  / true
851 --> 
	852  / true
852 --> 
	853  / true
853 --> 
	854  / true
854 --> 
	855  / true
855 --> 
	856  / true
856 --> 
	857  / true
857 --> 
	858  / true
858 --> 
	859  / true
859 --> 
	860  / true
860 --> 
	861  / true
861 --> 
	862  / true
862 --> 
	863  / true
863 --> 
	864  / true
864 --> 
	865  / true
865 --> 
	866  / true
866 --> 
	867  / true
867 --> 
	868  / true
868 --> 
	869  / true
869 --> 
	870  / true
870 --> 
	871  / true
871 --> 
	872  / true
872 --> 
	873  / true
873 --> 
	874  / true
874 --> 
	875  / true
875 --> 
	876  / true
876 --> 
	877  / true
877 --> 
	878  / true
878 --> 
	879  / true
879 --> 
	880  / true
880 --> 
	881  / true
881 --> 
	882  / true
882 --> 
	883  / true
883 --> 
	884  / true
884 --> 
	885  / true
885 --> 
	886  / true
886 --> 
	887  / true
887 --> 
	888  / true
888 --> 
	889  / true
889 --> 
	890  / true
890 --> 
	891  / true
891 --> 
	892  / true
892 --> 
	893  / true
893 --> 
	894  / true
894 --> 
	895  / true
895 --> 
	896  / true
896 --> 
	897  / true
897 --> 
	898  / true
898 --> 
	899  / true
899 --> 
	900  / true
900 --> 
	901  / true
901 --> 
	902  / true
902 --> 
	903  / true
903 --> 
	904  / true
904 --> 
	905  / true
905 --> 
	906  / true
906 --> 
	907  / true
907 --> 
	908  / true
908 --> 
	909  / true
909 --> 
	910  / true
910 --> 
	911  / true
911 --> 
	912  / true
912 --> 
	913  / true
913 --> 
	914  / true
914 --> 
	915  / true
915 --> 
	916  / true
916 --> 
	917  / true
917 --> 
	918  / true
918 --> 
	919  / true
919 --> 
	920  / true
920 --> 
	921  / true
921 --> 
	922  / true
922 --> 
	923  / true
923 --> 
	924  / true
924 --> 
	925  / true
925 --> 
	926  / true
926 --> 
	927  / true
927 --> 
	928  / true
928 --> 
	929  / true
929 --> 
	930  / true
930 --> 
	931  / true
931 --> 
	932  / true
932 --> 
	933  / true
933 --> 
	934  / true
934 --> 
	935  / true
935 --> 
	936  / true
936 --> 
	937  / true
937 --> 
	938  / true
938 --> 
	939  / true
939 --> 
	940  / true
940 --> 
	941  / true
941 --> 
	942  / true
942 --> 
	943  / true
943 --> 
	944  / true
944 --> 
	945  / true
945 --> 
	946  / true
946 --> 
	947  / true
947 --> 
	948  / true
948 --> 
	949  / true
949 --> 
	950  / true
950 --> 
	951  / true
951 --> 
	952  / true
952 --> 
	953  / true
953 --> 
	954  / true
954 --> 
	955  / true
955 --> 
	956  / true
956 --> 
	957  / true
957 --> 
	958  / true
958 --> 
	959  / true
959 --> 
	960  / true
960 --> 
	961  / true
961 --> 
	962  / true
962 --> 
	963  / true
963 --> 
	964  / true
964 --> 
	965  / true
965 --> 
	966  / true
966 --> 
	967  / true
967 --> 
	968  / true
968 --> 
	969  / true
969 --> 
	970  / true
970 --> 
	971  / true
971 --> 
	972  / true
972 --> 
	973  / true
973 --> 
	974  / true
974 --> 
	975  / true
975 --> 
	976  / true
976 --> 
	977  / true
977 --> 
	978  / true
978 --> 
	979  / true
979 --> 
	980  / true
980 --> 
	981  / true
981 --> 
	982  / true
982 --> 
	983  / true
983 --> 
	984  / true
984 --> 
	985  / true
985 --> 
	986  / true
986 --> 
	987  / true
987 --> 
	988  / true
988 --> 
	989  / true
989 --> 
	990  / true
990 --> 
	991  / true
991 --> 
	992  / true
992 --> 
	993  / true
993 --> 
	994  / true
994 --> 
	995  / true
995 --> 
	996  / true
996 --> 
	997  / true
997 --> 
	998  / true
998 --> 
	999  / true
999 --> 
	1000  / true
1000 --> 
	1001  / true
1001 --> 
	1002  / true
1002 --> 
	1003  / true
1003 --> 
	1004  / true
1004 --> 
	1005  / true
1005 --> 
	1006  / true
1006 --> 
	1007  / true
1007 --> 
	1008  / true
1008 --> 
	1009  / true
1009 --> 
	1010  / true
1010 --> 
	1011  / true
1011 --> 
	1012  / true
1012 --> 
	1013  / true
1013 --> 
	1014  / true
1014 --> 
	1015  / true
1015 --> 
	1016  / true
1016 --> 
	1017  / true
1017 --> 
	1018  / true
1018 --> 
	1019  / true
1019 --> 
	1020  / true
1020 --> 
	1021  / true
1021 --> 
	1022  / true
1022 --> 
	1023  / true
1023 --> 
	1024  / true
1024 --> 
	1025  / true
1025 --> 
	1026  / true
1026 --> 
	1027  / true
1027 --> 
	1028  / true
1028 --> 
	1029  / true
1029 --> 
	1030  / true
1030 --> 
	1031  / true
1031 --> 
	1032  / true
1032 --> 
	1033  / true
1033 --> 
	1034  / true
1034 --> 
	1035  / true
1035 --> 
	1036  / true
1036 --> 
	1037  / true
1037 --> 
	1038  / true
1038 --> 
	1039  / true
1039 --> 
	1040  / true
1040 --> 
	1041  / true
1041 --> 
	1042  / true
1042 --> 
	1043  / true
1043 --> 
	1044  / true
1044 --> 
	1045  / true
1045 --> 
	1046  / true
1046 --> 
	1047  / true
1047 --> 
	1048  / true
1048 --> 
	1049  / true
1049 --> 
	1050  / true
1050 --> 
	1051  / true
1051 --> 
	1052  / true
1052 --> 
	1053  / true
1053 --> 
	1054  / true
1054 --> 
	1055  / true
1055 --> 
	1056  / true
1056 --> 
	1057  / true
1057 --> 
	1058  / true
1058 --> 
	1059  / true
1059 --> 
	1060  / true
1060 --> 
	1061  / true
1061 --> 
	1062  / true
1062 --> 
	1063  / true
1063 --> 
	1064  / true
1064 --> 
	1065  / true
1065 --> 
	1066  / true
1066 --> 
	1067  / true
1067 --> 
	1068  / true
1068 --> 
	1069  / true
1069 --> 
	1070  / true
1070 --> 
	1071  / true
1071 --> 
	1072  / true
1072 --> 
	1073  / true
1073 --> 
	1074  / true
1074 --> 
	1075  / true
1075 --> 
	1076  / true
1076 --> 
	1077  / true
1077 --> 
	1078  / true
1078 --> 
	1079  / true
1079 --> 
	1080  / true
1080 --> 
	1081  / true
1081 --> 
	1082  / true
1082 --> 
	1083  / true
1083 --> 
	1084  / true
1084 --> 
	1085  / true
1085 --> 
	1086  / true
1086 --> 
	1087  / true
1087 --> 
	1088  / true
1088 --> 
	1089  / true
1089 --> 
	1090  / true
1090 --> 
	1091  / true
1091 --> 
	1092  / true
1092 --> 
	1093  / true
1093 --> 
	1094  / true
1094 --> 
	1095  / true
1095 --> 
	1096  / true
1096 --> 
	1097  / true
1097 --> 
	1098  / true
1098 --> 
	1099  / true
1099 --> 
	1100  / true
1100 --> 
	1101  / true
1101 --> 
	1102  / true
1102 --> 
	1103  / true
1103 --> 
	1104  / true
1104 --> 
	1105  / true
1105 --> 
	1106  / true
1106 --> 
	1107  / true
1107 --> 
	1108  / true
1108 --> 
	1109  / true
1109 --> 
	1110  / true
1110 --> 
	1111  / true
1111 --> 
	1112  / true
1112 --> 
	1113  / true
1113 --> 
	1114  / true
1114 --> 
	1115  / true
1115 --> 
	1116  / true
1116 --> 
	1117  / true
1117 --> 
	1118  / true
1118 --> 
	1119  / true
1119 --> 
	1120  / true
1120 --> 
	1121  / true
1121 --> 
	1122  / true
1122 --> 
	1123  / true
1123 --> 
	1124  / true
1124 --> 
	1125  / true
1125 --> 
	1126  / true
1126 --> 
	1127  / true
1127 --> 
	1128  / true
1128 --> 
	1129  / true
1129 --> 
	1130  / true
1130 --> 
	1131  / true
1131 --> 
	1132  / true
1132 --> 
	1133  / true
1133 --> 
	1134  / true
1134 --> 
	1135  / true
1135 --> 
	1136  / true
1136 --> 
	1137  / true
1137 --> 
	1138  / true
1138 --> 
	1139  / true
1139 --> 
	1140  / true
1140 --> 
	1141  / true
1141 --> 
	1142  / true
1142 --> 
	1143  / true
1143 --> 
	1144  / true
1144 --> 
	1145  / true
1145 --> 
	1146  / true
1146 --> 
	1147  / true
1147 --> 
	1148  / true
1148 --> 
	1149  / true
1149 --> 
	1150  / true
1150 --> 
	1151  / true
1151 --> 
	1152  / true
1152 --> 
	1153  / true
1153 --> 
	1154  / true
1154 --> 
	1155  / true
1155 --> 
	1156  / true
1156 --> 
	1157  / true
1157 --> 
	1158  / true
1158 --> 
	1159  / true
1159 --> 
	1160  / true
1160 --> 
	1161  / true
1161 --> 
	1162  / true
1162 --> 
	1163  / true
1163 --> 
	1164  / true
1164 --> 
	1165  / true
1165 --> 
	1166  / true
1166 --> 
	1167  / true
1167 --> 
	1168  / true
1168 --> 
	1169  / true
1169 --> 
	1170  / true
1170 --> 
	1171  / true
1171 --> 
	1172  / true
1172 --> 
	1173  / true
1173 --> 
	1174  / true
1174 --> 
	1175  / true
1175 --> 
	1176  / true
1176 --> 
	1177  / true
1177 --> 
	1178  / true
1178 --> 
	1179  / true
1179 --> 
	1180  / true
1180 --> 
	1181  / true
1181 --> 
	1182  / true
1182 --> 
	1183  / true
1183 --> 
	1184  / true
1184 --> 
	1185  / true
1185 --> 
	1186  / true
1186 --> 
	1187  / true
1187 --> 
	1188  / true
1188 --> 
	1189  / true
1189 --> 
	1190  / true
1190 --> 
	1191  / true
1191 --> 
	1192  / true
1192 --> 
	1193  / true
1193 --> 
	1194  / true
1194 --> 
	1195  / true
1195 --> 
	1196  / true
1196 --> 
	1197  / true
1197 --> 
	1198  / true
1198 --> 
	1199  / true
1199 --> 
	1200  / true
1200 --> 
	1201  / true
1201 --> 
	1202  / true
1202 --> 
	1203  / true
1203 --> 
	1204  / true
1204 --> 
	1205  / true
1205 --> 
	1206  / true
1206 --> 
	1207  / true
1207 --> 
	1208  / true
1208 --> 
	1209  / true
1209 --> 
	1210  / true
1210 --> 
	1211  / true
1211 --> 
	1212  / true
1212 --> 
	1213  / true
1213 --> 
	1214  / true
1214 --> 
	1215  / true
1215 --> 
	1216  / true
1216 --> 
	1217  / true
1217 --> 
	1218  / true
1218 --> 
	1219  / true
1219 --> 
	1220  / true
1220 --> 
	1221  / true
1221 --> 
	1222  / true
1222 --> 
	1223  / true
1223 --> 
	1224  / true
1224 --> 
	1225  / true
1225 --> 
	1226  / true
1226 --> 
	1227  / true
1227 --> 
	1228  / true
1228 --> 
	1229  / true
1229 --> 
	1230  / true
1230 --> 
	1231  / true
1231 --> 
	1232  / true
1232 --> 
	1233  / true
1233 --> 
	1234  / true
1234 --> 
	1235  / true
1235 --> 
	1236  / true
1236 --> 
	1237  / true
1237 --> 
	1238  / true
1238 --> 
	1239  / true
1239 --> 
	1240  / true
1240 --> 
	1241  / true
1241 --> 
	1242  / true
1242 --> 
	1243  / true
1243 --> 
	1244  / true
1244 --> 
	1245  / true
1245 --> 
	1246  / true
1246 --> 
	1247  / true
1247 --> 
	1248  / true
1248 --> 
	1249  / true
1249 --> 
	1250  / true
1250 --> 
	1251  / true
1251 --> 
	1252  / true
1252 --> 
	1253  / true
1253 --> 
	1254  / true
1254 --> 
	1255  / true
1255 --> 
	1256  / true
1256 --> 
	1257  / true
1257 --> 
	1258  / true
1258 --> 
	1259  / true
1259 --> 
	1260  / true
1260 --> 
	1261  / true
1261 --> 
	1262  / true
1262 --> 
	1263  / true
1263 --> 
	1264  / true
1264 --> 
	1265  / true
1265 --> 
	1266  / true
1266 --> 
	1267  / true
1267 --> 
	1268  / true
1268 --> 
	1269  / true
1269 --> 
	1270  / true
1270 --> 
	1271  / true
1271 --> 
	1272  / true
1272 --> 
	1273  / true
1273 --> 
	1274  / true
1274 --> 
	1275  / true
1275 --> 
	1276  / true
1276 --> 
	1277  / true
1277 --> 
	1278  / true
1278 --> 
	1279  / true
1279 --> 
	1280  / true
1280 --> 
	1281  / true
1281 --> 
	1282  / true
1282 --> 
	1283  / true
1283 --> 
	1284  / true
1284 --> 
	1285  / true
1285 --> 
	1286  / true
1286 --> 
	1287  / true
1287 --> 
	1288  / true
1288 --> 
	1289  / true
1289 --> 
	1290  / true
1290 --> 
	1291  / true
1291 --> 
	1292  / true
1292 --> 
	1293  / true
1293 --> 
	1294  / true
1294 --> 
	1295  / true
1295 --> 
	1296  / true
1296 --> 
	1297  / true
1297 --> 
	1298  / true
1298 --> 
	1299  / true
1299 --> 
	1300  / true
1300 --> 
	1301  / true
1301 --> 
	1302  / true
1302 --> 
	1303  / true
1303 --> 
	1304  / true
1304 --> 
	1305  / true
1305 --> 
	1306  / true
1306 --> 
	1307  / true
1307 --> 
	1308  / true
1308 --> 
	1309  / true
1309 --> 
	1310  / true
1310 --> 
	1311  / true
1311 --> 
	1312  / true
1312 --> 
	1313  / true
1313 --> 
	1314  / true
1314 --> 
	1315  / true
1315 --> 
	1316  / true
1316 --> 
	1317  / true
1317 --> 
	1318  / true
1318 --> 
	1319  / true
1319 --> 
	1320  / true
1320 --> 
	1321  / true
1321 --> 
	1322  / true
1322 --> 
	1323  / true
1323 --> 
	1324  / true
1324 --> 
	1325  / true
1325 --> 
	1326  / true
1326 --> 
	1327  / true
1327 --> 
	1328  / true
1328 --> 
	1329  / true
1329 --> 
	1330  / true
1330 --> 
	1331  / true
1331 --> 
	1332  / true
1332 --> 
	1333  / true
1333 --> 
	1334  / true
1334 --> 
	1335  / true
1335 --> 
	1336  / true
1336 --> 
	1337  / true
1337 --> 
	1338  / true
1338 --> 
	1339  / true
1339 --> 
	1340  / true
1340 --> 
	1341  / true
1341 --> 
	1342  / true
1342 --> 
	1343  / true
1343 --> 
	1344  / true
1344 --> 
	1345  / true
1345 --> 
	1346  / true
1346 --> 
	1347  / true
1347 --> 
	1348  / true
1348 --> 
	1349  / true
1349 --> 
	1350  / true
1350 --> 
	1351  / true
1351 --> 
	1352  / true
1352 --> 
	1353  / true
1353 --> 
	1354  / true
1354 --> 
	1355  / true
1355 --> 
	1356  / true
1356 --> 
	1357  / true
1357 --> 
	1358  / true
1358 --> 
	1359  / true
1359 --> 
	1360  / true
1360 --> 
	1361  / true
1361 --> 
	1362  / true
1362 --> 
	1363  / true
1363 --> 
	1364  / true
1364 --> 
	1365  / true
1365 --> 
	1366  / true
1366 --> 
	1367  / true
1367 --> 
	1368  / true
1368 --> 
	1369  / true
1369 --> 
	1370  / true
1370 --> 
	1371  / true
1371 --> 
	1372  / true
1372 --> 
	1373  / true
1373 --> 
	1374  / true
1374 --> 
	1375  / true
1375 --> 
	1376  / true
1376 --> 
	1377  / true
1377 --> 
	1378  / true
1378 --> 
	1379  / true
1379 --> 
	1380  / true
1380 --> 
	1381  / true
1381 --> 
	1382  / true
1382 --> 
	1383  / true
1383 --> 
	1384  / true
1384 --> 
	1385  / true
1385 --> 
	1386  / true
1386 --> 
	1387  / true
1387 --> 
	1388  / true
1388 --> 
	1389  / true
1389 --> 
	1390  / true
1390 --> 
	1391  / true
1391 --> 
	1392  / true
1392 --> 
	1393  / true
1393 --> 
	1394  / true
1394 --> 
	1395  / true
1395 --> 
	1396  / true
1396 --> 
	1397  / true
1397 --> 
	1398  / true
1398 --> 
	1399  / true
1399 --> 
	1400  / true
1400 --> 
	1401  / true
1401 --> 
	1402  / true
1402 --> 
	1403  / true
1403 --> 
	1404  / true
1404 --> 
	1405  / true
1405 --> 
	1406  / true
1406 --> 
	1407  / true
1407 --> 
	1408  / true
1408 --> 
	1409  / true
1409 --> 
	1410  / true
1410 --> 
	1411  / true
1411 --> 
	1412  / true
1412 --> 
	1413  / true
1413 --> 
	1414  / true
1414 --> 
	1415  / true
1415 --> 
	1416  / true
1416 --> 
	1417  / true
1417 --> 
	1418  / true
1418 --> 
	1419  / true
1419 --> 
	1420  / true
1420 --> 
	1421  / true
1421 --> 
	1422  / true
1422 --> 
	1423  / true
1423 --> 
	1424  / true
1424 --> 
	1425  / true
1425 --> 
	1426  / true
1426 --> 
	1427  / true
1427 --> 
	1428  / true
1428 --> 
	1429  / true
1429 --> 
	1430  / true
1430 --> 
	1431  / true
1431 --> 
	1432  / true
1432 --> 
	1433  / true
1433 --> 
	1434  / true
1434 --> 
	1435  / true
1435 --> 
	1436  / true
1436 --> 
	1437  / true
1437 --> 
	1438  / true
1438 --> 
	1439  / true
1439 --> 
	1440  / true
1440 --> 
	1441  / true
1441 --> 
	1442  / true
1442 --> 
	1443  / true
1443 --> 
	1444  / true
1444 --> 
	1445  / true
1445 --> 
	1446  / true
1446 --> 
	1447  / true
1447 --> 
	1448  / true
1448 --> 
	1449  / true
1449 --> 
	1450  / true
1450 --> 
	1451  / true
1451 --> 
	1452  / true
1452 --> 
	1453  / true
1453 --> 
	1454  / true
1454 --> 
	1455  / true
1455 --> 
	1456  / true
1456 --> 
	1457  / true
1457 --> 
	1458  / true
1458 --> 
	1459  / true
1459 --> 
	1460  / true
1460 --> 
	1461  / true
1461 --> 
	1462  / true
1462 --> 
	1463  / true
1463 --> 
	1464  / true
1464 --> 
	1465  / true
1465 --> 
	1466  / true
1466 --> 
	1467  / true
1467 --> 
	1468  / true
1468 --> 
	1469  / true
1469 --> 
	1470  / true
1470 --> 
	1471  / true
1471 --> 
	1472  / true
1472 --> 
	1473  / true
1473 --> 
	1474  / true
1474 --> 
	1475  / true
1475 --> 
	1476  / true
1476 --> 
	1477  / true
1477 --> 
	1478  / true
1478 --> 
	1479  / true
1479 --> 
	1480  / true
1480 --> 
	1481  / true
1481 --> 
	1482  / true
1482 --> 
	1483  / true
1483 --> 
	1484  / true
1484 --> 
	1485  / true
1485 --> 
	1486  / true
1486 --> 
	1487  / true
1487 --> 
	1488  / true
1488 --> 
	1489  / true
1489 --> 
	1490  / true
1490 --> 
	1491  / true
1491 --> 
	1492  / true
1492 --> 
	1493  / true
1493 --> 
	1494  / true
1494 --> 
	1495  / true
1495 --> 
	1496  / true
1496 --> 
	1497  / true
1497 --> 
	1498  / true
1498 --> 
	1499  / true
1499 --> 
	1500  / true
1500 --> 
	1501  / true
1501 --> 
	1502  / true
1502 --> 
	1503  / true
1503 --> 
	1504  / true
1504 --> 
	1505  / true
1505 --> 
	1506  / true
1506 --> 
	1507  / true
1507 --> 
	1508  / true
1508 --> 
	1509  / true
1509 --> 
	1510  / true
1510 --> 
	1511  / true
1511 --> 
	1512  / true
1512 --> 
	1513  / true
1513 --> 
	1514  / true
1514 --> 
	1515  / true
1515 --> 
	1516  / true
1516 --> 
	1517  / true
1517 --> 
	1518  / true
1518 --> 
	1519  / true
1519 --> 
	1520  / true
1520 --> 
	1521  / true
1521 --> 
	1522  / true
1522 --> 
	1523  / true
1523 --> 
	1524  / true
1524 --> 
	1525  / true
1525 --> 
	1526  / true
1526 --> 
	1527  / true
1527 --> 
	1528  / true
1528 --> 
	1529  / true
1529 --> 
	1530  / true
1530 --> 
	1531  / true
1531 --> 
	1532  / true
1532 --> 
	1533  / true
1533 --> 
	1534  / true
1534 --> 
	1535  / true
1535 --> 
	1536  / true
1536 --> 
	1537  / true
1537 --> 
	1538  / true
1538 --> 
	1539  / true
1539 --> 
	1540  / true
1540 --> 
	1541  / true
1541 --> 
	1542  / true
1542 --> 
	1543  / true
1543 --> 
	1544  / true
1544 --> 
	1545  / true
1545 --> 
	1546  / true
1546 --> 
	1547  / true
1547 --> 
	1548  / true
1548 --> 
	1549  / true
1549 --> 
	1550  / true
1550 --> 
	1551  / true
1551 --> 
	1552  / true
1552 --> 
	1553  / true
1553 --> 
	1554  / true
1554 --> 
	1555  / true
1555 --> 
	1556  / true
1556 --> 
	1557  / true
1557 --> 
	1558  / true
1558 --> 
	1559  / true
1559 --> 
	1560  / true
1560 --> 
	1561  / true
1561 --> 
	1562  / true
1562 --> 
	1563  / true
1563 --> 
	1564  / true
1564 --> 
	1565  / true
1565 --> 
	1566  / true
1566 --> 
	1567  / true
1567 --> 
	1568  / true
1568 --> 
	1569  / true
1569 --> 
	1570  / true
1570 --> 
	1571  / true
1571 --> 
	542  / true
1572 --> 
	1573  / (!exitcond4)
	1707  / (exitcond4)
1573 --> 
	1574  / true
1574 --> 
	1575  / (tmp_38)
	1706  / (!tmp_38)
1575 --> 
	1576  / true
1576 --> 
	1577  / true
1577 --> 
	1578  / true
1578 --> 
	1579  / true
1579 --> 
	1580  / true
1580 --> 
	1581  / true
1581 --> 
	1582  / true
1582 --> 
	1583  / true
1583 --> 
	1584  / true
1584 --> 
	1585  / true
1585 --> 
	1586  / true
1586 --> 
	1587  / true
1587 --> 
	1588  / true
1588 --> 
	1589  / true
1589 --> 
	1590  / true
1590 --> 
	1591  / true
1591 --> 
	1592  / true
1592 --> 
	1593  / true
1593 --> 
	1594  / true
1594 --> 
	1595  / true
1595 --> 
	1596  / true
1596 --> 
	1597  / true
1597 --> 
	1598  / true
1598 --> 
	1599  / true
1599 --> 
	1600  / true
1600 --> 
	1601  / true
1601 --> 
	1602  / true
1602 --> 
	1603  / true
1603 --> 
	1604  / true
1604 --> 
	1605  / true
1605 --> 
	1606  / true
1606 --> 
	1607  / true
1607 --> 
	1608  / true
1608 --> 
	1609  / true
1609 --> 
	1610  / true
1610 --> 
	1611  / true
1611 --> 
	1612  / true
1612 --> 
	1613  / true
1613 --> 
	1614  / true
1614 --> 
	1615  / true
1615 --> 
	1616  / true
1616 --> 
	1617  / true
1617 --> 
	1618  / true
1618 --> 
	1619  / true
1619 --> 
	1620  / true
1620 --> 
	1621  / true
1621 --> 
	1622  / true
1622 --> 
	1623  / true
1623 --> 
	1624  / true
1624 --> 
	1625  / true
1625 --> 
	1626  / true
1626 --> 
	1627  / true
1627 --> 
	1628  / true
1628 --> 
	1629  / true
1629 --> 
	1630  / true
1630 --> 
	1631  / true
1631 --> 
	1632  / true
1632 --> 
	1633  / true
1633 --> 
	1634  / true
1634 --> 
	1635  / true
1635 --> 
	1636  / true
1636 --> 
	1637  / true
1637 --> 
	1638  / true
1638 --> 
	1639  / true
1639 --> 
	1640  / true
1640 --> 
	1641  / true
1641 --> 
	1642  / true
1642 --> 
	1643  / true
1643 --> 
	1644  / true
1644 --> 
	1645  / true
1645 --> 
	1646  / true
1646 --> 
	1647  / true
1647 --> 
	1648  / true
1648 --> 
	1649  / true
1649 --> 
	1650  / true
1650 --> 
	1651  / true
1651 --> 
	1652  / true
1652 --> 
	1653  / true
1653 --> 
	1654  / true
1654 --> 
	1655  / true
1655 --> 
	1656  / true
1656 --> 
	1657  / true
1657 --> 
	1658  / true
1658 --> 
	1659  / true
1659 --> 
	1660  / true
1660 --> 
	1661  / true
1661 --> 
	1662  / true
1662 --> 
	1663  / true
1663 --> 
	1664  / true
1664 --> 
	1665  / true
1665 --> 
	1666  / true
1666 --> 
	1667  / true
1667 --> 
	1668  / true
1668 --> 
	1669  / true
1669 --> 
	1670  / true
1670 --> 
	1671  / true
1671 --> 
	1672  / true
1672 --> 
	1673  / true
1673 --> 
	1674  / true
1674 --> 
	1675  / true
1675 --> 
	1676  / true
1676 --> 
	1677  / true
1677 --> 
	1678  / true
1678 --> 
	1679  / true
1679 --> 
	1680  / true
1680 --> 
	1681  / true
1681 --> 
	1682  / true
1682 --> 
	1683  / true
1683 --> 
	1684  / true
1684 --> 
	1685  / true
1685 --> 
	1686  / true
1686 --> 
	1687  / true
1687 --> 
	1688  / true
1688 --> 
	1689  / true
1689 --> 
	1690  / true
1690 --> 
	1691  / true
1691 --> 
	1692  / true
1692 --> 
	1693  / true
1693 --> 
	1694  / true
1694 --> 
	1695  / true
1695 --> 
	1696  / true
1696 --> 
	1697  / true
1697 --> 
	1698  / true
1698 --> 
	1699  / true
1699 --> 
	1700  / true
1700 --> 
	1701  / true
1701 --> 
	1702  / true
1702 --> 
	1703  / true
1703 --> 
	1704  / true
1704 --> 
	1705  / true
1705 --> 
	1706  / true
1706 --> 
	1572  / true
1707 --> 
	1708  / (!exitcond)
	1842  / (exitcond)
1708 --> 
	1709  / true
1709 --> 
	1710  / (tmp_44)
	1841  / (!tmp_44)
1710 --> 
	1711  / true
1711 --> 
	1712  / true
1712 --> 
	1713  / true
1713 --> 
	1714  / true
1714 --> 
	1715  / true
1715 --> 
	1716  / true
1716 --> 
	1717  / true
1717 --> 
	1718  / true
1718 --> 
	1719  / true
1719 --> 
	1720  / true
1720 --> 
	1721  / true
1721 --> 
	1722  / true
1722 --> 
	1723  / true
1723 --> 
	1724  / true
1724 --> 
	1725  / true
1725 --> 
	1726  / true
1726 --> 
	1727  / true
1727 --> 
	1728  / true
1728 --> 
	1729  / true
1729 --> 
	1730  / true
1730 --> 
	1731  / true
1731 --> 
	1732  / true
1732 --> 
	1733  / true
1733 --> 
	1734  / true
1734 --> 
	1735  / true
1735 --> 
	1736  / true
1736 --> 
	1737  / true
1737 --> 
	1738  / true
1738 --> 
	1739  / true
1739 --> 
	1740  / true
1740 --> 
	1741  / true
1741 --> 
	1742  / true
1742 --> 
	1743  / true
1743 --> 
	1744  / true
1744 --> 
	1745  / true
1745 --> 
	1746  / true
1746 --> 
	1747  / true
1747 --> 
	1748  / true
1748 --> 
	1749  / true
1749 --> 
	1750  / true
1750 --> 
	1751  / true
1751 --> 
	1752  / true
1752 --> 
	1753  / true
1753 --> 
	1754  / true
1754 --> 
	1755  / true
1755 --> 
	1756  / true
1756 --> 
	1757  / true
1757 --> 
	1758  / true
1758 --> 
	1759  / true
1759 --> 
	1760  / true
1760 --> 
	1761  / true
1761 --> 
	1762  / true
1762 --> 
	1763  / true
1763 --> 
	1764  / true
1764 --> 
	1765  / true
1765 --> 
	1766  / true
1766 --> 
	1767  / true
1767 --> 
	1768  / true
1768 --> 
	1769  / true
1769 --> 
	1770  / true
1770 --> 
	1771  / true
1771 --> 
	1772  / true
1772 --> 
	1773  / true
1773 --> 
	1774  / true
1774 --> 
	1775  / true
1775 --> 
	1776  / true
1776 --> 
	1777  / true
1777 --> 
	1778  / true
1778 --> 
	1779  / true
1779 --> 
	1780  / true
1780 --> 
	1781  / true
1781 --> 
	1782  / true
1782 --> 
	1783  / true
1783 --> 
	1784  / true
1784 --> 
	1785  / true
1785 --> 
	1786  / true
1786 --> 
	1787  / true
1787 --> 
	1788  / true
1788 --> 
	1789  / true
1789 --> 
	1790  / true
1790 --> 
	1791  / true
1791 --> 
	1792  / true
1792 --> 
	1793  / true
1793 --> 
	1794  / true
1794 --> 
	1795  / true
1795 --> 
	1796  / true
1796 --> 
	1797  / true
1797 --> 
	1798  / true
1798 --> 
	1799  / true
1799 --> 
	1800  / true
1800 --> 
	1801  / true
1801 --> 
	1802  / true
1802 --> 
	1803  / true
1803 --> 
	1804  / true
1804 --> 
	1805  / true
1805 --> 
	1806  / true
1806 --> 
	1807  / true
1807 --> 
	1808  / true
1808 --> 
	1809  / true
1809 --> 
	1810  / true
1810 --> 
	1811  / true
1811 --> 
	1812  / true
1812 --> 
	1813  / true
1813 --> 
	1814  / true
1814 --> 
	1815  / true
1815 --> 
	1816  / true
1816 --> 
	1817  / true
1817 --> 
	1818  / true
1818 --> 
	1819  / true
1819 --> 
	1820  / true
1820 --> 
	1821  / true
1821 --> 
	1822  / true
1822 --> 
	1823  / true
1823 --> 
	1824  / true
1824 --> 
	1825  / true
1825 --> 
	1826  / true
1826 --> 
	1827  / true
1827 --> 
	1828  / true
1828 --> 
	1829  / true
1829 --> 
	1830  / true
1830 --> 
	1831  / true
1831 --> 
	1832  / true
1832 --> 
	1833  / true
1833 --> 
	1834  / true
1834 --> 
	1835  / true
1835 --> 
	1836  / true
1836 --> 
	1837  / true
1837 --> 
	1838  / true
1838 --> 
	1839  / true
1839 --> 
	1840  / true
1840 --> 
	1841  / true
1841 --> 
	1707  / true
1842 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.53>
ST_1 : Operation 1843 [1/1] (1.00ns)   --->   "%local_size_x_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %local_size_x)" [/tools/xilinx/ISE_EDK/Vivado/2018.2/common/technology/autopilot/opencl/aesl_gen_cu_body.inc:73]   --->   Operation 1843 'read' 'local_size_x_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 1844 [1/1] (1.00ns)   --->   "%local_size_y_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %local_size_y)" [/tools/xilinx/ISE_EDK/Vivado/2018.2/common/technology/autopilot/opencl/aesl_gen_cu_body.inc:82]   --->   Operation 1844 'read' 'local_size_y_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 1845 [1/1] (1.00ns)   --->   "%local_size_z_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %local_size_z)" [/tools/xilinx/ISE_EDK/Vivado/2018.2/common/technology/autopilot/opencl/aesl_gen_cu_body.inc:91]   --->   Operation 1845 'read' 'local_size_z_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 1846 [1/1] (1.00ns)   --->   "%A_read = call i64 @_ssdm_op_Read.s_axilite.i64P(i64* %A)" [bicg_compute_unit:54]   --->   Operation 1846 'read' 'A_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 1847 [1/1] (0.00ns)   --->   "%tmp = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %A_read, i32 2, i32 63)" [bicg_compute_unit:55]   --->   Operation 1847 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1848 [1/1] (1.00ns)   --->   "%r_read = call i64 @_ssdm_op_Read.s_axilite.i64P(i64* %r)" [bicg_compute_unit:55]   --->   Operation 1848 'read' 'r_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 1849 [1/1] (0.00ns)   --->   "%tmp_1 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %r_read, i32 2, i32 63)" [bicg_compute_unit:56]   --->   Operation 1849 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1850 [1/1] (1.00ns)   --->   "%s_read = call i64 @_ssdm_op_Read.s_axilite.i64P(i64* %s)" [bicg_compute_unit:56]   --->   Operation 1850 'read' 's_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 1851 [1/1] (0.00ns)   --->   "%tmp_2 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %s_read, i32 2, i32 63)" [bicg_compute_unit:57]   --->   Operation 1851 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1852 [1/1] (1.00ns)   --->   "%p_read = call i64 @_ssdm_op_Read.s_axilite.i64P(i64* %p)" [bicg_compute_unit:57]   --->   Operation 1852 'read' 'p_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 1853 [1/1] (0.00ns)   --->   "%tmp_3 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %p_read, i32 2, i32 63)" [bicg_compute_unit:58]   --->   Operation 1853 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1854 [1/1] (1.00ns)   --->   "%q_read = call i64 @_ssdm_op_Read.s_axilite.i64P(i64* %q)" [bicg_compute_unit:58]   --->   Operation 1854 'read' 'q_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 1855 [1/1] (0.00ns)   --->   "%tmp_4 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %q_read, i32 2, i32 63)" [bicg_compute_unit:58]   --->   Operation 1855 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1856 [1/1] (0.00ns)   --->   "%tmp_6 = zext i62 %tmp to i64" [bicg_compute_unit:55]   --->   Operation 1856 'zext' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1857 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 addrspace(1)* %gmem, i64 %tmp_6" [bicg_compute_unit:55]   --->   Operation 1857 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1858 [1/1] (0.00ns)   --->   "%tmp_7 = zext i62 %tmp_1 to i64" [bicg_compute_unit:56]   --->   Operation 1858 'zext' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1859 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 addrspace(1)* %gmem, i64 %tmp_7" [bicg_compute_unit:56]   --->   Operation 1859 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1860 [1/1] (0.00ns)   --->   "%tmp_8 = zext i62 %tmp_3 to i64" [bicg_compute_unit:58]   --->   Operation 1860 'zext' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1861 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 addrspace(1)* %gmem, i64 %tmp_8" [bicg_compute_unit:58]   --->   Operation 1861 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1862 [1/1] (0.00ns)   --->   "%tmp_9 = zext i62 %tmp_2 to i64" [bicg_compute_unit:57]   --->   Operation 1862 'zext' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1863 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32 addrspace(1)* %gmem, i64 %tmp_9" [bicg_compute_unit:57]   --->   Operation 1863 'getelementptr' 'gmem_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1864 [1/1] (0.00ns)   --->   "%tmp_22 = zext i62 %tmp_4 to i64" [bicg_compute_unit:58]   --->   Operation 1864 'zext' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1865 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i32 addrspace(1)* %gmem, i64 %tmp_22" [bicg_compute_unit:58]   --->   Operation 1865 'getelementptr' 'gmem_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1866 [1/1] (0.00ns)   --->   "%cast = zext i32 %local_size_y_read to i64" [/tools/xilinx/ISE_EDK/Vivado/2018.2/common/technology/autopilot/opencl/aesl_gen_cu_body.inc:82]   --->   Operation 1866 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1867 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %local_size_x_read to i64" [/tools/xilinx/ISE_EDK/Vivado/2018.2/common/technology/autopilot/opencl/aesl_gen_cu_body.inc:73]   --->   Operation 1867 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1868 [1/1] (4.53ns)   --->   "%bound = mul i64 %cast1, %cast" [/tools/xilinx/ISE_EDK/Vivado/2018.2/common/technology/autopilot/opencl/aesl_gen_cu_body.inc:73]   --->   Operation 1868 'mul' 'bound' <Predicate = true> <Delay = 4.53> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.45>
ST_2 : Operation 1869 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 addrspace(1)* %gmem), !map !35"   --->   Operation 1869 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1870 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 addrspace(4)* %p0), !map !39"   --->   Operation 1870 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1871 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %p0_count), !map !43"   --->   Operation 1871 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1872 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %local_size_x), !map !49"   --->   Operation 1872 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1873 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %local_size_y), !map !53"   --->   Operation 1873 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1874 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %local_size_z), !map !57"   --->   Operation 1874 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1875 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %A), !map !61"   --->   Operation 1875 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1876 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %r), !map !65"   --->   Operation 1876 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1877 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %s), !map !69"   --->   Operation 1877 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1878 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %p), !map !73"   --->   Operation 1878 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1879 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %q), !map !77"   --->   Operation 1879 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1880 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %p_xcl_gv_p0), !map !81"   --->   Operation 1880 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1881 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @bicg_str)"   --->   Operation 1881 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1882 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 addrspace(4)* %p0, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [bicg_compute_unit:69]   --->   Operation 1882 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1883 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 addrspace(1)* %gmem, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 128, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [bicg_compute_unit:70]   --->   Operation 1883 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1884 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %local_size_x, i32* %local_size_y, i32* %local_size_z, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [bicg_compute_unit:71]   --->   Operation 1884 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1885 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [bicg_compute_unit:72]   --->   Operation 1885 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1886 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %A, i64* %r, i64* %s, i64* %p, i64* %q, i64* %p_xcl_gv_p0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [bicg_compute_unit:73]   --->   Operation 1886 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1887 [1/1] (0.00ns)   --->   "%cast2 = zext i32 %local_size_z_read to i96" [/tools/xilinx/ISE_EDK/Vivado/2018.2/common/technology/autopilot/opencl/aesl_gen_cu_body.inc:91]   --->   Operation 1887 'zext' 'cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1888 [1/1] (0.00ns)   --->   "%cast3 = zext i64 %bound to i96" [/tools/xilinx/ISE_EDK/Vivado/2018.2/common/technology/autopilot/opencl/aesl_gen_cu_body.inc:73]   --->   Operation 1888 'zext' 'cast3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1889 [1/1] (5.45ns)   --->   "%bound4 = mul i96 %cast3, %cast2" [/tools/xilinx/ISE_EDK/Vivado/2018.2/common/technology/autopilot/opencl/aesl_gen_cu_body.inc:73]   --->   Operation 1889 'mul' 'bound4' <Predicate = true> <Delay = 5.45> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1890 [1/1] (0.65ns)   --->   "br label %for.header.i.i"   --->   Operation 1890 'br' <Predicate = true> <Delay = 0.65>

State 3 <SV = 2> <Delay = 1.33>
ST_3 : Operation 1891 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i96 [ 0, %0 ], [ %indvar_flatten_next, %for.body.i.i ]"   --->   Operation 1891 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1892 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopName([13 x i8]* @XCL_WG_DIM_X_str) nounwind"   --->   Operation 1892 'specloopname' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1893 [1/1] (1.21ns)   --->   "%exitcond_flatten = icmp eq i96 %indvar_flatten, %bound4" [/tools/xilinx/ISE_EDK/Vivado/2018.2/common/technology/autopilot/opencl/aesl_gen_cu_body.inc:73]   --->   Operation 1893 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1894 [1/1] (1.33ns)   --->   "%indvar_flatten_next = add i96 %indvar_flatten, 1"   --->   Operation 1894 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1895 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %__AESL_call_work_item_NA6.exit, label %for.body84.i.i" [/tools/xilinx/ISE_EDK/Vivado/2018.2/common/technology/autopilot/opencl/aesl_gen_cu_body.inc:73]   --->   Operation 1895 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1896 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopName([26 x i8]* @XCL_WG_DIM_Z_XCL_WG_DIM_X_str)"   --->   Operation 1896 'specloopname' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 1897 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopName([13 x i8]* @XCL_WG_DIM_X_str) nounwind"   --->   Operation 1897 'specloopname' 'empty_6' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 1898 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopName([26 x i8]* @XCL_WG_DIM_Y_XCL_WG_DIM_X_str)"   --->   Operation 1898 'specloopname' 'empty_7' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 1899 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopName([13 x i8]* @XCL_WG_DIM_X_str) nounwind"   --->   Operation 1899 'specloopname' 'empty_8' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 1900 [1/1] (0.00ns)   --->   "%p0_count_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p0_count) nounwind"   --->   Operation 1900 'read' 'p0_count_read' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 1901 [1/1] (0.00ns)   --->   "%tmp_29 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p0_count_read, i32 4, i32 31)"   --->   Operation 1901 'partselect' 'tmp_29' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 1902 [1/1] (1.01ns)   --->   "%icmp = icmp eq i28 %tmp_29, 0"   --->   Operation 1902 'icmp' 'icmp' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1903 [1/1] (0.00ns)   --->   "br i1 %icmp, label %1, label %__xcl_write_pipe.exit.i.i"   --->   Operation 1903 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 1904 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32 addrspace(4)* %p0, i32 14)"   --->   Operation 1904 'write' <Predicate = (!exitcond_flatten & icmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 1905 [1/1] (0.00ns)   --->   "br label %__xcl_write_pipe.exit.i.i"   --->   Operation 1905 'br' <Predicate = (!exitcond_flatten & icmp)> <Delay = 0.00>
ST_3 : Operation 1906 [1/1] (0.00ns)   --->   "ret void" [bicg_compute_unit:78]   --->   Operation 1906 'ret' <Predicate = (exitcond_flatten)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.65>
ST_4 : Operation 1907 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32 addrspace(4)* %p0, i32 13)"   --->   Operation 1907 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 1908 [1/1] (0.65ns)   --->   "br label %2" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:16]   --->   Operation 1908 'br' <Predicate = true> <Delay = 0.65>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 1909 [1/1] (0.00ns)   --->   "%i_0_reg2mem69_0_i_i = phi i17 [ 0, %__xcl_write_pipe.exit.i.i ], [ %p_reg2mem50_0_i_i, %BurstBB ]" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:16]   --->   Operation 1909 'phi' 'i_0_reg2mem69_0_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1910 [1/1] (1.09ns)   --->   "%exitcond1 = icmp eq i17 %i_0_reg2mem69_0_i_i, -65536" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:16]   --->   Operation 1910 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1911 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 65536, i64 65536, i64 65536)"   --->   Operation 1911 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1912 [1/1] (0.86ns)   --->   "%p_reg2mem50_0_i_i = add i17 %i_0_reg2mem69_0_i_i, 1" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:16]   --->   Operation 1912 'add' 'p_reg2mem50_0_i_i' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1913 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader3.preheader, label %ReqCondBB" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:16]   --->   Operation 1913 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1914 [1/1] (0.00ns)   --->   "%tmp_5 = zext i17 %i_0_reg2mem69_0_i_i to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:17]   --->   Operation 1914 'zext' 'tmp_5' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 1915 [1/1] (1.09ns)   --->   "%tmp_30 = icmp eq i17 %i_0_reg2mem69_0_i_i, 0" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:16]   --->   Operation 1915 'icmp' 'tmp_30' <Predicate = (!exitcond1)> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1916 [1/1] (0.00ns)   --->   "br i1 %tmp_30, label %ReqBB, label %BurstBB" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:16]   --->   Operation 1916 'br' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 1917 [134/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1917 'readreq' 'gmem_addr_5_rd_req' <Predicate = (!exitcond1 & tmp_30)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 1918 [1/1] (0.65ns)   --->   "br label %.preheader3" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:18]   --->   Operation 1918 'br' <Predicate = (exitcond1)> <Delay = 0.65>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 1919 [133/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1919 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 1920 [132/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1920 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 1921 [131/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1921 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 1922 [130/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1922 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 1923 [129/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1923 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 1924 [128/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1924 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 1925 [127/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1925 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 1926 [126/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1926 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 1927 [125/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1927 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 1928 [124/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1928 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 1929 [123/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1929 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 1930 [122/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1930 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 1931 [121/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1931 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 1932 [120/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1932 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 1933 [119/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1933 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 1934 [118/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1934 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 1935 [117/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1935 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 1936 [116/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1936 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 1937 [115/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1937 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 1938 [114/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1938 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 1939 [113/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1939 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 1940 [112/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1940 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 1941 [111/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1941 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 1942 [110/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1942 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 1943 [109/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1943 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 1944 [108/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1944 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 1945 [107/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1945 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 1946 [106/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1946 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 1947 [105/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1947 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 1948 [104/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1948 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 1949 [103/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1949 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 1950 [102/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1950 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 1951 [101/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1951 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 1952 [100/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1952 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 1953 [99/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1953 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 1954 [98/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1954 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 7.30>
ST_42 : Operation 1955 [97/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1955 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 7.30>
ST_43 : Operation 1956 [96/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1956 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 7.30>
ST_44 : Operation 1957 [95/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1957 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 7.30>
ST_45 : Operation 1958 [94/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1958 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 7.30>
ST_46 : Operation 1959 [93/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1959 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 7.30>
ST_47 : Operation 1960 [92/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1960 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 7.30>
ST_48 : Operation 1961 [91/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1961 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 7.30>
ST_49 : Operation 1962 [90/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1962 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 7.30>
ST_50 : Operation 1963 [89/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1963 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 7.30>
ST_51 : Operation 1964 [88/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1964 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 7.30>
ST_52 : Operation 1965 [87/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1965 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 7.30>
ST_53 : Operation 1966 [86/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1966 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 7.30>
ST_54 : Operation 1967 [85/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1967 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 7.30>
ST_55 : Operation 1968 [84/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1968 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 7.30>
ST_56 : Operation 1969 [83/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1969 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 7.30>
ST_57 : Operation 1970 [82/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1970 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 7.30>
ST_58 : Operation 1971 [81/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1971 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 7.30>
ST_59 : Operation 1972 [80/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1972 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 7.30>
ST_60 : Operation 1973 [79/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1973 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 7.30>
ST_61 : Operation 1974 [78/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1974 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 7.30>
ST_62 : Operation 1975 [77/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1975 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 7.30>
ST_63 : Operation 1976 [76/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1976 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 7.30>
ST_64 : Operation 1977 [75/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1977 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 7.30>
ST_65 : Operation 1978 [74/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1978 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 7.30>
ST_66 : Operation 1979 [73/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1979 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 7.30>
ST_67 : Operation 1980 [72/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1980 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 7.30>
ST_68 : Operation 1981 [71/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1981 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 7.30>
ST_69 : Operation 1982 [70/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1982 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 7.30>
ST_70 : Operation 1983 [69/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1983 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 7.30>
ST_71 : Operation 1984 [68/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1984 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 7.30>
ST_72 : Operation 1985 [67/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1985 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 7.30>
ST_73 : Operation 1986 [66/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1986 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 7.30>
ST_74 : Operation 1987 [65/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1987 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 74> <Delay = 7.30>
ST_75 : Operation 1988 [64/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1988 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 75> <Delay = 7.30>
ST_76 : Operation 1989 [63/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1989 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 76> <Delay = 7.30>
ST_77 : Operation 1990 [62/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1990 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 78 <SV = 77> <Delay = 7.30>
ST_78 : Operation 1991 [61/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1991 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 79 <SV = 78> <Delay = 7.30>
ST_79 : Operation 1992 [60/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1992 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 79> <Delay = 7.30>
ST_80 : Operation 1993 [59/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1993 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 80> <Delay = 7.30>
ST_81 : Operation 1994 [58/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1994 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 82 <SV = 81> <Delay = 7.30>
ST_82 : Operation 1995 [57/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1995 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 83 <SV = 82> <Delay = 7.30>
ST_83 : Operation 1996 [56/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1996 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 84 <SV = 83> <Delay = 7.30>
ST_84 : Operation 1997 [55/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1997 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 85 <SV = 84> <Delay = 7.30>
ST_85 : Operation 1998 [54/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1998 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 86 <SV = 85> <Delay = 7.30>
ST_86 : Operation 1999 [53/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 1999 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 87 <SV = 86> <Delay = 7.30>
ST_87 : Operation 2000 [52/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 2000 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 88 <SV = 87> <Delay = 7.30>
ST_88 : Operation 2001 [51/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 2001 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 89 <SV = 88> <Delay = 7.30>
ST_89 : Operation 2002 [50/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 2002 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 90 <SV = 89> <Delay = 7.30>
ST_90 : Operation 2003 [49/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 2003 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 91 <SV = 90> <Delay = 7.30>
ST_91 : Operation 2004 [48/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 2004 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 92 <SV = 91> <Delay = 7.30>
ST_92 : Operation 2005 [47/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 2005 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 93 <SV = 92> <Delay = 7.30>
ST_93 : Operation 2006 [46/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 2006 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 94 <SV = 93> <Delay = 7.30>
ST_94 : Operation 2007 [45/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 2007 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 95 <SV = 94> <Delay = 7.30>
ST_95 : Operation 2008 [44/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 2008 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 96 <SV = 95> <Delay = 7.30>
ST_96 : Operation 2009 [43/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 2009 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 97 <SV = 96> <Delay = 7.30>
ST_97 : Operation 2010 [42/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 2010 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 98 <SV = 97> <Delay = 7.30>
ST_98 : Operation 2011 [41/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 2011 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 99 <SV = 98> <Delay = 7.30>
ST_99 : Operation 2012 [40/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 2012 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 100 <SV = 99> <Delay = 7.30>
ST_100 : Operation 2013 [39/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 2013 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 101 <SV = 100> <Delay = 7.30>
ST_101 : Operation 2014 [38/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 2014 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 102 <SV = 101> <Delay = 7.30>
ST_102 : Operation 2015 [37/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 2015 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 103 <SV = 102> <Delay = 7.30>
ST_103 : Operation 2016 [36/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 2016 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 104 <SV = 103> <Delay = 7.30>
ST_104 : Operation 2017 [35/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 2017 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 105 <SV = 104> <Delay = 7.30>
ST_105 : Operation 2018 [34/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 2018 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 106 <SV = 105> <Delay = 7.30>
ST_106 : Operation 2019 [33/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 2019 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 107 <SV = 106> <Delay = 7.30>
ST_107 : Operation 2020 [32/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 2020 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 108 <SV = 107> <Delay = 7.30>
ST_108 : Operation 2021 [31/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 2021 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 109 <SV = 108> <Delay = 7.30>
ST_109 : Operation 2022 [30/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 2022 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 110 <SV = 109> <Delay = 7.30>
ST_110 : Operation 2023 [29/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 2023 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 111 <SV = 110> <Delay = 7.30>
ST_111 : Operation 2024 [28/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 2024 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 112 <SV = 111> <Delay = 7.30>
ST_112 : Operation 2025 [27/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 2025 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 113 <SV = 112> <Delay = 7.30>
ST_113 : Operation 2026 [26/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 2026 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 114 <SV = 113> <Delay = 7.30>
ST_114 : Operation 2027 [25/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 2027 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 115 <SV = 114> <Delay = 7.30>
ST_115 : Operation 2028 [24/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 2028 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 116 <SV = 115> <Delay = 7.30>
ST_116 : Operation 2029 [23/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 2029 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 117 <SV = 116> <Delay = 7.30>
ST_117 : Operation 2030 [22/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 2030 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 118 <SV = 117> <Delay = 7.30>
ST_118 : Operation 2031 [21/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 2031 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 119 <SV = 118> <Delay = 7.30>
ST_119 : Operation 2032 [20/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 2032 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 120 <SV = 119> <Delay = 7.30>
ST_120 : Operation 2033 [19/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 2033 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 121 <SV = 120> <Delay = 7.30>
ST_121 : Operation 2034 [18/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 2034 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 122 <SV = 121> <Delay = 7.30>
ST_122 : Operation 2035 [17/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 2035 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 123 <SV = 122> <Delay = 7.30>
ST_123 : Operation 2036 [16/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 2036 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 124 <SV = 123> <Delay = 7.30>
ST_124 : Operation 2037 [15/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 2037 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 125 <SV = 124> <Delay = 7.30>
ST_125 : Operation 2038 [14/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 2038 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 126 <SV = 125> <Delay = 7.30>
ST_126 : Operation 2039 [13/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 2039 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 127 <SV = 126> <Delay = 7.30>
ST_127 : Operation 2040 [12/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 2040 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 128 <SV = 127> <Delay = 7.30>
ST_128 : Operation 2041 [11/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 2041 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 129 <SV = 128> <Delay = 7.30>
ST_129 : Operation 2042 [10/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 2042 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 130 <SV = 129> <Delay = 7.30>
ST_130 : Operation 2043 [9/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 2043 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 131 <SV = 130> <Delay = 7.30>
ST_131 : Operation 2044 [8/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 2044 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 132 <SV = 131> <Delay = 7.30>
ST_132 : Operation 2045 [7/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 2045 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 133 <SV = 132> <Delay = 7.30>
ST_133 : Operation 2046 [6/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 2046 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 134 <SV = 133> <Delay = 7.30>
ST_134 : Operation 2047 [5/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 2047 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 135 <SV = 134> <Delay = 7.30>
ST_135 : Operation 2048 [4/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 2048 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 136 <SV = 135> <Delay = 7.30>
ST_136 : Operation 2049 [3/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 2049 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 137 <SV = 136> <Delay = 7.30>
ST_137 : Operation 2050 [2/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 2050 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 138 <SV = 137> <Delay = 7.30>
ST_138 : Operation 2051 [1/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [bicg_compute_unit:55]   --->   Operation 2051 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 2052 [1/1] (0.00ns)   --->   "br label %BurstBB"   --->   Operation 2052 'br' <Predicate = true> <Delay = 0.00>

State 139 <SV = 138> <Delay = 7.30>
ST_139 : Operation 2053 [1/1] (7.30ns)   --->   "%gmem_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32 addrspace(1)* %gmem_addr)" [bicg_compute_unit:55]   --->   Operation 2053 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 140 <SV = 139> <Delay = 1.23>
ST_140 : Operation 2054 [1/1] (0.00ns)   --->   "%tmp_10 = bitcast i32 %gmem_addr_read to float" [bicg_compute_unit:55]   --->   Operation 2054 'bitcast' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 2055 [1/1] (0.00ns)   --->   "%lA_addr = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_5" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:17]   --->   Operation 2055 'getelementptr' 'lA_addr' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 2056 [1/1] (1.23ns)   --->   "store float %tmp_10, float* %lA_addr, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:17]   --->   Operation 2056 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_140 : Operation 2057 [1/1] (0.00ns)   --->   "br label %2" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:16]   --->   Operation 2057 'br' <Predicate = true> <Delay = 0.00>

State 141 <SV = 5> <Delay = 7.30>
ST_141 : Operation 2058 [1/1] (0.00ns)   --->   "%i1_0_reg2mem67_0_i_i = phi i9 [ %p_reg2mem45_0_i_i, %BurstBB781 ], [ 0, %.preheader3.preheader ]" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:18]   --->   Operation 2058 'phi' 'i1_0_reg2mem67_0_i_i' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 2059 [1/1] (0.88ns)   --->   "%exitcond9 = icmp eq i9 %i1_0_reg2mem67_0_i_i, -256" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:18]   --->   Operation 2059 'icmp' 'exitcond9' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2060 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 2060 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 2061 [1/1] (0.77ns)   --->   "%p_reg2mem45_0_i_i = add i9 %i1_0_reg2mem67_0_i_i, 1" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:18]   --->   Operation 2061 'add' 'p_reg2mem45_0_i_i' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2062 [1/1] (0.00ns)   --->   "br i1 %exitcond9, label %.preheader2.preheader, label %ReqCondBB782" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:18]   --->   Operation 2062 'br' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 2063 [1/1] (0.00ns)   --->   "%tmp_11 = zext i9 %i1_0_reg2mem67_0_i_i to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:19]   --->   Operation 2063 'zext' 'tmp_11' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_141 : Operation 2064 [1/1] (0.88ns)   --->   "%tmp_31 = icmp eq i9 %i1_0_reg2mem67_0_i_i, 0" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:18]   --->   Operation 2064 'icmp' 'tmp_31' <Predicate = (!exitcond9)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2065 [1/1] (0.00ns)   --->   "br i1 %tmp_31, label %ReqBB783, label %BurstBB781" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:18]   --->   Operation 2065 'br' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_141 : Operation 2066 [134/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2066 'readreq' 'gmem_addr_6_rd_req' <Predicate = (!exitcond9 & tmp_31)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 2067 [1/1] (0.65ns)   --->   "br label %.preheader2" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:20]   --->   Operation 2067 'br' <Predicate = (exitcond9)> <Delay = 0.65>

State 142 <SV = 6> <Delay = 7.30>
ST_142 : Operation 2068 [133/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2068 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 143 <SV = 7> <Delay = 7.30>
ST_143 : Operation 2069 [132/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2069 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 144 <SV = 8> <Delay = 7.30>
ST_144 : Operation 2070 [131/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2070 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 145 <SV = 9> <Delay = 7.30>
ST_145 : Operation 2071 [130/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2071 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 146 <SV = 10> <Delay = 7.30>
ST_146 : Operation 2072 [129/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2072 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 147 <SV = 11> <Delay = 7.30>
ST_147 : Operation 2073 [128/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2073 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 148 <SV = 12> <Delay = 7.30>
ST_148 : Operation 2074 [127/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2074 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 149 <SV = 13> <Delay = 7.30>
ST_149 : Operation 2075 [126/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2075 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 150 <SV = 14> <Delay = 7.30>
ST_150 : Operation 2076 [125/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2076 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 151 <SV = 15> <Delay = 7.30>
ST_151 : Operation 2077 [124/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2077 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 152 <SV = 16> <Delay = 7.30>
ST_152 : Operation 2078 [123/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2078 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 153 <SV = 17> <Delay = 7.30>
ST_153 : Operation 2079 [122/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2079 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 154 <SV = 18> <Delay = 7.30>
ST_154 : Operation 2080 [121/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2080 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 155 <SV = 19> <Delay = 7.30>
ST_155 : Operation 2081 [120/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2081 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 156 <SV = 20> <Delay = 7.30>
ST_156 : Operation 2082 [119/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2082 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 157 <SV = 21> <Delay = 7.30>
ST_157 : Operation 2083 [118/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2083 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 158 <SV = 22> <Delay = 7.30>
ST_158 : Operation 2084 [117/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2084 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 159 <SV = 23> <Delay = 7.30>
ST_159 : Operation 2085 [116/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2085 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 160 <SV = 24> <Delay = 7.30>
ST_160 : Operation 2086 [115/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2086 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 161 <SV = 25> <Delay = 7.30>
ST_161 : Operation 2087 [114/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2087 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 162 <SV = 26> <Delay = 7.30>
ST_162 : Operation 2088 [113/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2088 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 163 <SV = 27> <Delay = 7.30>
ST_163 : Operation 2089 [112/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2089 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 164 <SV = 28> <Delay = 7.30>
ST_164 : Operation 2090 [111/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2090 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 165 <SV = 29> <Delay = 7.30>
ST_165 : Operation 2091 [110/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2091 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 166 <SV = 30> <Delay = 7.30>
ST_166 : Operation 2092 [109/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2092 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 167 <SV = 31> <Delay = 7.30>
ST_167 : Operation 2093 [108/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2093 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 168 <SV = 32> <Delay = 7.30>
ST_168 : Operation 2094 [107/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2094 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 169 <SV = 33> <Delay = 7.30>
ST_169 : Operation 2095 [106/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2095 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 170 <SV = 34> <Delay = 7.30>
ST_170 : Operation 2096 [105/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2096 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 171 <SV = 35> <Delay = 7.30>
ST_171 : Operation 2097 [104/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2097 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 172 <SV = 36> <Delay = 7.30>
ST_172 : Operation 2098 [103/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2098 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 173 <SV = 37> <Delay = 7.30>
ST_173 : Operation 2099 [102/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2099 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 174 <SV = 38> <Delay = 7.30>
ST_174 : Operation 2100 [101/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2100 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 175 <SV = 39> <Delay = 7.30>
ST_175 : Operation 2101 [100/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2101 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 176 <SV = 40> <Delay = 7.30>
ST_176 : Operation 2102 [99/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2102 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 177 <SV = 41> <Delay = 7.30>
ST_177 : Operation 2103 [98/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2103 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 178 <SV = 42> <Delay = 7.30>
ST_178 : Operation 2104 [97/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2104 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 179 <SV = 43> <Delay = 7.30>
ST_179 : Operation 2105 [96/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2105 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 180 <SV = 44> <Delay = 7.30>
ST_180 : Operation 2106 [95/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2106 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 181 <SV = 45> <Delay = 7.30>
ST_181 : Operation 2107 [94/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2107 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 182 <SV = 46> <Delay = 7.30>
ST_182 : Operation 2108 [93/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2108 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 183 <SV = 47> <Delay = 7.30>
ST_183 : Operation 2109 [92/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2109 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 184 <SV = 48> <Delay = 7.30>
ST_184 : Operation 2110 [91/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2110 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 185 <SV = 49> <Delay = 7.30>
ST_185 : Operation 2111 [90/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2111 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 186 <SV = 50> <Delay = 7.30>
ST_186 : Operation 2112 [89/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2112 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 187 <SV = 51> <Delay = 7.30>
ST_187 : Operation 2113 [88/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2113 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 188 <SV = 52> <Delay = 7.30>
ST_188 : Operation 2114 [87/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2114 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 189 <SV = 53> <Delay = 7.30>
ST_189 : Operation 2115 [86/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2115 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 190 <SV = 54> <Delay = 7.30>
ST_190 : Operation 2116 [85/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2116 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 191 <SV = 55> <Delay = 7.30>
ST_191 : Operation 2117 [84/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2117 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 192 <SV = 56> <Delay = 7.30>
ST_192 : Operation 2118 [83/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2118 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 193 <SV = 57> <Delay = 7.30>
ST_193 : Operation 2119 [82/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2119 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 194 <SV = 58> <Delay = 7.30>
ST_194 : Operation 2120 [81/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2120 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 195 <SV = 59> <Delay = 7.30>
ST_195 : Operation 2121 [80/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2121 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 196 <SV = 60> <Delay = 7.30>
ST_196 : Operation 2122 [79/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2122 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 197 <SV = 61> <Delay = 7.30>
ST_197 : Operation 2123 [78/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2123 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 198 <SV = 62> <Delay = 7.30>
ST_198 : Operation 2124 [77/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2124 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 199 <SV = 63> <Delay = 7.30>
ST_199 : Operation 2125 [76/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2125 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 200 <SV = 64> <Delay = 7.30>
ST_200 : Operation 2126 [75/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2126 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 201 <SV = 65> <Delay = 7.30>
ST_201 : Operation 2127 [74/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2127 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 202 <SV = 66> <Delay = 7.30>
ST_202 : Operation 2128 [73/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2128 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 203 <SV = 67> <Delay = 7.30>
ST_203 : Operation 2129 [72/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2129 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 204 <SV = 68> <Delay = 7.30>
ST_204 : Operation 2130 [71/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2130 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 205 <SV = 69> <Delay = 7.30>
ST_205 : Operation 2131 [70/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2131 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 206 <SV = 70> <Delay = 7.30>
ST_206 : Operation 2132 [69/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2132 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 207 <SV = 71> <Delay = 7.30>
ST_207 : Operation 2133 [68/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2133 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 208 <SV = 72> <Delay = 7.30>
ST_208 : Operation 2134 [67/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2134 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 209 <SV = 73> <Delay = 7.30>
ST_209 : Operation 2135 [66/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2135 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 210 <SV = 74> <Delay = 7.30>
ST_210 : Operation 2136 [65/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2136 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 211 <SV = 75> <Delay = 7.30>
ST_211 : Operation 2137 [64/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2137 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 212 <SV = 76> <Delay = 7.30>
ST_212 : Operation 2138 [63/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2138 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 213 <SV = 77> <Delay = 7.30>
ST_213 : Operation 2139 [62/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2139 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 214 <SV = 78> <Delay = 7.30>
ST_214 : Operation 2140 [61/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2140 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 215 <SV = 79> <Delay = 7.30>
ST_215 : Operation 2141 [60/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2141 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 216 <SV = 80> <Delay = 7.30>
ST_216 : Operation 2142 [59/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2142 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 217 <SV = 81> <Delay = 7.30>
ST_217 : Operation 2143 [58/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2143 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 218 <SV = 82> <Delay = 7.30>
ST_218 : Operation 2144 [57/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2144 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 219 <SV = 83> <Delay = 7.30>
ST_219 : Operation 2145 [56/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2145 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 220 <SV = 84> <Delay = 7.30>
ST_220 : Operation 2146 [55/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2146 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 221 <SV = 85> <Delay = 7.30>
ST_221 : Operation 2147 [54/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2147 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 222 <SV = 86> <Delay = 7.30>
ST_222 : Operation 2148 [53/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2148 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 223 <SV = 87> <Delay = 7.30>
ST_223 : Operation 2149 [52/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2149 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 224 <SV = 88> <Delay = 7.30>
ST_224 : Operation 2150 [51/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2150 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 225 <SV = 89> <Delay = 7.30>
ST_225 : Operation 2151 [50/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2151 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 226 <SV = 90> <Delay = 7.30>
ST_226 : Operation 2152 [49/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2152 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 227 <SV = 91> <Delay = 7.30>
ST_227 : Operation 2153 [48/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2153 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 228 <SV = 92> <Delay = 7.30>
ST_228 : Operation 2154 [47/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2154 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 229 <SV = 93> <Delay = 7.30>
ST_229 : Operation 2155 [46/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2155 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 230 <SV = 94> <Delay = 7.30>
ST_230 : Operation 2156 [45/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2156 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 231 <SV = 95> <Delay = 7.30>
ST_231 : Operation 2157 [44/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2157 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 232 <SV = 96> <Delay = 7.30>
ST_232 : Operation 2158 [43/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2158 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 233 <SV = 97> <Delay = 7.30>
ST_233 : Operation 2159 [42/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2159 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 234 <SV = 98> <Delay = 7.30>
ST_234 : Operation 2160 [41/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2160 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 235 <SV = 99> <Delay = 7.30>
ST_235 : Operation 2161 [40/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2161 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 236 <SV = 100> <Delay = 7.30>
ST_236 : Operation 2162 [39/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2162 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 237 <SV = 101> <Delay = 7.30>
ST_237 : Operation 2163 [38/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2163 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 238 <SV = 102> <Delay = 7.30>
ST_238 : Operation 2164 [37/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2164 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 239 <SV = 103> <Delay = 7.30>
ST_239 : Operation 2165 [36/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2165 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 240 <SV = 104> <Delay = 7.30>
ST_240 : Operation 2166 [35/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2166 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 241 <SV = 105> <Delay = 7.30>
ST_241 : Operation 2167 [34/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2167 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 242 <SV = 106> <Delay = 7.30>
ST_242 : Operation 2168 [33/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2168 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 243 <SV = 107> <Delay = 7.30>
ST_243 : Operation 2169 [32/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2169 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 244 <SV = 108> <Delay = 7.30>
ST_244 : Operation 2170 [31/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2170 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 245 <SV = 109> <Delay = 7.30>
ST_245 : Operation 2171 [30/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2171 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 246 <SV = 110> <Delay = 7.30>
ST_246 : Operation 2172 [29/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2172 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 247 <SV = 111> <Delay = 7.30>
ST_247 : Operation 2173 [28/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2173 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 248 <SV = 112> <Delay = 7.30>
ST_248 : Operation 2174 [27/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2174 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 249 <SV = 113> <Delay = 7.30>
ST_249 : Operation 2175 [26/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2175 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 250 <SV = 114> <Delay = 7.30>
ST_250 : Operation 2176 [25/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2176 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 251 <SV = 115> <Delay = 7.30>
ST_251 : Operation 2177 [24/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2177 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 252 <SV = 116> <Delay = 7.30>
ST_252 : Operation 2178 [23/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2178 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 253 <SV = 117> <Delay = 7.30>
ST_253 : Operation 2179 [22/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2179 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 254 <SV = 118> <Delay = 7.30>
ST_254 : Operation 2180 [21/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2180 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 255 <SV = 119> <Delay = 7.30>
ST_255 : Operation 2181 [20/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2181 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 256 <SV = 120> <Delay = 7.30>
ST_256 : Operation 2182 [19/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2182 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 257 <SV = 121> <Delay = 7.30>
ST_257 : Operation 2183 [18/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2183 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 258 <SV = 122> <Delay = 7.30>
ST_258 : Operation 2184 [17/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2184 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 259 <SV = 123> <Delay = 7.30>
ST_259 : Operation 2185 [16/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2185 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 260 <SV = 124> <Delay = 7.30>
ST_260 : Operation 2186 [15/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2186 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 261 <SV = 125> <Delay = 7.30>
ST_261 : Operation 2187 [14/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2187 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 262 <SV = 126> <Delay = 7.30>
ST_262 : Operation 2188 [13/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2188 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 263 <SV = 127> <Delay = 7.30>
ST_263 : Operation 2189 [12/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2189 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 264 <SV = 128> <Delay = 7.30>
ST_264 : Operation 2190 [11/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2190 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 265 <SV = 129> <Delay = 7.30>
ST_265 : Operation 2191 [10/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2191 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 266 <SV = 130> <Delay = 7.30>
ST_266 : Operation 2192 [9/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2192 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 267 <SV = 131> <Delay = 7.30>
ST_267 : Operation 2193 [8/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2193 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 268 <SV = 132> <Delay = 7.30>
ST_268 : Operation 2194 [7/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2194 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 269 <SV = 133> <Delay = 7.30>
ST_269 : Operation 2195 [6/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2195 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 270 <SV = 134> <Delay = 7.30>
ST_270 : Operation 2196 [5/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2196 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 271 <SV = 135> <Delay = 7.30>
ST_271 : Operation 2197 [4/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2197 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 272 <SV = 136> <Delay = 7.30>
ST_272 : Operation 2198 [3/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2198 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 273 <SV = 137> <Delay = 7.30>
ST_273 : Operation 2199 [2/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2199 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 274 <SV = 138> <Delay = 7.30>
ST_274 : Operation 2200 [1/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [bicg_compute_unit:56]   --->   Operation 2200 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_274 : Operation 2201 [1/1] (0.00ns)   --->   "br label %BurstBB781"   --->   Operation 2201 'br' <Predicate = true> <Delay = 0.00>

State 275 <SV = 139> <Delay = 7.30>
ST_275 : Operation 2202 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [bicg_compute_unit:56]   --->   Operation 2202 'read' 'gmem_addr_1_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 276 <SV = 140> <Delay = 1.23>
ST_276 : Operation 2203 [1/1] (0.00ns)   --->   "%tmp_12 = bitcast i32 %gmem_addr_1_read to float" [bicg_compute_unit:56]   --->   Operation 2203 'bitcast' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_276 : Operation 2204 [1/1] (0.00ns)   --->   "%lr_addr = getelementptr inbounds [256 x float]* @lr, i64 0, i64 %tmp_11" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:19]   --->   Operation 2204 'getelementptr' 'lr_addr' <Predicate = true> <Delay = 0.00>
ST_276 : Operation 2205 [1/1] (1.23ns)   --->   "store float %tmp_12, float* %lr_addr, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:19]   --->   Operation 2205 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_276 : Operation 2206 [1/1] (0.00ns)   --->   "br label %.preheader3" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:18]   --->   Operation 2206 'br' <Predicate = true> <Delay = 0.00>

State 277 <SV = 6> <Delay = 7.30>
ST_277 : Operation 2207 [1/1] (0.00ns)   --->   "%i2_0_reg2mem65_0_i_i = phi i9 [ %p_reg2mem40_0_i_i, %BurstBB784 ], [ 0, %.preheader2.preheader ]" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:20]   --->   Operation 2207 'phi' 'i2_0_reg2mem65_0_i_i' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 2208 [1/1] (0.88ns)   --->   "%exitcond8 = icmp eq i9 %i2_0_reg2mem65_0_i_i, -256" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:20]   --->   Operation 2208 'icmp' 'exitcond8' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 2209 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 2209 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 2210 [1/1] (0.77ns)   --->   "%p_reg2mem40_0_i_i = add i9 %i2_0_reg2mem65_0_i_i, 1" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:20]   --->   Operation 2210 'add' 'p_reg2mem40_0_i_i' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 2211 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %3, label %ReqCondBB785" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:20]   --->   Operation 2211 'br' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 2212 [1/1] (0.00ns)   --->   "%tmp_14 = zext i9 %i2_0_reg2mem65_0_i_i to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:21]   --->   Operation 2212 'zext' 'tmp_14' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_277 : Operation 2213 [1/1] (0.88ns)   --->   "%tmp_32 = icmp eq i9 %i2_0_reg2mem65_0_i_i, 0" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:20]   --->   Operation 2213 'icmp' 'tmp_32' <Predicate = (!exitcond8)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 2214 [1/1] (0.00ns)   --->   "br i1 %tmp_32, label %ReqBB786, label %BurstBB784" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:20]   --->   Operation 2214 'br' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_277 : Operation 2215 [134/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2215 'readreq' 'gmem_addr_7_rd_req' <Predicate = (!exitcond8 & tmp_32)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_277 : Operation 2216 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32 addrspace(4)* %p0, i32 13)"   --->   Operation 2216 'write' <Predicate = (exitcond8)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_277 : Operation 2217 [1/1] (0.65ns)   --->   "br label %4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:25]   --->   Operation 2217 'br' <Predicate = (exitcond8)> <Delay = 0.65>

State 278 <SV = 7> <Delay = 7.30>
ST_278 : Operation 2218 [133/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2218 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 279 <SV = 8> <Delay = 7.30>
ST_279 : Operation 2219 [132/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2219 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 280 <SV = 9> <Delay = 7.30>
ST_280 : Operation 2220 [131/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2220 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 281 <SV = 10> <Delay = 7.30>
ST_281 : Operation 2221 [130/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2221 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 282 <SV = 11> <Delay = 7.30>
ST_282 : Operation 2222 [129/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2222 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 283 <SV = 12> <Delay = 7.30>
ST_283 : Operation 2223 [128/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2223 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 284 <SV = 13> <Delay = 7.30>
ST_284 : Operation 2224 [127/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2224 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 285 <SV = 14> <Delay = 7.30>
ST_285 : Operation 2225 [126/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2225 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 286 <SV = 15> <Delay = 7.30>
ST_286 : Operation 2226 [125/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2226 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 287 <SV = 16> <Delay = 7.30>
ST_287 : Operation 2227 [124/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2227 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 288 <SV = 17> <Delay = 7.30>
ST_288 : Operation 2228 [123/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2228 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 289 <SV = 18> <Delay = 7.30>
ST_289 : Operation 2229 [122/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2229 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 290 <SV = 19> <Delay = 7.30>
ST_290 : Operation 2230 [121/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2230 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 291 <SV = 20> <Delay = 7.30>
ST_291 : Operation 2231 [120/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2231 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 292 <SV = 21> <Delay = 7.30>
ST_292 : Operation 2232 [119/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2232 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 293 <SV = 22> <Delay = 7.30>
ST_293 : Operation 2233 [118/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2233 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 294 <SV = 23> <Delay = 7.30>
ST_294 : Operation 2234 [117/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2234 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 295 <SV = 24> <Delay = 7.30>
ST_295 : Operation 2235 [116/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2235 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 296 <SV = 25> <Delay = 7.30>
ST_296 : Operation 2236 [115/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2236 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 297 <SV = 26> <Delay = 7.30>
ST_297 : Operation 2237 [114/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2237 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 298 <SV = 27> <Delay = 7.30>
ST_298 : Operation 2238 [113/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2238 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 299 <SV = 28> <Delay = 7.30>
ST_299 : Operation 2239 [112/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2239 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 300 <SV = 29> <Delay = 7.30>
ST_300 : Operation 2240 [111/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2240 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 301 <SV = 30> <Delay = 7.30>
ST_301 : Operation 2241 [110/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2241 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 302 <SV = 31> <Delay = 7.30>
ST_302 : Operation 2242 [109/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2242 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 303 <SV = 32> <Delay = 7.30>
ST_303 : Operation 2243 [108/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2243 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 304 <SV = 33> <Delay = 7.30>
ST_304 : Operation 2244 [107/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2244 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 305 <SV = 34> <Delay = 7.30>
ST_305 : Operation 2245 [106/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2245 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 306 <SV = 35> <Delay = 7.30>
ST_306 : Operation 2246 [105/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2246 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 307 <SV = 36> <Delay = 7.30>
ST_307 : Operation 2247 [104/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2247 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 308 <SV = 37> <Delay = 7.30>
ST_308 : Operation 2248 [103/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2248 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 309 <SV = 38> <Delay = 7.30>
ST_309 : Operation 2249 [102/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2249 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 310 <SV = 39> <Delay = 7.30>
ST_310 : Operation 2250 [101/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2250 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 311 <SV = 40> <Delay = 7.30>
ST_311 : Operation 2251 [100/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2251 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 312 <SV = 41> <Delay = 7.30>
ST_312 : Operation 2252 [99/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2252 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 313 <SV = 42> <Delay = 7.30>
ST_313 : Operation 2253 [98/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2253 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 314 <SV = 43> <Delay = 7.30>
ST_314 : Operation 2254 [97/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2254 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 315 <SV = 44> <Delay = 7.30>
ST_315 : Operation 2255 [96/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2255 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 316 <SV = 45> <Delay = 7.30>
ST_316 : Operation 2256 [95/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2256 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 317 <SV = 46> <Delay = 7.30>
ST_317 : Operation 2257 [94/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2257 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 318 <SV = 47> <Delay = 7.30>
ST_318 : Operation 2258 [93/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2258 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 319 <SV = 48> <Delay = 7.30>
ST_319 : Operation 2259 [92/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2259 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 320 <SV = 49> <Delay = 7.30>
ST_320 : Operation 2260 [91/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2260 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 321 <SV = 50> <Delay = 7.30>
ST_321 : Operation 2261 [90/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2261 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 322 <SV = 51> <Delay = 7.30>
ST_322 : Operation 2262 [89/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2262 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 323 <SV = 52> <Delay = 7.30>
ST_323 : Operation 2263 [88/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2263 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 324 <SV = 53> <Delay = 7.30>
ST_324 : Operation 2264 [87/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2264 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 325 <SV = 54> <Delay = 7.30>
ST_325 : Operation 2265 [86/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2265 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 326 <SV = 55> <Delay = 7.30>
ST_326 : Operation 2266 [85/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2266 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 327 <SV = 56> <Delay = 7.30>
ST_327 : Operation 2267 [84/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2267 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 328 <SV = 57> <Delay = 7.30>
ST_328 : Operation 2268 [83/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2268 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 329 <SV = 58> <Delay = 7.30>
ST_329 : Operation 2269 [82/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2269 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 330 <SV = 59> <Delay = 7.30>
ST_330 : Operation 2270 [81/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2270 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 331 <SV = 60> <Delay = 7.30>
ST_331 : Operation 2271 [80/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2271 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 332 <SV = 61> <Delay = 7.30>
ST_332 : Operation 2272 [79/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2272 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 333 <SV = 62> <Delay = 7.30>
ST_333 : Operation 2273 [78/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2273 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 334 <SV = 63> <Delay = 7.30>
ST_334 : Operation 2274 [77/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2274 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 335 <SV = 64> <Delay = 7.30>
ST_335 : Operation 2275 [76/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2275 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 336 <SV = 65> <Delay = 7.30>
ST_336 : Operation 2276 [75/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2276 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 337 <SV = 66> <Delay = 7.30>
ST_337 : Operation 2277 [74/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2277 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 338 <SV = 67> <Delay = 7.30>
ST_338 : Operation 2278 [73/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2278 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 339 <SV = 68> <Delay = 7.30>
ST_339 : Operation 2279 [72/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2279 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 340 <SV = 69> <Delay = 7.30>
ST_340 : Operation 2280 [71/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2280 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 341 <SV = 70> <Delay = 7.30>
ST_341 : Operation 2281 [70/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2281 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 342 <SV = 71> <Delay = 7.30>
ST_342 : Operation 2282 [69/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2282 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 343 <SV = 72> <Delay = 7.30>
ST_343 : Operation 2283 [68/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2283 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 344 <SV = 73> <Delay = 7.30>
ST_344 : Operation 2284 [67/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2284 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 345 <SV = 74> <Delay = 7.30>
ST_345 : Operation 2285 [66/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2285 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 346 <SV = 75> <Delay = 7.30>
ST_346 : Operation 2286 [65/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2286 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 347 <SV = 76> <Delay = 7.30>
ST_347 : Operation 2287 [64/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2287 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 348 <SV = 77> <Delay = 7.30>
ST_348 : Operation 2288 [63/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2288 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 349 <SV = 78> <Delay = 7.30>
ST_349 : Operation 2289 [62/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2289 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 350 <SV = 79> <Delay = 7.30>
ST_350 : Operation 2290 [61/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2290 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 351 <SV = 80> <Delay = 7.30>
ST_351 : Operation 2291 [60/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2291 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 352 <SV = 81> <Delay = 7.30>
ST_352 : Operation 2292 [59/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2292 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 353 <SV = 82> <Delay = 7.30>
ST_353 : Operation 2293 [58/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2293 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 354 <SV = 83> <Delay = 7.30>
ST_354 : Operation 2294 [57/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2294 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 355 <SV = 84> <Delay = 7.30>
ST_355 : Operation 2295 [56/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2295 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 356 <SV = 85> <Delay = 7.30>
ST_356 : Operation 2296 [55/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2296 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 357 <SV = 86> <Delay = 7.30>
ST_357 : Operation 2297 [54/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2297 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 358 <SV = 87> <Delay = 7.30>
ST_358 : Operation 2298 [53/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2298 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 359 <SV = 88> <Delay = 7.30>
ST_359 : Operation 2299 [52/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2299 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 360 <SV = 89> <Delay = 7.30>
ST_360 : Operation 2300 [51/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2300 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 361 <SV = 90> <Delay = 7.30>
ST_361 : Operation 2301 [50/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2301 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 362 <SV = 91> <Delay = 7.30>
ST_362 : Operation 2302 [49/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2302 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 363 <SV = 92> <Delay = 7.30>
ST_363 : Operation 2303 [48/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2303 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 364 <SV = 93> <Delay = 7.30>
ST_364 : Operation 2304 [47/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2304 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 365 <SV = 94> <Delay = 7.30>
ST_365 : Operation 2305 [46/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2305 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 366 <SV = 95> <Delay = 7.30>
ST_366 : Operation 2306 [45/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2306 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 367 <SV = 96> <Delay = 7.30>
ST_367 : Operation 2307 [44/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2307 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 368 <SV = 97> <Delay = 7.30>
ST_368 : Operation 2308 [43/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2308 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 369 <SV = 98> <Delay = 7.30>
ST_369 : Operation 2309 [42/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2309 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 370 <SV = 99> <Delay = 7.30>
ST_370 : Operation 2310 [41/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2310 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 371 <SV = 100> <Delay = 7.30>
ST_371 : Operation 2311 [40/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2311 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 372 <SV = 101> <Delay = 7.30>
ST_372 : Operation 2312 [39/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2312 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 373 <SV = 102> <Delay = 7.30>
ST_373 : Operation 2313 [38/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2313 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 374 <SV = 103> <Delay = 7.30>
ST_374 : Operation 2314 [37/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2314 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 375 <SV = 104> <Delay = 7.30>
ST_375 : Operation 2315 [36/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2315 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 376 <SV = 105> <Delay = 7.30>
ST_376 : Operation 2316 [35/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2316 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 377 <SV = 106> <Delay = 7.30>
ST_377 : Operation 2317 [34/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2317 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 378 <SV = 107> <Delay = 7.30>
ST_378 : Operation 2318 [33/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2318 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 379 <SV = 108> <Delay = 7.30>
ST_379 : Operation 2319 [32/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2319 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 380 <SV = 109> <Delay = 7.30>
ST_380 : Operation 2320 [31/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2320 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 381 <SV = 110> <Delay = 7.30>
ST_381 : Operation 2321 [30/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2321 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 382 <SV = 111> <Delay = 7.30>
ST_382 : Operation 2322 [29/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2322 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 383 <SV = 112> <Delay = 7.30>
ST_383 : Operation 2323 [28/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2323 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 384 <SV = 113> <Delay = 7.30>
ST_384 : Operation 2324 [27/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2324 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 385 <SV = 114> <Delay = 7.30>
ST_385 : Operation 2325 [26/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2325 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 386 <SV = 115> <Delay = 7.30>
ST_386 : Operation 2326 [25/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2326 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 387 <SV = 116> <Delay = 7.30>
ST_387 : Operation 2327 [24/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2327 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 388 <SV = 117> <Delay = 7.30>
ST_388 : Operation 2328 [23/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2328 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 389 <SV = 118> <Delay = 7.30>
ST_389 : Operation 2329 [22/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2329 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 390 <SV = 119> <Delay = 7.30>
ST_390 : Operation 2330 [21/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2330 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 391 <SV = 120> <Delay = 7.30>
ST_391 : Operation 2331 [20/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2331 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 392 <SV = 121> <Delay = 7.30>
ST_392 : Operation 2332 [19/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2332 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 393 <SV = 122> <Delay = 7.30>
ST_393 : Operation 2333 [18/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2333 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 394 <SV = 123> <Delay = 7.30>
ST_394 : Operation 2334 [17/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2334 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 395 <SV = 124> <Delay = 7.30>
ST_395 : Operation 2335 [16/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2335 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 396 <SV = 125> <Delay = 7.30>
ST_396 : Operation 2336 [15/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2336 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 397 <SV = 126> <Delay = 7.30>
ST_397 : Operation 2337 [14/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2337 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 398 <SV = 127> <Delay = 7.30>
ST_398 : Operation 2338 [13/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2338 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 399 <SV = 128> <Delay = 7.30>
ST_399 : Operation 2339 [12/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2339 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 400 <SV = 129> <Delay = 7.30>
ST_400 : Operation 2340 [11/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2340 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 401 <SV = 130> <Delay = 7.30>
ST_401 : Operation 2341 [10/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2341 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 402 <SV = 131> <Delay = 7.30>
ST_402 : Operation 2342 [9/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2342 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 403 <SV = 132> <Delay = 7.30>
ST_403 : Operation 2343 [8/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2343 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 404 <SV = 133> <Delay = 7.30>
ST_404 : Operation 2344 [7/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2344 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 405 <SV = 134> <Delay = 7.30>
ST_405 : Operation 2345 [6/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2345 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 406 <SV = 135> <Delay = 7.30>
ST_406 : Operation 2346 [5/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2346 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 407 <SV = 136> <Delay = 7.30>
ST_407 : Operation 2347 [4/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2347 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 408 <SV = 137> <Delay = 7.30>
ST_408 : Operation 2348 [3/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2348 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 409 <SV = 138> <Delay = 7.30>
ST_409 : Operation 2349 [2/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2349 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 410 <SV = 139> <Delay = 7.30>
ST_410 : Operation 2350 [1/134] (7.30ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [bicg_compute_unit:58]   --->   Operation 2350 'readreq' 'gmem_addr_7_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_410 : Operation 2351 [1/1] (0.00ns)   --->   "br label %BurstBB784"   --->   Operation 2351 'br' <Predicate = true> <Delay = 0.00>

State 411 <SV = 140> <Delay = 7.30>
ST_411 : Operation 2352 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2)" [bicg_compute_unit:58]   --->   Operation 2352 'read' 'gmem_addr_2_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 412 <SV = 141> <Delay = 1.23>
ST_412 : Operation 2353 [1/1] (0.00ns)   --->   "%tmp_15 = bitcast i32 %gmem_addr_2_read to float" [bicg_compute_unit:58]   --->   Operation 2353 'bitcast' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_412 : Operation 2354 [1/1] (0.00ns)   --->   "%lp_addr = getelementptr inbounds [256 x float]* @lp, i64 0, i64 %tmp_14" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:21]   --->   Operation 2354 'getelementptr' 'lp_addr' <Predicate = true> <Delay = 0.00>
ST_412 : Operation 2355 [1/1] (1.23ns)   --->   "store float %tmp_15, float* %lp_addr, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:21]   --->   Operation 2355 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_412 : Operation 2356 [1/1] (0.00ns)   --->   "br label %.preheader2" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:20]   --->   Operation 2356 'br' <Predicate = true> <Delay = 0.00>

State 413 <SV = 7> <Delay = 1.23>
ST_413 : Operation 2357 [1/1] (0.00ns)   --->   "%i3_0_reg2mem63_0_i_i = phi i9 [ 0, %3 ], [ %p_reg2mem36_0_i_i, %5 ]" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:25]   --->   Operation 2357 'phi' 'i3_0_reg2mem63_0_i_i' <Predicate = true> <Delay = 0.00>
ST_413 : Operation 2358 [1/1] (0.88ns)   --->   "%exitcond7 = icmp eq i9 %i3_0_reg2mem63_0_i_i, -256" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:25]   --->   Operation 2358 'icmp' 'exitcond7' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_413 : Operation 2359 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 2359 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_413 : Operation 2360 [1/1] (0.77ns)   --->   "%p_reg2mem36_0_i_i = add i9 %i3_0_reg2mem63_0_i_i, 1" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:25]   --->   Operation 2360 'add' 'p_reg2mem36_0_i_i' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_413 : Operation 2361 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %.preheader1.preheader, label %5" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:25]   --->   Operation 2361 'br' <Predicate = true> <Delay = 0.00>
ST_413 : Operation 2362 [1/1] (0.00ns)   --->   "%tmp_16 = zext i9 %i3_0_reg2mem63_0_i_i to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:26]   --->   Operation 2362 'zext' 'tmp_16' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_413 : Operation 2363 [1/1] (0.00ns)   --->   "%ls_addr = getelementptr inbounds [256 x float]* @ls, i64 0, i64 %tmp_16" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:26]   --->   Operation 2363 'getelementptr' 'ls_addr' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_413 : Operation 2364 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %ls_addr, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:26]   --->   Operation 2364 'store' <Predicate = (!exitcond7)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_413 : Operation 2365 [1/1] (0.00ns)   --->   "br label %4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:25]   --->   Operation 2365 'br' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_413 : Operation 2366 [2/2] (1.23ns)   --->   "%lp_load = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 0), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2366 'load' 'lp_load' <Predicate = (exitcond7)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_413 : Operation 2367 [2/2] (1.23ns)   --->   "%lp_load_1 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 1), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2367 'load' 'lp_load_1' <Predicate = (exitcond7)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 414 <SV = 8> <Delay = 1.23>
ST_414 : Operation 2368 [1/2] (1.23ns)   --->   "%lp_load = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 0), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2368 'load' 'lp_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_414 : Operation 2369 [1/2] (1.23ns)   --->   "%lp_load_1 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 1), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2369 'load' 'lp_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_414 : Operation 2370 [2/2] (1.23ns)   --->   "%lp_load_2 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 2), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2370 'load' 'lp_load_2' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_414 : Operation 2371 [2/2] (1.23ns)   --->   "%lp_load_3 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 3), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2371 'load' 'lp_load_3' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 415 <SV = 9> <Delay = 1.23>
ST_415 : Operation 2372 [1/2] (1.23ns)   --->   "%lp_load_2 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 2), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2372 'load' 'lp_load_2' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_415 : Operation 2373 [1/2] (1.23ns)   --->   "%lp_load_3 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 3), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2373 'load' 'lp_load_3' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_415 : Operation 2374 [2/2] (1.23ns)   --->   "%lp_load_4 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 4), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2374 'load' 'lp_load_4' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_415 : Operation 2375 [2/2] (1.23ns)   --->   "%lp_load_5 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 5), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2375 'load' 'lp_load_5' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 416 <SV = 10> <Delay = 1.23>
ST_416 : Operation 2376 [1/2] (1.23ns)   --->   "%lp_load_4 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 4), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2376 'load' 'lp_load_4' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_416 : Operation 2377 [1/2] (1.23ns)   --->   "%lp_load_5 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 5), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2377 'load' 'lp_load_5' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_416 : Operation 2378 [2/2] (1.23ns)   --->   "%lp_load_6 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 6), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2378 'load' 'lp_load_6' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_416 : Operation 2379 [2/2] (1.23ns)   --->   "%lp_load_7 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 7), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2379 'load' 'lp_load_7' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 417 <SV = 11> <Delay = 1.23>
ST_417 : Operation 2380 [1/2] (1.23ns)   --->   "%lp_load_6 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 6), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2380 'load' 'lp_load_6' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_417 : Operation 2381 [1/2] (1.23ns)   --->   "%lp_load_7 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 7), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2381 'load' 'lp_load_7' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_417 : Operation 2382 [2/2] (1.23ns)   --->   "%lp_load_8 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 8), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2382 'load' 'lp_load_8' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_417 : Operation 2383 [2/2] (1.23ns)   --->   "%lp_load_9 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 9), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2383 'load' 'lp_load_9' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 418 <SV = 12> <Delay = 1.23>
ST_418 : Operation 2384 [1/2] (1.23ns)   --->   "%lp_load_8 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 8), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2384 'load' 'lp_load_8' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_418 : Operation 2385 [1/2] (1.23ns)   --->   "%lp_load_9 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 9), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2385 'load' 'lp_load_9' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_418 : Operation 2386 [2/2] (1.23ns)   --->   "%lp_load_10 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 10), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2386 'load' 'lp_load_10' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_418 : Operation 2387 [2/2] (1.23ns)   --->   "%lp_load_11 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 11), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2387 'load' 'lp_load_11' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 419 <SV = 13> <Delay = 1.23>
ST_419 : Operation 2388 [1/2] (1.23ns)   --->   "%lp_load_10 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 10), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2388 'load' 'lp_load_10' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_419 : Operation 2389 [1/2] (1.23ns)   --->   "%lp_load_11 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 11), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2389 'load' 'lp_load_11' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_419 : Operation 2390 [2/2] (1.23ns)   --->   "%lp_load_12 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 12), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2390 'load' 'lp_load_12' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_419 : Operation 2391 [2/2] (1.23ns)   --->   "%lp_load_13 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 13), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2391 'load' 'lp_load_13' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 420 <SV = 14> <Delay = 1.23>
ST_420 : Operation 2392 [1/2] (1.23ns)   --->   "%lp_load_12 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 12), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2392 'load' 'lp_load_12' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_420 : Operation 2393 [1/2] (1.23ns)   --->   "%lp_load_13 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 13), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2393 'load' 'lp_load_13' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_420 : Operation 2394 [2/2] (1.23ns)   --->   "%lp_load_14 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 14), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2394 'load' 'lp_load_14' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_420 : Operation 2395 [2/2] (1.23ns)   --->   "%lp_load_15 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 15), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2395 'load' 'lp_load_15' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 421 <SV = 15> <Delay = 1.23>
ST_421 : Operation 2396 [1/2] (1.23ns)   --->   "%lp_load_14 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 14), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2396 'load' 'lp_load_14' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_421 : Operation 2397 [1/2] (1.23ns)   --->   "%lp_load_15 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 15), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2397 'load' 'lp_load_15' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_421 : Operation 2398 [2/2] (1.23ns)   --->   "%lp_load_16 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 16), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2398 'load' 'lp_load_16' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_421 : Operation 2399 [2/2] (1.23ns)   --->   "%lp_load_17 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 17), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2399 'load' 'lp_load_17' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 422 <SV = 16> <Delay = 1.23>
ST_422 : Operation 2400 [1/2] (1.23ns)   --->   "%lp_load_16 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 16), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2400 'load' 'lp_load_16' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_422 : Operation 2401 [1/2] (1.23ns)   --->   "%lp_load_17 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 17), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2401 'load' 'lp_load_17' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_422 : Operation 2402 [2/2] (1.23ns)   --->   "%lp_load_18 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 18), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2402 'load' 'lp_load_18' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_422 : Operation 2403 [2/2] (1.23ns)   --->   "%lp_load_19 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 19), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2403 'load' 'lp_load_19' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 423 <SV = 17> <Delay = 1.23>
ST_423 : Operation 2404 [1/2] (1.23ns)   --->   "%lp_load_18 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 18), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2404 'load' 'lp_load_18' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_423 : Operation 2405 [1/2] (1.23ns)   --->   "%lp_load_19 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 19), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2405 'load' 'lp_load_19' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_423 : Operation 2406 [2/2] (1.23ns)   --->   "%lp_load_20 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 20), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2406 'load' 'lp_load_20' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_423 : Operation 2407 [2/2] (1.23ns)   --->   "%lp_load_21 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 21), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2407 'load' 'lp_load_21' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 424 <SV = 18> <Delay = 1.23>
ST_424 : Operation 2408 [1/2] (1.23ns)   --->   "%lp_load_20 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 20), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2408 'load' 'lp_load_20' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_424 : Operation 2409 [1/2] (1.23ns)   --->   "%lp_load_21 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 21), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2409 'load' 'lp_load_21' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_424 : Operation 2410 [2/2] (1.23ns)   --->   "%lp_load_22 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 22), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2410 'load' 'lp_load_22' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_424 : Operation 2411 [2/2] (1.23ns)   --->   "%lp_load_23 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 23), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2411 'load' 'lp_load_23' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 425 <SV = 19> <Delay = 1.23>
ST_425 : Operation 2412 [1/2] (1.23ns)   --->   "%lp_load_22 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 22), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2412 'load' 'lp_load_22' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_425 : Operation 2413 [1/2] (1.23ns)   --->   "%lp_load_23 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 23), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2413 'load' 'lp_load_23' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_425 : Operation 2414 [2/2] (1.23ns)   --->   "%lp_load_24 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 24), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2414 'load' 'lp_load_24' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_425 : Operation 2415 [2/2] (1.23ns)   --->   "%lp_load_25 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 25), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2415 'load' 'lp_load_25' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 426 <SV = 20> <Delay = 1.23>
ST_426 : Operation 2416 [1/2] (1.23ns)   --->   "%lp_load_24 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 24), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2416 'load' 'lp_load_24' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_426 : Operation 2417 [1/2] (1.23ns)   --->   "%lp_load_25 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 25), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2417 'load' 'lp_load_25' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_426 : Operation 2418 [2/2] (1.23ns)   --->   "%lp_load_26 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 26), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2418 'load' 'lp_load_26' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_426 : Operation 2419 [2/2] (1.23ns)   --->   "%lp_load_27 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 27), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2419 'load' 'lp_load_27' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 427 <SV = 21> <Delay = 1.23>
ST_427 : Operation 2420 [1/2] (1.23ns)   --->   "%lp_load_26 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 26), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2420 'load' 'lp_load_26' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_427 : Operation 2421 [1/2] (1.23ns)   --->   "%lp_load_27 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 27), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2421 'load' 'lp_load_27' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_427 : Operation 2422 [2/2] (1.23ns)   --->   "%lp_load_28 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 28), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2422 'load' 'lp_load_28' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_427 : Operation 2423 [2/2] (1.23ns)   --->   "%lp_load_29 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 29), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2423 'load' 'lp_load_29' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 428 <SV = 22> <Delay = 1.23>
ST_428 : Operation 2424 [1/2] (1.23ns)   --->   "%lp_load_28 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 28), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2424 'load' 'lp_load_28' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_428 : Operation 2425 [1/2] (1.23ns)   --->   "%lp_load_29 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 29), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2425 'load' 'lp_load_29' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_428 : Operation 2426 [2/2] (1.23ns)   --->   "%lp_load_30 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 30), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2426 'load' 'lp_load_30' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_428 : Operation 2427 [2/2] (1.23ns)   --->   "%lp_load_31 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 31), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2427 'load' 'lp_load_31' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 429 <SV = 23> <Delay = 1.23>
ST_429 : Operation 2428 [1/2] (1.23ns)   --->   "%lp_load_30 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 30), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2428 'load' 'lp_load_30' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_429 : Operation 2429 [1/2] (1.23ns)   --->   "%lp_load_31 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 31), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2429 'load' 'lp_load_31' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_429 : Operation 2430 [2/2] (1.23ns)   --->   "%lp_load_32 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 32), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2430 'load' 'lp_load_32' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_429 : Operation 2431 [2/2] (1.23ns)   --->   "%lp_load_33 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 33), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2431 'load' 'lp_load_33' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 430 <SV = 24> <Delay = 1.23>
ST_430 : Operation 2432 [1/2] (1.23ns)   --->   "%lp_load_32 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 32), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2432 'load' 'lp_load_32' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_430 : Operation 2433 [1/2] (1.23ns)   --->   "%lp_load_33 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 33), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2433 'load' 'lp_load_33' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_430 : Operation 2434 [2/2] (1.23ns)   --->   "%lp_load_34 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 34), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2434 'load' 'lp_load_34' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_430 : Operation 2435 [2/2] (1.23ns)   --->   "%lp_load_35 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 35), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2435 'load' 'lp_load_35' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 431 <SV = 25> <Delay = 1.23>
ST_431 : Operation 2436 [1/2] (1.23ns)   --->   "%lp_load_34 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 34), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2436 'load' 'lp_load_34' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_431 : Operation 2437 [1/2] (1.23ns)   --->   "%lp_load_35 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 35), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2437 'load' 'lp_load_35' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_431 : Operation 2438 [2/2] (1.23ns)   --->   "%lp_load_36 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 36), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2438 'load' 'lp_load_36' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_431 : Operation 2439 [2/2] (1.23ns)   --->   "%lp_load_37 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 37), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2439 'load' 'lp_load_37' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 432 <SV = 26> <Delay = 1.23>
ST_432 : Operation 2440 [1/2] (1.23ns)   --->   "%lp_load_36 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 36), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2440 'load' 'lp_load_36' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_432 : Operation 2441 [1/2] (1.23ns)   --->   "%lp_load_37 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 37), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2441 'load' 'lp_load_37' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_432 : Operation 2442 [2/2] (1.23ns)   --->   "%lp_load_38 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 38), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2442 'load' 'lp_load_38' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_432 : Operation 2443 [2/2] (1.23ns)   --->   "%lp_load_39 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 39), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2443 'load' 'lp_load_39' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 433 <SV = 27> <Delay = 1.23>
ST_433 : Operation 2444 [1/2] (1.23ns)   --->   "%lp_load_38 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 38), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2444 'load' 'lp_load_38' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_433 : Operation 2445 [1/2] (1.23ns)   --->   "%lp_load_39 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 39), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2445 'load' 'lp_load_39' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_433 : Operation 2446 [2/2] (1.23ns)   --->   "%lp_load_40 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 40), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2446 'load' 'lp_load_40' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_433 : Operation 2447 [2/2] (1.23ns)   --->   "%lp_load_41 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 41), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2447 'load' 'lp_load_41' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 434 <SV = 28> <Delay = 1.23>
ST_434 : Operation 2448 [1/2] (1.23ns)   --->   "%lp_load_40 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 40), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2448 'load' 'lp_load_40' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_434 : Operation 2449 [1/2] (1.23ns)   --->   "%lp_load_41 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 41), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2449 'load' 'lp_load_41' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_434 : Operation 2450 [2/2] (1.23ns)   --->   "%lp_load_42 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 42), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2450 'load' 'lp_load_42' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_434 : Operation 2451 [2/2] (1.23ns)   --->   "%lp_load_43 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 43), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2451 'load' 'lp_load_43' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 435 <SV = 29> <Delay = 1.23>
ST_435 : Operation 2452 [1/2] (1.23ns)   --->   "%lp_load_42 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 42), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2452 'load' 'lp_load_42' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_435 : Operation 2453 [1/2] (1.23ns)   --->   "%lp_load_43 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 43), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2453 'load' 'lp_load_43' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_435 : Operation 2454 [2/2] (1.23ns)   --->   "%lp_load_44 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 44), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2454 'load' 'lp_load_44' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_435 : Operation 2455 [2/2] (1.23ns)   --->   "%lp_load_45 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 45), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2455 'load' 'lp_load_45' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 436 <SV = 30> <Delay = 1.23>
ST_436 : Operation 2456 [1/2] (1.23ns)   --->   "%lp_load_44 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 44), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2456 'load' 'lp_load_44' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_436 : Operation 2457 [1/2] (1.23ns)   --->   "%lp_load_45 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 45), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2457 'load' 'lp_load_45' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_436 : Operation 2458 [2/2] (1.23ns)   --->   "%lp_load_46 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 46), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2458 'load' 'lp_load_46' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_436 : Operation 2459 [2/2] (1.23ns)   --->   "%lp_load_47 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 47), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2459 'load' 'lp_load_47' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 437 <SV = 31> <Delay = 1.23>
ST_437 : Operation 2460 [1/2] (1.23ns)   --->   "%lp_load_46 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 46), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2460 'load' 'lp_load_46' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_437 : Operation 2461 [1/2] (1.23ns)   --->   "%lp_load_47 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 47), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2461 'load' 'lp_load_47' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_437 : Operation 2462 [2/2] (1.23ns)   --->   "%lp_load_48 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 48), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2462 'load' 'lp_load_48' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_437 : Operation 2463 [2/2] (1.23ns)   --->   "%lp_load_49 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 49), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2463 'load' 'lp_load_49' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 438 <SV = 32> <Delay = 1.23>
ST_438 : Operation 2464 [1/2] (1.23ns)   --->   "%lp_load_48 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 48), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2464 'load' 'lp_load_48' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_438 : Operation 2465 [1/2] (1.23ns)   --->   "%lp_load_49 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 49), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2465 'load' 'lp_load_49' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_438 : Operation 2466 [2/2] (1.23ns)   --->   "%lp_load_50 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 50), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2466 'load' 'lp_load_50' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_438 : Operation 2467 [2/2] (1.23ns)   --->   "%lp_load_51 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 51), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2467 'load' 'lp_load_51' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 439 <SV = 33> <Delay = 1.23>
ST_439 : Operation 2468 [1/2] (1.23ns)   --->   "%lp_load_50 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 50), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2468 'load' 'lp_load_50' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_439 : Operation 2469 [1/2] (1.23ns)   --->   "%lp_load_51 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 51), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2469 'load' 'lp_load_51' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_439 : Operation 2470 [2/2] (1.23ns)   --->   "%lp_load_52 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 52), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2470 'load' 'lp_load_52' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_439 : Operation 2471 [2/2] (1.23ns)   --->   "%lp_load_53 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 53), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2471 'load' 'lp_load_53' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 440 <SV = 34> <Delay = 1.23>
ST_440 : Operation 2472 [1/2] (1.23ns)   --->   "%lp_load_52 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 52), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2472 'load' 'lp_load_52' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_440 : Operation 2473 [1/2] (1.23ns)   --->   "%lp_load_53 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 53), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2473 'load' 'lp_load_53' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_440 : Operation 2474 [2/2] (1.23ns)   --->   "%lp_load_54 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 54), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2474 'load' 'lp_load_54' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_440 : Operation 2475 [2/2] (1.23ns)   --->   "%lp_load_55 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 55), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2475 'load' 'lp_load_55' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 441 <SV = 35> <Delay = 1.23>
ST_441 : Operation 2476 [1/2] (1.23ns)   --->   "%lp_load_54 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 54), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2476 'load' 'lp_load_54' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_441 : Operation 2477 [1/2] (1.23ns)   --->   "%lp_load_55 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 55), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2477 'load' 'lp_load_55' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_441 : Operation 2478 [2/2] (1.23ns)   --->   "%lp_load_56 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 56), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2478 'load' 'lp_load_56' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_441 : Operation 2479 [2/2] (1.23ns)   --->   "%lp_load_57 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 57), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2479 'load' 'lp_load_57' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 442 <SV = 36> <Delay = 1.23>
ST_442 : Operation 2480 [1/2] (1.23ns)   --->   "%lp_load_56 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 56), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2480 'load' 'lp_load_56' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_442 : Operation 2481 [1/2] (1.23ns)   --->   "%lp_load_57 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 57), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2481 'load' 'lp_load_57' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_442 : Operation 2482 [2/2] (1.23ns)   --->   "%lp_load_58 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 58), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2482 'load' 'lp_load_58' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_442 : Operation 2483 [2/2] (1.23ns)   --->   "%lp_load_59 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 59), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2483 'load' 'lp_load_59' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 443 <SV = 37> <Delay = 1.23>
ST_443 : Operation 2484 [1/2] (1.23ns)   --->   "%lp_load_58 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 58), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2484 'load' 'lp_load_58' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_443 : Operation 2485 [1/2] (1.23ns)   --->   "%lp_load_59 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 59), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2485 'load' 'lp_load_59' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_443 : Operation 2486 [2/2] (1.23ns)   --->   "%lp_load_60 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 60), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2486 'load' 'lp_load_60' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_443 : Operation 2487 [2/2] (1.23ns)   --->   "%lp_load_61 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 61), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2487 'load' 'lp_load_61' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 444 <SV = 38> <Delay = 1.23>
ST_444 : Operation 2488 [1/2] (1.23ns)   --->   "%lp_load_60 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 60), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2488 'load' 'lp_load_60' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_444 : Operation 2489 [1/2] (1.23ns)   --->   "%lp_load_61 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 61), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2489 'load' 'lp_load_61' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_444 : Operation 2490 [2/2] (1.23ns)   --->   "%lp_load_62 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 62), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2490 'load' 'lp_load_62' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_444 : Operation 2491 [2/2] (1.23ns)   --->   "%lp_load_63 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 63), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2491 'load' 'lp_load_63' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 445 <SV = 39> <Delay = 1.23>
ST_445 : Operation 2492 [1/2] (1.23ns)   --->   "%lp_load_62 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 62), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2492 'load' 'lp_load_62' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_445 : Operation 2493 [1/2] (1.23ns)   --->   "%lp_load_63 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 63), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2493 'load' 'lp_load_63' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_445 : Operation 2494 [2/2] (1.23ns)   --->   "%lp_load_64 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 64), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2494 'load' 'lp_load_64' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_445 : Operation 2495 [2/2] (1.23ns)   --->   "%lp_load_65 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 65), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2495 'load' 'lp_load_65' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 446 <SV = 40> <Delay = 1.23>
ST_446 : Operation 2496 [1/2] (1.23ns)   --->   "%lp_load_64 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 64), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2496 'load' 'lp_load_64' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_446 : Operation 2497 [1/2] (1.23ns)   --->   "%lp_load_65 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 65), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2497 'load' 'lp_load_65' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_446 : Operation 2498 [2/2] (1.23ns)   --->   "%lp_load_66 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 66), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2498 'load' 'lp_load_66' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_446 : Operation 2499 [2/2] (1.23ns)   --->   "%lp_load_67 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 67), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2499 'load' 'lp_load_67' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 447 <SV = 41> <Delay = 1.23>
ST_447 : Operation 2500 [1/2] (1.23ns)   --->   "%lp_load_66 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 66), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2500 'load' 'lp_load_66' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_447 : Operation 2501 [1/2] (1.23ns)   --->   "%lp_load_67 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 67), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2501 'load' 'lp_load_67' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_447 : Operation 2502 [2/2] (1.23ns)   --->   "%lp_load_68 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 68), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2502 'load' 'lp_load_68' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_447 : Operation 2503 [2/2] (1.23ns)   --->   "%lp_load_69 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 69), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2503 'load' 'lp_load_69' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 448 <SV = 42> <Delay = 1.23>
ST_448 : Operation 2504 [1/2] (1.23ns)   --->   "%lp_load_68 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 68), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2504 'load' 'lp_load_68' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_448 : Operation 2505 [1/2] (1.23ns)   --->   "%lp_load_69 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 69), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2505 'load' 'lp_load_69' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_448 : Operation 2506 [2/2] (1.23ns)   --->   "%lp_load_70 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 70), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2506 'load' 'lp_load_70' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_448 : Operation 2507 [2/2] (1.23ns)   --->   "%lp_load_71 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 71), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2507 'load' 'lp_load_71' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 449 <SV = 43> <Delay = 1.23>
ST_449 : Operation 2508 [1/2] (1.23ns)   --->   "%lp_load_70 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 70), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2508 'load' 'lp_load_70' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_449 : Operation 2509 [1/2] (1.23ns)   --->   "%lp_load_71 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 71), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2509 'load' 'lp_load_71' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_449 : Operation 2510 [2/2] (1.23ns)   --->   "%lp_load_72 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 72), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2510 'load' 'lp_load_72' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_449 : Operation 2511 [2/2] (1.23ns)   --->   "%lp_load_73 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 73), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2511 'load' 'lp_load_73' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 450 <SV = 44> <Delay = 1.23>
ST_450 : Operation 2512 [1/2] (1.23ns)   --->   "%lp_load_72 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 72), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2512 'load' 'lp_load_72' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_450 : Operation 2513 [1/2] (1.23ns)   --->   "%lp_load_73 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 73), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2513 'load' 'lp_load_73' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_450 : Operation 2514 [2/2] (1.23ns)   --->   "%lp_load_74 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 74), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2514 'load' 'lp_load_74' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_450 : Operation 2515 [2/2] (1.23ns)   --->   "%lp_load_75 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 75), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2515 'load' 'lp_load_75' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 451 <SV = 45> <Delay = 1.23>
ST_451 : Operation 2516 [1/2] (1.23ns)   --->   "%lp_load_74 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 74), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2516 'load' 'lp_load_74' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_451 : Operation 2517 [1/2] (1.23ns)   --->   "%lp_load_75 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 75), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2517 'load' 'lp_load_75' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_451 : Operation 2518 [2/2] (1.23ns)   --->   "%lp_load_76 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 76), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2518 'load' 'lp_load_76' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_451 : Operation 2519 [2/2] (1.23ns)   --->   "%lp_load_77 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 77), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2519 'load' 'lp_load_77' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 452 <SV = 46> <Delay = 1.23>
ST_452 : Operation 2520 [1/2] (1.23ns)   --->   "%lp_load_76 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 76), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2520 'load' 'lp_load_76' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_452 : Operation 2521 [1/2] (1.23ns)   --->   "%lp_load_77 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 77), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2521 'load' 'lp_load_77' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_452 : Operation 2522 [2/2] (1.23ns)   --->   "%lp_load_78 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 78), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2522 'load' 'lp_load_78' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_452 : Operation 2523 [2/2] (1.23ns)   --->   "%lp_load_79 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 79), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2523 'load' 'lp_load_79' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 453 <SV = 47> <Delay = 1.23>
ST_453 : Operation 2524 [1/2] (1.23ns)   --->   "%lp_load_78 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 78), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2524 'load' 'lp_load_78' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_453 : Operation 2525 [1/2] (1.23ns)   --->   "%lp_load_79 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 79), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2525 'load' 'lp_load_79' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_453 : Operation 2526 [2/2] (1.23ns)   --->   "%lp_load_80 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 80), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2526 'load' 'lp_load_80' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_453 : Operation 2527 [2/2] (1.23ns)   --->   "%lp_load_81 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 81), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2527 'load' 'lp_load_81' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 454 <SV = 48> <Delay = 1.23>
ST_454 : Operation 2528 [1/2] (1.23ns)   --->   "%lp_load_80 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 80), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2528 'load' 'lp_load_80' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_454 : Operation 2529 [1/2] (1.23ns)   --->   "%lp_load_81 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 81), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2529 'load' 'lp_load_81' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_454 : Operation 2530 [2/2] (1.23ns)   --->   "%lp_load_82 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 82), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2530 'load' 'lp_load_82' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_454 : Operation 2531 [2/2] (1.23ns)   --->   "%lp_load_83 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 83), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2531 'load' 'lp_load_83' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 455 <SV = 49> <Delay = 1.23>
ST_455 : Operation 2532 [1/2] (1.23ns)   --->   "%lp_load_82 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 82), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2532 'load' 'lp_load_82' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_455 : Operation 2533 [1/2] (1.23ns)   --->   "%lp_load_83 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 83), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2533 'load' 'lp_load_83' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_455 : Operation 2534 [2/2] (1.23ns)   --->   "%lp_load_84 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 84), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2534 'load' 'lp_load_84' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_455 : Operation 2535 [2/2] (1.23ns)   --->   "%lp_load_85 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 85), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2535 'load' 'lp_load_85' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 456 <SV = 50> <Delay = 1.23>
ST_456 : Operation 2536 [1/2] (1.23ns)   --->   "%lp_load_84 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 84), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2536 'load' 'lp_load_84' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_456 : Operation 2537 [1/2] (1.23ns)   --->   "%lp_load_85 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 85), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2537 'load' 'lp_load_85' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_456 : Operation 2538 [2/2] (1.23ns)   --->   "%lp_load_86 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 86), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2538 'load' 'lp_load_86' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_456 : Operation 2539 [2/2] (1.23ns)   --->   "%lp_load_87 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 87), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2539 'load' 'lp_load_87' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 457 <SV = 51> <Delay = 1.23>
ST_457 : Operation 2540 [1/2] (1.23ns)   --->   "%lp_load_86 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 86), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2540 'load' 'lp_load_86' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_457 : Operation 2541 [1/2] (1.23ns)   --->   "%lp_load_87 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 87), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2541 'load' 'lp_load_87' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_457 : Operation 2542 [2/2] (1.23ns)   --->   "%lp_load_88 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 88), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2542 'load' 'lp_load_88' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_457 : Operation 2543 [2/2] (1.23ns)   --->   "%lp_load_89 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 89), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2543 'load' 'lp_load_89' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 458 <SV = 52> <Delay = 1.23>
ST_458 : Operation 2544 [1/2] (1.23ns)   --->   "%lp_load_88 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 88), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2544 'load' 'lp_load_88' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_458 : Operation 2545 [1/2] (1.23ns)   --->   "%lp_load_89 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 89), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2545 'load' 'lp_load_89' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_458 : Operation 2546 [2/2] (1.23ns)   --->   "%lp_load_90 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 90), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2546 'load' 'lp_load_90' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_458 : Operation 2547 [2/2] (1.23ns)   --->   "%lp_load_91 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 91), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2547 'load' 'lp_load_91' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 459 <SV = 53> <Delay = 1.23>
ST_459 : Operation 2548 [1/2] (1.23ns)   --->   "%lp_load_90 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 90), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2548 'load' 'lp_load_90' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_459 : Operation 2549 [1/2] (1.23ns)   --->   "%lp_load_91 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 91), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2549 'load' 'lp_load_91' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_459 : Operation 2550 [2/2] (1.23ns)   --->   "%lp_load_92 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 92), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2550 'load' 'lp_load_92' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_459 : Operation 2551 [2/2] (1.23ns)   --->   "%lp_load_93 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 93), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2551 'load' 'lp_load_93' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 460 <SV = 54> <Delay = 1.23>
ST_460 : Operation 2552 [1/2] (1.23ns)   --->   "%lp_load_92 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 92), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2552 'load' 'lp_load_92' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_460 : Operation 2553 [1/2] (1.23ns)   --->   "%lp_load_93 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 93), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2553 'load' 'lp_load_93' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_460 : Operation 2554 [2/2] (1.23ns)   --->   "%lp_load_94 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 94), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2554 'load' 'lp_load_94' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_460 : Operation 2555 [2/2] (1.23ns)   --->   "%lp_load_95 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 95), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2555 'load' 'lp_load_95' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 461 <SV = 55> <Delay = 1.23>
ST_461 : Operation 2556 [1/2] (1.23ns)   --->   "%lp_load_94 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 94), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2556 'load' 'lp_load_94' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_461 : Operation 2557 [1/2] (1.23ns)   --->   "%lp_load_95 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 95), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2557 'load' 'lp_load_95' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_461 : Operation 2558 [2/2] (1.23ns)   --->   "%lp_load_96 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 96), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2558 'load' 'lp_load_96' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_461 : Operation 2559 [2/2] (1.23ns)   --->   "%lp_load_97 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 97), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2559 'load' 'lp_load_97' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 462 <SV = 56> <Delay = 1.23>
ST_462 : Operation 2560 [1/2] (1.23ns)   --->   "%lp_load_96 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 96), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2560 'load' 'lp_load_96' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_462 : Operation 2561 [1/2] (1.23ns)   --->   "%lp_load_97 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 97), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2561 'load' 'lp_load_97' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_462 : Operation 2562 [2/2] (1.23ns)   --->   "%lp_load_98 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 98), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2562 'load' 'lp_load_98' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_462 : Operation 2563 [2/2] (1.23ns)   --->   "%lp_load_99 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 99), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2563 'load' 'lp_load_99' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 463 <SV = 57> <Delay = 1.23>
ST_463 : Operation 2564 [1/2] (1.23ns)   --->   "%lp_load_98 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 98), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2564 'load' 'lp_load_98' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_463 : Operation 2565 [1/2] (1.23ns)   --->   "%lp_load_99 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 99), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2565 'load' 'lp_load_99' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_463 : Operation 2566 [2/2] (1.23ns)   --->   "%lp_load_100 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 100), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2566 'load' 'lp_load_100' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_463 : Operation 2567 [2/2] (1.23ns)   --->   "%lp_load_101 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 101), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2567 'load' 'lp_load_101' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 464 <SV = 58> <Delay = 1.23>
ST_464 : Operation 2568 [1/2] (1.23ns)   --->   "%lp_load_100 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 100), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2568 'load' 'lp_load_100' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_464 : Operation 2569 [1/2] (1.23ns)   --->   "%lp_load_101 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 101), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2569 'load' 'lp_load_101' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_464 : Operation 2570 [2/2] (1.23ns)   --->   "%lp_load_102 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 102), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2570 'load' 'lp_load_102' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_464 : Operation 2571 [2/2] (1.23ns)   --->   "%lp_load_103 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 103), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2571 'load' 'lp_load_103' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 465 <SV = 59> <Delay = 1.23>
ST_465 : Operation 2572 [1/2] (1.23ns)   --->   "%lp_load_102 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 102), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2572 'load' 'lp_load_102' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_465 : Operation 2573 [1/2] (1.23ns)   --->   "%lp_load_103 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 103), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2573 'load' 'lp_load_103' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_465 : Operation 2574 [2/2] (1.23ns)   --->   "%lp_load_104 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 104), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2574 'load' 'lp_load_104' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_465 : Operation 2575 [2/2] (1.23ns)   --->   "%lp_load_105 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 105), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2575 'load' 'lp_load_105' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 466 <SV = 60> <Delay = 1.23>
ST_466 : Operation 2576 [1/2] (1.23ns)   --->   "%lp_load_104 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 104), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2576 'load' 'lp_load_104' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_466 : Operation 2577 [1/2] (1.23ns)   --->   "%lp_load_105 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 105), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2577 'load' 'lp_load_105' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_466 : Operation 2578 [2/2] (1.23ns)   --->   "%lp_load_106 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 106), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2578 'load' 'lp_load_106' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_466 : Operation 2579 [2/2] (1.23ns)   --->   "%lp_load_107 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 107), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2579 'load' 'lp_load_107' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 467 <SV = 61> <Delay = 1.23>
ST_467 : Operation 2580 [1/2] (1.23ns)   --->   "%lp_load_106 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 106), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2580 'load' 'lp_load_106' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_467 : Operation 2581 [1/2] (1.23ns)   --->   "%lp_load_107 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 107), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2581 'load' 'lp_load_107' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_467 : Operation 2582 [2/2] (1.23ns)   --->   "%lp_load_108 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 108), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2582 'load' 'lp_load_108' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_467 : Operation 2583 [2/2] (1.23ns)   --->   "%lp_load_109 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 109), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2583 'load' 'lp_load_109' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 468 <SV = 62> <Delay = 1.23>
ST_468 : Operation 2584 [1/2] (1.23ns)   --->   "%lp_load_108 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 108), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2584 'load' 'lp_load_108' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_468 : Operation 2585 [1/2] (1.23ns)   --->   "%lp_load_109 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 109), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2585 'load' 'lp_load_109' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_468 : Operation 2586 [2/2] (1.23ns)   --->   "%lp_load_110 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 110), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2586 'load' 'lp_load_110' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_468 : Operation 2587 [2/2] (1.23ns)   --->   "%lp_load_111 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 111), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2587 'load' 'lp_load_111' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 469 <SV = 63> <Delay = 1.23>
ST_469 : Operation 2588 [1/2] (1.23ns)   --->   "%lp_load_110 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 110), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2588 'load' 'lp_load_110' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_469 : Operation 2589 [1/2] (1.23ns)   --->   "%lp_load_111 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 111), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2589 'load' 'lp_load_111' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_469 : Operation 2590 [2/2] (1.23ns)   --->   "%lp_load_112 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 112), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2590 'load' 'lp_load_112' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_469 : Operation 2591 [2/2] (1.23ns)   --->   "%lp_load_113 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 113), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2591 'load' 'lp_load_113' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 470 <SV = 64> <Delay = 1.23>
ST_470 : Operation 2592 [1/2] (1.23ns)   --->   "%lp_load_112 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 112), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2592 'load' 'lp_load_112' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_470 : Operation 2593 [1/2] (1.23ns)   --->   "%lp_load_113 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 113), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2593 'load' 'lp_load_113' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_470 : Operation 2594 [2/2] (1.23ns)   --->   "%lp_load_114 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 114), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2594 'load' 'lp_load_114' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_470 : Operation 2595 [2/2] (1.23ns)   --->   "%lp_load_115 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 115), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2595 'load' 'lp_load_115' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 471 <SV = 65> <Delay = 1.23>
ST_471 : Operation 2596 [1/2] (1.23ns)   --->   "%lp_load_114 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 114), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2596 'load' 'lp_load_114' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_471 : Operation 2597 [1/2] (1.23ns)   --->   "%lp_load_115 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 115), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2597 'load' 'lp_load_115' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_471 : Operation 2598 [2/2] (1.23ns)   --->   "%lp_load_116 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 116), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2598 'load' 'lp_load_116' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_471 : Operation 2599 [2/2] (1.23ns)   --->   "%lp_load_117 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 117), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2599 'load' 'lp_load_117' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 472 <SV = 66> <Delay = 1.23>
ST_472 : Operation 2600 [1/2] (1.23ns)   --->   "%lp_load_116 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 116), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2600 'load' 'lp_load_116' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_472 : Operation 2601 [1/2] (1.23ns)   --->   "%lp_load_117 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 117), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2601 'load' 'lp_load_117' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_472 : Operation 2602 [2/2] (1.23ns)   --->   "%lp_load_118 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 118), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2602 'load' 'lp_load_118' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_472 : Operation 2603 [2/2] (1.23ns)   --->   "%lp_load_119 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 119), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2603 'load' 'lp_load_119' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 473 <SV = 67> <Delay = 1.23>
ST_473 : Operation 2604 [1/2] (1.23ns)   --->   "%lp_load_118 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 118), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2604 'load' 'lp_load_118' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_473 : Operation 2605 [1/2] (1.23ns)   --->   "%lp_load_119 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 119), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2605 'load' 'lp_load_119' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_473 : Operation 2606 [2/2] (1.23ns)   --->   "%lp_load_120 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 120), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2606 'load' 'lp_load_120' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_473 : Operation 2607 [2/2] (1.23ns)   --->   "%lp_load_121 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 121), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2607 'load' 'lp_load_121' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 474 <SV = 68> <Delay = 1.23>
ST_474 : Operation 2608 [1/2] (1.23ns)   --->   "%lp_load_120 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 120), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2608 'load' 'lp_load_120' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_474 : Operation 2609 [1/2] (1.23ns)   --->   "%lp_load_121 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 121), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2609 'load' 'lp_load_121' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_474 : Operation 2610 [2/2] (1.23ns)   --->   "%lp_load_122 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 122), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2610 'load' 'lp_load_122' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_474 : Operation 2611 [2/2] (1.23ns)   --->   "%lp_load_123 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 123), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2611 'load' 'lp_load_123' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 475 <SV = 69> <Delay = 1.23>
ST_475 : Operation 2612 [1/2] (1.23ns)   --->   "%lp_load_122 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 122), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2612 'load' 'lp_load_122' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_475 : Operation 2613 [1/2] (1.23ns)   --->   "%lp_load_123 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 123), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2613 'load' 'lp_load_123' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_475 : Operation 2614 [2/2] (1.23ns)   --->   "%lp_load_124 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 124), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2614 'load' 'lp_load_124' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_475 : Operation 2615 [2/2] (1.23ns)   --->   "%lp_load_125 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 125), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2615 'load' 'lp_load_125' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 476 <SV = 70> <Delay = 1.23>
ST_476 : Operation 2616 [1/2] (1.23ns)   --->   "%lp_load_124 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 124), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2616 'load' 'lp_load_124' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_476 : Operation 2617 [1/2] (1.23ns)   --->   "%lp_load_125 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 125), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2617 'load' 'lp_load_125' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_476 : Operation 2618 [2/2] (1.23ns)   --->   "%lp_load_126 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 126), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2618 'load' 'lp_load_126' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_476 : Operation 2619 [2/2] (1.23ns)   --->   "%lp_load_127 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 127), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2619 'load' 'lp_load_127' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 477 <SV = 71> <Delay = 1.23>
ST_477 : Operation 2620 [1/2] (1.23ns)   --->   "%lp_load_126 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 126), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2620 'load' 'lp_load_126' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_477 : Operation 2621 [1/2] (1.23ns)   --->   "%lp_load_127 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 127), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2621 'load' 'lp_load_127' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_477 : Operation 2622 [2/2] (1.23ns)   --->   "%lp_load_128 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 128), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2622 'load' 'lp_load_128' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_477 : Operation 2623 [2/2] (1.23ns)   --->   "%lp_load_129 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 129), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2623 'load' 'lp_load_129' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 478 <SV = 72> <Delay = 1.23>
ST_478 : Operation 2624 [1/2] (1.23ns)   --->   "%lp_load_128 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 128), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2624 'load' 'lp_load_128' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_478 : Operation 2625 [1/2] (1.23ns)   --->   "%lp_load_129 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 129), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2625 'load' 'lp_load_129' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_478 : Operation 2626 [2/2] (1.23ns)   --->   "%lp_load_130 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 130), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2626 'load' 'lp_load_130' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_478 : Operation 2627 [2/2] (1.23ns)   --->   "%lp_load_131 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 131), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2627 'load' 'lp_load_131' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 479 <SV = 73> <Delay = 1.23>
ST_479 : Operation 2628 [1/2] (1.23ns)   --->   "%lp_load_130 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 130), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2628 'load' 'lp_load_130' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_479 : Operation 2629 [1/2] (1.23ns)   --->   "%lp_load_131 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 131), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2629 'load' 'lp_load_131' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_479 : Operation 2630 [2/2] (1.23ns)   --->   "%lp_load_132 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 132), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2630 'load' 'lp_load_132' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_479 : Operation 2631 [2/2] (1.23ns)   --->   "%lp_load_133 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 133), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2631 'load' 'lp_load_133' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 480 <SV = 74> <Delay = 1.23>
ST_480 : Operation 2632 [1/2] (1.23ns)   --->   "%lp_load_132 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 132), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2632 'load' 'lp_load_132' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_480 : Operation 2633 [1/2] (1.23ns)   --->   "%lp_load_133 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 133), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2633 'load' 'lp_load_133' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_480 : Operation 2634 [2/2] (1.23ns)   --->   "%lp_load_134 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 134), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2634 'load' 'lp_load_134' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_480 : Operation 2635 [2/2] (1.23ns)   --->   "%lp_load_135 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 135), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2635 'load' 'lp_load_135' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 481 <SV = 75> <Delay = 1.23>
ST_481 : Operation 2636 [1/2] (1.23ns)   --->   "%lp_load_134 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 134), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2636 'load' 'lp_load_134' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_481 : Operation 2637 [1/2] (1.23ns)   --->   "%lp_load_135 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 135), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2637 'load' 'lp_load_135' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_481 : Operation 2638 [2/2] (1.23ns)   --->   "%lp_load_136 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 136), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2638 'load' 'lp_load_136' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_481 : Operation 2639 [2/2] (1.23ns)   --->   "%lp_load_137 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 137), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2639 'load' 'lp_load_137' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 482 <SV = 76> <Delay = 1.23>
ST_482 : Operation 2640 [1/2] (1.23ns)   --->   "%lp_load_136 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 136), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2640 'load' 'lp_load_136' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_482 : Operation 2641 [1/2] (1.23ns)   --->   "%lp_load_137 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 137), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2641 'load' 'lp_load_137' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_482 : Operation 2642 [2/2] (1.23ns)   --->   "%lp_load_138 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 138), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2642 'load' 'lp_load_138' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_482 : Operation 2643 [2/2] (1.23ns)   --->   "%lp_load_139 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 139), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2643 'load' 'lp_load_139' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 483 <SV = 77> <Delay = 1.23>
ST_483 : Operation 2644 [1/2] (1.23ns)   --->   "%lp_load_138 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 138), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2644 'load' 'lp_load_138' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_483 : Operation 2645 [1/2] (1.23ns)   --->   "%lp_load_139 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 139), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2645 'load' 'lp_load_139' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_483 : Operation 2646 [2/2] (1.23ns)   --->   "%lp_load_140 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 140), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2646 'load' 'lp_load_140' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_483 : Operation 2647 [2/2] (1.23ns)   --->   "%lp_load_141 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 141), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2647 'load' 'lp_load_141' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 484 <SV = 78> <Delay = 1.23>
ST_484 : Operation 2648 [1/2] (1.23ns)   --->   "%lp_load_140 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 140), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2648 'load' 'lp_load_140' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_484 : Operation 2649 [1/2] (1.23ns)   --->   "%lp_load_141 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 141), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2649 'load' 'lp_load_141' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_484 : Operation 2650 [2/2] (1.23ns)   --->   "%lp_load_142 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 142), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2650 'load' 'lp_load_142' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_484 : Operation 2651 [2/2] (1.23ns)   --->   "%lp_load_143 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 143), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2651 'load' 'lp_load_143' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 485 <SV = 79> <Delay = 1.23>
ST_485 : Operation 2652 [1/2] (1.23ns)   --->   "%lp_load_142 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 142), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2652 'load' 'lp_load_142' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_485 : Operation 2653 [1/2] (1.23ns)   --->   "%lp_load_143 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 143), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2653 'load' 'lp_load_143' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_485 : Operation 2654 [2/2] (1.23ns)   --->   "%lp_load_144 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 144), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2654 'load' 'lp_load_144' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_485 : Operation 2655 [2/2] (1.23ns)   --->   "%lp_load_145 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 145), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2655 'load' 'lp_load_145' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 486 <SV = 80> <Delay = 1.23>
ST_486 : Operation 2656 [1/2] (1.23ns)   --->   "%lp_load_144 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 144), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2656 'load' 'lp_load_144' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_486 : Operation 2657 [1/2] (1.23ns)   --->   "%lp_load_145 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 145), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2657 'load' 'lp_load_145' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_486 : Operation 2658 [2/2] (1.23ns)   --->   "%lp_load_146 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 146), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2658 'load' 'lp_load_146' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_486 : Operation 2659 [2/2] (1.23ns)   --->   "%lp_load_147 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 147), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2659 'load' 'lp_load_147' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 487 <SV = 81> <Delay = 1.23>
ST_487 : Operation 2660 [1/2] (1.23ns)   --->   "%lp_load_146 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 146), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2660 'load' 'lp_load_146' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_487 : Operation 2661 [1/2] (1.23ns)   --->   "%lp_load_147 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 147), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2661 'load' 'lp_load_147' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_487 : Operation 2662 [2/2] (1.23ns)   --->   "%lp_load_148 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 148), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2662 'load' 'lp_load_148' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_487 : Operation 2663 [2/2] (1.23ns)   --->   "%lp_load_149 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 149), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2663 'load' 'lp_load_149' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 488 <SV = 82> <Delay = 1.23>
ST_488 : Operation 2664 [1/2] (1.23ns)   --->   "%lp_load_148 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 148), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2664 'load' 'lp_load_148' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_488 : Operation 2665 [1/2] (1.23ns)   --->   "%lp_load_149 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 149), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2665 'load' 'lp_load_149' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_488 : Operation 2666 [2/2] (1.23ns)   --->   "%lp_load_150 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 150), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2666 'load' 'lp_load_150' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_488 : Operation 2667 [2/2] (1.23ns)   --->   "%lp_load_151 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 151), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2667 'load' 'lp_load_151' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 489 <SV = 83> <Delay = 1.23>
ST_489 : Operation 2668 [1/2] (1.23ns)   --->   "%lp_load_150 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 150), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2668 'load' 'lp_load_150' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_489 : Operation 2669 [1/2] (1.23ns)   --->   "%lp_load_151 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 151), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2669 'load' 'lp_load_151' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_489 : Operation 2670 [2/2] (1.23ns)   --->   "%lp_load_152 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 152), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2670 'load' 'lp_load_152' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_489 : Operation 2671 [2/2] (1.23ns)   --->   "%lp_load_153 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 153), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2671 'load' 'lp_load_153' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 490 <SV = 84> <Delay = 1.23>
ST_490 : Operation 2672 [1/2] (1.23ns)   --->   "%lp_load_152 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 152), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2672 'load' 'lp_load_152' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_490 : Operation 2673 [1/2] (1.23ns)   --->   "%lp_load_153 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 153), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2673 'load' 'lp_load_153' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_490 : Operation 2674 [2/2] (1.23ns)   --->   "%lp_load_154 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 154), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2674 'load' 'lp_load_154' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_490 : Operation 2675 [2/2] (1.23ns)   --->   "%lp_load_155 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 155), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2675 'load' 'lp_load_155' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 491 <SV = 85> <Delay = 1.23>
ST_491 : Operation 2676 [1/2] (1.23ns)   --->   "%lp_load_154 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 154), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2676 'load' 'lp_load_154' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_491 : Operation 2677 [1/2] (1.23ns)   --->   "%lp_load_155 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 155), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2677 'load' 'lp_load_155' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_491 : Operation 2678 [2/2] (1.23ns)   --->   "%lp_load_156 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 156), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2678 'load' 'lp_load_156' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_491 : Operation 2679 [2/2] (1.23ns)   --->   "%lp_load_157 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 157), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2679 'load' 'lp_load_157' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 492 <SV = 86> <Delay = 1.23>
ST_492 : Operation 2680 [1/2] (1.23ns)   --->   "%lp_load_156 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 156), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2680 'load' 'lp_load_156' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_492 : Operation 2681 [1/2] (1.23ns)   --->   "%lp_load_157 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 157), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2681 'load' 'lp_load_157' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_492 : Operation 2682 [2/2] (1.23ns)   --->   "%lp_load_158 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 158), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2682 'load' 'lp_load_158' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_492 : Operation 2683 [2/2] (1.23ns)   --->   "%lp_load_159 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 159), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2683 'load' 'lp_load_159' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 493 <SV = 87> <Delay = 1.23>
ST_493 : Operation 2684 [1/2] (1.23ns)   --->   "%lp_load_158 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 158), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2684 'load' 'lp_load_158' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_493 : Operation 2685 [1/2] (1.23ns)   --->   "%lp_load_159 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 159), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2685 'load' 'lp_load_159' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_493 : Operation 2686 [2/2] (1.23ns)   --->   "%lp_load_160 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 160), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2686 'load' 'lp_load_160' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_493 : Operation 2687 [2/2] (1.23ns)   --->   "%lp_load_161 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 161), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2687 'load' 'lp_load_161' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 494 <SV = 88> <Delay = 1.23>
ST_494 : Operation 2688 [1/2] (1.23ns)   --->   "%lp_load_160 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 160), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2688 'load' 'lp_load_160' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_494 : Operation 2689 [1/2] (1.23ns)   --->   "%lp_load_161 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 161), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2689 'load' 'lp_load_161' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_494 : Operation 2690 [2/2] (1.23ns)   --->   "%lp_load_162 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 162), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2690 'load' 'lp_load_162' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_494 : Operation 2691 [2/2] (1.23ns)   --->   "%lp_load_163 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 163), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2691 'load' 'lp_load_163' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 495 <SV = 89> <Delay = 1.23>
ST_495 : Operation 2692 [1/2] (1.23ns)   --->   "%lp_load_162 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 162), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2692 'load' 'lp_load_162' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_495 : Operation 2693 [1/2] (1.23ns)   --->   "%lp_load_163 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 163), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2693 'load' 'lp_load_163' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_495 : Operation 2694 [2/2] (1.23ns)   --->   "%lp_load_164 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 164), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2694 'load' 'lp_load_164' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_495 : Operation 2695 [2/2] (1.23ns)   --->   "%lp_load_165 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 165), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2695 'load' 'lp_load_165' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 496 <SV = 90> <Delay = 1.23>
ST_496 : Operation 2696 [1/2] (1.23ns)   --->   "%lp_load_164 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 164), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2696 'load' 'lp_load_164' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_496 : Operation 2697 [1/2] (1.23ns)   --->   "%lp_load_165 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 165), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2697 'load' 'lp_load_165' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_496 : Operation 2698 [2/2] (1.23ns)   --->   "%lp_load_166 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 166), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2698 'load' 'lp_load_166' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_496 : Operation 2699 [2/2] (1.23ns)   --->   "%lp_load_167 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 167), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2699 'load' 'lp_load_167' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 497 <SV = 91> <Delay = 1.23>
ST_497 : Operation 2700 [1/2] (1.23ns)   --->   "%lp_load_166 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 166), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2700 'load' 'lp_load_166' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_497 : Operation 2701 [1/2] (1.23ns)   --->   "%lp_load_167 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 167), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2701 'load' 'lp_load_167' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_497 : Operation 2702 [2/2] (1.23ns)   --->   "%lp_load_168 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 168), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2702 'load' 'lp_load_168' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_497 : Operation 2703 [2/2] (1.23ns)   --->   "%lp_load_169 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 169), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2703 'load' 'lp_load_169' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 498 <SV = 92> <Delay = 1.23>
ST_498 : Operation 2704 [1/2] (1.23ns)   --->   "%lp_load_168 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 168), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2704 'load' 'lp_load_168' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_498 : Operation 2705 [1/2] (1.23ns)   --->   "%lp_load_169 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 169), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2705 'load' 'lp_load_169' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_498 : Operation 2706 [2/2] (1.23ns)   --->   "%lp_load_170 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 170), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2706 'load' 'lp_load_170' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_498 : Operation 2707 [2/2] (1.23ns)   --->   "%lp_load_171 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 171), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2707 'load' 'lp_load_171' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 499 <SV = 93> <Delay = 1.23>
ST_499 : Operation 2708 [1/2] (1.23ns)   --->   "%lp_load_170 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 170), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2708 'load' 'lp_load_170' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_499 : Operation 2709 [1/2] (1.23ns)   --->   "%lp_load_171 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 171), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2709 'load' 'lp_load_171' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_499 : Operation 2710 [2/2] (1.23ns)   --->   "%lp_load_172 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 172), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2710 'load' 'lp_load_172' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_499 : Operation 2711 [2/2] (1.23ns)   --->   "%lp_load_173 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 173), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2711 'load' 'lp_load_173' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 500 <SV = 94> <Delay = 1.23>
ST_500 : Operation 2712 [1/2] (1.23ns)   --->   "%lp_load_172 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 172), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2712 'load' 'lp_load_172' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_500 : Operation 2713 [1/2] (1.23ns)   --->   "%lp_load_173 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 173), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2713 'load' 'lp_load_173' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_500 : Operation 2714 [2/2] (1.23ns)   --->   "%lp_load_174 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 174), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2714 'load' 'lp_load_174' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_500 : Operation 2715 [2/2] (1.23ns)   --->   "%lp_load_175 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 175), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2715 'load' 'lp_load_175' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 501 <SV = 95> <Delay = 1.23>
ST_501 : Operation 2716 [1/2] (1.23ns)   --->   "%lp_load_174 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 174), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2716 'load' 'lp_load_174' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_501 : Operation 2717 [1/2] (1.23ns)   --->   "%lp_load_175 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 175), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2717 'load' 'lp_load_175' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_501 : Operation 2718 [2/2] (1.23ns)   --->   "%lp_load_176 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 176), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2718 'load' 'lp_load_176' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_501 : Operation 2719 [2/2] (1.23ns)   --->   "%lp_load_177 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 177), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2719 'load' 'lp_load_177' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 502 <SV = 96> <Delay = 1.23>
ST_502 : Operation 2720 [1/2] (1.23ns)   --->   "%lp_load_176 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 176), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2720 'load' 'lp_load_176' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_502 : Operation 2721 [1/2] (1.23ns)   --->   "%lp_load_177 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 177), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2721 'load' 'lp_load_177' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_502 : Operation 2722 [2/2] (1.23ns)   --->   "%lp_load_178 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 178), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2722 'load' 'lp_load_178' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_502 : Operation 2723 [2/2] (1.23ns)   --->   "%lp_load_179 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 179), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2723 'load' 'lp_load_179' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 503 <SV = 97> <Delay = 1.23>
ST_503 : Operation 2724 [1/2] (1.23ns)   --->   "%lp_load_178 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 178), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2724 'load' 'lp_load_178' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_503 : Operation 2725 [1/2] (1.23ns)   --->   "%lp_load_179 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 179), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2725 'load' 'lp_load_179' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_503 : Operation 2726 [2/2] (1.23ns)   --->   "%lp_load_180 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 180), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2726 'load' 'lp_load_180' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_503 : Operation 2727 [2/2] (1.23ns)   --->   "%lp_load_181 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 181), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2727 'load' 'lp_load_181' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 504 <SV = 98> <Delay = 1.23>
ST_504 : Operation 2728 [1/2] (1.23ns)   --->   "%lp_load_180 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 180), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2728 'load' 'lp_load_180' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_504 : Operation 2729 [1/2] (1.23ns)   --->   "%lp_load_181 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 181), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2729 'load' 'lp_load_181' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_504 : Operation 2730 [2/2] (1.23ns)   --->   "%lp_load_182 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 182), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2730 'load' 'lp_load_182' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_504 : Operation 2731 [2/2] (1.23ns)   --->   "%lp_load_183 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 183), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2731 'load' 'lp_load_183' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 505 <SV = 99> <Delay = 1.23>
ST_505 : Operation 2732 [1/2] (1.23ns)   --->   "%lp_load_182 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 182), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2732 'load' 'lp_load_182' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_505 : Operation 2733 [1/2] (1.23ns)   --->   "%lp_load_183 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 183), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2733 'load' 'lp_load_183' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_505 : Operation 2734 [2/2] (1.23ns)   --->   "%lp_load_184 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 184), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2734 'load' 'lp_load_184' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_505 : Operation 2735 [2/2] (1.23ns)   --->   "%lp_load_185 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 185), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2735 'load' 'lp_load_185' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 506 <SV = 100> <Delay = 1.23>
ST_506 : Operation 2736 [1/2] (1.23ns)   --->   "%lp_load_184 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 184), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2736 'load' 'lp_load_184' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_506 : Operation 2737 [1/2] (1.23ns)   --->   "%lp_load_185 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 185), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2737 'load' 'lp_load_185' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_506 : Operation 2738 [2/2] (1.23ns)   --->   "%lp_load_186 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 186), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2738 'load' 'lp_load_186' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_506 : Operation 2739 [2/2] (1.23ns)   --->   "%lp_load_187 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 187), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2739 'load' 'lp_load_187' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 507 <SV = 101> <Delay = 1.23>
ST_507 : Operation 2740 [1/2] (1.23ns)   --->   "%lp_load_186 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 186), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2740 'load' 'lp_load_186' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_507 : Operation 2741 [1/2] (1.23ns)   --->   "%lp_load_187 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 187), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2741 'load' 'lp_load_187' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_507 : Operation 2742 [2/2] (1.23ns)   --->   "%lp_load_188 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 188), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2742 'load' 'lp_load_188' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_507 : Operation 2743 [2/2] (1.23ns)   --->   "%lp_load_189 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 189), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2743 'load' 'lp_load_189' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 508 <SV = 102> <Delay = 1.23>
ST_508 : Operation 2744 [1/2] (1.23ns)   --->   "%lp_load_188 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 188), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2744 'load' 'lp_load_188' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_508 : Operation 2745 [1/2] (1.23ns)   --->   "%lp_load_189 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 189), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2745 'load' 'lp_load_189' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_508 : Operation 2746 [2/2] (1.23ns)   --->   "%lp_load_190 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 190), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2746 'load' 'lp_load_190' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_508 : Operation 2747 [2/2] (1.23ns)   --->   "%lp_load_191 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 191), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2747 'load' 'lp_load_191' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 509 <SV = 103> <Delay = 1.23>
ST_509 : Operation 2748 [1/2] (1.23ns)   --->   "%lp_load_190 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 190), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2748 'load' 'lp_load_190' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_509 : Operation 2749 [1/2] (1.23ns)   --->   "%lp_load_191 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 191), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2749 'load' 'lp_load_191' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_509 : Operation 2750 [2/2] (1.23ns)   --->   "%lp_load_192 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 192), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2750 'load' 'lp_load_192' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_509 : Operation 2751 [2/2] (1.23ns)   --->   "%lp_load_193 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 193), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2751 'load' 'lp_load_193' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 510 <SV = 104> <Delay = 1.23>
ST_510 : Operation 2752 [1/2] (1.23ns)   --->   "%lp_load_192 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 192), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2752 'load' 'lp_load_192' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_510 : Operation 2753 [1/2] (1.23ns)   --->   "%lp_load_193 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 193), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2753 'load' 'lp_load_193' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_510 : Operation 2754 [2/2] (1.23ns)   --->   "%lp_load_194 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 194), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2754 'load' 'lp_load_194' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_510 : Operation 2755 [2/2] (1.23ns)   --->   "%lp_load_195 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 195), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2755 'load' 'lp_load_195' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 511 <SV = 105> <Delay = 1.23>
ST_511 : Operation 2756 [1/2] (1.23ns)   --->   "%lp_load_194 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 194), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2756 'load' 'lp_load_194' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_511 : Operation 2757 [1/2] (1.23ns)   --->   "%lp_load_195 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 195), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2757 'load' 'lp_load_195' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_511 : Operation 2758 [2/2] (1.23ns)   --->   "%lp_load_196 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 196), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2758 'load' 'lp_load_196' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_511 : Operation 2759 [2/2] (1.23ns)   --->   "%lp_load_197 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 197), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2759 'load' 'lp_load_197' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 512 <SV = 106> <Delay = 1.23>
ST_512 : Operation 2760 [1/2] (1.23ns)   --->   "%lp_load_196 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 196), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2760 'load' 'lp_load_196' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_512 : Operation 2761 [1/2] (1.23ns)   --->   "%lp_load_197 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 197), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2761 'load' 'lp_load_197' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_512 : Operation 2762 [2/2] (1.23ns)   --->   "%lp_load_198 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 198), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2762 'load' 'lp_load_198' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_512 : Operation 2763 [2/2] (1.23ns)   --->   "%lp_load_199 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 199), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2763 'load' 'lp_load_199' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 513 <SV = 107> <Delay = 1.23>
ST_513 : Operation 2764 [1/2] (1.23ns)   --->   "%lp_load_198 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 198), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2764 'load' 'lp_load_198' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_513 : Operation 2765 [1/2] (1.23ns)   --->   "%lp_load_199 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 199), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2765 'load' 'lp_load_199' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_513 : Operation 2766 [2/2] (1.23ns)   --->   "%lp_load_200 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 200), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2766 'load' 'lp_load_200' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_513 : Operation 2767 [2/2] (1.23ns)   --->   "%lp_load_201 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 201), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2767 'load' 'lp_load_201' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 514 <SV = 108> <Delay = 1.23>
ST_514 : Operation 2768 [1/2] (1.23ns)   --->   "%lp_load_200 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 200), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2768 'load' 'lp_load_200' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_514 : Operation 2769 [1/2] (1.23ns)   --->   "%lp_load_201 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 201), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2769 'load' 'lp_load_201' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_514 : Operation 2770 [2/2] (1.23ns)   --->   "%lp_load_202 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 202), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2770 'load' 'lp_load_202' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_514 : Operation 2771 [2/2] (1.23ns)   --->   "%lp_load_203 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 203), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2771 'load' 'lp_load_203' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 515 <SV = 109> <Delay = 1.23>
ST_515 : Operation 2772 [1/2] (1.23ns)   --->   "%lp_load_202 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 202), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2772 'load' 'lp_load_202' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_515 : Operation 2773 [1/2] (1.23ns)   --->   "%lp_load_203 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 203), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2773 'load' 'lp_load_203' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_515 : Operation 2774 [2/2] (1.23ns)   --->   "%lp_load_204 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 204), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2774 'load' 'lp_load_204' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_515 : Operation 2775 [2/2] (1.23ns)   --->   "%lp_load_205 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 205), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2775 'load' 'lp_load_205' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 516 <SV = 110> <Delay = 1.23>
ST_516 : Operation 2776 [1/2] (1.23ns)   --->   "%lp_load_204 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 204), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2776 'load' 'lp_load_204' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_516 : Operation 2777 [1/2] (1.23ns)   --->   "%lp_load_205 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 205), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2777 'load' 'lp_load_205' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_516 : Operation 2778 [2/2] (1.23ns)   --->   "%lp_load_206 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 206), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2778 'load' 'lp_load_206' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_516 : Operation 2779 [2/2] (1.23ns)   --->   "%lp_load_207 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 207), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2779 'load' 'lp_load_207' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 517 <SV = 111> <Delay = 1.23>
ST_517 : Operation 2780 [1/2] (1.23ns)   --->   "%lp_load_206 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 206), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2780 'load' 'lp_load_206' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_517 : Operation 2781 [1/2] (1.23ns)   --->   "%lp_load_207 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 207), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2781 'load' 'lp_load_207' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_517 : Operation 2782 [2/2] (1.23ns)   --->   "%lp_load_208 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 208), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2782 'load' 'lp_load_208' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_517 : Operation 2783 [2/2] (1.23ns)   --->   "%lp_load_209 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 209), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2783 'load' 'lp_load_209' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 518 <SV = 112> <Delay = 1.23>
ST_518 : Operation 2784 [1/2] (1.23ns)   --->   "%lp_load_208 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 208), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2784 'load' 'lp_load_208' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_518 : Operation 2785 [1/2] (1.23ns)   --->   "%lp_load_209 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 209), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2785 'load' 'lp_load_209' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_518 : Operation 2786 [2/2] (1.23ns)   --->   "%lp_load_210 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 210), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2786 'load' 'lp_load_210' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_518 : Operation 2787 [2/2] (1.23ns)   --->   "%lp_load_211 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 211), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2787 'load' 'lp_load_211' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 519 <SV = 113> <Delay = 1.23>
ST_519 : Operation 2788 [1/2] (1.23ns)   --->   "%lp_load_210 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 210), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2788 'load' 'lp_load_210' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_519 : Operation 2789 [1/2] (1.23ns)   --->   "%lp_load_211 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 211), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2789 'load' 'lp_load_211' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_519 : Operation 2790 [2/2] (1.23ns)   --->   "%lp_load_212 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 212), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2790 'load' 'lp_load_212' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_519 : Operation 2791 [2/2] (1.23ns)   --->   "%lp_load_213 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 213), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2791 'load' 'lp_load_213' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 520 <SV = 114> <Delay = 1.23>
ST_520 : Operation 2792 [1/2] (1.23ns)   --->   "%lp_load_212 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 212), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2792 'load' 'lp_load_212' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_520 : Operation 2793 [1/2] (1.23ns)   --->   "%lp_load_213 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 213), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2793 'load' 'lp_load_213' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_520 : Operation 2794 [2/2] (1.23ns)   --->   "%lp_load_214 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 214), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2794 'load' 'lp_load_214' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_520 : Operation 2795 [2/2] (1.23ns)   --->   "%lp_load_215 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 215), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2795 'load' 'lp_load_215' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 521 <SV = 115> <Delay = 1.23>
ST_521 : Operation 2796 [1/2] (1.23ns)   --->   "%lp_load_214 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 214), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2796 'load' 'lp_load_214' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_521 : Operation 2797 [1/2] (1.23ns)   --->   "%lp_load_215 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 215), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2797 'load' 'lp_load_215' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_521 : Operation 2798 [2/2] (1.23ns)   --->   "%lp_load_216 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 216), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2798 'load' 'lp_load_216' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_521 : Operation 2799 [2/2] (1.23ns)   --->   "%lp_load_217 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 217), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2799 'load' 'lp_load_217' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 522 <SV = 116> <Delay = 1.23>
ST_522 : Operation 2800 [1/2] (1.23ns)   --->   "%lp_load_216 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 216), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2800 'load' 'lp_load_216' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_522 : Operation 2801 [1/2] (1.23ns)   --->   "%lp_load_217 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 217), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2801 'load' 'lp_load_217' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_522 : Operation 2802 [2/2] (1.23ns)   --->   "%lp_load_218 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 218), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2802 'load' 'lp_load_218' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_522 : Operation 2803 [2/2] (1.23ns)   --->   "%lp_load_219 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 219), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2803 'load' 'lp_load_219' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 523 <SV = 117> <Delay = 1.23>
ST_523 : Operation 2804 [1/2] (1.23ns)   --->   "%lp_load_218 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 218), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2804 'load' 'lp_load_218' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_523 : Operation 2805 [1/2] (1.23ns)   --->   "%lp_load_219 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 219), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2805 'load' 'lp_load_219' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_523 : Operation 2806 [2/2] (1.23ns)   --->   "%lp_load_220 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 220), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2806 'load' 'lp_load_220' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_523 : Operation 2807 [2/2] (1.23ns)   --->   "%lp_load_221 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 221), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2807 'load' 'lp_load_221' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 524 <SV = 118> <Delay = 1.23>
ST_524 : Operation 2808 [1/2] (1.23ns)   --->   "%lp_load_220 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 220), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2808 'load' 'lp_load_220' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_524 : Operation 2809 [1/2] (1.23ns)   --->   "%lp_load_221 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 221), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2809 'load' 'lp_load_221' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_524 : Operation 2810 [2/2] (1.23ns)   --->   "%lp_load_222 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 222), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2810 'load' 'lp_load_222' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_524 : Operation 2811 [2/2] (1.23ns)   --->   "%lp_load_223 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 223), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2811 'load' 'lp_load_223' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 525 <SV = 119> <Delay = 1.23>
ST_525 : Operation 2812 [1/2] (1.23ns)   --->   "%lp_load_222 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 222), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2812 'load' 'lp_load_222' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_525 : Operation 2813 [1/2] (1.23ns)   --->   "%lp_load_223 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 223), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2813 'load' 'lp_load_223' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_525 : Operation 2814 [2/2] (1.23ns)   --->   "%lp_load_224 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 224), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2814 'load' 'lp_load_224' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_525 : Operation 2815 [2/2] (1.23ns)   --->   "%lp_load_225 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 225), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2815 'load' 'lp_load_225' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 526 <SV = 120> <Delay = 1.23>
ST_526 : Operation 2816 [1/2] (1.23ns)   --->   "%lp_load_224 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 224), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2816 'load' 'lp_load_224' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_526 : Operation 2817 [1/2] (1.23ns)   --->   "%lp_load_225 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 225), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2817 'load' 'lp_load_225' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_526 : Operation 2818 [2/2] (1.23ns)   --->   "%lp_load_226 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 226), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2818 'load' 'lp_load_226' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_526 : Operation 2819 [2/2] (1.23ns)   --->   "%lp_load_227 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 227), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2819 'load' 'lp_load_227' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 527 <SV = 121> <Delay = 1.23>
ST_527 : Operation 2820 [1/2] (1.23ns)   --->   "%lp_load_226 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 226), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2820 'load' 'lp_load_226' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_527 : Operation 2821 [1/2] (1.23ns)   --->   "%lp_load_227 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 227), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2821 'load' 'lp_load_227' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_527 : Operation 2822 [2/2] (1.23ns)   --->   "%lp_load_228 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 228), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2822 'load' 'lp_load_228' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_527 : Operation 2823 [2/2] (1.23ns)   --->   "%lp_load_229 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 229), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2823 'load' 'lp_load_229' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 528 <SV = 122> <Delay = 1.23>
ST_528 : Operation 2824 [1/2] (1.23ns)   --->   "%lp_load_228 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 228), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2824 'load' 'lp_load_228' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_528 : Operation 2825 [1/2] (1.23ns)   --->   "%lp_load_229 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 229), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2825 'load' 'lp_load_229' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_528 : Operation 2826 [2/2] (1.23ns)   --->   "%lp_load_230 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 230), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2826 'load' 'lp_load_230' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_528 : Operation 2827 [2/2] (1.23ns)   --->   "%lp_load_231 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 231), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2827 'load' 'lp_load_231' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 529 <SV = 123> <Delay = 1.23>
ST_529 : Operation 2828 [1/2] (1.23ns)   --->   "%lp_load_230 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 230), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2828 'load' 'lp_load_230' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_529 : Operation 2829 [1/2] (1.23ns)   --->   "%lp_load_231 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 231), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2829 'load' 'lp_load_231' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_529 : Operation 2830 [2/2] (1.23ns)   --->   "%lp_load_232 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 232), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2830 'load' 'lp_load_232' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_529 : Operation 2831 [2/2] (1.23ns)   --->   "%lp_load_233 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 233), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2831 'load' 'lp_load_233' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 530 <SV = 124> <Delay = 1.23>
ST_530 : Operation 2832 [1/2] (1.23ns)   --->   "%lp_load_232 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 232), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2832 'load' 'lp_load_232' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_530 : Operation 2833 [1/2] (1.23ns)   --->   "%lp_load_233 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 233), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2833 'load' 'lp_load_233' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_530 : Operation 2834 [2/2] (1.23ns)   --->   "%lp_load_234 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 234), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2834 'load' 'lp_load_234' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_530 : Operation 2835 [2/2] (1.23ns)   --->   "%lp_load_235 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 235), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2835 'load' 'lp_load_235' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 531 <SV = 125> <Delay = 1.23>
ST_531 : Operation 2836 [1/2] (1.23ns)   --->   "%lp_load_234 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 234), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2836 'load' 'lp_load_234' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_531 : Operation 2837 [1/2] (1.23ns)   --->   "%lp_load_235 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 235), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2837 'load' 'lp_load_235' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_531 : Operation 2838 [2/2] (1.23ns)   --->   "%lp_load_236 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 236), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2838 'load' 'lp_load_236' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_531 : Operation 2839 [2/2] (1.23ns)   --->   "%lp_load_237 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 237), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2839 'load' 'lp_load_237' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 532 <SV = 126> <Delay = 1.23>
ST_532 : Operation 2840 [1/2] (1.23ns)   --->   "%lp_load_236 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 236), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2840 'load' 'lp_load_236' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_532 : Operation 2841 [1/2] (1.23ns)   --->   "%lp_load_237 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 237), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2841 'load' 'lp_load_237' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_532 : Operation 2842 [2/2] (1.23ns)   --->   "%lp_load_238 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 238), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2842 'load' 'lp_load_238' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_532 : Operation 2843 [2/2] (1.23ns)   --->   "%lp_load_239 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 239), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2843 'load' 'lp_load_239' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 533 <SV = 127> <Delay = 1.23>
ST_533 : Operation 2844 [1/2] (1.23ns)   --->   "%lp_load_238 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 238), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2844 'load' 'lp_load_238' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_533 : Operation 2845 [1/2] (1.23ns)   --->   "%lp_load_239 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 239), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2845 'load' 'lp_load_239' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_533 : Operation 2846 [2/2] (1.23ns)   --->   "%lp_load_240 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 240), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2846 'load' 'lp_load_240' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_533 : Operation 2847 [2/2] (1.23ns)   --->   "%lp_load_241 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 241), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2847 'load' 'lp_load_241' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 534 <SV = 128> <Delay = 1.23>
ST_534 : Operation 2848 [1/2] (1.23ns)   --->   "%lp_load_240 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 240), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2848 'load' 'lp_load_240' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_534 : Operation 2849 [1/2] (1.23ns)   --->   "%lp_load_241 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 241), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2849 'load' 'lp_load_241' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_534 : Operation 2850 [2/2] (1.23ns)   --->   "%lp_load_242 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 242), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2850 'load' 'lp_load_242' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_534 : Operation 2851 [2/2] (1.23ns)   --->   "%lp_load_243 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 243), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2851 'load' 'lp_load_243' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 535 <SV = 129> <Delay = 1.23>
ST_535 : Operation 2852 [1/2] (1.23ns)   --->   "%lp_load_242 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 242), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2852 'load' 'lp_load_242' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_535 : Operation 2853 [1/2] (1.23ns)   --->   "%lp_load_243 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 243), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2853 'load' 'lp_load_243' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_535 : Operation 2854 [2/2] (1.23ns)   --->   "%lp_load_244 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 244), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2854 'load' 'lp_load_244' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_535 : Operation 2855 [2/2] (1.23ns)   --->   "%lp_load_245 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 245), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2855 'load' 'lp_load_245' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 536 <SV = 130> <Delay = 1.23>
ST_536 : Operation 2856 [1/2] (1.23ns)   --->   "%lp_load_244 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 244), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2856 'load' 'lp_load_244' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_536 : Operation 2857 [1/2] (1.23ns)   --->   "%lp_load_245 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 245), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2857 'load' 'lp_load_245' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_536 : Operation 2858 [2/2] (1.23ns)   --->   "%lp_load_246 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 246), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2858 'load' 'lp_load_246' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_536 : Operation 2859 [2/2] (1.23ns)   --->   "%lp_load_247 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 247), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2859 'load' 'lp_load_247' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 537 <SV = 131> <Delay = 1.23>
ST_537 : Operation 2860 [1/2] (1.23ns)   --->   "%lp_load_246 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 246), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2860 'load' 'lp_load_246' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_537 : Operation 2861 [1/2] (1.23ns)   --->   "%lp_load_247 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 247), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2861 'load' 'lp_load_247' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_537 : Operation 2862 [2/2] (1.23ns)   --->   "%lp_load_248 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 248), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2862 'load' 'lp_load_248' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_537 : Operation 2863 [2/2] (1.23ns)   --->   "%lp_load_249 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 249), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2863 'load' 'lp_load_249' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 538 <SV = 132> <Delay = 1.23>
ST_538 : Operation 2864 [1/2] (1.23ns)   --->   "%lp_load_248 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 248), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2864 'load' 'lp_load_248' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_538 : Operation 2865 [1/2] (1.23ns)   --->   "%lp_load_249 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 249), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2865 'load' 'lp_load_249' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_538 : Operation 2866 [2/2] (1.23ns)   --->   "%lp_load_250 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 250), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2866 'load' 'lp_load_250' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_538 : Operation 2867 [2/2] (1.23ns)   --->   "%lp_load_251 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 251), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2867 'load' 'lp_load_251' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 539 <SV = 133> <Delay = 1.23>
ST_539 : Operation 2868 [1/2] (1.23ns)   --->   "%lp_load_250 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 250), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2868 'load' 'lp_load_250' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_539 : Operation 2869 [1/2] (1.23ns)   --->   "%lp_load_251 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 251), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2869 'load' 'lp_load_251' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_539 : Operation 2870 [2/2] (1.23ns)   --->   "%lp_load_252 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 252), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2870 'load' 'lp_load_252' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_539 : Operation 2871 [2/2] (1.23ns)   --->   "%lp_load_253 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 253), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2871 'load' 'lp_load_253' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 540 <SV = 134> <Delay = 1.23>
ST_540 : Operation 2872 [1/2] (1.23ns)   --->   "%lp_load_252 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 252), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2872 'load' 'lp_load_252' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_540 : Operation 2873 [1/2] (1.23ns)   --->   "%lp_load_253 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 253), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2873 'load' 'lp_load_253' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_540 : Operation 2874 [2/2] (1.23ns)   --->   "%lp_load_254 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 254), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2874 'load' 'lp_load_254' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_540 : Operation 2875 [2/2] (1.23ns)   --->   "%lp_load_255 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 255), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2875 'load' 'lp_load_255' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 541 <SV = 135> <Delay = 1.23>
ST_541 : Operation 2876 [1/2] (1.23ns)   --->   "%lp_load_254 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 254), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2876 'load' 'lp_load_254' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_541 : Operation 2877 [1/2] (1.23ns)   --->   "%lp_load_255 = load float* getelementptr inbounds ([256 x float]* @lp, i64 0, i64 255), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2877 'load' 'lp_load_255' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_541 : Operation 2878 [1/1] (0.65ns)   --->   "br label %.preheader1" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:28]   --->   Operation 2878 'br' <Predicate = true> <Delay = 0.65>

State 542 <SV = 136> <Delay = 1.23>
ST_542 : Operation 2879 [1/1] (0.00ns)   --->   "%i4_0_reg2mem61_0_i_i = phi i9 [ %p_reg2mem19_0_i_i, %6 ], [ 0, %.preheader1.preheader ]" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:28]   --->   Operation 2879 'phi' 'i4_0_reg2mem61_0_i_i' <Predicate = true> <Delay = 0.00>
ST_542 : Operation 2880 [1/1] (0.88ns)   --->   "%exitcond6 = icmp eq i9 %i4_0_reg2mem61_0_i_i, -256" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:28]   --->   Operation 2880 'icmp' 'exitcond6' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_542 : Operation 2881 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 2881 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_542 : Operation 2882 [1/1] (0.77ns)   --->   "%p_reg2mem19_0_i_i = add i9 %i4_0_reg2mem61_0_i_i, 1" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:28]   --->   Operation 2882 'add' 'p_reg2mem19_0_i_i' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_542 : Operation 2883 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %7, label %6" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:28]   --->   Operation 2883 'br' <Predicate = true> <Delay = 0.00>
ST_542 : Operation 2884 [1/1] (0.00ns)   --->   "%tmp_33 = trunc i9 %i4_0_reg2mem61_0_i_i to i8" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:28]   --->   Operation 2884 'trunc' 'tmp_33' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_542 : Operation 2885 [1/1] (0.00ns)   --->   "%tmp_19 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_33, i8 0)" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 2885 'bitconcatenate' 'tmp_19' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_542 : Operation 2886 [1/1] (0.00ns)   --->   "%tmp_24 = zext i16 %tmp_19 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 2886 'zext' 'tmp_24' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_542 : Operation 2887 [1/1] (0.00ns)   --->   "%lA_addr_1 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_24" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 2887 'getelementptr' 'lA_addr_1' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_542 : Operation 2888 [2/2] (1.23ns)   --->   "%lA_load = load float* %lA_addr_1, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 2888 'load' 'lA_load' <Predicate = (!exitcond6)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_542 : Operation 2889 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32 addrspace(4)* %p0, i32 13)"   --->   Operation 2889 'write' <Predicate = (exitcond6)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_542 : Operation 2890 [1/1] (0.65ns)   --->   "br label %8" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:40]   --->   Operation 2890 'br' <Predicate = (exitcond6)> <Delay = 0.65>

State 543 <SV = 137> <Delay = 1.23>
ST_543 : Operation 2891 [1/2] (1.23ns)   --->   "%lA_load = load float* %lA_addr_1, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 2891 'load' 'lA_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 544 <SV = 138> <Delay = 7.01>
ST_544 : Operation 2892 [3/3] (7.01ns)   --->   "%tmp_27 = fmul float %lA_load, %lp_load" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2892 'fmul' 'tmp_27' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 545 <SV = 139> <Delay = 7.01>
ST_545 : Operation 2893 [2/3] (7.01ns)   --->   "%tmp_27 = fmul float %lA_load, %lp_load" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2893 'fmul' 'tmp_27' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 546 <SV = 140> <Delay = 7.01>
ST_546 : Operation 2894 [1/3] (7.01ns)   --->   "%tmp_27 = fmul float %lA_load, %lp_load" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2894 'fmul' 'tmp_27' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_546 : Operation 2895 [1/1] (0.00ns)   --->   "%tmp_24_s = or i16 %tmp_19, 1" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 2895 'or' 'tmp_24_s' <Predicate = true> <Delay = 0.00>
ST_546 : Operation 2896 [1/1] (0.00ns)   --->   "%tmp_25_1 = zext i16 %tmp_24_s to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 2896 'zext' 'tmp_25_1' <Predicate = true> <Delay = 0.00>
ST_546 : Operation 2897 [1/1] (0.00ns)   --->   "%lA_addr_2 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_1" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 2897 'getelementptr' 'lA_addr_2' <Predicate = true> <Delay = 0.00>
ST_546 : Operation 2898 [2/2] (1.23ns)   --->   "%lA_load_1 = load float* %lA_addr_2, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 2898 'load' 'lA_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 547 <SV = 141> <Delay = 6.43>
ST_547 : Operation 2899 [4/4] (6.43ns)   --->   "%tmp_28 = fadd float %tmp_27, 0.000000e+00" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2899 'fadd' 'tmp_28' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_547 : Operation 2900 [1/2] (1.23ns)   --->   "%lA_load_1 = load float* %lA_addr_2, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 2900 'load' 'lA_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 548 <SV = 142> <Delay = 7.01>
ST_548 : Operation 2901 [3/4] (6.43ns)   --->   "%tmp_28 = fadd float %tmp_27, 0.000000e+00" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2901 'fadd' 'tmp_28' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_548 : Operation 2902 [3/3] (7.01ns)   --->   "%tmp_28_1 = fmul float %lA_load_1, %lp_load_1" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2902 'fmul' 'tmp_28_1' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 549 <SV = 143> <Delay = 7.01>
ST_549 : Operation 2903 [2/4] (6.43ns)   --->   "%tmp_28 = fadd float %tmp_27, 0.000000e+00" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2903 'fadd' 'tmp_28' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_549 : Operation 2904 [2/3] (7.01ns)   --->   "%tmp_28_1 = fmul float %lA_load_1, %lp_load_1" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2904 'fmul' 'tmp_28_1' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 550 <SV = 144> <Delay = 7.01>
ST_550 : Operation 2905 [1/4] (6.43ns)   --->   "%tmp_28 = fadd float %tmp_27, 0.000000e+00" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2905 'fadd' 'tmp_28' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_550 : Operation 2906 [1/3] (7.01ns)   --->   "%tmp_28_1 = fmul float %lA_load_1, %lp_load_1" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2906 'fmul' 'tmp_28_1' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_550 : Operation 2907 [1/1] (0.00ns)   --->   "%tmp_24_1 = or i16 %tmp_19, 2" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 2907 'or' 'tmp_24_1' <Predicate = true> <Delay = 0.00>
ST_550 : Operation 2908 [1/1] (0.00ns)   --->   "%tmp_25_2 = zext i16 %tmp_24_1 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 2908 'zext' 'tmp_25_2' <Predicate = true> <Delay = 0.00>
ST_550 : Operation 2909 [1/1] (0.00ns)   --->   "%lA_addr_3 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_2" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 2909 'getelementptr' 'lA_addr_3' <Predicate = true> <Delay = 0.00>
ST_550 : Operation 2910 [2/2] (1.23ns)   --->   "%lA_load_2 = load float* %lA_addr_3, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 2910 'load' 'lA_load_2' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 551 <SV = 145> <Delay = 6.43>
ST_551 : Operation 2911 [4/4] (6.43ns)   --->   "%tmp_29_1 = fadd float %tmp_28, %tmp_28_1" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2911 'fadd' 'tmp_29_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_551 : Operation 2912 [1/2] (1.23ns)   --->   "%lA_load_2 = load float* %lA_addr_3, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 2912 'load' 'lA_load_2' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 552 <SV = 146> <Delay = 7.01>
ST_552 : Operation 2913 [3/4] (6.43ns)   --->   "%tmp_29_1 = fadd float %tmp_28, %tmp_28_1" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2913 'fadd' 'tmp_29_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_552 : Operation 2914 [3/3] (7.01ns)   --->   "%tmp_28_2 = fmul float %lA_load_2, %lp_load_2" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2914 'fmul' 'tmp_28_2' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 553 <SV = 147> <Delay = 7.01>
ST_553 : Operation 2915 [2/4] (6.43ns)   --->   "%tmp_29_1 = fadd float %tmp_28, %tmp_28_1" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2915 'fadd' 'tmp_29_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_553 : Operation 2916 [2/3] (7.01ns)   --->   "%tmp_28_2 = fmul float %lA_load_2, %lp_load_2" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2916 'fmul' 'tmp_28_2' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 554 <SV = 148> <Delay = 7.01>
ST_554 : Operation 2917 [1/4] (6.43ns)   --->   "%tmp_29_1 = fadd float %tmp_28, %tmp_28_1" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2917 'fadd' 'tmp_29_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_554 : Operation 2918 [1/3] (7.01ns)   --->   "%tmp_28_2 = fmul float %lA_load_2, %lp_load_2" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2918 'fmul' 'tmp_28_2' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_554 : Operation 2919 [1/1] (0.00ns)   --->   "%tmp_24_2 = or i16 %tmp_19, 3" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 2919 'or' 'tmp_24_2' <Predicate = true> <Delay = 0.00>
ST_554 : Operation 2920 [1/1] (0.00ns)   --->   "%tmp_25_3 = zext i16 %tmp_24_2 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 2920 'zext' 'tmp_25_3' <Predicate = true> <Delay = 0.00>
ST_554 : Operation 2921 [1/1] (0.00ns)   --->   "%lA_addr_4 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_3" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 2921 'getelementptr' 'lA_addr_4' <Predicate = true> <Delay = 0.00>
ST_554 : Operation 2922 [2/2] (1.23ns)   --->   "%lA_load_3 = load float* %lA_addr_4, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 2922 'load' 'lA_load_3' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 555 <SV = 149> <Delay = 6.43>
ST_555 : Operation 2923 [4/4] (6.43ns)   --->   "%tmp_29_2 = fadd float %tmp_29_1, %tmp_28_2" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2923 'fadd' 'tmp_29_2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_555 : Operation 2924 [1/2] (1.23ns)   --->   "%lA_load_3 = load float* %lA_addr_4, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 2924 'load' 'lA_load_3' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 556 <SV = 150> <Delay = 7.01>
ST_556 : Operation 2925 [3/4] (6.43ns)   --->   "%tmp_29_2 = fadd float %tmp_29_1, %tmp_28_2" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2925 'fadd' 'tmp_29_2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_556 : Operation 2926 [3/3] (7.01ns)   --->   "%tmp_28_3 = fmul float %lA_load_3, %lp_load_3" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2926 'fmul' 'tmp_28_3' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 557 <SV = 151> <Delay = 7.01>
ST_557 : Operation 2927 [2/4] (6.43ns)   --->   "%tmp_29_2 = fadd float %tmp_29_1, %tmp_28_2" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2927 'fadd' 'tmp_29_2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_557 : Operation 2928 [2/3] (7.01ns)   --->   "%tmp_28_3 = fmul float %lA_load_3, %lp_load_3" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2928 'fmul' 'tmp_28_3' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 558 <SV = 152> <Delay = 7.01>
ST_558 : Operation 2929 [1/4] (6.43ns)   --->   "%tmp_29_2 = fadd float %tmp_29_1, %tmp_28_2" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2929 'fadd' 'tmp_29_2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_558 : Operation 2930 [1/3] (7.01ns)   --->   "%tmp_28_3 = fmul float %lA_load_3, %lp_load_3" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2930 'fmul' 'tmp_28_3' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_558 : Operation 2931 [1/1] (0.00ns)   --->   "%tmp_24_3 = or i16 %tmp_19, 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 2931 'or' 'tmp_24_3' <Predicate = true> <Delay = 0.00>
ST_558 : Operation 2932 [1/1] (0.00ns)   --->   "%tmp_25_4 = zext i16 %tmp_24_3 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 2932 'zext' 'tmp_25_4' <Predicate = true> <Delay = 0.00>
ST_558 : Operation 2933 [1/1] (0.00ns)   --->   "%lA_addr_5 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 2933 'getelementptr' 'lA_addr_5' <Predicate = true> <Delay = 0.00>
ST_558 : Operation 2934 [2/2] (1.23ns)   --->   "%lA_load_4 = load float* %lA_addr_5, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 2934 'load' 'lA_load_4' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 559 <SV = 153> <Delay = 6.43>
ST_559 : Operation 2935 [4/4] (6.43ns)   --->   "%tmp_29_3 = fadd float %tmp_29_2, %tmp_28_3" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2935 'fadd' 'tmp_29_3' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_559 : Operation 2936 [1/2] (1.23ns)   --->   "%lA_load_4 = load float* %lA_addr_5, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 2936 'load' 'lA_load_4' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 560 <SV = 154> <Delay = 7.01>
ST_560 : Operation 2937 [3/4] (6.43ns)   --->   "%tmp_29_3 = fadd float %tmp_29_2, %tmp_28_3" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2937 'fadd' 'tmp_29_3' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_560 : Operation 2938 [3/3] (7.01ns)   --->   "%tmp_28_4 = fmul float %lA_load_4, %lp_load_4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2938 'fmul' 'tmp_28_4' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 561 <SV = 155> <Delay = 7.01>
ST_561 : Operation 2939 [2/4] (6.43ns)   --->   "%tmp_29_3 = fadd float %tmp_29_2, %tmp_28_3" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2939 'fadd' 'tmp_29_3' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_561 : Operation 2940 [2/3] (7.01ns)   --->   "%tmp_28_4 = fmul float %lA_load_4, %lp_load_4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2940 'fmul' 'tmp_28_4' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 562 <SV = 156> <Delay = 7.01>
ST_562 : Operation 2941 [1/4] (6.43ns)   --->   "%tmp_29_3 = fadd float %tmp_29_2, %tmp_28_3" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2941 'fadd' 'tmp_29_3' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_562 : Operation 2942 [1/3] (7.01ns)   --->   "%tmp_28_4 = fmul float %lA_load_4, %lp_load_4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2942 'fmul' 'tmp_28_4' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_562 : Operation 2943 [1/1] (0.00ns)   --->   "%tmp_24_4 = or i16 %tmp_19, 5" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 2943 'or' 'tmp_24_4' <Predicate = true> <Delay = 0.00>
ST_562 : Operation 2944 [1/1] (0.00ns)   --->   "%tmp_25_5 = zext i16 %tmp_24_4 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 2944 'zext' 'tmp_25_5' <Predicate = true> <Delay = 0.00>
ST_562 : Operation 2945 [1/1] (0.00ns)   --->   "%lA_addr_6 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_5" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 2945 'getelementptr' 'lA_addr_6' <Predicate = true> <Delay = 0.00>
ST_562 : Operation 2946 [2/2] (1.23ns)   --->   "%lA_load_5 = load float* %lA_addr_6, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 2946 'load' 'lA_load_5' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 563 <SV = 157> <Delay = 6.43>
ST_563 : Operation 2947 [4/4] (6.43ns)   --->   "%tmp_29_4 = fadd float %tmp_29_3, %tmp_28_4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2947 'fadd' 'tmp_29_4' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_563 : Operation 2948 [1/2] (1.23ns)   --->   "%lA_load_5 = load float* %lA_addr_6, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 2948 'load' 'lA_load_5' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 564 <SV = 158> <Delay = 7.01>
ST_564 : Operation 2949 [3/4] (6.43ns)   --->   "%tmp_29_4 = fadd float %tmp_29_3, %tmp_28_4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2949 'fadd' 'tmp_29_4' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_564 : Operation 2950 [3/3] (7.01ns)   --->   "%tmp_28_5 = fmul float %lA_load_5, %lp_load_5" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2950 'fmul' 'tmp_28_5' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 565 <SV = 159> <Delay = 7.01>
ST_565 : Operation 2951 [2/4] (6.43ns)   --->   "%tmp_29_4 = fadd float %tmp_29_3, %tmp_28_4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2951 'fadd' 'tmp_29_4' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_565 : Operation 2952 [2/3] (7.01ns)   --->   "%tmp_28_5 = fmul float %lA_load_5, %lp_load_5" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2952 'fmul' 'tmp_28_5' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 566 <SV = 160> <Delay = 7.01>
ST_566 : Operation 2953 [1/4] (6.43ns)   --->   "%tmp_29_4 = fadd float %tmp_29_3, %tmp_28_4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2953 'fadd' 'tmp_29_4' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_566 : Operation 2954 [1/3] (7.01ns)   --->   "%tmp_28_5 = fmul float %lA_load_5, %lp_load_5" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2954 'fmul' 'tmp_28_5' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_566 : Operation 2955 [1/1] (0.00ns)   --->   "%tmp_24_5 = or i16 %tmp_19, 6" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 2955 'or' 'tmp_24_5' <Predicate = true> <Delay = 0.00>
ST_566 : Operation 2956 [1/1] (0.00ns)   --->   "%tmp_25_6 = zext i16 %tmp_24_5 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 2956 'zext' 'tmp_25_6' <Predicate = true> <Delay = 0.00>
ST_566 : Operation 2957 [1/1] (0.00ns)   --->   "%lA_addr_7 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_6" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 2957 'getelementptr' 'lA_addr_7' <Predicate = true> <Delay = 0.00>
ST_566 : Operation 2958 [2/2] (1.23ns)   --->   "%lA_load_6 = load float* %lA_addr_7, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 2958 'load' 'lA_load_6' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 567 <SV = 161> <Delay = 6.43>
ST_567 : Operation 2959 [4/4] (6.43ns)   --->   "%tmp_29_5 = fadd float %tmp_29_4, %tmp_28_5" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2959 'fadd' 'tmp_29_5' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_567 : Operation 2960 [1/2] (1.23ns)   --->   "%lA_load_6 = load float* %lA_addr_7, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 2960 'load' 'lA_load_6' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 568 <SV = 162> <Delay = 7.01>
ST_568 : Operation 2961 [3/4] (6.43ns)   --->   "%tmp_29_5 = fadd float %tmp_29_4, %tmp_28_5" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2961 'fadd' 'tmp_29_5' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_568 : Operation 2962 [3/3] (7.01ns)   --->   "%tmp_28_6 = fmul float %lA_load_6, %lp_load_6" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2962 'fmul' 'tmp_28_6' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 569 <SV = 163> <Delay = 7.01>
ST_569 : Operation 2963 [2/4] (6.43ns)   --->   "%tmp_29_5 = fadd float %tmp_29_4, %tmp_28_5" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2963 'fadd' 'tmp_29_5' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_569 : Operation 2964 [2/3] (7.01ns)   --->   "%tmp_28_6 = fmul float %lA_load_6, %lp_load_6" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2964 'fmul' 'tmp_28_6' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 570 <SV = 164> <Delay = 7.01>
ST_570 : Operation 2965 [1/4] (6.43ns)   --->   "%tmp_29_5 = fadd float %tmp_29_4, %tmp_28_5" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2965 'fadd' 'tmp_29_5' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_570 : Operation 2966 [1/3] (7.01ns)   --->   "%tmp_28_6 = fmul float %lA_load_6, %lp_load_6" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2966 'fmul' 'tmp_28_6' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_570 : Operation 2967 [1/1] (0.00ns)   --->   "%tmp_24_6 = or i16 %tmp_19, 7" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 2967 'or' 'tmp_24_6' <Predicate = true> <Delay = 0.00>
ST_570 : Operation 2968 [1/1] (0.00ns)   --->   "%tmp_25_7 = zext i16 %tmp_24_6 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 2968 'zext' 'tmp_25_7' <Predicate = true> <Delay = 0.00>
ST_570 : Operation 2969 [1/1] (0.00ns)   --->   "%lA_addr_8 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_7" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 2969 'getelementptr' 'lA_addr_8' <Predicate = true> <Delay = 0.00>
ST_570 : Operation 2970 [2/2] (1.23ns)   --->   "%lA_load_7 = load float* %lA_addr_8, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 2970 'load' 'lA_load_7' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 571 <SV = 165> <Delay = 6.43>
ST_571 : Operation 2971 [4/4] (6.43ns)   --->   "%tmp_29_6 = fadd float %tmp_29_5, %tmp_28_6" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2971 'fadd' 'tmp_29_6' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_571 : Operation 2972 [1/2] (1.23ns)   --->   "%lA_load_7 = load float* %lA_addr_8, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 2972 'load' 'lA_load_7' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 572 <SV = 166> <Delay = 7.01>
ST_572 : Operation 2973 [3/4] (6.43ns)   --->   "%tmp_29_6 = fadd float %tmp_29_5, %tmp_28_6" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2973 'fadd' 'tmp_29_6' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_572 : Operation 2974 [3/3] (7.01ns)   --->   "%tmp_28_7 = fmul float %lA_load_7, %lp_load_7" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2974 'fmul' 'tmp_28_7' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 573 <SV = 167> <Delay = 7.01>
ST_573 : Operation 2975 [2/4] (6.43ns)   --->   "%tmp_29_6 = fadd float %tmp_29_5, %tmp_28_6" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2975 'fadd' 'tmp_29_6' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_573 : Operation 2976 [2/3] (7.01ns)   --->   "%tmp_28_7 = fmul float %lA_load_7, %lp_load_7" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2976 'fmul' 'tmp_28_7' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 574 <SV = 168> <Delay = 7.01>
ST_574 : Operation 2977 [1/4] (6.43ns)   --->   "%tmp_29_6 = fadd float %tmp_29_5, %tmp_28_6" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2977 'fadd' 'tmp_29_6' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_574 : Operation 2978 [1/3] (7.01ns)   --->   "%tmp_28_7 = fmul float %lA_load_7, %lp_load_7" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2978 'fmul' 'tmp_28_7' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_574 : Operation 2979 [1/1] (0.00ns)   --->   "%tmp_24_7 = or i16 %tmp_19, 8" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 2979 'or' 'tmp_24_7' <Predicate = true> <Delay = 0.00>
ST_574 : Operation 2980 [1/1] (0.00ns)   --->   "%tmp_25_8 = zext i16 %tmp_24_7 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 2980 'zext' 'tmp_25_8' <Predicate = true> <Delay = 0.00>
ST_574 : Operation 2981 [1/1] (0.00ns)   --->   "%lA_addr_9 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_8" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 2981 'getelementptr' 'lA_addr_9' <Predicate = true> <Delay = 0.00>
ST_574 : Operation 2982 [2/2] (1.23ns)   --->   "%lA_load_8 = load float* %lA_addr_9, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 2982 'load' 'lA_load_8' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 575 <SV = 169> <Delay = 6.43>
ST_575 : Operation 2983 [4/4] (6.43ns)   --->   "%tmp_29_7 = fadd float %tmp_29_6, %tmp_28_7" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2983 'fadd' 'tmp_29_7' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_575 : Operation 2984 [1/2] (1.23ns)   --->   "%lA_load_8 = load float* %lA_addr_9, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 2984 'load' 'lA_load_8' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 576 <SV = 170> <Delay = 7.01>
ST_576 : Operation 2985 [3/4] (6.43ns)   --->   "%tmp_29_7 = fadd float %tmp_29_6, %tmp_28_7" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2985 'fadd' 'tmp_29_7' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_576 : Operation 2986 [3/3] (7.01ns)   --->   "%tmp_28_8 = fmul float %lA_load_8, %lp_load_8" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2986 'fmul' 'tmp_28_8' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 577 <SV = 171> <Delay = 7.01>
ST_577 : Operation 2987 [2/4] (6.43ns)   --->   "%tmp_29_7 = fadd float %tmp_29_6, %tmp_28_7" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2987 'fadd' 'tmp_29_7' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_577 : Operation 2988 [2/3] (7.01ns)   --->   "%tmp_28_8 = fmul float %lA_load_8, %lp_load_8" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2988 'fmul' 'tmp_28_8' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 578 <SV = 172> <Delay = 7.01>
ST_578 : Operation 2989 [1/4] (6.43ns)   --->   "%tmp_29_7 = fadd float %tmp_29_6, %tmp_28_7" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2989 'fadd' 'tmp_29_7' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_578 : Operation 2990 [1/3] (7.01ns)   --->   "%tmp_28_8 = fmul float %lA_load_8, %lp_load_8" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2990 'fmul' 'tmp_28_8' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_578 : Operation 2991 [1/1] (0.00ns)   --->   "%tmp_24_8 = or i16 %tmp_19, 9" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 2991 'or' 'tmp_24_8' <Predicate = true> <Delay = 0.00>
ST_578 : Operation 2992 [1/1] (0.00ns)   --->   "%tmp_25_9 = zext i16 %tmp_24_8 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 2992 'zext' 'tmp_25_9' <Predicate = true> <Delay = 0.00>
ST_578 : Operation 2993 [1/1] (0.00ns)   --->   "%lA_addr_10 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_9" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 2993 'getelementptr' 'lA_addr_10' <Predicate = true> <Delay = 0.00>
ST_578 : Operation 2994 [2/2] (1.23ns)   --->   "%lA_load_9 = load float* %lA_addr_10, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 2994 'load' 'lA_load_9' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 579 <SV = 173> <Delay = 6.43>
ST_579 : Operation 2995 [4/4] (6.43ns)   --->   "%tmp_29_8 = fadd float %tmp_29_7, %tmp_28_8" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2995 'fadd' 'tmp_29_8' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_579 : Operation 2996 [1/2] (1.23ns)   --->   "%lA_load_9 = load float* %lA_addr_10, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 2996 'load' 'lA_load_9' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 580 <SV = 174> <Delay = 7.01>
ST_580 : Operation 2997 [3/4] (6.43ns)   --->   "%tmp_29_8 = fadd float %tmp_29_7, %tmp_28_8" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2997 'fadd' 'tmp_29_8' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_580 : Operation 2998 [3/3] (7.01ns)   --->   "%tmp_28_9 = fmul float %lA_load_9, %lp_load_9" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2998 'fmul' 'tmp_28_9' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 581 <SV = 175> <Delay = 7.01>
ST_581 : Operation 2999 [2/4] (6.43ns)   --->   "%tmp_29_8 = fadd float %tmp_29_7, %tmp_28_8" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 2999 'fadd' 'tmp_29_8' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_581 : Operation 3000 [2/3] (7.01ns)   --->   "%tmp_28_9 = fmul float %lA_load_9, %lp_load_9" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3000 'fmul' 'tmp_28_9' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 582 <SV = 176> <Delay = 7.01>
ST_582 : Operation 3001 [1/4] (6.43ns)   --->   "%tmp_29_8 = fadd float %tmp_29_7, %tmp_28_8" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3001 'fadd' 'tmp_29_8' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_582 : Operation 3002 [1/3] (7.01ns)   --->   "%tmp_28_9 = fmul float %lA_load_9, %lp_load_9" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3002 'fmul' 'tmp_28_9' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_582 : Operation 3003 [1/1] (0.00ns)   --->   "%tmp_24_9 = or i16 %tmp_19, 10" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3003 'or' 'tmp_24_9' <Predicate = true> <Delay = 0.00>
ST_582 : Operation 3004 [1/1] (0.00ns)   --->   "%tmp_25_s = zext i16 %tmp_24_9 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3004 'zext' 'tmp_25_s' <Predicate = true> <Delay = 0.00>
ST_582 : Operation 3005 [1/1] (0.00ns)   --->   "%lA_addr_11 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_s" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3005 'getelementptr' 'lA_addr_11' <Predicate = true> <Delay = 0.00>
ST_582 : Operation 3006 [2/2] (1.23ns)   --->   "%lA_load_10 = load float* %lA_addr_11, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3006 'load' 'lA_load_10' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 583 <SV = 177> <Delay = 6.43>
ST_583 : Operation 3007 [4/4] (6.43ns)   --->   "%tmp_29_9 = fadd float %tmp_29_8, %tmp_28_9" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3007 'fadd' 'tmp_29_9' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_583 : Operation 3008 [1/2] (1.23ns)   --->   "%lA_load_10 = load float* %lA_addr_11, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3008 'load' 'lA_load_10' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 584 <SV = 178> <Delay = 7.01>
ST_584 : Operation 3009 [3/4] (6.43ns)   --->   "%tmp_29_9 = fadd float %tmp_29_8, %tmp_28_9" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3009 'fadd' 'tmp_29_9' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_584 : Operation 3010 [3/3] (7.01ns)   --->   "%tmp_28_s = fmul float %lA_load_10, %lp_load_10" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3010 'fmul' 'tmp_28_s' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 585 <SV = 179> <Delay = 7.01>
ST_585 : Operation 3011 [2/4] (6.43ns)   --->   "%tmp_29_9 = fadd float %tmp_29_8, %tmp_28_9" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3011 'fadd' 'tmp_29_9' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_585 : Operation 3012 [2/3] (7.01ns)   --->   "%tmp_28_s = fmul float %lA_load_10, %lp_load_10" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3012 'fmul' 'tmp_28_s' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 586 <SV = 180> <Delay = 7.01>
ST_586 : Operation 3013 [1/4] (6.43ns)   --->   "%tmp_29_9 = fadd float %tmp_29_8, %tmp_28_9" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3013 'fadd' 'tmp_29_9' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_586 : Operation 3014 [1/3] (7.01ns)   --->   "%tmp_28_s = fmul float %lA_load_10, %lp_load_10" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3014 'fmul' 'tmp_28_s' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_586 : Operation 3015 [1/1] (0.00ns)   --->   "%tmp_24_10 = or i16 %tmp_19, 11" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3015 'or' 'tmp_24_10' <Predicate = true> <Delay = 0.00>
ST_586 : Operation 3016 [1/1] (0.00ns)   --->   "%tmp_25_10 = zext i16 %tmp_24_10 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3016 'zext' 'tmp_25_10' <Predicate = true> <Delay = 0.00>
ST_586 : Operation 3017 [1/1] (0.00ns)   --->   "%lA_addr_12 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_10" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3017 'getelementptr' 'lA_addr_12' <Predicate = true> <Delay = 0.00>
ST_586 : Operation 3018 [2/2] (1.23ns)   --->   "%lA_load_11 = load float* %lA_addr_12, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3018 'load' 'lA_load_11' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 587 <SV = 181> <Delay = 6.43>
ST_587 : Operation 3019 [4/4] (6.43ns)   --->   "%tmp_29_s = fadd float %tmp_29_9, %tmp_28_s" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3019 'fadd' 'tmp_29_s' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_587 : Operation 3020 [1/2] (1.23ns)   --->   "%lA_load_11 = load float* %lA_addr_12, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3020 'load' 'lA_load_11' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 588 <SV = 182> <Delay = 7.01>
ST_588 : Operation 3021 [3/4] (6.43ns)   --->   "%tmp_29_s = fadd float %tmp_29_9, %tmp_28_s" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3021 'fadd' 'tmp_29_s' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_588 : Operation 3022 [3/3] (7.01ns)   --->   "%tmp_28_10 = fmul float %lA_load_11, %lp_load_11" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3022 'fmul' 'tmp_28_10' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 589 <SV = 183> <Delay = 7.01>
ST_589 : Operation 3023 [2/4] (6.43ns)   --->   "%tmp_29_s = fadd float %tmp_29_9, %tmp_28_s" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3023 'fadd' 'tmp_29_s' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_589 : Operation 3024 [2/3] (7.01ns)   --->   "%tmp_28_10 = fmul float %lA_load_11, %lp_load_11" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3024 'fmul' 'tmp_28_10' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 590 <SV = 184> <Delay = 7.01>
ST_590 : Operation 3025 [1/4] (6.43ns)   --->   "%tmp_29_s = fadd float %tmp_29_9, %tmp_28_s" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3025 'fadd' 'tmp_29_s' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_590 : Operation 3026 [1/3] (7.01ns)   --->   "%tmp_28_10 = fmul float %lA_load_11, %lp_load_11" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3026 'fmul' 'tmp_28_10' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_590 : Operation 3027 [1/1] (0.00ns)   --->   "%tmp_24_11 = or i16 %tmp_19, 12" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3027 'or' 'tmp_24_11' <Predicate = true> <Delay = 0.00>
ST_590 : Operation 3028 [1/1] (0.00ns)   --->   "%tmp_25_11 = zext i16 %tmp_24_11 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3028 'zext' 'tmp_25_11' <Predicate = true> <Delay = 0.00>
ST_590 : Operation 3029 [1/1] (0.00ns)   --->   "%lA_addr_13 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_11" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3029 'getelementptr' 'lA_addr_13' <Predicate = true> <Delay = 0.00>
ST_590 : Operation 3030 [2/2] (1.23ns)   --->   "%lA_load_12 = load float* %lA_addr_13, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3030 'load' 'lA_load_12' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 591 <SV = 185> <Delay = 6.43>
ST_591 : Operation 3031 [4/4] (6.43ns)   --->   "%tmp_29_10 = fadd float %tmp_29_s, %tmp_28_10" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3031 'fadd' 'tmp_29_10' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_591 : Operation 3032 [1/2] (1.23ns)   --->   "%lA_load_12 = load float* %lA_addr_13, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3032 'load' 'lA_load_12' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 592 <SV = 186> <Delay = 7.01>
ST_592 : Operation 3033 [3/4] (6.43ns)   --->   "%tmp_29_10 = fadd float %tmp_29_s, %tmp_28_10" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3033 'fadd' 'tmp_29_10' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_592 : Operation 3034 [3/3] (7.01ns)   --->   "%tmp_28_11 = fmul float %lA_load_12, %lp_load_12" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3034 'fmul' 'tmp_28_11' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 593 <SV = 187> <Delay = 7.01>
ST_593 : Operation 3035 [2/4] (6.43ns)   --->   "%tmp_29_10 = fadd float %tmp_29_s, %tmp_28_10" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3035 'fadd' 'tmp_29_10' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_593 : Operation 3036 [2/3] (7.01ns)   --->   "%tmp_28_11 = fmul float %lA_load_12, %lp_load_12" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3036 'fmul' 'tmp_28_11' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 594 <SV = 188> <Delay = 7.01>
ST_594 : Operation 3037 [1/4] (6.43ns)   --->   "%tmp_29_10 = fadd float %tmp_29_s, %tmp_28_10" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3037 'fadd' 'tmp_29_10' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_594 : Operation 3038 [1/3] (7.01ns)   --->   "%tmp_28_11 = fmul float %lA_load_12, %lp_load_12" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3038 'fmul' 'tmp_28_11' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_594 : Operation 3039 [1/1] (0.00ns)   --->   "%tmp_24_12 = or i16 %tmp_19, 13" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3039 'or' 'tmp_24_12' <Predicate = true> <Delay = 0.00>
ST_594 : Operation 3040 [1/1] (0.00ns)   --->   "%tmp_25_12 = zext i16 %tmp_24_12 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3040 'zext' 'tmp_25_12' <Predicate = true> <Delay = 0.00>
ST_594 : Operation 3041 [1/1] (0.00ns)   --->   "%lA_addr_14 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_12" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3041 'getelementptr' 'lA_addr_14' <Predicate = true> <Delay = 0.00>
ST_594 : Operation 3042 [2/2] (1.23ns)   --->   "%lA_load_13 = load float* %lA_addr_14, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3042 'load' 'lA_load_13' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 595 <SV = 189> <Delay = 6.43>
ST_595 : Operation 3043 [4/4] (6.43ns)   --->   "%tmp_29_11 = fadd float %tmp_29_10, %tmp_28_11" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3043 'fadd' 'tmp_29_11' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_595 : Operation 3044 [1/2] (1.23ns)   --->   "%lA_load_13 = load float* %lA_addr_14, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3044 'load' 'lA_load_13' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 596 <SV = 190> <Delay = 7.01>
ST_596 : Operation 3045 [1/1] (0.00ns)   --->   "%tmp_18 = zext i9 %i4_0_reg2mem61_0_i_i to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:29]   --->   Operation 3045 'zext' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_596 : Operation 3046 [1/1] (0.00ns)   --->   "%lr_addr_1 = getelementptr inbounds [256 x float]* @lr, i64 0, i64 %tmp_18" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3046 'getelementptr' 'lr_addr_1' <Predicate = true> <Delay = 0.00>
ST_596 : Operation 3047 [2/2] (1.23ns)   --->   "%lr_load = load float* %lr_addr_1, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3047 'load' 'lr_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_596 : Operation 3048 [3/4] (6.43ns)   --->   "%tmp_29_11 = fadd float %tmp_29_10, %tmp_28_11" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3048 'fadd' 'tmp_29_11' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_596 : Operation 3049 [3/3] (7.01ns)   --->   "%tmp_28_12 = fmul float %lA_load_13, %lp_load_13" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3049 'fmul' 'tmp_28_12' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 597 <SV = 191> <Delay = 7.01>
ST_597 : Operation 3050 [1/2] (1.23ns)   --->   "%lr_load = load float* %lr_addr_1, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3050 'load' 'lr_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_597 : Operation 3051 [2/4] (6.43ns)   --->   "%tmp_29_11 = fadd float %tmp_29_10, %tmp_28_11" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3051 'fadd' 'tmp_29_11' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_597 : Operation 3052 [2/3] (7.01ns)   --->   "%tmp_28_12 = fmul float %lA_load_13, %lp_load_13" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3052 'fmul' 'tmp_28_12' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 598 <SV = 192> <Delay = 7.01>
ST_598 : Operation 3053 [2/2] (1.23ns)   --->   "%ls_load_1 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 0), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3053 'load' 'ls_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_598 : Operation 3054 [3/3] (7.01ns)   --->   "%tmp_25 = fmul float %lr_load, %lA_load" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3054 'fmul' 'tmp_25' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_598 : Operation 3055 [2/2] (1.23ns)   --->   "%ls_load_2 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 1), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3055 'load' 'ls_load_2' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_598 : Operation 3056 [3/3] (7.01ns)   --->   "%tmp_26_1 = fmul float %lr_load, %lA_load_1" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3056 'fmul' 'tmp_26_1' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_598 : Operation 3057 [3/3] (7.01ns)   --->   "%tmp_26_2 = fmul float %lr_load, %lA_load_2" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3057 'fmul' 'tmp_26_2' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_598 : Operation 3058 [3/3] (7.01ns)   --->   "%tmp_26_3 = fmul float %lr_load, %lA_load_3" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3058 'fmul' 'tmp_26_3' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_598 : Operation 3059 [3/3] (7.01ns)   --->   "%tmp_26_4 = fmul float %lr_load, %lA_load_4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3059 'fmul' 'tmp_26_4' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_598 : Operation 3060 [3/3] (7.01ns)   --->   "%tmp_26_5 = fmul float %lr_load, %lA_load_5" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3060 'fmul' 'tmp_26_5' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_598 : Operation 3061 [3/3] (7.01ns)   --->   "%tmp_26_6 = fmul float %lr_load, %lA_load_6" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3061 'fmul' 'tmp_26_6' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_598 : Operation 3062 [3/3] (7.01ns)   --->   "%tmp_26_7 = fmul float %lr_load, %lA_load_7" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3062 'fmul' 'tmp_26_7' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_598 : Operation 3063 [3/3] (7.01ns)   --->   "%tmp_26_8 = fmul float %lr_load, %lA_load_8" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3063 'fmul' 'tmp_26_8' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_598 : Operation 3064 [3/3] (7.01ns)   --->   "%tmp_26_9 = fmul float %lr_load, %lA_load_9" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3064 'fmul' 'tmp_26_9' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_598 : Operation 3065 [3/3] (7.01ns)   --->   "%tmp_26_s = fmul float %lr_load, %lA_load_10" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3065 'fmul' 'tmp_26_s' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_598 : Operation 3066 [3/3] (7.01ns)   --->   "%tmp_26_10 = fmul float %lr_load, %lA_load_11" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3066 'fmul' 'tmp_26_10' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_598 : Operation 3067 [3/3] (7.01ns)   --->   "%tmp_26_11 = fmul float %lr_load, %lA_load_12" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3067 'fmul' 'tmp_26_11' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_598 : Operation 3068 [1/4] (6.43ns)   --->   "%tmp_29_11 = fadd float %tmp_29_10, %tmp_28_11" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3068 'fadd' 'tmp_29_11' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_598 : Operation 3069 [3/3] (7.01ns)   --->   "%tmp_26_12 = fmul float %lr_load, %lA_load_13" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3069 'fmul' 'tmp_26_12' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_598 : Operation 3070 [1/3] (7.01ns)   --->   "%tmp_28_12 = fmul float %lA_load_13, %lp_load_13" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3070 'fmul' 'tmp_28_12' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_598 : Operation 3071 [1/1] (0.00ns)   --->   "%tmp_24_13 = or i16 %tmp_19, 14" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3071 'or' 'tmp_24_13' <Predicate = true> <Delay = 0.00>
ST_598 : Operation 3072 [1/1] (0.00ns)   --->   "%tmp_25_13 = zext i16 %tmp_24_13 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3072 'zext' 'tmp_25_13' <Predicate = true> <Delay = 0.00>
ST_598 : Operation 3073 [1/1] (0.00ns)   --->   "%lA_addr_15 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_13" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3073 'getelementptr' 'lA_addr_15' <Predicate = true> <Delay = 0.00>
ST_598 : Operation 3074 [2/2] (1.23ns)   --->   "%lA_load_14 = load float* %lA_addr_15, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3074 'load' 'lA_load_14' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 599 <SV = 193> <Delay = 7.01>
ST_599 : Operation 3075 [1/2] (1.23ns)   --->   "%ls_load_1 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 0), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3075 'load' 'ls_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_599 : Operation 3076 [2/3] (7.01ns)   --->   "%tmp_25 = fmul float %lr_load, %lA_load" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3076 'fmul' 'tmp_25' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_599 : Operation 3077 [1/2] (1.23ns)   --->   "%ls_load_2 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 1), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3077 'load' 'ls_load_2' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_599 : Operation 3078 [2/3] (7.01ns)   --->   "%tmp_26_1 = fmul float %lr_load, %lA_load_1" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3078 'fmul' 'tmp_26_1' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_599 : Operation 3079 [2/2] (1.23ns)   --->   "%ls_load_3 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 2), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3079 'load' 'ls_load_3' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_599 : Operation 3080 [2/3] (7.01ns)   --->   "%tmp_26_2 = fmul float %lr_load, %lA_load_2" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3080 'fmul' 'tmp_26_2' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_599 : Operation 3081 [2/2] (1.23ns)   --->   "%ls_load_4 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 3), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3081 'load' 'ls_load_4' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_599 : Operation 3082 [2/3] (7.01ns)   --->   "%tmp_26_3 = fmul float %lr_load, %lA_load_3" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3082 'fmul' 'tmp_26_3' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_599 : Operation 3083 [2/3] (7.01ns)   --->   "%tmp_26_4 = fmul float %lr_load, %lA_load_4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3083 'fmul' 'tmp_26_4' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_599 : Operation 3084 [2/3] (7.01ns)   --->   "%tmp_26_5 = fmul float %lr_load, %lA_load_5" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3084 'fmul' 'tmp_26_5' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_599 : Operation 3085 [2/3] (7.01ns)   --->   "%tmp_26_6 = fmul float %lr_load, %lA_load_6" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3085 'fmul' 'tmp_26_6' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_599 : Operation 3086 [2/3] (7.01ns)   --->   "%tmp_26_7 = fmul float %lr_load, %lA_load_7" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3086 'fmul' 'tmp_26_7' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_599 : Operation 3087 [2/3] (7.01ns)   --->   "%tmp_26_8 = fmul float %lr_load, %lA_load_8" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3087 'fmul' 'tmp_26_8' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_599 : Operation 3088 [2/3] (7.01ns)   --->   "%tmp_26_9 = fmul float %lr_load, %lA_load_9" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3088 'fmul' 'tmp_26_9' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_599 : Operation 3089 [2/3] (7.01ns)   --->   "%tmp_26_s = fmul float %lr_load, %lA_load_10" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3089 'fmul' 'tmp_26_s' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_599 : Operation 3090 [2/3] (7.01ns)   --->   "%tmp_26_10 = fmul float %lr_load, %lA_load_11" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3090 'fmul' 'tmp_26_10' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_599 : Operation 3091 [2/3] (7.01ns)   --->   "%tmp_26_11 = fmul float %lr_load, %lA_load_12" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3091 'fmul' 'tmp_26_11' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_599 : Operation 3092 [2/3] (7.01ns)   --->   "%tmp_26_12 = fmul float %lr_load, %lA_load_13" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3092 'fmul' 'tmp_26_12' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_599 : Operation 3093 [4/4] (6.43ns)   --->   "%tmp_29_12 = fadd float %tmp_29_11, %tmp_28_12" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3093 'fadd' 'tmp_29_12' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_599 : Operation 3094 [1/2] (1.23ns)   --->   "%lA_load_14 = load float* %lA_addr_15, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3094 'load' 'lA_load_14' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 600 <SV = 194> <Delay = 7.01>
ST_600 : Operation 3095 [1/3] (7.01ns)   --->   "%tmp_25 = fmul float %lr_load, %lA_load" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3095 'fmul' 'tmp_25' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_600 : Operation 3096 [1/3] (7.01ns)   --->   "%tmp_26_1 = fmul float %lr_load, %lA_load_1" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3096 'fmul' 'tmp_26_1' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_600 : Operation 3097 [1/2] (1.23ns)   --->   "%ls_load_3 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 2), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3097 'load' 'ls_load_3' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_600 : Operation 3098 [1/3] (7.01ns)   --->   "%tmp_26_2 = fmul float %lr_load, %lA_load_2" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3098 'fmul' 'tmp_26_2' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_600 : Operation 3099 [1/2] (1.23ns)   --->   "%ls_load_4 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 3), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3099 'load' 'ls_load_4' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_600 : Operation 3100 [1/3] (7.01ns)   --->   "%tmp_26_3 = fmul float %lr_load, %lA_load_3" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3100 'fmul' 'tmp_26_3' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_600 : Operation 3101 [2/2] (1.23ns)   --->   "%ls_load_5 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 4), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3101 'load' 'ls_load_5' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_600 : Operation 3102 [1/3] (7.01ns)   --->   "%tmp_26_4 = fmul float %lr_load, %lA_load_4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3102 'fmul' 'tmp_26_4' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_600 : Operation 3103 [2/2] (1.23ns)   --->   "%ls_load_6 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 5), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3103 'load' 'ls_load_6' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_600 : Operation 3104 [1/3] (7.01ns)   --->   "%tmp_26_5 = fmul float %lr_load, %lA_load_5" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3104 'fmul' 'tmp_26_5' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_600 : Operation 3105 [1/3] (7.01ns)   --->   "%tmp_26_6 = fmul float %lr_load, %lA_load_6" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3105 'fmul' 'tmp_26_6' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_600 : Operation 3106 [1/3] (7.01ns)   --->   "%tmp_26_7 = fmul float %lr_load, %lA_load_7" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3106 'fmul' 'tmp_26_7' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_600 : Operation 3107 [1/3] (7.01ns)   --->   "%tmp_26_8 = fmul float %lr_load, %lA_load_8" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3107 'fmul' 'tmp_26_8' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_600 : Operation 3108 [1/3] (7.01ns)   --->   "%tmp_26_9 = fmul float %lr_load, %lA_load_9" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3108 'fmul' 'tmp_26_9' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_600 : Operation 3109 [1/3] (7.01ns)   --->   "%tmp_26_s = fmul float %lr_load, %lA_load_10" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3109 'fmul' 'tmp_26_s' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_600 : Operation 3110 [1/3] (7.01ns)   --->   "%tmp_26_10 = fmul float %lr_load, %lA_load_11" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3110 'fmul' 'tmp_26_10' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_600 : Operation 3111 [1/3] (7.01ns)   --->   "%tmp_26_11 = fmul float %lr_load, %lA_load_12" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3111 'fmul' 'tmp_26_11' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_600 : Operation 3112 [1/3] (7.01ns)   --->   "%tmp_26_12 = fmul float %lr_load, %lA_load_13" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3112 'fmul' 'tmp_26_12' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_600 : Operation 3113 [3/4] (6.43ns)   --->   "%tmp_29_12 = fadd float %tmp_29_11, %tmp_28_12" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3113 'fadd' 'tmp_29_12' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_600 : Operation 3114 [3/3] (7.01ns)   --->   "%tmp_26_13 = fmul float %lr_load, %lA_load_14" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3114 'fmul' 'tmp_26_13' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_600 : Operation 3115 [3/3] (7.01ns)   --->   "%tmp_28_13 = fmul float %lA_load_14, %lp_load_14" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3115 'fmul' 'tmp_28_13' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 601 <SV = 195> <Delay = 7.01>
ST_601 : Operation 3116 [4/4] (6.43ns)   --->   "%tmp_26 = fadd float %ls_load_1, %tmp_25" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3116 'fadd' 'tmp_26' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_601 : Operation 3117 [4/4] (6.43ns)   --->   "%tmp_27_1 = fadd float %ls_load_2, %tmp_26_1" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3117 'fadd' 'tmp_27_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_601 : Operation 3118 [4/4] (6.43ns)   --->   "%tmp_27_2 = fadd float %ls_load_3, %tmp_26_2" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3118 'fadd' 'tmp_27_2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_601 : Operation 3119 [4/4] (6.43ns)   --->   "%tmp_27_3 = fadd float %ls_load_4, %tmp_26_3" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3119 'fadd' 'tmp_27_3' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_601 : Operation 3120 [1/2] (1.23ns)   --->   "%ls_load_5 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 4), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3120 'load' 'ls_load_5' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_601 : Operation 3121 [1/2] (1.23ns)   --->   "%ls_load_6 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 5), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3121 'load' 'ls_load_6' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_601 : Operation 3122 [2/2] (1.23ns)   --->   "%ls_load_7 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 6), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3122 'load' 'ls_load_7' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_601 : Operation 3123 [2/2] (1.23ns)   --->   "%ls_load_8 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 7), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3123 'load' 'ls_load_8' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_601 : Operation 3124 [2/4] (6.43ns)   --->   "%tmp_29_12 = fadd float %tmp_29_11, %tmp_28_12" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3124 'fadd' 'tmp_29_12' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_601 : Operation 3125 [2/3] (7.01ns)   --->   "%tmp_26_13 = fmul float %lr_load, %lA_load_14" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3125 'fmul' 'tmp_26_13' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_601 : Operation 3126 [2/3] (7.01ns)   --->   "%tmp_28_13 = fmul float %lA_load_14, %lp_load_14" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3126 'fmul' 'tmp_28_13' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 602 <SV = 196> <Delay = 7.01>
ST_602 : Operation 3127 [3/4] (6.43ns)   --->   "%tmp_26 = fadd float %ls_load_1, %tmp_25" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3127 'fadd' 'tmp_26' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_602 : Operation 3128 [3/4] (6.43ns)   --->   "%tmp_27_1 = fadd float %ls_load_2, %tmp_26_1" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3128 'fadd' 'tmp_27_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_602 : Operation 3129 [3/4] (6.43ns)   --->   "%tmp_27_2 = fadd float %ls_load_3, %tmp_26_2" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3129 'fadd' 'tmp_27_2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_602 : Operation 3130 [3/4] (6.43ns)   --->   "%tmp_27_3 = fadd float %ls_load_4, %tmp_26_3" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3130 'fadd' 'tmp_27_3' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_602 : Operation 3131 [4/4] (6.43ns)   --->   "%tmp_27_4 = fadd float %ls_load_5, %tmp_26_4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3131 'fadd' 'tmp_27_4' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_602 : Operation 3132 [4/4] (6.43ns)   --->   "%tmp_27_5 = fadd float %ls_load_6, %tmp_26_5" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3132 'fadd' 'tmp_27_5' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_602 : Operation 3133 [1/2] (1.23ns)   --->   "%ls_load_7 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 6), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3133 'load' 'ls_load_7' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_602 : Operation 3134 [1/2] (1.23ns)   --->   "%ls_load_8 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 7), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3134 'load' 'ls_load_8' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_602 : Operation 3135 [2/2] (1.23ns)   --->   "%ls_load_9 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 8), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3135 'load' 'ls_load_9' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_602 : Operation 3136 [2/2] (1.23ns)   --->   "%ls_load_10 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 9), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3136 'load' 'ls_load_10' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_602 : Operation 3137 [1/4] (6.43ns)   --->   "%tmp_29_12 = fadd float %tmp_29_11, %tmp_28_12" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3137 'fadd' 'tmp_29_12' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_602 : Operation 3138 [1/3] (7.01ns)   --->   "%tmp_26_13 = fmul float %lr_load, %lA_load_14" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3138 'fmul' 'tmp_26_13' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_602 : Operation 3139 [1/3] (7.01ns)   --->   "%tmp_28_13 = fmul float %lA_load_14, %lp_load_14" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3139 'fmul' 'tmp_28_13' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_602 : Operation 3140 [1/1] (0.00ns)   --->   "%tmp_24_14 = or i16 %tmp_19, 15" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3140 'or' 'tmp_24_14' <Predicate = true> <Delay = 0.00>
ST_602 : Operation 3141 [1/1] (0.00ns)   --->   "%tmp_25_14 = zext i16 %tmp_24_14 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3141 'zext' 'tmp_25_14' <Predicate = true> <Delay = 0.00>
ST_602 : Operation 3142 [1/1] (0.00ns)   --->   "%lA_addr_16 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_14" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3142 'getelementptr' 'lA_addr_16' <Predicate = true> <Delay = 0.00>
ST_602 : Operation 3143 [2/2] (1.23ns)   --->   "%lA_load_15 = load float* %lA_addr_16, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3143 'load' 'lA_load_15' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 603 <SV = 197> <Delay = 6.43>
ST_603 : Operation 3144 [2/4] (6.43ns)   --->   "%tmp_26 = fadd float %ls_load_1, %tmp_25" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3144 'fadd' 'tmp_26' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_603 : Operation 3145 [2/4] (6.43ns)   --->   "%tmp_27_1 = fadd float %ls_load_2, %tmp_26_1" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3145 'fadd' 'tmp_27_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_603 : Operation 3146 [2/4] (6.43ns)   --->   "%tmp_27_2 = fadd float %ls_load_3, %tmp_26_2" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3146 'fadd' 'tmp_27_2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_603 : Operation 3147 [2/4] (6.43ns)   --->   "%tmp_27_3 = fadd float %ls_load_4, %tmp_26_3" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3147 'fadd' 'tmp_27_3' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_603 : Operation 3148 [3/4] (6.43ns)   --->   "%tmp_27_4 = fadd float %ls_load_5, %tmp_26_4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3148 'fadd' 'tmp_27_4' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_603 : Operation 3149 [3/4] (6.43ns)   --->   "%tmp_27_5 = fadd float %ls_load_6, %tmp_26_5" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3149 'fadd' 'tmp_27_5' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_603 : Operation 3150 [4/4] (6.43ns)   --->   "%tmp_27_6 = fadd float %ls_load_7, %tmp_26_6" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3150 'fadd' 'tmp_27_6' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_603 : Operation 3151 [4/4] (6.43ns)   --->   "%tmp_27_7 = fadd float %ls_load_8, %tmp_26_7" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3151 'fadd' 'tmp_27_7' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_603 : Operation 3152 [1/2] (1.23ns)   --->   "%ls_load_9 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 8), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3152 'load' 'ls_load_9' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_603 : Operation 3153 [1/2] (1.23ns)   --->   "%ls_load_10 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 9), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3153 'load' 'ls_load_10' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_603 : Operation 3154 [2/2] (1.23ns)   --->   "%ls_load_11 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 10), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3154 'load' 'ls_load_11' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_603 : Operation 3155 [2/2] (1.23ns)   --->   "%ls_load_12 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 11), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3155 'load' 'ls_load_12' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_603 : Operation 3156 [4/4] (6.43ns)   --->   "%tmp_29_13 = fadd float %tmp_29_12, %tmp_28_13" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3156 'fadd' 'tmp_29_13' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_603 : Operation 3157 [1/2] (1.23ns)   --->   "%lA_load_15 = load float* %lA_addr_16, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3157 'load' 'lA_load_15' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 604 <SV = 198> <Delay = 7.01>
ST_604 : Operation 3158 [1/4] (6.43ns)   --->   "%tmp_26 = fadd float %ls_load_1, %tmp_25" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3158 'fadd' 'tmp_26' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_604 : Operation 3159 [1/4] (6.43ns)   --->   "%tmp_27_1 = fadd float %ls_load_2, %tmp_26_1" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3159 'fadd' 'tmp_27_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_604 : Operation 3160 [1/4] (6.43ns)   --->   "%tmp_27_2 = fadd float %ls_load_3, %tmp_26_2" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3160 'fadd' 'tmp_27_2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_604 : Operation 3161 [1/4] (6.43ns)   --->   "%tmp_27_3 = fadd float %ls_load_4, %tmp_26_3" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3161 'fadd' 'tmp_27_3' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_604 : Operation 3162 [2/4] (6.43ns)   --->   "%tmp_27_4 = fadd float %ls_load_5, %tmp_26_4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3162 'fadd' 'tmp_27_4' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_604 : Operation 3163 [2/4] (6.43ns)   --->   "%tmp_27_5 = fadd float %ls_load_6, %tmp_26_5" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3163 'fadd' 'tmp_27_5' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_604 : Operation 3164 [3/4] (6.43ns)   --->   "%tmp_27_6 = fadd float %ls_load_7, %tmp_26_6" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3164 'fadd' 'tmp_27_6' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_604 : Operation 3165 [3/4] (6.43ns)   --->   "%tmp_27_7 = fadd float %ls_load_8, %tmp_26_7" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3165 'fadd' 'tmp_27_7' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_604 : Operation 3166 [4/4] (6.43ns)   --->   "%tmp_27_8 = fadd float %ls_load_9, %tmp_26_8" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3166 'fadd' 'tmp_27_8' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_604 : Operation 3167 [4/4] (6.43ns)   --->   "%tmp_27_9 = fadd float %ls_load_10, %tmp_26_9" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3167 'fadd' 'tmp_27_9' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_604 : Operation 3168 [1/2] (1.23ns)   --->   "%ls_load_11 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 10), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3168 'load' 'ls_load_11' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_604 : Operation 3169 [1/2] (1.23ns)   --->   "%ls_load_12 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 11), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3169 'load' 'ls_load_12' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_604 : Operation 3170 [2/2] (1.23ns)   --->   "%ls_load_13 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 12), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3170 'load' 'ls_load_13' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_604 : Operation 3171 [2/2] (1.23ns)   --->   "%ls_load_14 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 13), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3171 'load' 'ls_load_14' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_604 : Operation 3172 [3/4] (6.43ns)   --->   "%tmp_29_13 = fadd float %tmp_29_12, %tmp_28_13" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3172 'fadd' 'tmp_29_13' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_604 : Operation 3173 [3/3] (7.01ns)   --->   "%tmp_26_14 = fmul float %lr_load, %lA_load_15" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3173 'fmul' 'tmp_26_14' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_604 : Operation 3174 [3/3] (7.01ns)   --->   "%tmp_28_14 = fmul float %lA_load_15, %lp_load_15" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3174 'fmul' 'tmp_28_14' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 605 <SV = 199> <Delay = 7.01>
ST_605 : Operation 3175 [1/4] (6.43ns)   --->   "%tmp_27_4 = fadd float %ls_load_5, %tmp_26_4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3175 'fadd' 'tmp_27_4' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_605 : Operation 3176 [1/4] (6.43ns)   --->   "%tmp_27_5 = fadd float %ls_load_6, %tmp_26_5" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3176 'fadd' 'tmp_27_5' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_605 : Operation 3177 [2/4] (6.43ns)   --->   "%tmp_27_6 = fadd float %ls_load_7, %tmp_26_6" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3177 'fadd' 'tmp_27_6' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_605 : Operation 3178 [2/4] (6.43ns)   --->   "%tmp_27_7 = fadd float %ls_load_8, %tmp_26_7" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3178 'fadd' 'tmp_27_7' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_605 : Operation 3179 [3/4] (6.43ns)   --->   "%tmp_27_8 = fadd float %ls_load_9, %tmp_26_8" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3179 'fadd' 'tmp_27_8' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_605 : Operation 3180 [3/4] (6.43ns)   --->   "%tmp_27_9 = fadd float %ls_load_10, %tmp_26_9" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3180 'fadd' 'tmp_27_9' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_605 : Operation 3181 [4/4] (6.43ns)   --->   "%tmp_27_s = fadd float %ls_load_11, %tmp_26_s" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3181 'fadd' 'tmp_27_s' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_605 : Operation 3182 [4/4] (6.43ns)   --->   "%tmp_27_10 = fadd float %ls_load_12, %tmp_26_10" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3182 'fadd' 'tmp_27_10' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_605 : Operation 3183 [1/2] (1.23ns)   --->   "%ls_load_13 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 12), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3183 'load' 'ls_load_13' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_605 : Operation 3184 [1/2] (1.23ns)   --->   "%ls_load_14 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 13), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3184 'load' 'ls_load_14' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_605 : Operation 3185 [2/2] (1.23ns)   --->   "%ls_load_15 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 14), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3185 'load' 'ls_load_15' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_605 : Operation 3186 [2/4] (6.43ns)   --->   "%tmp_29_13 = fadd float %tmp_29_12, %tmp_28_13" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3186 'fadd' 'tmp_29_13' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_605 : Operation 3187 [2/2] (1.23ns)   --->   "%ls_load_16 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 15), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3187 'load' 'ls_load_16' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_605 : Operation 3188 [2/3] (7.01ns)   --->   "%tmp_26_14 = fmul float %lr_load, %lA_load_15" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3188 'fmul' 'tmp_26_14' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_605 : Operation 3189 [2/3] (7.01ns)   --->   "%tmp_28_14 = fmul float %lA_load_15, %lp_load_15" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3189 'fmul' 'tmp_28_14' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 606 <SV = 200> <Delay = 7.01>
ST_606 : Operation 3190 [1/4] (6.43ns)   --->   "%tmp_27_6 = fadd float %ls_load_7, %tmp_26_6" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3190 'fadd' 'tmp_27_6' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_606 : Operation 3191 [1/4] (6.43ns)   --->   "%tmp_27_7 = fadd float %ls_load_8, %tmp_26_7" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3191 'fadd' 'tmp_27_7' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_606 : Operation 3192 [2/4] (6.43ns)   --->   "%tmp_27_8 = fadd float %ls_load_9, %tmp_26_8" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3192 'fadd' 'tmp_27_8' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_606 : Operation 3193 [2/4] (6.43ns)   --->   "%tmp_27_9 = fadd float %ls_load_10, %tmp_26_9" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3193 'fadd' 'tmp_27_9' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_606 : Operation 3194 [3/4] (6.43ns)   --->   "%tmp_27_s = fadd float %ls_load_11, %tmp_26_s" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3194 'fadd' 'tmp_27_s' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_606 : Operation 3195 [3/4] (6.43ns)   --->   "%tmp_27_10 = fadd float %ls_load_12, %tmp_26_10" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3195 'fadd' 'tmp_27_10' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_606 : Operation 3196 [4/4] (6.43ns)   --->   "%tmp_27_11 = fadd float %ls_load_13, %tmp_26_11" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3196 'fadd' 'tmp_27_11' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_606 : Operation 3197 [4/4] (6.43ns)   --->   "%tmp_27_12 = fadd float %ls_load_14, %tmp_26_12" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3197 'fadd' 'tmp_27_12' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_606 : Operation 3198 [1/2] (1.23ns)   --->   "%ls_load_15 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 14), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3198 'load' 'ls_load_15' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_606 : Operation 3199 [1/4] (6.43ns)   --->   "%tmp_29_13 = fadd float %tmp_29_12, %tmp_28_13" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3199 'fadd' 'tmp_29_13' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_606 : Operation 3200 [1/2] (1.23ns)   --->   "%ls_load_16 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 15), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3200 'load' 'ls_load_16' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_606 : Operation 3201 [1/3] (7.01ns)   --->   "%tmp_26_14 = fmul float %lr_load, %lA_load_15" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3201 'fmul' 'tmp_26_14' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_606 : Operation 3202 [1/3] (7.01ns)   --->   "%tmp_28_14 = fmul float %lA_load_15, %lp_load_15" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3202 'fmul' 'tmp_28_14' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_606 : Operation 3203 [2/2] (1.23ns)   --->   "%ls_load_17 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 16), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3203 'load' 'ls_load_17' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_606 : Operation 3204 [1/1] (0.00ns)   --->   "%tmp_24_15 = or i16 %tmp_19, 16" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3204 'or' 'tmp_24_15' <Predicate = true> <Delay = 0.00>
ST_606 : Operation 3205 [1/1] (0.00ns)   --->   "%tmp_25_15 = zext i16 %tmp_24_15 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3205 'zext' 'tmp_25_15' <Predicate = true> <Delay = 0.00>
ST_606 : Operation 3206 [1/1] (0.00ns)   --->   "%lA_addr_17 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_15" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3206 'getelementptr' 'lA_addr_17' <Predicate = true> <Delay = 0.00>
ST_606 : Operation 3207 [2/2] (1.23ns)   --->   "%lA_load_16 = load float* %lA_addr_17, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3207 'load' 'lA_load_16' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_606 : Operation 3208 [2/2] (1.23ns)   --->   "%ls_load_18 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 17), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3208 'load' 'ls_load_18' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 607 <SV = 201> <Delay = 6.43>
ST_607 : Operation 3209 [1/4] (6.43ns)   --->   "%tmp_27_8 = fadd float %ls_load_9, %tmp_26_8" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3209 'fadd' 'tmp_27_8' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_607 : Operation 3210 [1/4] (6.43ns)   --->   "%tmp_27_9 = fadd float %ls_load_10, %tmp_26_9" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3210 'fadd' 'tmp_27_9' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_607 : Operation 3211 [2/4] (6.43ns)   --->   "%tmp_27_s = fadd float %ls_load_11, %tmp_26_s" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3211 'fadd' 'tmp_27_s' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_607 : Operation 3212 [2/4] (6.43ns)   --->   "%tmp_27_10 = fadd float %ls_load_12, %tmp_26_10" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3212 'fadd' 'tmp_27_10' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_607 : Operation 3213 [3/4] (6.43ns)   --->   "%tmp_27_11 = fadd float %ls_load_13, %tmp_26_11" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3213 'fadd' 'tmp_27_11' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_607 : Operation 3214 [3/4] (6.43ns)   --->   "%tmp_27_12 = fadd float %ls_load_14, %tmp_26_12" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3214 'fadd' 'tmp_27_12' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_607 : Operation 3215 [4/4] (6.43ns)   --->   "%tmp_27_13 = fadd float %ls_load_15, %tmp_26_13" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3215 'fadd' 'tmp_27_13' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_607 : Operation 3216 [4/4] (6.43ns)   --->   "%tmp_27_14 = fadd float %ls_load_16, %tmp_26_14" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3216 'fadd' 'tmp_27_14' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_607 : Operation 3217 [4/4] (6.43ns)   --->   "%tmp_29_14 = fadd float %tmp_29_13, %tmp_28_14" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3217 'fadd' 'tmp_29_14' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_607 : Operation 3218 [1/2] (1.23ns)   --->   "%ls_load_17 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 16), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3218 'load' 'ls_load_17' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_607 : Operation 3219 [1/2] (1.23ns)   --->   "%lA_load_16 = load float* %lA_addr_17, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3219 'load' 'lA_load_16' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_607 : Operation 3220 [1/2] (1.23ns)   --->   "%ls_load_18 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 17), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3220 'load' 'ls_load_18' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_607 : Operation 3221 [2/2] (1.23ns)   --->   "%ls_load_19 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 18), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3221 'load' 'ls_load_19' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_607 : Operation 3222 [2/2] (1.23ns)   --->   "%ls_load_20 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 19), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3222 'load' 'ls_load_20' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 608 <SV = 202> <Delay = 7.01>
ST_608 : Operation 3223 [1/4] (6.43ns)   --->   "%tmp_27_s = fadd float %ls_load_11, %tmp_26_s" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3223 'fadd' 'tmp_27_s' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_608 : Operation 3224 [1/4] (6.43ns)   --->   "%tmp_27_10 = fadd float %ls_load_12, %tmp_26_10" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3224 'fadd' 'tmp_27_10' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_608 : Operation 3225 [2/4] (6.43ns)   --->   "%tmp_27_11 = fadd float %ls_load_13, %tmp_26_11" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3225 'fadd' 'tmp_27_11' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_608 : Operation 3226 [2/4] (6.43ns)   --->   "%tmp_27_12 = fadd float %ls_load_14, %tmp_26_12" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3226 'fadd' 'tmp_27_12' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_608 : Operation 3227 [3/4] (6.43ns)   --->   "%tmp_27_13 = fadd float %ls_load_15, %tmp_26_13" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3227 'fadd' 'tmp_27_13' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_608 : Operation 3228 [3/4] (6.43ns)   --->   "%tmp_27_14 = fadd float %ls_load_16, %tmp_26_14" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3228 'fadd' 'tmp_27_14' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_608 : Operation 3229 [3/4] (6.43ns)   --->   "%tmp_29_14 = fadd float %tmp_29_13, %tmp_28_14" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3229 'fadd' 'tmp_29_14' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_608 : Operation 3230 [3/3] (7.01ns)   --->   "%tmp_26_15 = fmul float %lr_load, %lA_load_16" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3230 'fmul' 'tmp_26_15' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_608 : Operation 3231 [3/3] (7.01ns)   --->   "%tmp_28_15 = fmul float %lA_load_16, %lp_load_16" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3231 'fmul' 'tmp_28_15' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_608 : Operation 3232 [1/2] (1.23ns)   --->   "%ls_load_19 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 18), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3232 'load' 'ls_load_19' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_608 : Operation 3233 [1/2] (1.23ns)   --->   "%ls_load_20 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 19), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3233 'load' 'ls_load_20' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_608 : Operation 3234 [2/2] (1.23ns)   --->   "%ls_load_21 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 20), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3234 'load' 'ls_load_21' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_608 : Operation 3235 [2/2] (1.23ns)   --->   "%ls_load_22 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 21), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3235 'load' 'ls_load_22' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 609 <SV = 203> <Delay = 7.01>
ST_609 : Operation 3236 [1/4] (6.43ns)   --->   "%tmp_27_11 = fadd float %ls_load_13, %tmp_26_11" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3236 'fadd' 'tmp_27_11' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_609 : Operation 3237 [1/4] (6.43ns)   --->   "%tmp_27_12 = fadd float %ls_load_14, %tmp_26_12" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3237 'fadd' 'tmp_27_12' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_609 : Operation 3238 [2/4] (6.43ns)   --->   "%tmp_27_13 = fadd float %ls_load_15, %tmp_26_13" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3238 'fadd' 'tmp_27_13' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_609 : Operation 3239 [2/4] (6.43ns)   --->   "%tmp_27_14 = fadd float %ls_load_16, %tmp_26_14" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3239 'fadd' 'tmp_27_14' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_609 : Operation 3240 [2/4] (6.43ns)   --->   "%tmp_29_14 = fadd float %tmp_29_13, %tmp_28_14" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3240 'fadd' 'tmp_29_14' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_609 : Operation 3241 [2/3] (7.01ns)   --->   "%tmp_26_15 = fmul float %lr_load, %lA_load_16" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3241 'fmul' 'tmp_26_15' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_609 : Operation 3242 [2/3] (7.01ns)   --->   "%tmp_28_15 = fmul float %lA_load_16, %lp_load_16" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3242 'fmul' 'tmp_28_15' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_609 : Operation 3243 [1/2] (1.23ns)   --->   "%ls_load_21 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 20), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3243 'load' 'ls_load_21' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_609 : Operation 3244 [1/2] (1.23ns)   --->   "%ls_load_22 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 21), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3244 'load' 'ls_load_22' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_609 : Operation 3245 [2/2] (1.23ns)   --->   "%ls_load_23 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 22), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3245 'load' 'ls_load_23' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_609 : Operation 3246 [2/2] (1.23ns)   --->   "%ls_load_24 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 23), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3246 'load' 'ls_load_24' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 610 <SV = 204> <Delay = 7.01>
ST_610 : Operation 3247 [1/4] (6.43ns)   --->   "%tmp_27_13 = fadd float %ls_load_15, %tmp_26_13" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3247 'fadd' 'tmp_27_13' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_610 : Operation 3248 [1/4] (6.43ns)   --->   "%tmp_27_14 = fadd float %ls_load_16, %tmp_26_14" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3248 'fadd' 'tmp_27_14' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_610 : Operation 3249 [1/4] (6.43ns)   --->   "%tmp_29_14 = fadd float %tmp_29_13, %tmp_28_14" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3249 'fadd' 'tmp_29_14' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_610 : Operation 3250 [1/3] (7.01ns)   --->   "%tmp_26_15 = fmul float %lr_load, %lA_load_16" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3250 'fmul' 'tmp_26_15' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_610 : Operation 3251 [1/3] (7.01ns)   --->   "%tmp_28_15 = fmul float %lA_load_16, %lp_load_16" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3251 'fmul' 'tmp_28_15' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_610 : Operation 3252 [1/1] (0.00ns)   --->   "%tmp_24_16 = or i16 %tmp_19, 17" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3252 'or' 'tmp_24_16' <Predicate = true> <Delay = 0.00>
ST_610 : Operation 3253 [1/1] (0.00ns)   --->   "%tmp_25_16 = zext i16 %tmp_24_16 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3253 'zext' 'tmp_25_16' <Predicate = true> <Delay = 0.00>
ST_610 : Operation 3254 [1/1] (0.00ns)   --->   "%lA_addr_18 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_16" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3254 'getelementptr' 'lA_addr_18' <Predicate = true> <Delay = 0.00>
ST_610 : Operation 3255 [2/2] (1.23ns)   --->   "%lA_load_17 = load float* %lA_addr_18, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3255 'load' 'lA_load_17' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_610 : Operation 3256 [1/2] (1.23ns)   --->   "%ls_load_23 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 22), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3256 'load' 'ls_load_23' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_610 : Operation 3257 [1/2] (1.23ns)   --->   "%ls_load_24 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 23), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3257 'load' 'ls_load_24' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_610 : Operation 3258 [2/2] (1.23ns)   --->   "%ls_load_25 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 24), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3258 'load' 'ls_load_25' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_610 : Operation 3259 [2/2] (1.23ns)   --->   "%ls_load_26 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 25), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3259 'load' 'ls_load_26' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 611 <SV = 205> <Delay = 6.43>
ST_611 : Operation 3260 [4/4] (6.43ns)   --->   "%tmp_27_15 = fadd float %ls_load_17, %tmp_26_15" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3260 'fadd' 'tmp_27_15' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_611 : Operation 3261 [4/4] (6.43ns)   --->   "%tmp_29_15 = fadd float %tmp_29_14, %tmp_28_15" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3261 'fadd' 'tmp_29_15' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_611 : Operation 3262 [1/2] (1.23ns)   --->   "%lA_load_17 = load float* %lA_addr_18, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3262 'load' 'lA_load_17' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_611 : Operation 3263 [1/2] (1.23ns)   --->   "%ls_load_25 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 24), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3263 'load' 'ls_load_25' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_611 : Operation 3264 [1/2] (1.23ns)   --->   "%ls_load_26 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 25), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3264 'load' 'ls_load_26' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_611 : Operation 3265 [2/2] (1.23ns)   --->   "%ls_load_27 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 26), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3265 'load' 'ls_load_27' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_611 : Operation 3266 [2/2] (1.23ns)   --->   "%ls_load_28 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 27), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3266 'load' 'ls_load_28' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 612 <SV = 206> <Delay = 7.01>
ST_612 : Operation 3267 [3/4] (6.43ns)   --->   "%tmp_27_15 = fadd float %ls_load_17, %tmp_26_15" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3267 'fadd' 'tmp_27_15' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_612 : Operation 3268 [3/4] (6.43ns)   --->   "%tmp_29_15 = fadd float %tmp_29_14, %tmp_28_15" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3268 'fadd' 'tmp_29_15' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_612 : Operation 3269 [3/3] (7.01ns)   --->   "%tmp_26_16 = fmul float %lr_load, %lA_load_17" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3269 'fmul' 'tmp_26_16' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_612 : Operation 3270 [3/3] (7.01ns)   --->   "%tmp_28_16 = fmul float %lA_load_17, %lp_load_17" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3270 'fmul' 'tmp_28_16' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_612 : Operation 3271 [1/2] (1.23ns)   --->   "%ls_load_27 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 26), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3271 'load' 'ls_load_27' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_612 : Operation 3272 [1/2] (1.23ns)   --->   "%ls_load_28 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 27), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3272 'load' 'ls_load_28' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_612 : Operation 3273 [2/2] (1.23ns)   --->   "%ls_load_29 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 28), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3273 'load' 'ls_load_29' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_612 : Operation 3274 [2/2] (1.23ns)   --->   "%ls_load_30 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 29), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3274 'load' 'ls_load_30' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 613 <SV = 207> <Delay = 7.01>
ST_613 : Operation 3275 [2/4] (6.43ns)   --->   "%tmp_27_15 = fadd float %ls_load_17, %tmp_26_15" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3275 'fadd' 'tmp_27_15' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_613 : Operation 3276 [2/4] (6.43ns)   --->   "%tmp_29_15 = fadd float %tmp_29_14, %tmp_28_15" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3276 'fadd' 'tmp_29_15' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_613 : Operation 3277 [2/3] (7.01ns)   --->   "%tmp_26_16 = fmul float %lr_load, %lA_load_17" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3277 'fmul' 'tmp_26_16' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_613 : Operation 3278 [2/3] (7.01ns)   --->   "%tmp_28_16 = fmul float %lA_load_17, %lp_load_17" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3278 'fmul' 'tmp_28_16' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_613 : Operation 3279 [1/2] (1.23ns)   --->   "%ls_load_29 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 28), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3279 'load' 'ls_load_29' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_613 : Operation 3280 [1/2] (1.23ns)   --->   "%ls_load_30 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 29), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3280 'load' 'ls_load_30' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_613 : Operation 3281 [2/2] (1.23ns)   --->   "%ls_load_31 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 30), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3281 'load' 'ls_load_31' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_613 : Operation 3282 [2/2] (1.23ns)   --->   "%ls_load_32 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 31), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3282 'load' 'ls_load_32' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 614 <SV = 208> <Delay = 7.01>
ST_614 : Operation 3283 [1/4] (6.43ns)   --->   "%tmp_27_15 = fadd float %ls_load_17, %tmp_26_15" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3283 'fadd' 'tmp_27_15' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_614 : Operation 3284 [1/4] (6.43ns)   --->   "%tmp_29_15 = fadd float %tmp_29_14, %tmp_28_15" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3284 'fadd' 'tmp_29_15' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_614 : Operation 3285 [1/3] (7.01ns)   --->   "%tmp_26_16 = fmul float %lr_load, %lA_load_17" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3285 'fmul' 'tmp_26_16' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_614 : Operation 3286 [1/3] (7.01ns)   --->   "%tmp_28_16 = fmul float %lA_load_17, %lp_load_17" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3286 'fmul' 'tmp_28_16' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_614 : Operation 3287 [1/1] (0.00ns)   --->   "%tmp_24_17 = or i16 %tmp_19, 18" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3287 'or' 'tmp_24_17' <Predicate = true> <Delay = 0.00>
ST_614 : Operation 3288 [1/1] (0.00ns)   --->   "%tmp_25_17 = zext i16 %tmp_24_17 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3288 'zext' 'tmp_25_17' <Predicate = true> <Delay = 0.00>
ST_614 : Operation 3289 [1/1] (0.00ns)   --->   "%lA_addr_19 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_17" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3289 'getelementptr' 'lA_addr_19' <Predicate = true> <Delay = 0.00>
ST_614 : Operation 3290 [2/2] (1.23ns)   --->   "%lA_load_18 = load float* %lA_addr_19, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3290 'load' 'lA_load_18' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_614 : Operation 3291 [1/2] (1.23ns)   --->   "%ls_load_31 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 30), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3291 'load' 'ls_load_31' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_614 : Operation 3292 [1/2] (1.23ns)   --->   "%ls_load_32 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 31), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3292 'load' 'ls_load_32' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_614 : Operation 3293 [2/2] (1.23ns)   --->   "%ls_load_33 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 32), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3293 'load' 'ls_load_33' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_614 : Operation 3294 [2/2] (1.23ns)   --->   "%ls_load_34 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 33), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3294 'load' 'ls_load_34' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 615 <SV = 209> <Delay = 6.43>
ST_615 : Operation 3295 [4/4] (6.43ns)   --->   "%tmp_27_16 = fadd float %ls_load_18, %tmp_26_16" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3295 'fadd' 'tmp_27_16' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_615 : Operation 3296 [4/4] (6.43ns)   --->   "%tmp_29_16 = fadd float %tmp_29_15, %tmp_28_16" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3296 'fadd' 'tmp_29_16' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_615 : Operation 3297 [1/2] (1.23ns)   --->   "%lA_load_18 = load float* %lA_addr_19, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3297 'load' 'lA_load_18' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_615 : Operation 3298 [1/2] (1.23ns)   --->   "%ls_load_33 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 32), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3298 'load' 'ls_load_33' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_615 : Operation 3299 [1/2] (1.23ns)   --->   "%ls_load_34 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 33), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3299 'load' 'ls_load_34' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_615 : Operation 3300 [2/2] (1.23ns)   --->   "%ls_load_35 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 34), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3300 'load' 'ls_load_35' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_615 : Operation 3301 [2/2] (1.23ns)   --->   "%ls_load_36 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 35), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3301 'load' 'ls_load_36' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 616 <SV = 210> <Delay = 7.01>
ST_616 : Operation 3302 [3/4] (6.43ns)   --->   "%tmp_27_16 = fadd float %ls_load_18, %tmp_26_16" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3302 'fadd' 'tmp_27_16' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_616 : Operation 3303 [3/4] (6.43ns)   --->   "%tmp_29_16 = fadd float %tmp_29_15, %tmp_28_16" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3303 'fadd' 'tmp_29_16' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_616 : Operation 3304 [3/3] (7.01ns)   --->   "%tmp_26_17 = fmul float %lr_load, %lA_load_18" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3304 'fmul' 'tmp_26_17' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_616 : Operation 3305 [3/3] (7.01ns)   --->   "%tmp_28_17 = fmul float %lA_load_18, %lp_load_18" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3305 'fmul' 'tmp_28_17' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_616 : Operation 3306 [1/2] (1.23ns)   --->   "%ls_load_35 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 34), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3306 'load' 'ls_load_35' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_616 : Operation 3307 [1/2] (1.23ns)   --->   "%ls_load_36 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 35), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3307 'load' 'ls_load_36' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_616 : Operation 3308 [2/2] (1.23ns)   --->   "%ls_load_37 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 36), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3308 'load' 'ls_load_37' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_616 : Operation 3309 [2/2] (1.23ns)   --->   "%ls_load_38 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 37), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3309 'load' 'ls_load_38' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 617 <SV = 211> <Delay = 7.01>
ST_617 : Operation 3310 [2/4] (6.43ns)   --->   "%tmp_27_16 = fadd float %ls_load_18, %tmp_26_16" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3310 'fadd' 'tmp_27_16' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_617 : Operation 3311 [2/4] (6.43ns)   --->   "%tmp_29_16 = fadd float %tmp_29_15, %tmp_28_16" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3311 'fadd' 'tmp_29_16' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_617 : Operation 3312 [2/3] (7.01ns)   --->   "%tmp_26_17 = fmul float %lr_load, %lA_load_18" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3312 'fmul' 'tmp_26_17' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_617 : Operation 3313 [2/3] (7.01ns)   --->   "%tmp_28_17 = fmul float %lA_load_18, %lp_load_18" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3313 'fmul' 'tmp_28_17' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_617 : Operation 3314 [1/2] (1.23ns)   --->   "%ls_load_37 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 36), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3314 'load' 'ls_load_37' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_617 : Operation 3315 [1/2] (1.23ns)   --->   "%ls_load_38 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 37), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3315 'load' 'ls_load_38' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_617 : Operation 3316 [2/2] (1.23ns)   --->   "%ls_load_39 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 38), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3316 'load' 'ls_load_39' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_617 : Operation 3317 [2/2] (1.23ns)   --->   "%ls_load_40 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 39), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3317 'load' 'ls_load_40' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 618 <SV = 212> <Delay = 7.01>
ST_618 : Operation 3318 [1/4] (6.43ns)   --->   "%tmp_27_16 = fadd float %ls_load_18, %tmp_26_16" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3318 'fadd' 'tmp_27_16' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_618 : Operation 3319 [1/4] (6.43ns)   --->   "%tmp_29_16 = fadd float %tmp_29_15, %tmp_28_16" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3319 'fadd' 'tmp_29_16' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_618 : Operation 3320 [1/3] (7.01ns)   --->   "%tmp_26_17 = fmul float %lr_load, %lA_load_18" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3320 'fmul' 'tmp_26_17' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_618 : Operation 3321 [1/3] (7.01ns)   --->   "%tmp_28_17 = fmul float %lA_load_18, %lp_load_18" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3321 'fmul' 'tmp_28_17' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_618 : Operation 3322 [1/1] (0.00ns)   --->   "%tmp_24_18 = or i16 %tmp_19, 19" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3322 'or' 'tmp_24_18' <Predicate = true> <Delay = 0.00>
ST_618 : Operation 3323 [1/1] (0.00ns)   --->   "%tmp_25_18 = zext i16 %tmp_24_18 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3323 'zext' 'tmp_25_18' <Predicate = true> <Delay = 0.00>
ST_618 : Operation 3324 [1/1] (0.00ns)   --->   "%lA_addr_20 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_18" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3324 'getelementptr' 'lA_addr_20' <Predicate = true> <Delay = 0.00>
ST_618 : Operation 3325 [2/2] (1.23ns)   --->   "%lA_load_19 = load float* %lA_addr_20, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3325 'load' 'lA_load_19' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_618 : Operation 3326 [1/2] (1.23ns)   --->   "%ls_load_39 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 38), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3326 'load' 'ls_load_39' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_618 : Operation 3327 [1/2] (1.23ns)   --->   "%ls_load_40 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 39), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3327 'load' 'ls_load_40' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_618 : Operation 3328 [2/2] (1.23ns)   --->   "%ls_load_41 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 40), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3328 'load' 'ls_load_41' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_618 : Operation 3329 [2/2] (1.23ns)   --->   "%ls_load_42 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 41), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3329 'load' 'ls_load_42' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 619 <SV = 213> <Delay = 6.43>
ST_619 : Operation 3330 [4/4] (6.43ns)   --->   "%tmp_27_17 = fadd float %ls_load_19, %tmp_26_17" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3330 'fadd' 'tmp_27_17' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_619 : Operation 3331 [4/4] (6.43ns)   --->   "%tmp_29_17 = fadd float %tmp_29_16, %tmp_28_17" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3331 'fadd' 'tmp_29_17' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_619 : Operation 3332 [1/2] (1.23ns)   --->   "%lA_load_19 = load float* %lA_addr_20, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3332 'load' 'lA_load_19' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_619 : Operation 3333 [1/2] (1.23ns)   --->   "%ls_load_41 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 40), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3333 'load' 'ls_load_41' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_619 : Operation 3334 [1/2] (1.23ns)   --->   "%ls_load_42 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 41), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3334 'load' 'ls_load_42' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_619 : Operation 3335 [2/2] (1.23ns)   --->   "%ls_load_43 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 42), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3335 'load' 'ls_load_43' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_619 : Operation 3336 [2/2] (1.23ns)   --->   "%ls_load_44 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 43), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3336 'load' 'ls_load_44' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 620 <SV = 214> <Delay = 7.01>
ST_620 : Operation 3337 [3/4] (6.43ns)   --->   "%tmp_27_17 = fadd float %ls_load_19, %tmp_26_17" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3337 'fadd' 'tmp_27_17' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_620 : Operation 3338 [3/4] (6.43ns)   --->   "%tmp_29_17 = fadd float %tmp_29_16, %tmp_28_17" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3338 'fadd' 'tmp_29_17' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_620 : Operation 3339 [3/3] (7.01ns)   --->   "%tmp_26_18 = fmul float %lr_load, %lA_load_19" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3339 'fmul' 'tmp_26_18' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_620 : Operation 3340 [3/3] (7.01ns)   --->   "%tmp_28_18 = fmul float %lA_load_19, %lp_load_19" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3340 'fmul' 'tmp_28_18' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_620 : Operation 3341 [1/2] (1.23ns)   --->   "%ls_load_43 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 42), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3341 'load' 'ls_load_43' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_620 : Operation 3342 [1/2] (1.23ns)   --->   "%ls_load_44 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 43), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3342 'load' 'ls_load_44' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_620 : Operation 3343 [2/2] (1.23ns)   --->   "%ls_load_45 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 44), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3343 'load' 'ls_load_45' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_620 : Operation 3344 [2/2] (1.23ns)   --->   "%ls_load_46 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 45), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3344 'load' 'ls_load_46' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 621 <SV = 215> <Delay = 7.01>
ST_621 : Operation 3345 [2/4] (6.43ns)   --->   "%tmp_27_17 = fadd float %ls_load_19, %tmp_26_17" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3345 'fadd' 'tmp_27_17' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_621 : Operation 3346 [2/4] (6.43ns)   --->   "%tmp_29_17 = fadd float %tmp_29_16, %tmp_28_17" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3346 'fadd' 'tmp_29_17' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_621 : Operation 3347 [2/3] (7.01ns)   --->   "%tmp_26_18 = fmul float %lr_load, %lA_load_19" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3347 'fmul' 'tmp_26_18' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_621 : Operation 3348 [2/3] (7.01ns)   --->   "%tmp_28_18 = fmul float %lA_load_19, %lp_load_19" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3348 'fmul' 'tmp_28_18' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_621 : Operation 3349 [1/2] (1.23ns)   --->   "%ls_load_45 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 44), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3349 'load' 'ls_load_45' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_621 : Operation 3350 [1/2] (1.23ns)   --->   "%ls_load_46 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 45), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3350 'load' 'ls_load_46' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_621 : Operation 3351 [2/2] (1.23ns)   --->   "%ls_load_47 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 46), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3351 'load' 'ls_load_47' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_621 : Operation 3352 [2/2] (1.23ns)   --->   "%ls_load_48 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 47), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3352 'load' 'ls_load_48' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 622 <SV = 216> <Delay = 7.01>
ST_622 : Operation 3353 [1/4] (6.43ns)   --->   "%tmp_27_17 = fadd float %ls_load_19, %tmp_26_17" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3353 'fadd' 'tmp_27_17' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_622 : Operation 3354 [1/4] (6.43ns)   --->   "%tmp_29_17 = fadd float %tmp_29_16, %tmp_28_17" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3354 'fadd' 'tmp_29_17' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_622 : Operation 3355 [1/3] (7.01ns)   --->   "%tmp_26_18 = fmul float %lr_load, %lA_load_19" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3355 'fmul' 'tmp_26_18' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_622 : Operation 3356 [1/3] (7.01ns)   --->   "%tmp_28_18 = fmul float %lA_load_19, %lp_load_19" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3356 'fmul' 'tmp_28_18' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_622 : Operation 3357 [1/1] (0.00ns)   --->   "%tmp_24_19 = or i16 %tmp_19, 20" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3357 'or' 'tmp_24_19' <Predicate = true> <Delay = 0.00>
ST_622 : Operation 3358 [1/1] (0.00ns)   --->   "%tmp_25_19 = zext i16 %tmp_24_19 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3358 'zext' 'tmp_25_19' <Predicate = true> <Delay = 0.00>
ST_622 : Operation 3359 [1/1] (0.00ns)   --->   "%lA_addr_21 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_19" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3359 'getelementptr' 'lA_addr_21' <Predicate = true> <Delay = 0.00>
ST_622 : Operation 3360 [2/2] (1.23ns)   --->   "%lA_load_20 = load float* %lA_addr_21, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3360 'load' 'lA_load_20' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_622 : Operation 3361 [1/2] (1.23ns)   --->   "%ls_load_47 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 46), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3361 'load' 'ls_load_47' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_622 : Operation 3362 [1/2] (1.23ns)   --->   "%ls_load_48 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 47), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3362 'load' 'ls_load_48' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_622 : Operation 3363 [2/2] (1.23ns)   --->   "%ls_load_49 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 48), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3363 'load' 'ls_load_49' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_622 : Operation 3364 [2/2] (1.23ns)   --->   "%ls_load_50 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 49), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3364 'load' 'ls_load_50' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 623 <SV = 217> <Delay = 6.43>
ST_623 : Operation 3365 [4/4] (6.43ns)   --->   "%tmp_27_18 = fadd float %ls_load_20, %tmp_26_18" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3365 'fadd' 'tmp_27_18' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_623 : Operation 3366 [4/4] (6.43ns)   --->   "%tmp_29_18 = fadd float %tmp_29_17, %tmp_28_18" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3366 'fadd' 'tmp_29_18' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_623 : Operation 3367 [1/2] (1.23ns)   --->   "%lA_load_20 = load float* %lA_addr_21, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3367 'load' 'lA_load_20' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_623 : Operation 3368 [1/2] (1.23ns)   --->   "%ls_load_49 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 48), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3368 'load' 'ls_load_49' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_623 : Operation 3369 [1/2] (1.23ns)   --->   "%ls_load_50 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 49), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3369 'load' 'ls_load_50' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_623 : Operation 3370 [2/2] (1.23ns)   --->   "%ls_load_51 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 50), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3370 'load' 'ls_load_51' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_623 : Operation 3371 [2/2] (1.23ns)   --->   "%ls_load_52 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 51), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3371 'load' 'ls_load_52' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 624 <SV = 218> <Delay = 7.01>
ST_624 : Operation 3372 [3/4] (6.43ns)   --->   "%tmp_27_18 = fadd float %ls_load_20, %tmp_26_18" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3372 'fadd' 'tmp_27_18' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_624 : Operation 3373 [3/4] (6.43ns)   --->   "%tmp_29_18 = fadd float %tmp_29_17, %tmp_28_18" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3373 'fadd' 'tmp_29_18' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_624 : Operation 3374 [3/3] (7.01ns)   --->   "%tmp_26_19 = fmul float %lr_load, %lA_load_20" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3374 'fmul' 'tmp_26_19' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_624 : Operation 3375 [3/3] (7.01ns)   --->   "%tmp_28_19 = fmul float %lA_load_20, %lp_load_20" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3375 'fmul' 'tmp_28_19' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_624 : Operation 3376 [1/2] (1.23ns)   --->   "%ls_load_51 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 50), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3376 'load' 'ls_load_51' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_624 : Operation 3377 [1/2] (1.23ns)   --->   "%ls_load_52 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 51), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3377 'load' 'ls_load_52' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_624 : Operation 3378 [2/2] (1.23ns)   --->   "%ls_load_53 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 52), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3378 'load' 'ls_load_53' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_624 : Operation 3379 [2/2] (1.23ns)   --->   "%ls_load_54 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 53), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3379 'load' 'ls_load_54' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 625 <SV = 219> <Delay = 7.01>
ST_625 : Operation 3380 [2/4] (6.43ns)   --->   "%tmp_27_18 = fadd float %ls_load_20, %tmp_26_18" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3380 'fadd' 'tmp_27_18' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_625 : Operation 3381 [2/4] (6.43ns)   --->   "%tmp_29_18 = fadd float %tmp_29_17, %tmp_28_18" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3381 'fadd' 'tmp_29_18' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_625 : Operation 3382 [2/3] (7.01ns)   --->   "%tmp_26_19 = fmul float %lr_load, %lA_load_20" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3382 'fmul' 'tmp_26_19' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_625 : Operation 3383 [2/3] (7.01ns)   --->   "%tmp_28_19 = fmul float %lA_load_20, %lp_load_20" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3383 'fmul' 'tmp_28_19' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_625 : Operation 3384 [1/2] (1.23ns)   --->   "%ls_load_53 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 52), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3384 'load' 'ls_load_53' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_625 : Operation 3385 [1/2] (1.23ns)   --->   "%ls_load_54 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 53), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3385 'load' 'ls_load_54' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_625 : Operation 3386 [2/2] (1.23ns)   --->   "%ls_load_55 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 54), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3386 'load' 'ls_load_55' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_625 : Operation 3387 [2/2] (1.23ns)   --->   "%ls_load_56 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 55), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3387 'load' 'ls_load_56' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 626 <SV = 220> <Delay = 7.01>
ST_626 : Operation 3388 [1/4] (6.43ns)   --->   "%tmp_27_18 = fadd float %ls_load_20, %tmp_26_18" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3388 'fadd' 'tmp_27_18' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_626 : Operation 3389 [1/4] (6.43ns)   --->   "%tmp_29_18 = fadd float %tmp_29_17, %tmp_28_18" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3389 'fadd' 'tmp_29_18' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_626 : Operation 3390 [1/3] (7.01ns)   --->   "%tmp_26_19 = fmul float %lr_load, %lA_load_20" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3390 'fmul' 'tmp_26_19' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_626 : Operation 3391 [1/3] (7.01ns)   --->   "%tmp_28_19 = fmul float %lA_load_20, %lp_load_20" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3391 'fmul' 'tmp_28_19' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_626 : Operation 3392 [1/1] (0.00ns)   --->   "%tmp_24_20 = or i16 %tmp_19, 21" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3392 'or' 'tmp_24_20' <Predicate = true> <Delay = 0.00>
ST_626 : Operation 3393 [1/1] (0.00ns)   --->   "%tmp_25_20 = zext i16 %tmp_24_20 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3393 'zext' 'tmp_25_20' <Predicate = true> <Delay = 0.00>
ST_626 : Operation 3394 [1/1] (0.00ns)   --->   "%lA_addr_22 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_20" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3394 'getelementptr' 'lA_addr_22' <Predicate = true> <Delay = 0.00>
ST_626 : Operation 3395 [2/2] (1.23ns)   --->   "%lA_load_21 = load float* %lA_addr_22, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3395 'load' 'lA_load_21' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_626 : Operation 3396 [1/2] (1.23ns)   --->   "%ls_load_55 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 54), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3396 'load' 'ls_load_55' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_626 : Operation 3397 [1/2] (1.23ns)   --->   "%ls_load_56 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 55), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3397 'load' 'ls_load_56' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_626 : Operation 3398 [2/2] (1.23ns)   --->   "%ls_load_57 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 56), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3398 'load' 'ls_load_57' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_626 : Operation 3399 [2/2] (1.23ns)   --->   "%ls_load_58 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 57), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3399 'load' 'ls_load_58' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 627 <SV = 221> <Delay = 6.43>
ST_627 : Operation 3400 [4/4] (6.43ns)   --->   "%tmp_27_19 = fadd float %ls_load_21, %tmp_26_19" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3400 'fadd' 'tmp_27_19' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_627 : Operation 3401 [4/4] (6.43ns)   --->   "%tmp_29_19 = fadd float %tmp_29_18, %tmp_28_19" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3401 'fadd' 'tmp_29_19' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_627 : Operation 3402 [1/2] (1.23ns)   --->   "%lA_load_21 = load float* %lA_addr_22, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3402 'load' 'lA_load_21' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_627 : Operation 3403 [1/2] (1.23ns)   --->   "%ls_load_57 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 56), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3403 'load' 'ls_load_57' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_627 : Operation 3404 [1/2] (1.23ns)   --->   "%ls_load_58 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 57), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3404 'load' 'ls_load_58' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_627 : Operation 3405 [2/2] (1.23ns)   --->   "%ls_load_59 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 58), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3405 'load' 'ls_load_59' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_627 : Operation 3406 [2/2] (1.23ns)   --->   "%ls_load_60 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 59), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3406 'load' 'ls_load_60' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 628 <SV = 222> <Delay = 7.01>
ST_628 : Operation 3407 [3/4] (6.43ns)   --->   "%tmp_27_19 = fadd float %ls_load_21, %tmp_26_19" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3407 'fadd' 'tmp_27_19' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_628 : Operation 3408 [3/4] (6.43ns)   --->   "%tmp_29_19 = fadd float %tmp_29_18, %tmp_28_19" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3408 'fadd' 'tmp_29_19' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_628 : Operation 3409 [3/3] (7.01ns)   --->   "%tmp_26_20 = fmul float %lr_load, %lA_load_21" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3409 'fmul' 'tmp_26_20' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_628 : Operation 3410 [3/3] (7.01ns)   --->   "%tmp_28_20 = fmul float %lA_load_21, %lp_load_21" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3410 'fmul' 'tmp_28_20' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_628 : Operation 3411 [1/2] (1.23ns)   --->   "%ls_load_59 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 58), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3411 'load' 'ls_load_59' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_628 : Operation 3412 [1/2] (1.23ns)   --->   "%ls_load_60 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 59), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3412 'load' 'ls_load_60' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_628 : Operation 3413 [2/2] (1.23ns)   --->   "%ls_load_61 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 60), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3413 'load' 'ls_load_61' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_628 : Operation 3414 [2/2] (1.23ns)   --->   "%ls_load_62 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 61), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3414 'load' 'ls_load_62' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 629 <SV = 223> <Delay = 7.01>
ST_629 : Operation 3415 [2/4] (6.43ns)   --->   "%tmp_27_19 = fadd float %ls_load_21, %tmp_26_19" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3415 'fadd' 'tmp_27_19' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_629 : Operation 3416 [2/4] (6.43ns)   --->   "%tmp_29_19 = fadd float %tmp_29_18, %tmp_28_19" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3416 'fadd' 'tmp_29_19' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_629 : Operation 3417 [2/3] (7.01ns)   --->   "%tmp_26_20 = fmul float %lr_load, %lA_load_21" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3417 'fmul' 'tmp_26_20' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_629 : Operation 3418 [2/3] (7.01ns)   --->   "%tmp_28_20 = fmul float %lA_load_21, %lp_load_21" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3418 'fmul' 'tmp_28_20' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_629 : Operation 3419 [1/2] (1.23ns)   --->   "%ls_load_61 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 60), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3419 'load' 'ls_load_61' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_629 : Operation 3420 [1/2] (1.23ns)   --->   "%ls_load_62 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 61), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3420 'load' 'ls_load_62' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_629 : Operation 3421 [2/2] (1.23ns)   --->   "%ls_load_63 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 62), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3421 'load' 'ls_load_63' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_629 : Operation 3422 [2/2] (1.23ns)   --->   "%ls_load_64 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 63), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3422 'load' 'ls_load_64' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 630 <SV = 224> <Delay = 7.01>
ST_630 : Operation 3423 [1/4] (6.43ns)   --->   "%tmp_27_19 = fadd float %ls_load_21, %tmp_26_19" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3423 'fadd' 'tmp_27_19' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_630 : Operation 3424 [1/4] (6.43ns)   --->   "%tmp_29_19 = fadd float %tmp_29_18, %tmp_28_19" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3424 'fadd' 'tmp_29_19' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_630 : Operation 3425 [1/3] (7.01ns)   --->   "%tmp_26_20 = fmul float %lr_load, %lA_load_21" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3425 'fmul' 'tmp_26_20' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_630 : Operation 3426 [1/3] (7.01ns)   --->   "%tmp_28_20 = fmul float %lA_load_21, %lp_load_21" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3426 'fmul' 'tmp_28_20' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_630 : Operation 3427 [1/1] (0.00ns)   --->   "%tmp_24_21 = or i16 %tmp_19, 22" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3427 'or' 'tmp_24_21' <Predicate = true> <Delay = 0.00>
ST_630 : Operation 3428 [1/1] (0.00ns)   --->   "%tmp_25_21 = zext i16 %tmp_24_21 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3428 'zext' 'tmp_25_21' <Predicate = true> <Delay = 0.00>
ST_630 : Operation 3429 [1/1] (0.00ns)   --->   "%lA_addr_23 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_21" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3429 'getelementptr' 'lA_addr_23' <Predicate = true> <Delay = 0.00>
ST_630 : Operation 3430 [2/2] (1.23ns)   --->   "%lA_load_22 = load float* %lA_addr_23, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3430 'load' 'lA_load_22' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_630 : Operation 3431 [1/2] (1.23ns)   --->   "%ls_load_63 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 62), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3431 'load' 'ls_load_63' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_630 : Operation 3432 [1/2] (1.23ns)   --->   "%ls_load_64 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 63), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3432 'load' 'ls_load_64' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_630 : Operation 3433 [2/2] (1.23ns)   --->   "%ls_load_65 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 64), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3433 'load' 'ls_load_65' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_630 : Operation 3434 [2/2] (1.23ns)   --->   "%ls_load_66 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 65), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3434 'load' 'ls_load_66' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 631 <SV = 225> <Delay = 6.43>
ST_631 : Operation 3435 [4/4] (6.43ns)   --->   "%tmp_27_20 = fadd float %ls_load_22, %tmp_26_20" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3435 'fadd' 'tmp_27_20' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_631 : Operation 3436 [4/4] (6.43ns)   --->   "%tmp_29_20 = fadd float %tmp_29_19, %tmp_28_20" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3436 'fadd' 'tmp_29_20' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_631 : Operation 3437 [1/2] (1.23ns)   --->   "%lA_load_22 = load float* %lA_addr_23, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3437 'load' 'lA_load_22' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_631 : Operation 3438 [1/2] (1.23ns)   --->   "%ls_load_65 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 64), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3438 'load' 'ls_load_65' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_631 : Operation 3439 [1/2] (1.23ns)   --->   "%ls_load_66 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 65), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3439 'load' 'ls_load_66' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_631 : Operation 3440 [2/2] (1.23ns)   --->   "%ls_load_67 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 66), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3440 'load' 'ls_load_67' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_631 : Operation 3441 [2/2] (1.23ns)   --->   "%ls_load_68 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 67), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3441 'load' 'ls_load_68' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 632 <SV = 226> <Delay = 7.01>
ST_632 : Operation 3442 [3/4] (6.43ns)   --->   "%tmp_27_20 = fadd float %ls_load_22, %tmp_26_20" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3442 'fadd' 'tmp_27_20' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_632 : Operation 3443 [3/4] (6.43ns)   --->   "%tmp_29_20 = fadd float %tmp_29_19, %tmp_28_20" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3443 'fadd' 'tmp_29_20' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_632 : Operation 3444 [3/3] (7.01ns)   --->   "%tmp_26_21 = fmul float %lr_load, %lA_load_22" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3444 'fmul' 'tmp_26_21' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_632 : Operation 3445 [3/3] (7.01ns)   --->   "%tmp_28_21 = fmul float %lA_load_22, %lp_load_22" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3445 'fmul' 'tmp_28_21' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_632 : Operation 3446 [1/2] (1.23ns)   --->   "%ls_load_67 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 66), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3446 'load' 'ls_load_67' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_632 : Operation 3447 [1/2] (1.23ns)   --->   "%ls_load_68 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 67), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3447 'load' 'ls_load_68' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_632 : Operation 3448 [2/2] (1.23ns)   --->   "%ls_load_69 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 68), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3448 'load' 'ls_load_69' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_632 : Operation 3449 [2/2] (1.23ns)   --->   "%ls_load_70 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 69), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3449 'load' 'ls_load_70' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 633 <SV = 227> <Delay = 7.01>
ST_633 : Operation 3450 [2/4] (6.43ns)   --->   "%tmp_27_20 = fadd float %ls_load_22, %tmp_26_20" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3450 'fadd' 'tmp_27_20' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_633 : Operation 3451 [2/4] (6.43ns)   --->   "%tmp_29_20 = fadd float %tmp_29_19, %tmp_28_20" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3451 'fadd' 'tmp_29_20' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_633 : Operation 3452 [2/3] (7.01ns)   --->   "%tmp_26_21 = fmul float %lr_load, %lA_load_22" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3452 'fmul' 'tmp_26_21' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_633 : Operation 3453 [2/3] (7.01ns)   --->   "%tmp_28_21 = fmul float %lA_load_22, %lp_load_22" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3453 'fmul' 'tmp_28_21' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_633 : Operation 3454 [1/2] (1.23ns)   --->   "%ls_load_69 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 68), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3454 'load' 'ls_load_69' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_633 : Operation 3455 [1/2] (1.23ns)   --->   "%ls_load_70 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 69), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3455 'load' 'ls_load_70' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_633 : Operation 3456 [2/2] (1.23ns)   --->   "%ls_load_71 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 70), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3456 'load' 'ls_load_71' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_633 : Operation 3457 [2/2] (1.23ns)   --->   "%ls_load_72 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 71), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3457 'load' 'ls_load_72' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 634 <SV = 228> <Delay = 7.01>
ST_634 : Operation 3458 [1/4] (6.43ns)   --->   "%tmp_27_20 = fadd float %ls_load_22, %tmp_26_20" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3458 'fadd' 'tmp_27_20' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_634 : Operation 3459 [1/4] (6.43ns)   --->   "%tmp_29_20 = fadd float %tmp_29_19, %tmp_28_20" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3459 'fadd' 'tmp_29_20' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_634 : Operation 3460 [1/3] (7.01ns)   --->   "%tmp_26_21 = fmul float %lr_load, %lA_load_22" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3460 'fmul' 'tmp_26_21' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_634 : Operation 3461 [1/3] (7.01ns)   --->   "%tmp_28_21 = fmul float %lA_load_22, %lp_load_22" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3461 'fmul' 'tmp_28_21' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_634 : Operation 3462 [1/1] (0.00ns)   --->   "%tmp_24_22 = or i16 %tmp_19, 23" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3462 'or' 'tmp_24_22' <Predicate = true> <Delay = 0.00>
ST_634 : Operation 3463 [1/1] (0.00ns)   --->   "%tmp_25_22 = zext i16 %tmp_24_22 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3463 'zext' 'tmp_25_22' <Predicate = true> <Delay = 0.00>
ST_634 : Operation 3464 [1/1] (0.00ns)   --->   "%lA_addr_24 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_22" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3464 'getelementptr' 'lA_addr_24' <Predicate = true> <Delay = 0.00>
ST_634 : Operation 3465 [2/2] (1.23ns)   --->   "%lA_load_23 = load float* %lA_addr_24, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3465 'load' 'lA_load_23' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_634 : Operation 3466 [1/2] (1.23ns)   --->   "%ls_load_71 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 70), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3466 'load' 'ls_load_71' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_634 : Operation 3467 [1/2] (1.23ns)   --->   "%ls_load_72 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 71), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3467 'load' 'ls_load_72' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_634 : Operation 3468 [2/2] (1.23ns)   --->   "%ls_load_73 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 72), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3468 'load' 'ls_load_73' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_634 : Operation 3469 [2/2] (1.23ns)   --->   "%ls_load_74 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 73), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3469 'load' 'ls_load_74' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 635 <SV = 229> <Delay = 6.43>
ST_635 : Operation 3470 [4/4] (6.43ns)   --->   "%tmp_27_21 = fadd float %ls_load_23, %tmp_26_21" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3470 'fadd' 'tmp_27_21' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_635 : Operation 3471 [4/4] (6.43ns)   --->   "%tmp_29_21 = fadd float %tmp_29_20, %tmp_28_21" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3471 'fadd' 'tmp_29_21' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_635 : Operation 3472 [1/2] (1.23ns)   --->   "%lA_load_23 = load float* %lA_addr_24, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3472 'load' 'lA_load_23' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_635 : Operation 3473 [1/2] (1.23ns)   --->   "%ls_load_73 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 72), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3473 'load' 'ls_load_73' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_635 : Operation 3474 [1/2] (1.23ns)   --->   "%ls_load_74 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 73), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3474 'load' 'ls_load_74' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_635 : Operation 3475 [2/2] (1.23ns)   --->   "%ls_load_75 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 74), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3475 'load' 'ls_load_75' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_635 : Operation 3476 [2/2] (1.23ns)   --->   "%ls_load_76 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 75), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3476 'load' 'ls_load_76' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 636 <SV = 230> <Delay = 7.01>
ST_636 : Operation 3477 [3/4] (6.43ns)   --->   "%tmp_27_21 = fadd float %ls_load_23, %tmp_26_21" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3477 'fadd' 'tmp_27_21' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_636 : Operation 3478 [3/4] (6.43ns)   --->   "%tmp_29_21 = fadd float %tmp_29_20, %tmp_28_21" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3478 'fadd' 'tmp_29_21' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_636 : Operation 3479 [3/3] (7.01ns)   --->   "%tmp_26_22 = fmul float %lr_load, %lA_load_23" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3479 'fmul' 'tmp_26_22' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_636 : Operation 3480 [3/3] (7.01ns)   --->   "%tmp_28_22 = fmul float %lA_load_23, %lp_load_23" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3480 'fmul' 'tmp_28_22' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_636 : Operation 3481 [1/2] (1.23ns)   --->   "%ls_load_75 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 74), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3481 'load' 'ls_load_75' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_636 : Operation 3482 [1/2] (1.23ns)   --->   "%ls_load_76 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 75), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3482 'load' 'ls_load_76' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_636 : Operation 3483 [2/2] (1.23ns)   --->   "%ls_load_77 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 76), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3483 'load' 'ls_load_77' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_636 : Operation 3484 [2/2] (1.23ns)   --->   "%ls_load_78 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 77), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3484 'load' 'ls_load_78' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 637 <SV = 231> <Delay = 7.01>
ST_637 : Operation 3485 [2/4] (6.43ns)   --->   "%tmp_27_21 = fadd float %ls_load_23, %tmp_26_21" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3485 'fadd' 'tmp_27_21' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_637 : Operation 3486 [2/4] (6.43ns)   --->   "%tmp_29_21 = fadd float %tmp_29_20, %tmp_28_21" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3486 'fadd' 'tmp_29_21' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_637 : Operation 3487 [2/3] (7.01ns)   --->   "%tmp_26_22 = fmul float %lr_load, %lA_load_23" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3487 'fmul' 'tmp_26_22' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_637 : Operation 3488 [2/3] (7.01ns)   --->   "%tmp_28_22 = fmul float %lA_load_23, %lp_load_23" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3488 'fmul' 'tmp_28_22' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_637 : Operation 3489 [1/2] (1.23ns)   --->   "%ls_load_77 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 76), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3489 'load' 'ls_load_77' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_637 : Operation 3490 [1/2] (1.23ns)   --->   "%ls_load_78 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 77), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3490 'load' 'ls_load_78' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_637 : Operation 3491 [2/2] (1.23ns)   --->   "%ls_load_79 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 78), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3491 'load' 'ls_load_79' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_637 : Operation 3492 [2/2] (1.23ns)   --->   "%ls_load_80 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 79), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3492 'load' 'ls_load_80' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 638 <SV = 232> <Delay = 7.01>
ST_638 : Operation 3493 [1/4] (6.43ns)   --->   "%tmp_27_21 = fadd float %ls_load_23, %tmp_26_21" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3493 'fadd' 'tmp_27_21' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_638 : Operation 3494 [1/4] (6.43ns)   --->   "%tmp_29_21 = fadd float %tmp_29_20, %tmp_28_21" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3494 'fadd' 'tmp_29_21' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_638 : Operation 3495 [1/3] (7.01ns)   --->   "%tmp_26_22 = fmul float %lr_load, %lA_load_23" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3495 'fmul' 'tmp_26_22' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_638 : Operation 3496 [1/3] (7.01ns)   --->   "%tmp_28_22 = fmul float %lA_load_23, %lp_load_23" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3496 'fmul' 'tmp_28_22' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_638 : Operation 3497 [1/1] (0.00ns)   --->   "%tmp_24_23 = or i16 %tmp_19, 24" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3497 'or' 'tmp_24_23' <Predicate = true> <Delay = 0.00>
ST_638 : Operation 3498 [1/1] (0.00ns)   --->   "%tmp_25_23 = zext i16 %tmp_24_23 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3498 'zext' 'tmp_25_23' <Predicate = true> <Delay = 0.00>
ST_638 : Operation 3499 [1/1] (0.00ns)   --->   "%lA_addr_25 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_23" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3499 'getelementptr' 'lA_addr_25' <Predicate = true> <Delay = 0.00>
ST_638 : Operation 3500 [2/2] (1.23ns)   --->   "%lA_load_24 = load float* %lA_addr_25, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3500 'load' 'lA_load_24' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_638 : Operation 3501 [1/2] (1.23ns)   --->   "%ls_load_79 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 78), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3501 'load' 'ls_load_79' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_638 : Operation 3502 [1/2] (1.23ns)   --->   "%ls_load_80 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 79), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3502 'load' 'ls_load_80' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_638 : Operation 3503 [2/2] (1.23ns)   --->   "%ls_load_81 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 80), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3503 'load' 'ls_load_81' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_638 : Operation 3504 [2/2] (1.23ns)   --->   "%ls_load_82 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 81), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3504 'load' 'ls_load_82' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 639 <SV = 233> <Delay = 6.43>
ST_639 : Operation 3505 [4/4] (6.43ns)   --->   "%tmp_27_22 = fadd float %ls_load_24, %tmp_26_22" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3505 'fadd' 'tmp_27_22' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_639 : Operation 3506 [4/4] (6.43ns)   --->   "%tmp_29_22 = fadd float %tmp_29_21, %tmp_28_22" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3506 'fadd' 'tmp_29_22' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_639 : Operation 3507 [1/2] (1.23ns)   --->   "%lA_load_24 = load float* %lA_addr_25, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3507 'load' 'lA_load_24' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_639 : Operation 3508 [1/2] (1.23ns)   --->   "%ls_load_81 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 80), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3508 'load' 'ls_load_81' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_639 : Operation 3509 [1/2] (1.23ns)   --->   "%ls_load_82 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 81), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3509 'load' 'ls_load_82' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_639 : Operation 3510 [2/2] (1.23ns)   --->   "%ls_load_83 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 82), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3510 'load' 'ls_load_83' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_639 : Operation 3511 [2/2] (1.23ns)   --->   "%ls_load_84 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 83), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3511 'load' 'ls_load_84' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 640 <SV = 234> <Delay = 7.01>
ST_640 : Operation 3512 [3/4] (6.43ns)   --->   "%tmp_27_22 = fadd float %ls_load_24, %tmp_26_22" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3512 'fadd' 'tmp_27_22' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_640 : Operation 3513 [3/4] (6.43ns)   --->   "%tmp_29_22 = fadd float %tmp_29_21, %tmp_28_22" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3513 'fadd' 'tmp_29_22' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_640 : Operation 3514 [3/3] (7.01ns)   --->   "%tmp_26_23 = fmul float %lr_load, %lA_load_24" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3514 'fmul' 'tmp_26_23' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_640 : Operation 3515 [3/3] (7.01ns)   --->   "%tmp_28_23 = fmul float %lA_load_24, %lp_load_24" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3515 'fmul' 'tmp_28_23' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_640 : Operation 3516 [1/2] (1.23ns)   --->   "%ls_load_83 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 82), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3516 'load' 'ls_load_83' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_640 : Operation 3517 [1/2] (1.23ns)   --->   "%ls_load_84 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 83), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3517 'load' 'ls_load_84' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_640 : Operation 3518 [2/2] (1.23ns)   --->   "%ls_load_85 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 84), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3518 'load' 'ls_load_85' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_640 : Operation 3519 [2/2] (1.23ns)   --->   "%ls_load_86 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 85), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3519 'load' 'ls_load_86' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 641 <SV = 235> <Delay = 7.01>
ST_641 : Operation 3520 [2/4] (6.43ns)   --->   "%tmp_27_22 = fadd float %ls_load_24, %tmp_26_22" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3520 'fadd' 'tmp_27_22' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_641 : Operation 3521 [2/4] (6.43ns)   --->   "%tmp_29_22 = fadd float %tmp_29_21, %tmp_28_22" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3521 'fadd' 'tmp_29_22' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_641 : Operation 3522 [2/3] (7.01ns)   --->   "%tmp_26_23 = fmul float %lr_load, %lA_load_24" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3522 'fmul' 'tmp_26_23' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_641 : Operation 3523 [2/3] (7.01ns)   --->   "%tmp_28_23 = fmul float %lA_load_24, %lp_load_24" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3523 'fmul' 'tmp_28_23' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_641 : Operation 3524 [1/2] (1.23ns)   --->   "%ls_load_85 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 84), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3524 'load' 'ls_load_85' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_641 : Operation 3525 [1/2] (1.23ns)   --->   "%ls_load_86 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 85), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3525 'load' 'ls_load_86' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_641 : Operation 3526 [2/2] (1.23ns)   --->   "%ls_load_87 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 86), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3526 'load' 'ls_load_87' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_641 : Operation 3527 [2/2] (1.23ns)   --->   "%ls_load_88 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 87), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3527 'load' 'ls_load_88' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 642 <SV = 236> <Delay = 7.01>
ST_642 : Operation 3528 [1/4] (6.43ns)   --->   "%tmp_27_22 = fadd float %ls_load_24, %tmp_26_22" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3528 'fadd' 'tmp_27_22' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_642 : Operation 3529 [1/4] (6.43ns)   --->   "%tmp_29_22 = fadd float %tmp_29_21, %tmp_28_22" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3529 'fadd' 'tmp_29_22' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_642 : Operation 3530 [1/3] (7.01ns)   --->   "%tmp_26_23 = fmul float %lr_load, %lA_load_24" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3530 'fmul' 'tmp_26_23' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_642 : Operation 3531 [1/3] (7.01ns)   --->   "%tmp_28_23 = fmul float %lA_load_24, %lp_load_24" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3531 'fmul' 'tmp_28_23' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_642 : Operation 3532 [1/1] (0.00ns)   --->   "%tmp_24_24 = or i16 %tmp_19, 25" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3532 'or' 'tmp_24_24' <Predicate = true> <Delay = 0.00>
ST_642 : Operation 3533 [1/1] (0.00ns)   --->   "%tmp_25_24 = zext i16 %tmp_24_24 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3533 'zext' 'tmp_25_24' <Predicate = true> <Delay = 0.00>
ST_642 : Operation 3534 [1/1] (0.00ns)   --->   "%lA_addr_26 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_24" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3534 'getelementptr' 'lA_addr_26' <Predicate = true> <Delay = 0.00>
ST_642 : Operation 3535 [2/2] (1.23ns)   --->   "%lA_load_25 = load float* %lA_addr_26, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3535 'load' 'lA_load_25' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_642 : Operation 3536 [1/2] (1.23ns)   --->   "%ls_load_87 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 86), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3536 'load' 'ls_load_87' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_642 : Operation 3537 [1/2] (1.23ns)   --->   "%ls_load_88 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 87), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3537 'load' 'ls_load_88' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_642 : Operation 3538 [2/2] (1.23ns)   --->   "%ls_load_89 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 88), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3538 'load' 'ls_load_89' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_642 : Operation 3539 [2/2] (1.23ns)   --->   "%ls_load_90 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 89), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3539 'load' 'ls_load_90' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 643 <SV = 237> <Delay = 6.43>
ST_643 : Operation 3540 [4/4] (6.43ns)   --->   "%tmp_27_23 = fadd float %ls_load_25, %tmp_26_23" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3540 'fadd' 'tmp_27_23' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_643 : Operation 3541 [4/4] (6.43ns)   --->   "%tmp_29_23 = fadd float %tmp_29_22, %tmp_28_23" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3541 'fadd' 'tmp_29_23' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_643 : Operation 3542 [1/2] (1.23ns)   --->   "%lA_load_25 = load float* %lA_addr_26, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3542 'load' 'lA_load_25' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_643 : Operation 3543 [1/2] (1.23ns)   --->   "%ls_load_89 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 88), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3543 'load' 'ls_load_89' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_643 : Operation 3544 [1/2] (1.23ns)   --->   "%ls_load_90 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 89), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3544 'load' 'ls_load_90' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_643 : Operation 3545 [2/2] (1.23ns)   --->   "%ls_load_91 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 90), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3545 'load' 'ls_load_91' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_643 : Operation 3546 [2/2] (1.23ns)   --->   "%ls_load_92 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 91), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3546 'load' 'ls_load_92' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 644 <SV = 238> <Delay = 7.01>
ST_644 : Operation 3547 [3/4] (6.43ns)   --->   "%tmp_27_23 = fadd float %ls_load_25, %tmp_26_23" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3547 'fadd' 'tmp_27_23' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_644 : Operation 3548 [3/4] (6.43ns)   --->   "%tmp_29_23 = fadd float %tmp_29_22, %tmp_28_23" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3548 'fadd' 'tmp_29_23' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_644 : Operation 3549 [3/3] (7.01ns)   --->   "%tmp_26_24 = fmul float %lr_load, %lA_load_25" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3549 'fmul' 'tmp_26_24' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_644 : Operation 3550 [3/3] (7.01ns)   --->   "%tmp_28_24 = fmul float %lA_load_25, %lp_load_25" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3550 'fmul' 'tmp_28_24' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_644 : Operation 3551 [1/2] (1.23ns)   --->   "%ls_load_91 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 90), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3551 'load' 'ls_load_91' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_644 : Operation 3552 [1/2] (1.23ns)   --->   "%ls_load_92 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 91), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3552 'load' 'ls_load_92' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_644 : Operation 3553 [2/2] (1.23ns)   --->   "%ls_load_93 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 92), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3553 'load' 'ls_load_93' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_644 : Operation 3554 [2/2] (1.23ns)   --->   "%ls_load_94 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 93), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3554 'load' 'ls_load_94' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 645 <SV = 239> <Delay = 7.01>
ST_645 : Operation 3555 [2/4] (6.43ns)   --->   "%tmp_27_23 = fadd float %ls_load_25, %tmp_26_23" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3555 'fadd' 'tmp_27_23' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_645 : Operation 3556 [2/4] (6.43ns)   --->   "%tmp_29_23 = fadd float %tmp_29_22, %tmp_28_23" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3556 'fadd' 'tmp_29_23' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_645 : Operation 3557 [2/3] (7.01ns)   --->   "%tmp_26_24 = fmul float %lr_load, %lA_load_25" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3557 'fmul' 'tmp_26_24' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_645 : Operation 3558 [2/3] (7.01ns)   --->   "%tmp_28_24 = fmul float %lA_load_25, %lp_load_25" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3558 'fmul' 'tmp_28_24' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_645 : Operation 3559 [1/2] (1.23ns)   --->   "%ls_load_93 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 92), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3559 'load' 'ls_load_93' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_645 : Operation 3560 [1/2] (1.23ns)   --->   "%ls_load_94 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 93), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3560 'load' 'ls_load_94' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_645 : Operation 3561 [2/2] (1.23ns)   --->   "%ls_load_95 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 94), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3561 'load' 'ls_load_95' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_645 : Operation 3562 [2/2] (1.23ns)   --->   "%ls_load_96 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 95), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3562 'load' 'ls_load_96' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 646 <SV = 240> <Delay = 7.01>
ST_646 : Operation 3563 [1/4] (6.43ns)   --->   "%tmp_27_23 = fadd float %ls_load_25, %tmp_26_23" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3563 'fadd' 'tmp_27_23' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_646 : Operation 3564 [1/4] (6.43ns)   --->   "%tmp_29_23 = fadd float %tmp_29_22, %tmp_28_23" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3564 'fadd' 'tmp_29_23' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_646 : Operation 3565 [1/3] (7.01ns)   --->   "%tmp_26_24 = fmul float %lr_load, %lA_load_25" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3565 'fmul' 'tmp_26_24' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_646 : Operation 3566 [1/3] (7.01ns)   --->   "%tmp_28_24 = fmul float %lA_load_25, %lp_load_25" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3566 'fmul' 'tmp_28_24' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_646 : Operation 3567 [1/1] (0.00ns)   --->   "%tmp_24_25 = or i16 %tmp_19, 26" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3567 'or' 'tmp_24_25' <Predicate = true> <Delay = 0.00>
ST_646 : Operation 3568 [1/1] (0.00ns)   --->   "%tmp_25_25 = zext i16 %tmp_24_25 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3568 'zext' 'tmp_25_25' <Predicate = true> <Delay = 0.00>
ST_646 : Operation 3569 [1/1] (0.00ns)   --->   "%lA_addr_27 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_25" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3569 'getelementptr' 'lA_addr_27' <Predicate = true> <Delay = 0.00>
ST_646 : Operation 3570 [2/2] (1.23ns)   --->   "%lA_load_26 = load float* %lA_addr_27, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3570 'load' 'lA_load_26' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_646 : Operation 3571 [1/2] (1.23ns)   --->   "%ls_load_95 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 94), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3571 'load' 'ls_load_95' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_646 : Operation 3572 [1/2] (1.23ns)   --->   "%ls_load_96 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 95), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3572 'load' 'ls_load_96' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_646 : Operation 3573 [2/2] (1.23ns)   --->   "%ls_load_97 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 96), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3573 'load' 'ls_load_97' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_646 : Operation 3574 [2/2] (1.23ns)   --->   "%ls_load_98 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 97), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3574 'load' 'ls_load_98' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 647 <SV = 241> <Delay = 6.43>
ST_647 : Operation 3575 [4/4] (6.43ns)   --->   "%tmp_27_24 = fadd float %ls_load_26, %tmp_26_24" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3575 'fadd' 'tmp_27_24' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_647 : Operation 3576 [4/4] (6.43ns)   --->   "%tmp_29_24 = fadd float %tmp_29_23, %tmp_28_24" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3576 'fadd' 'tmp_29_24' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_647 : Operation 3577 [1/2] (1.23ns)   --->   "%lA_load_26 = load float* %lA_addr_27, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3577 'load' 'lA_load_26' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_647 : Operation 3578 [1/2] (1.23ns)   --->   "%ls_load_97 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 96), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3578 'load' 'ls_load_97' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_647 : Operation 3579 [1/2] (1.23ns)   --->   "%ls_load_98 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 97), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3579 'load' 'ls_load_98' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_647 : Operation 3580 [2/2] (1.23ns)   --->   "%ls_load_99 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 98), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3580 'load' 'ls_load_99' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_647 : Operation 3581 [2/2] (1.23ns)   --->   "%ls_load_100 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 99), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3581 'load' 'ls_load_100' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 648 <SV = 242> <Delay = 7.01>
ST_648 : Operation 3582 [3/4] (6.43ns)   --->   "%tmp_27_24 = fadd float %ls_load_26, %tmp_26_24" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3582 'fadd' 'tmp_27_24' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_648 : Operation 3583 [3/4] (6.43ns)   --->   "%tmp_29_24 = fadd float %tmp_29_23, %tmp_28_24" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3583 'fadd' 'tmp_29_24' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_648 : Operation 3584 [3/3] (7.01ns)   --->   "%tmp_26_25 = fmul float %lr_load, %lA_load_26" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3584 'fmul' 'tmp_26_25' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_648 : Operation 3585 [3/3] (7.01ns)   --->   "%tmp_28_25 = fmul float %lA_load_26, %lp_load_26" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3585 'fmul' 'tmp_28_25' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_648 : Operation 3586 [1/2] (1.23ns)   --->   "%ls_load_99 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 98), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3586 'load' 'ls_load_99' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_648 : Operation 3587 [1/2] (1.23ns)   --->   "%ls_load_100 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 99), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3587 'load' 'ls_load_100' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_648 : Operation 3588 [2/2] (1.23ns)   --->   "%ls_load_101 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 100), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3588 'load' 'ls_load_101' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_648 : Operation 3589 [2/2] (1.23ns)   --->   "%ls_load_102 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 101), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3589 'load' 'ls_load_102' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 649 <SV = 243> <Delay = 7.01>
ST_649 : Operation 3590 [2/4] (6.43ns)   --->   "%tmp_27_24 = fadd float %ls_load_26, %tmp_26_24" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3590 'fadd' 'tmp_27_24' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_649 : Operation 3591 [2/4] (6.43ns)   --->   "%tmp_29_24 = fadd float %tmp_29_23, %tmp_28_24" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3591 'fadd' 'tmp_29_24' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_649 : Operation 3592 [2/3] (7.01ns)   --->   "%tmp_26_25 = fmul float %lr_load, %lA_load_26" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3592 'fmul' 'tmp_26_25' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_649 : Operation 3593 [2/3] (7.01ns)   --->   "%tmp_28_25 = fmul float %lA_load_26, %lp_load_26" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3593 'fmul' 'tmp_28_25' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_649 : Operation 3594 [1/2] (1.23ns)   --->   "%ls_load_101 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 100), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3594 'load' 'ls_load_101' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_649 : Operation 3595 [1/2] (1.23ns)   --->   "%ls_load_102 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 101), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3595 'load' 'ls_load_102' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_649 : Operation 3596 [2/2] (1.23ns)   --->   "%ls_load_103 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 102), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3596 'load' 'ls_load_103' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_649 : Operation 3597 [2/2] (1.23ns)   --->   "%ls_load_104 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 103), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3597 'load' 'ls_load_104' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 650 <SV = 244> <Delay = 7.01>
ST_650 : Operation 3598 [1/4] (6.43ns)   --->   "%tmp_27_24 = fadd float %ls_load_26, %tmp_26_24" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3598 'fadd' 'tmp_27_24' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_650 : Operation 3599 [1/4] (6.43ns)   --->   "%tmp_29_24 = fadd float %tmp_29_23, %tmp_28_24" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3599 'fadd' 'tmp_29_24' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_650 : Operation 3600 [1/3] (7.01ns)   --->   "%tmp_26_25 = fmul float %lr_load, %lA_load_26" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3600 'fmul' 'tmp_26_25' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_650 : Operation 3601 [1/3] (7.01ns)   --->   "%tmp_28_25 = fmul float %lA_load_26, %lp_load_26" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3601 'fmul' 'tmp_28_25' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_650 : Operation 3602 [1/1] (0.00ns)   --->   "%tmp_24_26 = or i16 %tmp_19, 27" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3602 'or' 'tmp_24_26' <Predicate = true> <Delay = 0.00>
ST_650 : Operation 3603 [1/1] (0.00ns)   --->   "%tmp_25_26 = zext i16 %tmp_24_26 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3603 'zext' 'tmp_25_26' <Predicate = true> <Delay = 0.00>
ST_650 : Operation 3604 [1/1] (0.00ns)   --->   "%lA_addr_28 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_26" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3604 'getelementptr' 'lA_addr_28' <Predicate = true> <Delay = 0.00>
ST_650 : Operation 3605 [2/2] (1.23ns)   --->   "%lA_load_27 = load float* %lA_addr_28, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3605 'load' 'lA_load_27' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_650 : Operation 3606 [1/2] (1.23ns)   --->   "%ls_load_103 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 102), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3606 'load' 'ls_load_103' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_650 : Operation 3607 [1/2] (1.23ns)   --->   "%ls_load_104 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 103), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3607 'load' 'ls_load_104' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_650 : Operation 3608 [2/2] (1.23ns)   --->   "%ls_load_105 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 104), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3608 'load' 'ls_load_105' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_650 : Operation 3609 [2/2] (1.23ns)   --->   "%ls_load_106 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 105), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3609 'load' 'ls_load_106' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 651 <SV = 245> <Delay = 6.43>
ST_651 : Operation 3610 [4/4] (6.43ns)   --->   "%tmp_27_25 = fadd float %ls_load_27, %tmp_26_25" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3610 'fadd' 'tmp_27_25' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_651 : Operation 3611 [4/4] (6.43ns)   --->   "%tmp_29_25 = fadd float %tmp_29_24, %tmp_28_25" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3611 'fadd' 'tmp_29_25' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_651 : Operation 3612 [1/2] (1.23ns)   --->   "%lA_load_27 = load float* %lA_addr_28, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3612 'load' 'lA_load_27' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_651 : Operation 3613 [1/2] (1.23ns)   --->   "%ls_load_105 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 104), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3613 'load' 'ls_load_105' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_651 : Operation 3614 [1/2] (1.23ns)   --->   "%ls_load_106 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 105), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3614 'load' 'ls_load_106' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_651 : Operation 3615 [2/2] (1.23ns)   --->   "%ls_load_107 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 106), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3615 'load' 'ls_load_107' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_651 : Operation 3616 [2/2] (1.23ns)   --->   "%ls_load_108 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 107), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3616 'load' 'ls_load_108' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 652 <SV = 246> <Delay = 7.01>
ST_652 : Operation 3617 [3/4] (6.43ns)   --->   "%tmp_27_25 = fadd float %ls_load_27, %tmp_26_25" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3617 'fadd' 'tmp_27_25' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_652 : Operation 3618 [3/4] (6.43ns)   --->   "%tmp_29_25 = fadd float %tmp_29_24, %tmp_28_25" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3618 'fadd' 'tmp_29_25' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_652 : Operation 3619 [3/3] (7.01ns)   --->   "%tmp_26_26 = fmul float %lr_load, %lA_load_27" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3619 'fmul' 'tmp_26_26' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_652 : Operation 3620 [3/3] (7.01ns)   --->   "%tmp_28_26 = fmul float %lA_load_27, %lp_load_27" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3620 'fmul' 'tmp_28_26' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_652 : Operation 3621 [1/2] (1.23ns)   --->   "%ls_load_107 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 106), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3621 'load' 'ls_load_107' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_652 : Operation 3622 [1/2] (1.23ns)   --->   "%ls_load_108 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 107), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3622 'load' 'ls_load_108' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_652 : Operation 3623 [2/2] (1.23ns)   --->   "%ls_load_109 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 108), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3623 'load' 'ls_load_109' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_652 : Operation 3624 [2/2] (1.23ns)   --->   "%ls_load_110 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 109), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3624 'load' 'ls_load_110' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 653 <SV = 247> <Delay = 7.01>
ST_653 : Operation 3625 [2/4] (6.43ns)   --->   "%tmp_27_25 = fadd float %ls_load_27, %tmp_26_25" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3625 'fadd' 'tmp_27_25' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_653 : Operation 3626 [2/4] (6.43ns)   --->   "%tmp_29_25 = fadd float %tmp_29_24, %tmp_28_25" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3626 'fadd' 'tmp_29_25' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_653 : Operation 3627 [2/3] (7.01ns)   --->   "%tmp_26_26 = fmul float %lr_load, %lA_load_27" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3627 'fmul' 'tmp_26_26' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_653 : Operation 3628 [2/3] (7.01ns)   --->   "%tmp_28_26 = fmul float %lA_load_27, %lp_load_27" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3628 'fmul' 'tmp_28_26' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_653 : Operation 3629 [1/2] (1.23ns)   --->   "%ls_load_109 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 108), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3629 'load' 'ls_load_109' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_653 : Operation 3630 [1/2] (1.23ns)   --->   "%ls_load_110 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 109), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3630 'load' 'ls_load_110' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_653 : Operation 3631 [2/2] (1.23ns)   --->   "%ls_load_111 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 110), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3631 'load' 'ls_load_111' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_653 : Operation 3632 [2/2] (1.23ns)   --->   "%ls_load_112 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 111), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3632 'load' 'ls_load_112' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 654 <SV = 248> <Delay = 7.01>
ST_654 : Operation 3633 [1/4] (6.43ns)   --->   "%tmp_27_25 = fadd float %ls_load_27, %tmp_26_25" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3633 'fadd' 'tmp_27_25' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_654 : Operation 3634 [1/4] (6.43ns)   --->   "%tmp_29_25 = fadd float %tmp_29_24, %tmp_28_25" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3634 'fadd' 'tmp_29_25' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_654 : Operation 3635 [1/3] (7.01ns)   --->   "%tmp_26_26 = fmul float %lr_load, %lA_load_27" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3635 'fmul' 'tmp_26_26' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_654 : Operation 3636 [1/3] (7.01ns)   --->   "%tmp_28_26 = fmul float %lA_load_27, %lp_load_27" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3636 'fmul' 'tmp_28_26' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_654 : Operation 3637 [1/1] (0.00ns)   --->   "%tmp_24_27 = or i16 %tmp_19, 28" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3637 'or' 'tmp_24_27' <Predicate = true> <Delay = 0.00>
ST_654 : Operation 3638 [1/1] (0.00ns)   --->   "%tmp_25_27 = zext i16 %tmp_24_27 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3638 'zext' 'tmp_25_27' <Predicate = true> <Delay = 0.00>
ST_654 : Operation 3639 [1/1] (0.00ns)   --->   "%lA_addr_29 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_27" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3639 'getelementptr' 'lA_addr_29' <Predicate = true> <Delay = 0.00>
ST_654 : Operation 3640 [2/2] (1.23ns)   --->   "%lA_load_28 = load float* %lA_addr_29, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3640 'load' 'lA_load_28' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_654 : Operation 3641 [1/2] (1.23ns)   --->   "%ls_load_111 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 110), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3641 'load' 'ls_load_111' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_654 : Operation 3642 [1/2] (1.23ns)   --->   "%ls_load_112 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 111), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3642 'load' 'ls_load_112' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_654 : Operation 3643 [2/2] (1.23ns)   --->   "%ls_load_113 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 112), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3643 'load' 'ls_load_113' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_654 : Operation 3644 [2/2] (1.23ns)   --->   "%ls_load_114 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 113), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3644 'load' 'ls_load_114' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 655 <SV = 249> <Delay = 6.43>
ST_655 : Operation 3645 [4/4] (6.43ns)   --->   "%tmp_27_26 = fadd float %ls_load_28, %tmp_26_26" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3645 'fadd' 'tmp_27_26' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_655 : Operation 3646 [4/4] (6.43ns)   --->   "%tmp_29_26 = fadd float %tmp_29_25, %tmp_28_26" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3646 'fadd' 'tmp_29_26' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_655 : Operation 3647 [1/2] (1.23ns)   --->   "%lA_load_28 = load float* %lA_addr_29, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3647 'load' 'lA_load_28' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_655 : Operation 3648 [1/2] (1.23ns)   --->   "%ls_load_113 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 112), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3648 'load' 'ls_load_113' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_655 : Operation 3649 [1/2] (1.23ns)   --->   "%ls_load_114 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 113), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3649 'load' 'ls_load_114' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_655 : Operation 3650 [2/2] (1.23ns)   --->   "%ls_load_115 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 114), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3650 'load' 'ls_load_115' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_655 : Operation 3651 [2/2] (1.23ns)   --->   "%ls_load_116 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 115), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3651 'load' 'ls_load_116' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 656 <SV = 250> <Delay = 7.01>
ST_656 : Operation 3652 [3/4] (6.43ns)   --->   "%tmp_27_26 = fadd float %ls_load_28, %tmp_26_26" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3652 'fadd' 'tmp_27_26' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_656 : Operation 3653 [3/4] (6.43ns)   --->   "%tmp_29_26 = fadd float %tmp_29_25, %tmp_28_26" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3653 'fadd' 'tmp_29_26' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_656 : Operation 3654 [3/3] (7.01ns)   --->   "%tmp_26_27 = fmul float %lr_load, %lA_load_28" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3654 'fmul' 'tmp_26_27' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_656 : Operation 3655 [3/3] (7.01ns)   --->   "%tmp_28_27 = fmul float %lA_load_28, %lp_load_28" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3655 'fmul' 'tmp_28_27' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_656 : Operation 3656 [1/2] (1.23ns)   --->   "%ls_load_115 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 114), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3656 'load' 'ls_load_115' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_656 : Operation 3657 [1/2] (1.23ns)   --->   "%ls_load_116 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 115), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3657 'load' 'ls_load_116' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_656 : Operation 3658 [2/2] (1.23ns)   --->   "%ls_load_117 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 116), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3658 'load' 'ls_load_117' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_656 : Operation 3659 [2/2] (1.23ns)   --->   "%ls_load_118 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 117), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3659 'load' 'ls_load_118' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 657 <SV = 251> <Delay = 7.01>
ST_657 : Operation 3660 [2/4] (6.43ns)   --->   "%tmp_27_26 = fadd float %ls_load_28, %tmp_26_26" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3660 'fadd' 'tmp_27_26' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_657 : Operation 3661 [2/4] (6.43ns)   --->   "%tmp_29_26 = fadd float %tmp_29_25, %tmp_28_26" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3661 'fadd' 'tmp_29_26' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_657 : Operation 3662 [2/3] (7.01ns)   --->   "%tmp_26_27 = fmul float %lr_load, %lA_load_28" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3662 'fmul' 'tmp_26_27' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_657 : Operation 3663 [2/3] (7.01ns)   --->   "%tmp_28_27 = fmul float %lA_load_28, %lp_load_28" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3663 'fmul' 'tmp_28_27' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_657 : Operation 3664 [1/2] (1.23ns)   --->   "%ls_load_117 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 116), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3664 'load' 'ls_load_117' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_657 : Operation 3665 [1/2] (1.23ns)   --->   "%ls_load_118 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 117), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3665 'load' 'ls_load_118' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_657 : Operation 3666 [2/2] (1.23ns)   --->   "%ls_load_119 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 118), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3666 'load' 'ls_load_119' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_657 : Operation 3667 [2/2] (1.23ns)   --->   "%ls_load_120 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 119), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3667 'load' 'ls_load_120' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 658 <SV = 252> <Delay = 7.01>
ST_658 : Operation 3668 [1/4] (6.43ns)   --->   "%tmp_27_26 = fadd float %ls_load_28, %tmp_26_26" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3668 'fadd' 'tmp_27_26' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_658 : Operation 3669 [1/4] (6.43ns)   --->   "%tmp_29_26 = fadd float %tmp_29_25, %tmp_28_26" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3669 'fadd' 'tmp_29_26' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_658 : Operation 3670 [1/3] (7.01ns)   --->   "%tmp_26_27 = fmul float %lr_load, %lA_load_28" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3670 'fmul' 'tmp_26_27' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_658 : Operation 3671 [1/3] (7.01ns)   --->   "%tmp_28_27 = fmul float %lA_load_28, %lp_load_28" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3671 'fmul' 'tmp_28_27' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_658 : Operation 3672 [1/1] (0.00ns)   --->   "%tmp_24_28 = or i16 %tmp_19, 29" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3672 'or' 'tmp_24_28' <Predicate = true> <Delay = 0.00>
ST_658 : Operation 3673 [1/1] (0.00ns)   --->   "%tmp_25_28 = zext i16 %tmp_24_28 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3673 'zext' 'tmp_25_28' <Predicate = true> <Delay = 0.00>
ST_658 : Operation 3674 [1/1] (0.00ns)   --->   "%lA_addr_30 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_28" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3674 'getelementptr' 'lA_addr_30' <Predicate = true> <Delay = 0.00>
ST_658 : Operation 3675 [2/2] (1.23ns)   --->   "%lA_load_29 = load float* %lA_addr_30, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3675 'load' 'lA_load_29' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_658 : Operation 3676 [1/2] (1.23ns)   --->   "%ls_load_119 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 118), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3676 'load' 'ls_load_119' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_658 : Operation 3677 [1/2] (1.23ns)   --->   "%ls_load_120 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 119), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3677 'load' 'ls_load_120' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_658 : Operation 3678 [2/2] (1.23ns)   --->   "%ls_load_121 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 120), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3678 'load' 'ls_load_121' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_658 : Operation 3679 [2/2] (1.23ns)   --->   "%ls_load_122 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 121), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3679 'load' 'ls_load_122' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 659 <SV = 253> <Delay = 6.43>
ST_659 : Operation 3680 [4/4] (6.43ns)   --->   "%tmp_27_27 = fadd float %ls_load_29, %tmp_26_27" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3680 'fadd' 'tmp_27_27' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_659 : Operation 3681 [4/4] (6.43ns)   --->   "%tmp_29_27 = fadd float %tmp_29_26, %tmp_28_27" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3681 'fadd' 'tmp_29_27' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_659 : Operation 3682 [1/2] (1.23ns)   --->   "%lA_load_29 = load float* %lA_addr_30, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3682 'load' 'lA_load_29' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_659 : Operation 3683 [1/2] (1.23ns)   --->   "%ls_load_121 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 120), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3683 'load' 'ls_load_121' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_659 : Operation 3684 [1/2] (1.23ns)   --->   "%ls_load_122 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 121), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3684 'load' 'ls_load_122' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_659 : Operation 3685 [2/2] (1.23ns)   --->   "%ls_load_123 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 122), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3685 'load' 'ls_load_123' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_659 : Operation 3686 [2/2] (1.23ns)   --->   "%ls_load_124 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 123), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3686 'load' 'ls_load_124' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 660 <SV = 254> <Delay = 7.01>
ST_660 : Operation 3687 [3/4] (6.43ns)   --->   "%tmp_27_27 = fadd float %ls_load_29, %tmp_26_27" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3687 'fadd' 'tmp_27_27' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_660 : Operation 3688 [3/4] (6.43ns)   --->   "%tmp_29_27 = fadd float %tmp_29_26, %tmp_28_27" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3688 'fadd' 'tmp_29_27' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_660 : Operation 3689 [3/3] (7.01ns)   --->   "%tmp_26_28 = fmul float %lr_load, %lA_load_29" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3689 'fmul' 'tmp_26_28' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_660 : Operation 3690 [3/3] (7.01ns)   --->   "%tmp_28_28 = fmul float %lA_load_29, %lp_load_29" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3690 'fmul' 'tmp_28_28' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_660 : Operation 3691 [1/2] (1.23ns)   --->   "%ls_load_123 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 122), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3691 'load' 'ls_load_123' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_660 : Operation 3692 [1/2] (1.23ns)   --->   "%ls_load_124 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 123), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3692 'load' 'ls_load_124' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_660 : Operation 3693 [2/2] (1.23ns)   --->   "%ls_load_125 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 124), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3693 'load' 'ls_load_125' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_660 : Operation 3694 [2/2] (1.23ns)   --->   "%ls_load_126 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 125), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3694 'load' 'ls_load_126' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 661 <SV = 255> <Delay = 7.01>
ST_661 : Operation 3695 [2/4] (6.43ns)   --->   "%tmp_27_27 = fadd float %ls_load_29, %tmp_26_27" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3695 'fadd' 'tmp_27_27' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_661 : Operation 3696 [2/4] (6.43ns)   --->   "%tmp_29_27 = fadd float %tmp_29_26, %tmp_28_27" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3696 'fadd' 'tmp_29_27' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_661 : Operation 3697 [2/3] (7.01ns)   --->   "%tmp_26_28 = fmul float %lr_load, %lA_load_29" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3697 'fmul' 'tmp_26_28' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_661 : Operation 3698 [2/3] (7.01ns)   --->   "%tmp_28_28 = fmul float %lA_load_29, %lp_load_29" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3698 'fmul' 'tmp_28_28' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_661 : Operation 3699 [1/2] (1.23ns)   --->   "%ls_load_125 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 124), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3699 'load' 'ls_load_125' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_661 : Operation 3700 [1/2] (1.23ns)   --->   "%ls_load_126 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 125), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3700 'load' 'ls_load_126' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_661 : Operation 3701 [2/2] (1.23ns)   --->   "%ls_load_127 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 126), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3701 'load' 'ls_load_127' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_661 : Operation 3702 [2/2] (1.23ns)   --->   "%ls_load_128 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 127), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3702 'load' 'ls_load_128' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 662 <SV = 256> <Delay = 7.01>
ST_662 : Operation 3703 [1/4] (6.43ns)   --->   "%tmp_27_27 = fadd float %ls_load_29, %tmp_26_27" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3703 'fadd' 'tmp_27_27' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_662 : Operation 3704 [1/4] (6.43ns)   --->   "%tmp_29_27 = fadd float %tmp_29_26, %tmp_28_27" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3704 'fadd' 'tmp_29_27' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_662 : Operation 3705 [1/3] (7.01ns)   --->   "%tmp_26_28 = fmul float %lr_load, %lA_load_29" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3705 'fmul' 'tmp_26_28' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_662 : Operation 3706 [1/3] (7.01ns)   --->   "%tmp_28_28 = fmul float %lA_load_29, %lp_load_29" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3706 'fmul' 'tmp_28_28' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_662 : Operation 3707 [1/1] (0.00ns)   --->   "%tmp_24_29 = or i16 %tmp_19, 30" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3707 'or' 'tmp_24_29' <Predicate = true> <Delay = 0.00>
ST_662 : Operation 3708 [1/1] (0.00ns)   --->   "%tmp_25_29 = zext i16 %tmp_24_29 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3708 'zext' 'tmp_25_29' <Predicate = true> <Delay = 0.00>
ST_662 : Operation 3709 [1/1] (0.00ns)   --->   "%lA_addr_31 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_29" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3709 'getelementptr' 'lA_addr_31' <Predicate = true> <Delay = 0.00>
ST_662 : Operation 3710 [2/2] (1.23ns)   --->   "%lA_load_30 = load float* %lA_addr_31, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3710 'load' 'lA_load_30' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_662 : Operation 3711 [1/2] (1.23ns)   --->   "%ls_load_127 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 126), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3711 'load' 'ls_load_127' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_662 : Operation 3712 [1/2] (1.23ns)   --->   "%ls_load_128 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 127), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3712 'load' 'ls_load_128' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_662 : Operation 3713 [2/2] (1.23ns)   --->   "%ls_load_129 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 128), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3713 'load' 'ls_load_129' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_662 : Operation 3714 [2/2] (1.23ns)   --->   "%ls_load_130 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 129), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3714 'load' 'ls_load_130' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 663 <SV = 257> <Delay = 6.43>
ST_663 : Operation 3715 [4/4] (6.43ns)   --->   "%tmp_27_28 = fadd float %ls_load_30, %tmp_26_28" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3715 'fadd' 'tmp_27_28' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_663 : Operation 3716 [4/4] (6.43ns)   --->   "%tmp_29_28 = fadd float %tmp_29_27, %tmp_28_28" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3716 'fadd' 'tmp_29_28' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_663 : Operation 3717 [1/2] (1.23ns)   --->   "%lA_load_30 = load float* %lA_addr_31, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3717 'load' 'lA_load_30' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_663 : Operation 3718 [1/2] (1.23ns)   --->   "%ls_load_129 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 128), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3718 'load' 'ls_load_129' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_663 : Operation 3719 [1/2] (1.23ns)   --->   "%ls_load_130 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 129), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3719 'load' 'ls_load_130' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_663 : Operation 3720 [2/2] (1.23ns)   --->   "%ls_load_131 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 130), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3720 'load' 'ls_load_131' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_663 : Operation 3721 [2/2] (1.23ns)   --->   "%ls_load_132 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 131), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3721 'load' 'ls_load_132' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 664 <SV = 258> <Delay = 7.01>
ST_664 : Operation 3722 [3/4] (6.43ns)   --->   "%tmp_27_28 = fadd float %ls_load_30, %tmp_26_28" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3722 'fadd' 'tmp_27_28' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_664 : Operation 3723 [3/4] (6.43ns)   --->   "%tmp_29_28 = fadd float %tmp_29_27, %tmp_28_28" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3723 'fadd' 'tmp_29_28' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_664 : Operation 3724 [3/3] (7.01ns)   --->   "%tmp_26_29 = fmul float %lr_load, %lA_load_30" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3724 'fmul' 'tmp_26_29' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_664 : Operation 3725 [3/3] (7.01ns)   --->   "%tmp_28_29 = fmul float %lA_load_30, %lp_load_30" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3725 'fmul' 'tmp_28_29' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_664 : Operation 3726 [1/2] (1.23ns)   --->   "%ls_load_131 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 130), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3726 'load' 'ls_load_131' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_664 : Operation 3727 [1/2] (1.23ns)   --->   "%ls_load_132 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 131), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3727 'load' 'ls_load_132' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_664 : Operation 3728 [2/2] (1.23ns)   --->   "%ls_load_133 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 132), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3728 'load' 'ls_load_133' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_664 : Operation 3729 [2/2] (1.23ns)   --->   "%ls_load_134 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 133), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3729 'load' 'ls_load_134' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 665 <SV = 259> <Delay = 7.01>
ST_665 : Operation 3730 [2/4] (6.43ns)   --->   "%tmp_27_28 = fadd float %ls_load_30, %tmp_26_28" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3730 'fadd' 'tmp_27_28' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_665 : Operation 3731 [2/4] (6.43ns)   --->   "%tmp_29_28 = fadd float %tmp_29_27, %tmp_28_28" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3731 'fadd' 'tmp_29_28' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_665 : Operation 3732 [2/3] (7.01ns)   --->   "%tmp_26_29 = fmul float %lr_load, %lA_load_30" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3732 'fmul' 'tmp_26_29' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_665 : Operation 3733 [2/3] (7.01ns)   --->   "%tmp_28_29 = fmul float %lA_load_30, %lp_load_30" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3733 'fmul' 'tmp_28_29' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_665 : Operation 3734 [1/2] (1.23ns)   --->   "%ls_load_133 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 132), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3734 'load' 'ls_load_133' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_665 : Operation 3735 [1/2] (1.23ns)   --->   "%ls_load_134 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 133), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3735 'load' 'ls_load_134' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_665 : Operation 3736 [2/2] (1.23ns)   --->   "%ls_load_135 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 134), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3736 'load' 'ls_load_135' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_665 : Operation 3737 [2/2] (1.23ns)   --->   "%ls_load_136 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 135), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3737 'load' 'ls_load_136' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 666 <SV = 260> <Delay = 7.01>
ST_666 : Operation 3738 [1/4] (6.43ns)   --->   "%tmp_27_28 = fadd float %ls_load_30, %tmp_26_28" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3738 'fadd' 'tmp_27_28' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_666 : Operation 3739 [1/4] (6.43ns)   --->   "%tmp_29_28 = fadd float %tmp_29_27, %tmp_28_28" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3739 'fadd' 'tmp_29_28' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_666 : Operation 3740 [1/3] (7.01ns)   --->   "%tmp_26_29 = fmul float %lr_load, %lA_load_30" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3740 'fmul' 'tmp_26_29' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_666 : Operation 3741 [1/3] (7.01ns)   --->   "%tmp_28_29 = fmul float %lA_load_30, %lp_load_30" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3741 'fmul' 'tmp_28_29' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_666 : Operation 3742 [1/1] (0.00ns)   --->   "%tmp_24_30 = or i16 %tmp_19, 31" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3742 'or' 'tmp_24_30' <Predicate = true> <Delay = 0.00>
ST_666 : Operation 3743 [1/1] (0.00ns)   --->   "%tmp_25_30 = zext i16 %tmp_24_30 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3743 'zext' 'tmp_25_30' <Predicate = true> <Delay = 0.00>
ST_666 : Operation 3744 [1/1] (0.00ns)   --->   "%lA_addr_32 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_30" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3744 'getelementptr' 'lA_addr_32' <Predicate = true> <Delay = 0.00>
ST_666 : Operation 3745 [2/2] (1.23ns)   --->   "%lA_load_31 = load float* %lA_addr_32, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3745 'load' 'lA_load_31' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_666 : Operation 3746 [1/2] (1.23ns)   --->   "%ls_load_135 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 134), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3746 'load' 'ls_load_135' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_666 : Operation 3747 [1/2] (1.23ns)   --->   "%ls_load_136 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 135), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3747 'load' 'ls_load_136' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_666 : Operation 3748 [2/2] (1.23ns)   --->   "%ls_load_137 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 136), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3748 'load' 'ls_load_137' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_666 : Operation 3749 [2/2] (1.23ns)   --->   "%ls_load_138 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 137), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3749 'load' 'ls_load_138' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 667 <SV = 261> <Delay = 6.43>
ST_667 : Operation 3750 [4/4] (6.43ns)   --->   "%tmp_27_29 = fadd float %ls_load_31, %tmp_26_29" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3750 'fadd' 'tmp_27_29' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_667 : Operation 3751 [4/4] (6.43ns)   --->   "%tmp_29_29 = fadd float %tmp_29_28, %tmp_28_29" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3751 'fadd' 'tmp_29_29' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_667 : Operation 3752 [1/2] (1.23ns)   --->   "%lA_load_31 = load float* %lA_addr_32, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3752 'load' 'lA_load_31' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_667 : Operation 3753 [1/2] (1.23ns)   --->   "%ls_load_137 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 136), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3753 'load' 'ls_load_137' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_667 : Operation 3754 [1/2] (1.23ns)   --->   "%ls_load_138 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 137), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3754 'load' 'ls_load_138' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_667 : Operation 3755 [2/2] (1.23ns)   --->   "%ls_load_139 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 138), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3755 'load' 'ls_load_139' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_667 : Operation 3756 [2/2] (1.23ns)   --->   "%ls_load_140 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 139), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3756 'load' 'ls_load_140' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 668 <SV = 262> <Delay = 7.01>
ST_668 : Operation 3757 [3/4] (6.43ns)   --->   "%tmp_27_29 = fadd float %ls_load_31, %tmp_26_29" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3757 'fadd' 'tmp_27_29' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_668 : Operation 3758 [3/4] (6.43ns)   --->   "%tmp_29_29 = fadd float %tmp_29_28, %tmp_28_29" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3758 'fadd' 'tmp_29_29' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_668 : Operation 3759 [3/3] (7.01ns)   --->   "%tmp_26_30 = fmul float %lr_load, %lA_load_31" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3759 'fmul' 'tmp_26_30' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_668 : Operation 3760 [3/3] (7.01ns)   --->   "%tmp_28_30 = fmul float %lA_load_31, %lp_load_31" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3760 'fmul' 'tmp_28_30' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_668 : Operation 3761 [1/2] (1.23ns)   --->   "%ls_load_139 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 138), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3761 'load' 'ls_load_139' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_668 : Operation 3762 [1/2] (1.23ns)   --->   "%ls_load_140 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 139), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3762 'load' 'ls_load_140' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_668 : Operation 3763 [2/2] (1.23ns)   --->   "%ls_load_141 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 140), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3763 'load' 'ls_load_141' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_668 : Operation 3764 [2/2] (1.23ns)   --->   "%ls_load_142 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 141), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3764 'load' 'ls_load_142' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 669 <SV = 263> <Delay = 7.01>
ST_669 : Operation 3765 [2/4] (6.43ns)   --->   "%tmp_27_29 = fadd float %ls_load_31, %tmp_26_29" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3765 'fadd' 'tmp_27_29' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_669 : Operation 3766 [2/4] (6.43ns)   --->   "%tmp_29_29 = fadd float %tmp_29_28, %tmp_28_29" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3766 'fadd' 'tmp_29_29' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_669 : Operation 3767 [2/3] (7.01ns)   --->   "%tmp_26_30 = fmul float %lr_load, %lA_load_31" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3767 'fmul' 'tmp_26_30' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_669 : Operation 3768 [2/3] (7.01ns)   --->   "%tmp_28_30 = fmul float %lA_load_31, %lp_load_31" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3768 'fmul' 'tmp_28_30' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_669 : Operation 3769 [1/2] (1.23ns)   --->   "%ls_load_141 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 140), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3769 'load' 'ls_load_141' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_669 : Operation 3770 [1/2] (1.23ns)   --->   "%ls_load_142 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 141), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3770 'load' 'ls_load_142' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_669 : Operation 3771 [2/2] (1.23ns)   --->   "%ls_load_143 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 142), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3771 'load' 'ls_load_143' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_669 : Operation 3772 [2/2] (1.23ns)   --->   "%ls_load_144 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 143), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3772 'load' 'ls_load_144' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 670 <SV = 264> <Delay = 7.01>
ST_670 : Operation 3773 [1/4] (6.43ns)   --->   "%tmp_27_29 = fadd float %ls_load_31, %tmp_26_29" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3773 'fadd' 'tmp_27_29' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_670 : Operation 3774 [1/4] (6.43ns)   --->   "%tmp_29_29 = fadd float %tmp_29_28, %tmp_28_29" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3774 'fadd' 'tmp_29_29' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_670 : Operation 3775 [1/3] (7.01ns)   --->   "%tmp_26_30 = fmul float %lr_load, %lA_load_31" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3775 'fmul' 'tmp_26_30' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_670 : Operation 3776 [1/3] (7.01ns)   --->   "%tmp_28_30 = fmul float %lA_load_31, %lp_load_31" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3776 'fmul' 'tmp_28_30' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_670 : Operation 3777 [1/1] (0.00ns)   --->   "%tmp_24_31 = or i16 %tmp_19, 32" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3777 'or' 'tmp_24_31' <Predicate = true> <Delay = 0.00>
ST_670 : Operation 3778 [1/1] (0.00ns)   --->   "%tmp_25_31 = zext i16 %tmp_24_31 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3778 'zext' 'tmp_25_31' <Predicate = true> <Delay = 0.00>
ST_670 : Operation 3779 [1/1] (0.00ns)   --->   "%lA_addr_33 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_31" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3779 'getelementptr' 'lA_addr_33' <Predicate = true> <Delay = 0.00>
ST_670 : Operation 3780 [2/2] (1.23ns)   --->   "%lA_load_32 = load float* %lA_addr_33, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3780 'load' 'lA_load_32' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_670 : Operation 3781 [1/2] (1.23ns)   --->   "%ls_load_143 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 142), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3781 'load' 'ls_load_143' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_670 : Operation 3782 [1/2] (1.23ns)   --->   "%ls_load_144 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 143), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3782 'load' 'ls_load_144' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_670 : Operation 3783 [2/2] (1.23ns)   --->   "%ls_load_145 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 144), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3783 'load' 'ls_load_145' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_670 : Operation 3784 [2/2] (1.23ns)   --->   "%ls_load_146 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 145), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3784 'load' 'ls_load_146' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 671 <SV = 265> <Delay = 6.43>
ST_671 : Operation 3785 [4/4] (6.43ns)   --->   "%tmp_27_30 = fadd float %ls_load_32, %tmp_26_30" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3785 'fadd' 'tmp_27_30' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_671 : Operation 3786 [4/4] (6.43ns)   --->   "%tmp_29_30 = fadd float %tmp_29_29, %tmp_28_30" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3786 'fadd' 'tmp_29_30' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_671 : Operation 3787 [1/2] (1.23ns)   --->   "%lA_load_32 = load float* %lA_addr_33, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3787 'load' 'lA_load_32' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_671 : Operation 3788 [1/2] (1.23ns)   --->   "%ls_load_145 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 144), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3788 'load' 'ls_load_145' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_671 : Operation 3789 [1/2] (1.23ns)   --->   "%ls_load_146 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 145), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3789 'load' 'ls_load_146' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_671 : Operation 3790 [2/2] (1.23ns)   --->   "%ls_load_147 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 146), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3790 'load' 'ls_load_147' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_671 : Operation 3791 [2/2] (1.23ns)   --->   "%ls_load_148 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 147), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3791 'load' 'ls_load_148' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 672 <SV = 266> <Delay = 7.01>
ST_672 : Operation 3792 [3/4] (6.43ns)   --->   "%tmp_27_30 = fadd float %ls_load_32, %tmp_26_30" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3792 'fadd' 'tmp_27_30' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_672 : Operation 3793 [3/4] (6.43ns)   --->   "%tmp_29_30 = fadd float %tmp_29_29, %tmp_28_30" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3793 'fadd' 'tmp_29_30' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_672 : Operation 3794 [3/3] (7.01ns)   --->   "%tmp_26_31 = fmul float %lr_load, %lA_load_32" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3794 'fmul' 'tmp_26_31' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_672 : Operation 3795 [3/3] (7.01ns)   --->   "%tmp_28_31 = fmul float %lA_load_32, %lp_load_32" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3795 'fmul' 'tmp_28_31' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_672 : Operation 3796 [1/2] (1.23ns)   --->   "%ls_load_147 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 146), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3796 'load' 'ls_load_147' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_672 : Operation 3797 [1/2] (1.23ns)   --->   "%ls_load_148 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 147), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3797 'load' 'ls_load_148' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_672 : Operation 3798 [2/2] (1.23ns)   --->   "%ls_load_149 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 148), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3798 'load' 'ls_load_149' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_672 : Operation 3799 [2/2] (1.23ns)   --->   "%ls_load_150 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 149), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3799 'load' 'ls_load_150' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 673 <SV = 267> <Delay = 7.01>
ST_673 : Operation 3800 [2/4] (6.43ns)   --->   "%tmp_27_30 = fadd float %ls_load_32, %tmp_26_30" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3800 'fadd' 'tmp_27_30' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_673 : Operation 3801 [2/4] (6.43ns)   --->   "%tmp_29_30 = fadd float %tmp_29_29, %tmp_28_30" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3801 'fadd' 'tmp_29_30' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_673 : Operation 3802 [2/3] (7.01ns)   --->   "%tmp_26_31 = fmul float %lr_load, %lA_load_32" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3802 'fmul' 'tmp_26_31' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_673 : Operation 3803 [2/3] (7.01ns)   --->   "%tmp_28_31 = fmul float %lA_load_32, %lp_load_32" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3803 'fmul' 'tmp_28_31' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_673 : Operation 3804 [1/2] (1.23ns)   --->   "%ls_load_149 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 148), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3804 'load' 'ls_load_149' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_673 : Operation 3805 [1/2] (1.23ns)   --->   "%ls_load_150 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 149), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3805 'load' 'ls_load_150' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_673 : Operation 3806 [2/2] (1.23ns)   --->   "%ls_load_151 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 150), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3806 'load' 'ls_load_151' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_673 : Operation 3807 [2/2] (1.23ns)   --->   "%ls_load_152 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 151), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3807 'load' 'ls_load_152' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 674 <SV = 268> <Delay = 7.01>
ST_674 : Operation 3808 [1/4] (6.43ns)   --->   "%tmp_27_30 = fadd float %ls_load_32, %tmp_26_30" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3808 'fadd' 'tmp_27_30' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_674 : Operation 3809 [1/4] (6.43ns)   --->   "%tmp_29_30 = fadd float %tmp_29_29, %tmp_28_30" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3809 'fadd' 'tmp_29_30' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_674 : Operation 3810 [1/3] (7.01ns)   --->   "%tmp_26_31 = fmul float %lr_load, %lA_load_32" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3810 'fmul' 'tmp_26_31' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_674 : Operation 3811 [1/3] (7.01ns)   --->   "%tmp_28_31 = fmul float %lA_load_32, %lp_load_32" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3811 'fmul' 'tmp_28_31' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_674 : Operation 3812 [1/1] (0.00ns)   --->   "%tmp_24_32 = or i16 %tmp_19, 33" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3812 'or' 'tmp_24_32' <Predicate = true> <Delay = 0.00>
ST_674 : Operation 3813 [1/1] (0.00ns)   --->   "%tmp_25_32 = zext i16 %tmp_24_32 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3813 'zext' 'tmp_25_32' <Predicate = true> <Delay = 0.00>
ST_674 : Operation 3814 [1/1] (0.00ns)   --->   "%lA_addr_34 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_32" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3814 'getelementptr' 'lA_addr_34' <Predicate = true> <Delay = 0.00>
ST_674 : Operation 3815 [2/2] (1.23ns)   --->   "%lA_load_33 = load float* %lA_addr_34, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3815 'load' 'lA_load_33' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_674 : Operation 3816 [1/2] (1.23ns)   --->   "%ls_load_151 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 150), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3816 'load' 'ls_load_151' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_674 : Operation 3817 [1/2] (1.23ns)   --->   "%ls_load_152 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 151), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3817 'load' 'ls_load_152' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_674 : Operation 3818 [2/2] (1.23ns)   --->   "%ls_load_153 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 152), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3818 'load' 'ls_load_153' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_674 : Operation 3819 [2/2] (1.23ns)   --->   "%ls_load_154 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 153), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3819 'load' 'ls_load_154' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 675 <SV = 269> <Delay = 6.43>
ST_675 : Operation 3820 [4/4] (6.43ns)   --->   "%tmp_27_31 = fadd float %ls_load_33, %tmp_26_31" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3820 'fadd' 'tmp_27_31' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_675 : Operation 3821 [4/4] (6.43ns)   --->   "%tmp_29_31 = fadd float %tmp_29_30, %tmp_28_31" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3821 'fadd' 'tmp_29_31' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_675 : Operation 3822 [1/2] (1.23ns)   --->   "%lA_load_33 = load float* %lA_addr_34, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3822 'load' 'lA_load_33' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_675 : Operation 3823 [1/2] (1.23ns)   --->   "%ls_load_153 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 152), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3823 'load' 'ls_load_153' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_675 : Operation 3824 [1/2] (1.23ns)   --->   "%ls_load_154 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 153), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3824 'load' 'ls_load_154' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_675 : Operation 3825 [2/2] (1.23ns)   --->   "%ls_load_155 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 154), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3825 'load' 'ls_load_155' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_675 : Operation 3826 [2/2] (1.23ns)   --->   "%ls_load_156 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 155), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3826 'load' 'ls_load_156' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 676 <SV = 270> <Delay = 7.01>
ST_676 : Operation 3827 [3/4] (6.43ns)   --->   "%tmp_27_31 = fadd float %ls_load_33, %tmp_26_31" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3827 'fadd' 'tmp_27_31' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_676 : Operation 3828 [3/4] (6.43ns)   --->   "%tmp_29_31 = fadd float %tmp_29_30, %tmp_28_31" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3828 'fadd' 'tmp_29_31' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_676 : Operation 3829 [3/3] (7.01ns)   --->   "%tmp_26_32 = fmul float %lr_load, %lA_load_33" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3829 'fmul' 'tmp_26_32' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_676 : Operation 3830 [3/3] (7.01ns)   --->   "%tmp_28_32 = fmul float %lA_load_33, %lp_load_33" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3830 'fmul' 'tmp_28_32' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_676 : Operation 3831 [1/2] (1.23ns)   --->   "%ls_load_155 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 154), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3831 'load' 'ls_load_155' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_676 : Operation 3832 [1/2] (1.23ns)   --->   "%ls_load_156 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 155), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3832 'load' 'ls_load_156' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_676 : Operation 3833 [2/2] (1.23ns)   --->   "%ls_load_157 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 156), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3833 'load' 'ls_load_157' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_676 : Operation 3834 [2/2] (1.23ns)   --->   "%ls_load_158 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 157), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3834 'load' 'ls_load_158' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 677 <SV = 271> <Delay = 7.01>
ST_677 : Operation 3835 [2/4] (6.43ns)   --->   "%tmp_27_31 = fadd float %ls_load_33, %tmp_26_31" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3835 'fadd' 'tmp_27_31' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_677 : Operation 3836 [2/4] (6.43ns)   --->   "%tmp_29_31 = fadd float %tmp_29_30, %tmp_28_31" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3836 'fadd' 'tmp_29_31' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_677 : Operation 3837 [2/3] (7.01ns)   --->   "%tmp_26_32 = fmul float %lr_load, %lA_load_33" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3837 'fmul' 'tmp_26_32' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_677 : Operation 3838 [2/3] (7.01ns)   --->   "%tmp_28_32 = fmul float %lA_load_33, %lp_load_33" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3838 'fmul' 'tmp_28_32' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_677 : Operation 3839 [1/2] (1.23ns)   --->   "%ls_load_157 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 156), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3839 'load' 'ls_load_157' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_677 : Operation 3840 [1/2] (1.23ns)   --->   "%ls_load_158 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 157), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3840 'load' 'ls_load_158' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_677 : Operation 3841 [2/2] (1.23ns)   --->   "%ls_load_159 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 158), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3841 'load' 'ls_load_159' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_677 : Operation 3842 [2/2] (1.23ns)   --->   "%ls_load_160 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 159), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3842 'load' 'ls_load_160' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 678 <SV = 272> <Delay = 7.01>
ST_678 : Operation 3843 [1/4] (6.43ns)   --->   "%tmp_27_31 = fadd float %ls_load_33, %tmp_26_31" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3843 'fadd' 'tmp_27_31' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_678 : Operation 3844 [1/4] (6.43ns)   --->   "%tmp_29_31 = fadd float %tmp_29_30, %tmp_28_31" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3844 'fadd' 'tmp_29_31' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_678 : Operation 3845 [1/3] (7.01ns)   --->   "%tmp_26_32 = fmul float %lr_load, %lA_load_33" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3845 'fmul' 'tmp_26_32' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_678 : Operation 3846 [1/3] (7.01ns)   --->   "%tmp_28_32 = fmul float %lA_load_33, %lp_load_33" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3846 'fmul' 'tmp_28_32' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_678 : Operation 3847 [1/1] (0.00ns)   --->   "%tmp_24_33 = or i16 %tmp_19, 34" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3847 'or' 'tmp_24_33' <Predicate = true> <Delay = 0.00>
ST_678 : Operation 3848 [1/1] (0.00ns)   --->   "%tmp_25_33 = zext i16 %tmp_24_33 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3848 'zext' 'tmp_25_33' <Predicate = true> <Delay = 0.00>
ST_678 : Operation 3849 [1/1] (0.00ns)   --->   "%lA_addr_35 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_33" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3849 'getelementptr' 'lA_addr_35' <Predicate = true> <Delay = 0.00>
ST_678 : Operation 3850 [2/2] (1.23ns)   --->   "%lA_load_34 = load float* %lA_addr_35, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3850 'load' 'lA_load_34' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_678 : Operation 3851 [1/2] (1.23ns)   --->   "%ls_load_159 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 158), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3851 'load' 'ls_load_159' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_678 : Operation 3852 [1/2] (1.23ns)   --->   "%ls_load_160 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 159), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3852 'load' 'ls_load_160' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_678 : Operation 3853 [2/2] (1.23ns)   --->   "%ls_load_161 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 160), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3853 'load' 'ls_load_161' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_678 : Operation 3854 [2/2] (1.23ns)   --->   "%ls_load_162 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 161), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3854 'load' 'ls_load_162' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 679 <SV = 273> <Delay = 6.43>
ST_679 : Operation 3855 [4/4] (6.43ns)   --->   "%tmp_27_32 = fadd float %ls_load_34, %tmp_26_32" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3855 'fadd' 'tmp_27_32' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_679 : Operation 3856 [4/4] (6.43ns)   --->   "%tmp_29_32 = fadd float %tmp_29_31, %tmp_28_32" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3856 'fadd' 'tmp_29_32' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_679 : Operation 3857 [1/2] (1.23ns)   --->   "%lA_load_34 = load float* %lA_addr_35, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3857 'load' 'lA_load_34' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_679 : Operation 3858 [1/2] (1.23ns)   --->   "%ls_load_161 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 160), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3858 'load' 'ls_load_161' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_679 : Operation 3859 [1/2] (1.23ns)   --->   "%ls_load_162 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 161), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3859 'load' 'ls_load_162' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_679 : Operation 3860 [2/2] (1.23ns)   --->   "%ls_load_163 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 162), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3860 'load' 'ls_load_163' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_679 : Operation 3861 [2/2] (1.23ns)   --->   "%ls_load_164 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 163), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3861 'load' 'ls_load_164' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 680 <SV = 274> <Delay = 7.01>
ST_680 : Operation 3862 [3/4] (6.43ns)   --->   "%tmp_27_32 = fadd float %ls_load_34, %tmp_26_32" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3862 'fadd' 'tmp_27_32' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_680 : Operation 3863 [3/4] (6.43ns)   --->   "%tmp_29_32 = fadd float %tmp_29_31, %tmp_28_32" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3863 'fadd' 'tmp_29_32' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_680 : Operation 3864 [3/3] (7.01ns)   --->   "%tmp_26_33 = fmul float %lr_load, %lA_load_34" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3864 'fmul' 'tmp_26_33' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_680 : Operation 3865 [3/3] (7.01ns)   --->   "%tmp_28_33 = fmul float %lA_load_34, %lp_load_34" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3865 'fmul' 'tmp_28_33' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_680 : Operation 3866 [1/2] (1.23ns)   --->   "%ls_load_163 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 162), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3866 'load' 'ls_load_163' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_680 : Operation 3867 [1/2] (1.23ns)   --->   "%ls_load_164 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 163), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3867 'load' 'ls_load_164' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_680 : Operation 3868 [2/2] (1.23ns)   --->   "%ls_load_165 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 164), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3868 'load' 'ls_load_165' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_680 : Operation 3869 [2/2] (1.23ns)   --->   "%ls_load_166 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 165), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3869 'load' 'ls_load_166' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 681 <SV = 275> <Delay = 7.01>
ST_681 : Operation 3870 [2/4] (6.43ns)   --->   "%tmp_27_32 = fadd float %ls_load_34, %tmp_26_32" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3870 'fadd' 'tmp_27_32' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_681 : Operation 3871 [2/4] (6.43ns)   --->   "%tmp_29_32 = fadd float %tmp_29_31, %tmp_28_32" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3871 'fadd' 'tmp_29_32' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_681 : Operation 3872 [2/3] (7.01ns)   --->   "%tmp_26_33 = fmul float %lr_load, %lA_load_34" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3872 'fmul' 'tmp_26_33' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_681 : Operation 3873 [2/3] (7.01ns)   --->   "%tmp_28_33 = fmul float %lA_load_34, %lp_load_34" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3873 'fmul' 'tmp_28_33' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_681 : Operation 3874 [1/2] (1.23ns)   --->   "%ls_load_165 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 164), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3874 'load' 'ls_load_165' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_681 : Operation 3875 [1/2] (1.23ns)   --->   "%ls_load_166 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 165), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3875 'load' 'ls_load_166' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_681 : Operation 3876 [2/2] (1.23ns)   --->   "%ls_load_167 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 166), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3876 'load' 'ls_load_167' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_681 : Operation 3877 [2/2] (1.23ns)   --->   "%ls_load_168 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 167), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3877 'load' 'ls_load_168' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 682 <SV = 276> <Delay = 7.01>
ST_682 : Operation 3878 [1/4] (6.43ns)   --->   "%tmp_27_32 = fadd float %ls_load_34, %tmp_26_32" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3878 'fadd' 'tmp_27_32' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_682 : Operation 3879 [1/4] (6.43ns)   --->   "%tmp_29_32 = fadd float %tmp_29_31, %tmp_28_32" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3879 'fadd' 'tmp_29_32' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_682 : Operation 3880 [1/3] (7.01ns)   --->   "%tmp_26_33 = fmul float %lr_load, %lA_load_34" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3880 'fmul' 'tmp_26_33' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_682 : Operation 3881 [1/3] (7.01ns)   --->   "%tmp_28_33 = fmul float %lA_load_34, %lp_load_34" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3881 'fmul' 'tmp_28_33' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_682 : Operation 3882 [1/1] (0.00ns)   --->   "%tmp_24_34 = or i16 %tmp_19, 35" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3882 'or' 'tmp_24_34' <Predicate = true> <Delay = 0.00>
ST_682 : Operation 3883 [1/1] (0.00ns)   --->   "%tmp_25_34 = zext i16 %tmp_24_34 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3883 'zext' 'tmp_25_34' <Predicate = true> <Delay = 0.00>
ST_682 : Operation 3884 [1/1] (0.00ns)   --->   "%lA_addr_36 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_34" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3884 'getelementptr' 'lA_addr_36' <Predicate = true> <Delay = 0.00>
ST_682 : Operation 3885 [2/2] (1.23ns)   --->   "%lA_load_35 = load float* %lA_addr_36, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3885 'load' 'lA_load_35' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_682 : Operation 3886 [1/2] (1.23ns)   --->   "%ls_load_167 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 166), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3886 'load' 'ls_load_167' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_682 : Operation 3887 [1/2] (1.23ns)   --->   "%ls_load_168 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 167), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3887 'load' 'ls_load_168' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_682 : Operation 3888 [2/2] (1.23ns)   --->   "%ls_load_169 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 168), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3888 'load' 'ls_load_169' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_682 : Operation 3889 [2/2] (1.23ns)   --->   "%ls_load_170 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 169), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3889 'load' 'ls_load_170' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 683 <SV = 277> <Delay = 6.43>
ST_683 : Operation 3890 [4/4] (6.43ns)   --->   "%tmp_27_33 = fadd float %ls_load_35, %tmp_26_33" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3890 'fadd' 'tmp_27_33' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_683 : Operation 3891 [4/4] (6.43ns)   --->   "%tmp_29_33 = fadd float %tmp_29_32, %tmp_28_33" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3891 'fadd' 'tmp_29_33' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_683 : Operation 3892 [1/2] (1.23ns)   --->   "%lA_load_35 = load float* %lA_addr_36, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3892 'load' 'lA_load_35' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_683 : Operation 3893 [1/2] (1.23ns)   --->   "%ls_load_169 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 168), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3893 'load' 'ls_load_169' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_683 : Operation 3894 [1/2] (1.23ns)   --->   "%ls_load_170 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 169), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3894 'load' 'ls_load_170' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_683 : Operation 3895 [2/2] (1.23ns)   --->   "%ls_load_171 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 170), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3895 'load' 'ls_load_171' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_683 : Operation 3896 [2/2] (1.23ns)   --->   "%ls_load_172 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 171), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3896 'load' 'ls_load_172' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 684 <SV = 278> <Delay = 7.01>
ST_684 : Operation 3897 [3/4] (6.43ns)   --->   "%tmp_27_33 = fadd float %ls_load_35, %tmp_26_33" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3897 'fadd' 'tmp_27_33' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_684 : Operation 3898 [3/4] (6.43ns)   --->   "%tmp_29_33 = fadd float %tmp_29_32, %tmp_28_33" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3898 'fadd' 'tmp_29_33' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_684 : Operation 3899 [3/3] (7.01ns)   --->   "%tmp_26_34 = fmul float %lr_load, %lA_load_35" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3899 'fmul' 'tmp_26_34' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_684 : Operation 3900 [3/3] (7.01ns)   --->   "%tmp_28_34 = fmul float %lA_load_35, %lp_load_35" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3900 'fmul' 'tmp_28_34' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_684 : Operation 3901 [1/2] (1.23ns)   --->   "%ls_load_171 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 170), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3901 'load' 'ls_load_171' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_684 : Operation 3902 [1/2] (1.23ns)   --->   "%ls_load_172 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 171), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3902 'load' 'ls_load_172' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_684 : Operation 3903 [2/2] (1.23ns)   --->   "%ls_load_173 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 172), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3903 'load' 'ls_load_173' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_684 : Operation 3904 [2/2] (1.23ns)   --->   "%ls_load_174 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 173), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3904 'load' 'ls_load_174' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 685 <SV = 279> <Delay = 7.01>
ST_685 : Operation 3905 [2/4] (6.43ns)   --->   "%tmp_27_33 = fadd float %ls_load_35, %tmp_26_33" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3905 'fadd' 'tmp_27_33' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_685 : Operation 3906 [2/4] (6.43ns)   --->   "%tmp_29_33 = fadd float %tmp_29_32, %tmp_28_33" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3906 'fadd' 'tmp_29_33' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_685 : Operation 3907 [2/3] (7.01ns)   --->   "%tmp_26_34 = fmul float %lr_load, %lA_load_35" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3907 'fmul' 'tmp_26_34' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_685 : Operation 3908 [2/3] (7.01ns)   --->   "%tmp_28_34 = fmul float %lA_load_35, %lp_load_35" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3908 'fmul' 'tmp_28_34' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_685 : Operation 3909 [1/2] (1.23ns)   --->   "%ls_load_173 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 172), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3909 'load' 'ls_load_173' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_685 : Operation 3910 [1/2] (1.23ns)   --->   "%ls_load_174 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 173), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3910 'load' 'ls_load_174' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_685 : Operation 3911 [2/2] (1.23ns)   --->   "%ls_load_175 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 174), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3911 'load' 'ls_load_175' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_685 : Operation 3912 [2/2] (1.23ns)   --->   "%ls_load_176 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 175), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3912 'load' 'ls_load_176' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 686 <SV = 280> <Delay = 7.01>
ST_686 : Operation 3913 [1/4] (6.43ns)   --->   "%tmp_27_33 = fadd float %ls_load_35, %tmp_26_33" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3913 'fadd' 'tmp_27_33' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_686 : Operation 3914 [1/4] (6.43ns)   --->   "%tmp_29_33 = fadd float %tmp_29_32, %tmp_28_33" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3914 'fadd' 'tmp_29_33' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_686 : Operation 3915 [1/3] (7.01ns)   --->   "%tmp_26_34 = fmul float %lr_load, %lA_load_35" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3915 'fmul' 'tmp_26_34' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_686 : Operation 3916 [1/3] (7.01ns)   --->   "%tmp_28_34 = fmul float %lA_load_35, %lp_load_35" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3916 'fmul' 'tmp_28_34' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_686 : Operation 3917 [1/1] (0.00ns)   --->   "%tmp_24_35 = or i16 %tmp_19, 36" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3917 'or' 'tmp_24_35' <Predicate = true> <Delay = 0.00>
ST_686 : Operation 3918 [1/1] (0.00ns)   --->   "%tmp_25_35 = zext i16 %tmp_24_35 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3918 'zext' 'tmp_25_35' <Predicate = true> <Delay = 0.00>
ST_686 : Operation 3919 [1/1] (0.00ns)   --->   "%lA_addr_37 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_35" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3919 'getelementptr' 'lA_addr_37' <Predicate = true> <Delay = 0.00>
ST_686 : Operation 3920 [2/2] (1.23ns)   --->   "%lA_load_36 = load float* %lA_addr_37, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3920 'load' 'lA_load_36' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_686 : Operation 3921 [1/2] (1.23ns)   --->   "%ls_load_175 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 174), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3921 'load' 'ls_load_175' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_686 : Operation 3922 [1/2] (1.23ns)   --->   "%ls_load_176 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 175), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3922 'load' 'ls_load_176' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_686 : Operation 3923 [2/2] (1.23ns)   --->   "%ls_load_177 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 176), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3923 'load' 'ls_load_177' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_686 : Operation 3924 [2/2] (1.23ns)   --->   "%ls_load_178 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 177), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3924 'load' 'ls_load_178' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 687 <SV = 281> <Delay = 6.43>
ST_687 : Operation 3925 [4/4] (6.43ns)   --->   "%tmp_27_34 = fadd float %ls_load_36, %tmp_26_34" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3925 'fadd' 'tmp_27_34' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_687 : Operation 3926 [4/4] (6.43ns)   --->   "%tmp_29_34 = fadd float %tmp_29_33, %tmp_28_34" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3926 'fadd' 'tmp_29_34' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_687 : Operation 3927 [1/2] (1.23ns)   --->   "%lA_load_36 = load float* %lA_addr_37, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3927 'load' 'lA_load_36' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_687 : Operation 3928 [1/2] (1.23ns)   --->   "%ls_load_177 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 176), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3928 'load' 'ls_load_177' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_687 : Operation 3929 [1/2] (1.23ns)   --->   "%ls_load_178 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 177), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3929 'load' 'ls_load_178' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_687 : Operation 3930 [2/2] (1.23ns)   --->   "%ls_load_179 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 178), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3930 'load' 'ls_load_179' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_687 : Operation 3931 [2/2] (1.23ns)   --->   "%ls_load_180 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 179), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3931 'load' 'ls_load_180' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 688 <SV = 282> <Delay = 7.01>
ST_688 : Operation 3932 [3/4] (6.43ns)   --->   "%tmp_27_34 = fadd float %ls_load_36, %tmp_26_34" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3932 'fadd' 'tmp_27_34' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_688 : Operation 3933 [3/4] (6.43ns)   --->   "%tmp_29_34 = fadd float %tmp_29_33, %tmp_28_34" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3933 'fadd' 'tmp_29_34' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_688 : Operation 3934 [3/3] (7.01ns)   --->   "%tmp_26_35 = fmul float %lr_load, %lA_load_36" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3934 'fmul' 'tmp_26_35' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_688 : Operation 3935 [3/3] (7.01ns)   --->   "%tmp_28_35 = fmul float %lA_load_36, %lp_load_36" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3935 'fmul' 'tmp_28_35' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_688 : Operation 3936 [1/2] (1.23ns)   --->   "%ls_load_179 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 178), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3936 'load' 'ls_load_179' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_688 : Operation 3937 [1/2] (1.23ns)   --->   "%ls_load_180 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 179), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3937 'load' 'ls_load_180' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_688 : Operation 3938 [2/2] (1.23ns)   --->   "%ls_load_181 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 180), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3938 'load' 'ls_load_181' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_688 : Operation 3939 [2/2] (1.23ns)   --->   "%ls_load_182 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 181), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3939 'load' 'ls_load_182' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 689 <SV = 283> <Delay = 7.01>
ST_689 : Operation 3940 [2/4] (6.43ns)   --->   "%tmp_27_34 = fadd float %ls_load_36, %tmp_26_34" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3940 'fadd' 'tmp_27_34' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_689 : Operation 3941 [2/4] (6.43ns)   --->   "%tmp_29_34 = fadd float %tmp_29_33, %tmp_28_34" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3941 'fadd' 'tmp_29_34' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_689 : Operation 3942 [2/3] (7.01ns)   --->   "%tmp_26_35 = fmul float %lr_load, %lA_load_36" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3942 'fmul' 'tmp_26_35' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_689 : Operation 3943 [2/3] (7.01ns)   --->   "%tmp_28_35 = fmul float %lA_load_36, %lp_load_36" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3943 'fmul' 'tmp_28_35' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_689 : Operation 3944 [1/2] (1.23ns)   --->   "%ls_load_181 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 180), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3944 'load' 'ls_load_181' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_689 : Operation 3945 [1/2] (1.23ns)   --->   "%ls_load_182 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 181), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3945 'load' 'ls_load_182' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_689 : Operation 3946 [2/2] (1.23ns)   --->   "%ls_load_183 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 182), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3946 'load' 'ls_load_183' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_689 : Operation 3947 [2/2] (1.23ns)   --->   "%ls_load_184 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 183), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3947 'load' 'ls_load_184' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 690 <SV = 284> <Delay = 7.01>
ST_690 : Operation 3948 [1/4] (6.43ns)   --->   "%tmp_27_34 = fadd float %ls_load_36, %tmp_26_34" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3948 'fadd' 'tmp_27_34' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_690 : Operation 3949 [1/4] (6.43ns)   --->   "%tmp_29_34 = fadd float %tmp_29_33, %tmp_28_34" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3949 'fadd' 'tmp_29_34' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_690 : Operation 3950 [1/3] (7.01ns)   --->   "%tmp_26_35 = fmul float %lr_load, %lA_load_36" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3950 'fmul' 'tmp_26_35' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_690 : Operation 3951 [1/3] (7.01ns)   --->   "%tmp_28_35 = fmul float %lA_load_36, %lp_load_36" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3951 'fmul' 'tmp_28_35' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_690 : Operation 3952 [1/1] (0.00ns)   --->   "%tmp_24_36 = or i16 %tmp_19, 37" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3952 'or' 'tmp_24_36' <Predicate = true> <Delay = 0.00>
ST_690 : Operation 3953 [1/1] (0.00ns)   --->   "%tmp_25_36 = zext i16 %tmp_24_36 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3953 'zext' 'tmp_25_36' <Predicate = true> <Delay = 0.00>
ST_690 : Operation 3954 [1/1] (0.00ns)   --->   "%lA_addr_38 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_36" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3954 'getelementptr' 'lA_addr_38' <Predicate = true> <Delay = 0.00>
ST_690 : Operation 3955 [2/2] (1.23ns)   --->   "%lA_load_37 = load float* %lA_addr_38, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3955 'load' 'lA_load_37' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_690 : Operation 3956 [1/2] (1.23ns)   --->   "%ls_load_183 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 182), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3956 'load' 'ls_load_183' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_690 : Operation 3957 [1/2] (1.23ns)   --->   "%ls_load_184 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 183), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3957 'load' 'ls_load_184' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_690 : Operation 3958 [2/2] (1.23ns)   --->   "%ls_load_185 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 184), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3958 'load' 'ls_load_185' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_690 : Operation 3959 [2/2] (1.23ns)   --->   "%ls_load_186 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 185), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3959 'load' 'ls_load_186' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 691 <SV = 285> <Delay = 6.43>
ST_691 : Operation 3960 [4/4] (6.43ns)   --->   "%tmp_27_35 = fadd float %ls_load_37, %tmp_26_35" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3960 'fadd' 'tmp_27_35' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_691 : Operation 3961 [4/4] (6.43ns)   --->   "%tmp_29_35 = fadd float %tmp_29_34, %tmp_28_35" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3961 'fadd' 'tmp_29_35' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_691 : Operation 3962 [1/2] (1.23ns)   --->   "%lA_load_37 = load float* %lA_addr_38, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3962 'load' 'lA_load_37' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_691 : Operation 3963 [1/2] (1.23ns)   --->   "%ls_load_185 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 184), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3963 'load' 'ls_load_185' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_691 : Operation 3964 [1/2] (1.23ns)   --->   "%ls_load_186 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 185), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3964 'load' 'ls_load_186' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_691 : Operation 3965 [2/2] (1.23ns)   --->   "%ls_load_187 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 186), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3965 'load' 'ls_load_187' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_691 : Operation 3966 [2/2] (1.23ns)   --->   "%ls_load_188 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 187), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3966 'load' 'ls_load_188' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 692 <SV = 286> <Delay = 7.01>
ST_692 : Operation 3967 [3/4] (6.43ns)   --->   "%tmp_27_35 = fadd float %ls_load_37, %tmp_26_35" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3967 'fadd' 'tmp_27_35' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_692 : Operation 3968 [3/4] (6.43ns)   --->   "%tmp_29_35 = fadd float %tmp_29_34, %tmp_28_35" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3968 'fadd' 'tmp_29_35' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_692 : Operation 3969 [3/3] (7.01ns)   --->   "%tmp_26_36 = fmul float %lr_load, %lA_load_37" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3969 'fmul' 'tmp_26_36' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_692 : Operation 3970 [3/3] (7.01ns)   --->   "%tmp_28_36 = fmul float %lA_load_37, %lp_load_37" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3970 'fmul' 'tmp_28_36' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_692 : Operation 3971 [1/2] (1.23ns)   --->   "%ls_load_187 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 186), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3971 'load' 'ls_load_187' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_692 : Operation 3972 [1/2] (1.23ns)   --->   "%ls_load_188 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 187), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3972 'load' 'ls_load_188' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_692 : Operation 3973 [2/2] (1.23ns)   --->   "%ls_load_189 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 188), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3973 'load' 'ls_load_189' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_692 : Operation 3974 [2/2] (1.23ns)   --->   "%ls_load_190 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 189), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3974 'load' 'ls_load_190' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 693 <SV = 287> <Delay = 7.01>
ST_693 : Operation 3975 [2/4] (6.43ns)   --->   "%tmp_27_35 = fadd float %ls_load_37, %tmp_26_35" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3975 'fadd' 'tmp_27_35' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_693 : Operation 3976 [2/4] (6.43ns)   --->   "%tmp_29_35 = fadd float %tmp_29_34, %tmp_28_35" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3976 'fadd' 'tmp_29_35' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_693 : Operation 3977 [2/3] (7.01ns)   --->   "%tmp_26_36 = fmul float %lr_load, %lA_load_37" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3977 'fmul' 'tmp_26_36' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_693 : Operation 3978 [2/3] (7.01ns)   --->   "%tmp_28_36 = fmul float %lA_load_37, %lp_load_37" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3978 'fmul' 'tmp_28_36' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_693 : Operation 3979 [1/2] (1.23ns)   --->   "%ls_load_189 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 188), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3979 'load' 'ls_load_189' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_693 : Operation 3980 [1/2] (1.23ns)   --->   "%ls_load_190 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 189), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3980 'load' 'ls_load_190' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_693 : Operation 3981 [2/2] (1.23ns)   --->   "%ls_load_191 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 190), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3981 'load' 'ls_load_191' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_693 : Operation 3982 [2/2] (1.23ns)   --->   "%ls_load_192 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 191), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3982 'load' 'ls_load_192' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 694 <SV = 288> <Delay = 7.01>
ST_694 : Operation 3983 [1/4] (6.43ns)   --->   "%tmp_27_35 = fadd float %ls_load_37, %tmp_26_35" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3983 'fadd' 'tmp_27_35' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_694 : Operation 3984 [1/4] (6.43ns)   --->   "%tmp_29_35 = fadd float %tmp_29_34, %tmp_28_35" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3984 'fadd' 'tmp_29_35' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_694 : Operation 3985 [1/3] (7.01ns)   --->   "%tmp_26_36 = fmul float %lr_load, %lA_load_37" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3985 'fmul' 'tmp_26_36' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_694 : Operation 3986 [1/3] (7.01ns)   --->   "%tmp_28_36 = fmul float %lA_load_37, %lp_load_37" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3986 'fmul' 'tmp_28_36' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_694 : Operation 3987 [1/1] (0.00ns)   --->   "%tmp_24_37 = or i16 %tmp_19, 38" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3987 'or' 'tmp_24_37' <Predicate = true> <Delay = 0.00>
ST_694 : Operation 3988 [1/1] (0.00ns)   --->   "%tmp_25_37 = zext i16 %tmp_24_37 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3988 'zext' 'tmp_25_37' <Predicate = true> <Delay = 0.00>
ST_694 : Operation 3989 [1/1] (0.00ns)   --->   "%lA_addr_39 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_37" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3989 'getelementptr' 'lA_addr_39' <Predicate = true> <Delay = 0.00>
ST_694 : Operation 3990 [2/2] (1.23ns)   --->   "%lA_load_38 = load float* %lA_addr_39, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3990 'load' 'lA_load_38' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_694 : Operation 3991 [1/2] (1.23ns)   --->   "%ls_load_191 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 190), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3991 'load' 'ls_load_191' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_694 : Operation 3992 [1/2] (1.23ns)   --->   "%ls_load_192 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 191), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3992 'load' 'ls_load_192' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_694 : Operation 3993 [2/2] (1.23ns)   --->   "%ls_load_193 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 192), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3993 'load' 'ls_load_193' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_694 : Operation 3994 [2/2] (1.23ns)   --->   "%ls_load_194 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 193), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3994 'load' 'ls_load_194' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 695 <SV = 289> <Delay = 6.43>
ST_695 : Operation 3995 [4/4] (6.43ns)   --->   "%tmp_27_36 = fadd float %ls_load_38, %tmp_26_36" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3995 'fadd' 'tmp_27_36' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_695 : Operation 3996 [4/4] (6.43ns)   --->   "%tmp_29_36 = fadd float %tmp_29_35, %tmp_28_36" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 3996 'fadd' 'tmp_29_36' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_695 : Operation 3997 [1/2] (1.23ns)   --->   "%lA_load_38 = load float* %lA_addr_39, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3997 'load' 'lA_load_38' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_695 : Operation 3998 [1/2] (1.23ns)   --->   "%ls_load_193 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 192), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3998 'load' 'ls_load_193' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_695 : Operation 3999 [1/2] (1.23ns)   --->   "%ls_load_194 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 193), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 3999 'load' 'ls_load_194' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_695 : Operation 4000 [2/2] (1.23ns)   --->   "%ls_load_195 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 194), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4000 'load' 'ls_load_195' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_695 : Operation 4001 [2/2] (1.23ns)   --->   "%ls_load_196 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 195), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4001 'load' 'ls_load_196' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 696 <SV = 290> <Delay = 7.01>
ST_696 : Operation 4002 [3/4] (6.43ns)   --->   "%tmp_27_36 = fadd float %ls_load_38, %tmp_26_36" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4002 'fadd' 'tmp_27_36' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_696 : Operation 4003 [3/4] (6.43ns)   --->   "%tmp_29_36 = fadd float %tmp_29_35, %tmp_28_36" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4003 'fadd' 'tmp_29_36' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_696 : Operation 4004 [3/3] (7.01ns)   --->   "%tmp_26_37 = fmul float %lr_load, %lA_load_38" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4004 'fmul' 'tmp_26_37' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_696 : Operation 4005 [3/3] (7.01ns)   --->   "%tmp_28_37 = fmul float %lA_load_38, %lp_load_38" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4005 'fmul' 'tmp_28_37' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_696 : Operation 4006 [1/2] (1.23ns)   --->   "%ls_load_195 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 194), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4006 'load' 'ls_load_195' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_696 : Operation 4007 [1/2] (1.23ns)   --->   "%ls_load_196 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 195), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4007 'load' 'ls_load_196' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_696 : Operation 4008 [2/2] (1.23ns)   --->   "%ls_load_197 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 196), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4008 'load' 'ls_load_197' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_696 : Operation 4009 [2/2] (1.23ns)   --->   "%ls_load_198 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 197), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4009 'load' 'ls_load_198' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 697 <SV = 291> <Delay = 7.01>
ST_697 : Operation 4010 [2/4] (6.43ns)   --->   "%tmp_27_36 = fadd float %ls_load_38, %tmp_26_36" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4010 'fadd' 'tmp_27_36' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_697 : Operation 4011 [2/4] (6.43ns)   --->   "%tmp_29_36 = fadd float %tmp_29_35, %tmp_28_36" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4011 'fadd' 'tmp_29_36' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_697 : Operation 4012 [2/3] (7.01ns)   --->   "%tmp_26_37 = fmul float %lr_load, %lA_load_38" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4012 'fmul' 'tmp_26_37' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_697 : Operation 4013 [2/3] (7.01ns)   --->   "%tmp_28_37 = fmul float %lA_load_38, %lp_load_38" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4013 'fmul' 'tmp_28_37' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_697 : Operation 4014 [1/2] (1.23ns)   --->   "%ls_load_197 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 196), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4014 'load' 'ls_load_197' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_697 : Operation 4015 [1/2] (1.23ns)   --->   "%ls_load_198 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 197), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4015 'load' 'ls_load_198' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_697 : Operation 4016 [2/2] (1.23ns)   --->   "%ls_load_199 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 198), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4016 'load' 'ls_load_199' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_697 : Operation 4017 [2/2] (1.23ns)   --->   "%ls_load_200 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 199), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4017 'load' 'ls_load_200' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 698 <SV = 292> <Delay = 7.01>
ST_698 : Operation 4018 [1/4] (6.43ns)   --->   "%tmp_27_36 = fadd float %ls_load_38, %tmp_26_36" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4018 'fadd' 'tmp_27_36' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_698 : Operation 4019 [1/4] (6.43ns)   --->   "%tmp_29_36 = fadd float %tmp_29_35, %tmp_28_36" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4019 'fadd' 'tmp_29_36' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_698 : Operation 4020 [1/3] (7.01ns)   --->   "%tmp_26_37 = fmul float %lr_load, %lA_load_38" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4020 'fmul' 'tmp_26_37' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_698 : Operation 4021 [1/3] (7.01ns)   --->   "%tmp_28_37 = fmul float %lA_load_38, %lp_load_38" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4021 'fmul' 'tmp_28_37' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_698 : Operation 4022 [1/1] (0.00ns)   --->   "%tmp_24_38 = or i16 %tmp_19, 39" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4022 'or' 'tmp_24_38' <Predicate = true> <Delay = 0.00>
ST_698 : Operation 4023 [1/1] (0.00ns)   --->   "%tmp_25_38 = zext i16 %tmp_24_38 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4023 'zext' 'tmp_25_38' <Predicate = true> <Delay = 0.00>
ST_698 : Operation 4024 [1/1] (0.00ns)   --->   "%lA_addr_40 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_38" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4024 'getelementptr' 'lA_addr_40' <Predicate = true> <Delay = 0.00>
ST_698 : Operation 4025 [2/2] (1.23ns)   --->   "%lA_load_39 = load float* %lA_addr_40, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4025 'load' 'lA_load_39' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_698 : Operation 4026 [1/2] (1.23ns)   --->   "%ls_load_199 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 198), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4026 'load' 'ls_load_199' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_698 : Operation 4027 [1/2] (1.23ns)   --->   "%ls_load_200 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 199), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4027 'load' 'ls_load_200' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_698 : Operation 4028 [2/2] (1.23ns)   --->   "%ls_load_201 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 200), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4028 'load' 'ls_load_201' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_698 : Operation 4029 [2/2] (1.23ns)   --->   "%ls_load_202 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 201), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4029 'load' 'ls_load_202' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 699 <SV = 293> <Delay = 6.43>
ST_699 : Operation 4030 [4/4] (6.43ns)   --->   "%tmp_27_37 = fadd float %ls_load_39, %tmp_26_37" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4030 'fadd' 'tmp_27_37' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_699 : Operation 4031 [4/4] (6.43ns)   --->   "%tmp_29_37 = fadd float %tmp_29_36, %tmp_28_37" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4031 'fadd' 'tmp_29_37' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_699 : Operation 4032 [1/2] (1.23ns)   --->   "%lA_load_39 = load float* %lA_addr_40, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4032 'load' 'lA_load_39' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_699 : Operation 4033 [1/2] (1.23ns)   --->   "%ls_load_201 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 200), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4033 'load' 'ls_load_201' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_699 : Operation 4034 [1/2] (1.23ns)   --->   "%ls_load_202 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 201), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4034 'load' 'ls_load_202' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_699 : Operation 4035 [2/2] (1.23ns)   --->   "%ls_load_203 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 202), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4035 'load' 'ls_load_203' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_699 : Operation 4036 [2/2] (1.23ns)   --->   "%ls_load_204 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 203), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4036 'load' 'ls_load_204' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 700 <SV = 294> <Delay = 7.01>
ST_700 : Operation 4037 [3/4] (6.43ns)   --->   "%tmp_27_37 = fadd float %ls_load_39, %tmp_26_37" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4037 'fadd' 'tmp_27_37' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_700 : Operation 4038 [3/4] (6.43ns)   --->   "%tmp_29_37 = fadd float %tmp_29_36, %tmp_28_37" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4038 'fadd' 'tmp_29_37' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_700 : Operation 4039 [3/3] (7.01ns)   --->   "%tmp_26_38 = fmul float %lr_load, %lA_load_39" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4039 'fmul' 'tmp_26_38' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_700 : Operation 4040 [3/3] (7.01ns)   --->   "%tmp_28_38 = fmul float %lA_load_39, %lp_load_39" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4040 'fmul' 'tmp_28_38' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_700 : Operation 4041 [1/2] (1.23ns)   --->   "%ls_load_203 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 202), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4041 'load' 'ls_load_203' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_700 : Operation 4042 [1/2] (1.23ns)   --->   "%ls_load_204 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 203), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4042 'load' 'ls_load_204' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_700 : Operation 4043 [2/2] (1.23ns)   --->   "%ls_load_205 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 204), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4043 'load' 'ls_load_205' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_700 : Operation 4044 [2/2] (1.23ns)   --->   "%ls_load_206 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 205), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4044 'load' 'ls_load_206' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 701 <SV = 295> <Delay = 7.01>
ST_701 : Operation 4045 [2/4] (6.43ns)   --->   "%tmp_27_37 = fadd float %ls_load_39, %tmp_26_37" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4045 'fadd' 'tmp_27_37' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_701 : Operation 4046 [2/4] (6.43ns)   --->   "%tmp_29_37 = fadd float %tmp_29_36, %tmp_28_37" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4046 'fadd' 'tmp_29_37' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_701 : Operation 4047 [2/3] (7.01ns)   --->   "%tmp_26_38 = fmul float %lr_load, %lA_load_39" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4047 'fmul' 'tmp_26_38' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_701 : Operation 4048 [2/3] (7.01ns)   --->   "%tmp_28_38 = fmul float %lA_load_39, %lp_load_39" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4048 'fmul' 'tmp_28_38' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_701 : Operation 4049 [1/2] (1.23ns)   --->   "%ls_load_205 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 204), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4049 'load' 'ls_load_205' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_701 : Operation 4050 [1/2] (1.23ns)   --->   "%ls_load_206 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 205), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4050 'load' 'ls_load_206' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_701 : Operation 4051 [2/2] (1.23ns)   --->   "%ls_load_207 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 206), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4051 'load' 'ls_load_207' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_701 : Operation 4052 [2/2] (1.23ns)   --->   "%ls_load_208 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 207), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4052 'load' 'ls_load_208' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 702 <SV = 296> <Delay = 7.01>
ST_702 : Operation 4053 [1/4] (6.43ns)   --->   "%tmp_27_37 = fadd float %ls_load_39, %tmp_26_37" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4053 'fadd' 'tmp_27_37' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_702 : Operation 4054 [1/4] (6.43ns)   --->   "%tmp_29_37 = fadd float %tmp_29_36, %tmp_28_37" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4054 'fadd' 'tmp_29_37' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_702 : Operation 4055 [1/3] (7.01ns)   --->   "%tmp_26_38 = fmul float %lr_load, %lA_load_39" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4055 'fmul' 'tmp_26_38' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_702 : Operation 4056 [1/3] (7.01ns)   --->   "%tmp_28_38 = fmul float %lA_load_39, %lp_load_39" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4056 'fmul' 'tmp_28_38' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_702 : Operation 4057 [1/1] (0.00ns)   --->   "%tmp_24_39 = or i16 %tmp_19, 40" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4057 'or' 'tmp_24_39' <Predicate = true> <Delay = 0.00>
ST_702 : Operation 4058 [1/1] (0.00ns)   --->   "%tmp_25_39 = zext i16 %tmp_24_39 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4058 'zext' 'tmp_25_39' <Predicate = true> <Delay = 0.00>
ST_702 : Operation 4059 [1/1] (0.00ns)   --->   "%lA_addr_41 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_39" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4059 'getelementptr' 'lA_addr_41' <Predicate = true> <Delay = 0.00>
ST_702 : Operation 4060 [2/2] (1.23ns)   --->   "%lA_load_40 = load float* %lA_addr_41, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4060 'load' 'lA_load_40' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_702 : Operation 4061 [1/2] (1.23ns)   --->   "%ls_load_207 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 206), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4061 'load' 'ls_load_207' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_702 : Operation 4062 [1/2] (1.23ns)   --->   "%ls_load_208 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 207), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4062 'load' 'ls_load_208' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_702 : Operation 4063 [2/2] (1.23ns)   --->   "%ls_load_209 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 208), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4063 'load' 'ls_load_209' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_702 : Operation 4064 [2/2] (1.23ns)   --->   "%ls_load_210 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 209), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4064 'load' 'ls_load_210' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 703 <SV = 297> <Delay = 6.43>
ST_703 : Operation 4065 [4/4] (6.43ns)   --->   "%tmp_27_38 = fadd float %ls_load_40, %tmp_26_38" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4065 'fadd' 'tmp_27_38' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_703 : Operation 4066 [4/4] (6.43ns)   --->   "%tmp_29_38 = fadd float %tmp_29_37, %tmp_28_38" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4066 'fadd' 'tmp_29_38' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_703 : Operation 4067 [1/2] (1.23ns)   --->   "%lA_load_40 = load float* %lA_addr_41, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4067 'load' 'lA_load_40' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_703 : Operation 4068 [1/2] (1.23ns)   --->   "%ls_load_209 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 208), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4068 'load' 'ls_load_209' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_703 : Operation 4069 [1/2] (1.23ns)   --->   "%ls_load_210 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 209), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4069 'load' 'ls_load_210' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_703 : Operation 4070 [2/2] (1.23ns)   --->   "%ls_load_211 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 210), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4070 'load' 'ls_load_211' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_703 : Operation 4071 [2/2] (1.23ns)   --->   "%ls_load_212 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 211), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4071 'load' 'ls_load_212' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 704 <SV = 298> <Delay = 7.01>
ST_704 : Operation 4072 [3/4] (6.43ns)   --->   "%tmp_27_38 = fadd float %ls_load_40, %tmp_26_38" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4072 'fadd' 'tmp_27_38' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_704 : Operation 4073 [3/4] (6.43ns)   --->   "%tmp_29_38 = fadd float %tmp_29_37, %tmp_28_38" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4073 'fadd' 'tmp_29_38' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_704 : Operation 4074 [3/3] (7.01ns)   --->   "%tmp_26_39 = fmul float %lr_load, %lA_load_40" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4074 'fmul' 'tmp_26_39' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_704 : Operation 4075 [3/3] (7.01ns)   --->   "%tmp_28_39 = fmul float %lA_load_40, %lp_load_40" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4075 'fmul' 'tmp_28_39' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_704 : Operation 4076 [1/2] (1.23ns)   --->   "%ls_load_211 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 210), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4076 'load' 'ls_load_211' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_704 : Operation 4077 [1/2] (1.23ns)   --->   "%ls_load_212 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 211), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4077 'load' 'ls_load_212' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_704 : Operation 4078 [2/2] (1.23ns)   --->   "%ls_load_213 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 212), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4078 'load' 'ls_load_213' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_704 : Operation 4079 [2/2] (1.23ns)   --->   "%ls_load_214 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 213), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4079 'load' 'ls_load_214' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 705 <SV = 299> <Delay = 7.01>
ST_705 : Operation 4080 [2/4] (6.43ns)   --->   "%tmp_27_38 = fadd float %ls_load_40, %tmp_26_38" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4080 'fadd' 'tmp_27_38' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_705 : Operation 4081 [2/4] (6.43ns)   --->   "%tmp_29_38 = fadd float %tmp_29_37, %tmp_28_38" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4081 'fadd' 'tmp_29_38' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_705 : Operation 4082 [2/3] (7.01ns)   --->   "%tmp_26_39 = fmul float %lr_load, %lA_load_40" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4082 'fmul' 'tmp_26_39' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_705 : Operation 4083 [2/3] (7.01ns)   --->   "%tmp_28_39 = fmul float %lA_load_40, %lp_load_40" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4083 'fmul' 'tmp_28_39' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_705 : Operation 4084 [1/2] (1.23ns)   --->   "%ls_load_213 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 212), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4084 'load' 'ls_load_213' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_705 : Operation 4085 [1/2] (1.23ns)   --->   "%ls_load_214 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 213), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4085 'load' 'ls_load_214' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_705 : Operation 4086 [2/2] (1.23ns)   --->   "%ls_load_215 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 214), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4086 'load' 'ls_load_215' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_705 : Operation 4087 [2/2] (1.23ns)   --->   "%ls_load_216 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 215), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4087 'load' 'ls_load_216' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 706 <SV = 300> <Delay = 7.01>
ST_706 : Operation 4088 [1/4] (6.43ns)   --->   "%tmp_27_38 = fadd float %ls_load_40, %tmp_26_38" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4088 'fadd' 'tmp_27_38' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_706 : Operation 4089 [1/4] (6.43ns)   --->   "%tmp_29_38 = fadd float %tmp_29_37, %tmp_28_38" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4089 'fadd' 'tmp_29_38' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_706 : Operation 4090 [1/3] (7.01ns)   --->   "%tmp_26_39 = fmul float %lr_load, %lA_load_40" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4090 'fmul' 'tmp_26_39' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_706 : Operation 4091 [1/3] (7.01ns)   --->   "%tmp_28_39 = fmul float %lA_load_40, %lp_load_40" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4091 'fmul' 'tmp_28_39' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_706 : Operation 4092 [1/1] (0.00ns)   --->   "%tmp_24_40 = or i16 %tmp_19, 41" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4092 'or' 'tmp_24_40' <Predicate = true> <Delay = 0.00>
ST_706 : Operation 4093 [1/1] (0.00ns)   --->   "%tmp_25_40 = zext i16 %tmp_24_40 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4093 'zext' 'tmp_25_40' <Predicate = true> <Delay = 0.00>
ST_706 : Operation 4094 [1/1] (0.00ns)   --->   "%lA_addr_42 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_40" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4094 'getelementptr' 'lA_addr_42' <Predicate = true> <Delay = 0.00>
ST_706 : Operation 4095 [2/2] (1.23ns)   --->   "%lA_load_41 = load float* %lA_addr_42, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4095 'load' 'lA_load_41' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_706 : Operation 4096 [1/2] (1.23ns)   --->   "%ls_load_215 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 214), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4096 'load' 'ls_load_215' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_706 : Operation 4097 [1/2] (1.23ns)   --->   "%ls_load_216 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 215), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4097 'load' 'ls_load_216' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_706 : Operation 4098 [2/2] (1.23ns)   --->   "%ls_load_217 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 216), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4098 'load' 'ls_load_217' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_706 : Operation 4099 [2/2] (1.23ns)   --->   "%ls_load_218 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 217), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4099 'load' 'ls_load_218' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 707 <SV = 301> <Delay = 6.43>
ST_707 : Operation 4100 [4/4] (6.43ns)   --->   "%tmp_27_39 = fadd float %ls_load_41, %tmp_26_39" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4100 'fadd' 'tmp_27_39' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_707 : Operation 4101 [4/4] (6.43ns)   --->   "%tmp_29_39 = fadd float %tmp_29_38, %tmp_28_39" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4101 'fadd' 'tmp_29_39' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_707 : Operation 4102 [1/2] (1.23ns)   --->   "%lA_load_41 = load float* %lA_addr_42, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4102 'load' 'lA_load_41' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_707 : Operation 4103 [1/2] (1.23ns)   --->   "%ls_load_217 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 216), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4103 'load' 'ls_load_217' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_707 : Operation 4104 [1/2] (1.23ns)   --->   "%ls_load_218 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 217), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4104 'load' 'ls_load_218' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_707 : Operation 4105 [2/2] (1.23ns)   --->   "%ls_load_219 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 218), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4105 'load' 'ls_load_219' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_707 : Operation 4106 [2/2] (1.23ns)   --->   "%ls_load_220 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 219), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4106 'load' 'ls_load_220' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 708 <SV = 302> <Delay = 7.01>
ST_708 : Operation 4107 [3/4] (6.43ns)   --->   "%tmp_27_39 = fadd float %ls_load_41, %tmp_26_39" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4107 'fadd' 'tmp_27_39' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_708 : Operation 4108 [3/4] (6.43ns)   --->   "%tmp_29_39 = fadd float %tmp_29_38, %tmp_28_39" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4108 'fadd' 'tmp_29_39' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_708 : Operation 4109 [3/3] (7.01ns)   --->   "%tmp_26_40 = fmul float %lr_load, %lA_load_41" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4109 'fmul' 'tmp_26_40' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_708 : Operation 4110 [3/3] (7.01ns)   --->   "%tmp_28_40 = fmul float %lA_load_41, %lp_load_41" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4110 'fmul' 'tmp_28_40' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_708 : Operation 4111 [1/2] (1.23ns)   --->   "%ls_load_219 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 218), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4111 'load' 'ls_load_219' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_708 : Operation 4112 [1/2] (1.23ns)   --->   "%ls_load_220 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 219), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4112 'load' 'ls_load_220' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_708 : Operation 4113 [2/2] (1.23ns)   --->   "%ls_load_221 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 220), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4113 'load' 'ls_load_221' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_708 : Operation 4114 [2/2] (1.23ns)   --->   "%ls_load_222 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 221), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4114 'load' 'ls_load_222' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 709 <SV = 303> <Delay = 7.01>
ST_709 : Operation 4115 [2/4] (6.43ns)   --->   "%tmp_27_39 = fadd float %ls_load_41, %tmp_26_39" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4115 'fadd' 'tmp_27_39' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_709 : Operation 4116 [2/4] (6.43ns)   --->   "%tmp_29_39 = fadd float %tmp_29_38, %tmp_28_39" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4116 'fadd' 'tmp_29_39' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_709 : Operation 4117 [2/3] (7.01ns)   --->   "%tmp_26_40 = fmul float %lr_load, %lA_load_41" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4117 'fmul' 'tmp_26_40' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_709 : Operation 4118 [2/3] (7.01ns)   --->   "%tmp_28_40 = fmul float %lA_load_41, %lp_load_41" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4118 'fmul' 'tmp_28_40' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_709 : Operation 4119 [1/2] (1.23ns)   --->   "%ls_load_221 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 220), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4119 'load' 'ls_load_221' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_709 : Operation 4120 [1/2] (1.23ns)   --->   "%ls_load_222 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 221), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4120 'load' 'ls_load_222' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_709 : Operation 4121 [2/2] (1.23ns)   --->   "%ls_load_223 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 222), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4121 'load' 'ls_load_223' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_709 : Operation 4122 [2/2] (1.23ns)   --->   "%ls_load_224 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 223), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4122 'load' 'ls_load_224' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 710 <SV = 304> <Delay = 7.01>
ST_710 : Operation 4123 [1/4] (6.43ns)   --->   "%tmp_27_39 = fadd float %ls_load_41, %tmp_26_39" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4123 'fadd' 'tmp_27_39' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_710 : Operation 4124 [1/4] (6.43ns)   --->   "%tmp_29_39 = fadd float %tmp_29_38, %tmp_28_39" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4124 'fadd' 'tmp_29_39' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_710 : Operation 4125 [1/3] (7.01ns)   --->   "%tmp_26_40 = fmul float %lr_load, %lA_load_41" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4125 'fmul' 'tmp_26_40' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_710 : Operation 4126 [1/3] (7.01ns)   --->   "%tmp_28_40 = fmul float %lA_load_41, %lp_load_41" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4126 'fmul' 'tmp_28_40' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_710 : Operation 4127 [1/1] (0.00ns)   --->   "%tmp_24_41 = or i16 %tmp_19, 42" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4127 'or' 'tmp_24_41' <Predicate = true> <Delay = 0.00>
ST_710 : Operation 4128 [1/1] (0.00ns)   --->   "%tmp_25_41 = zext i16 %tmp_24_41 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4128 'zext' 'tmp_25_41' <Predicate = true> <Delay = 0.00>
ST_710 : Operation 4129 [1/1] (0.00ns)   --->   "%lA_addr_43 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_41" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4129 'getelementptr' 'lA_addr_43' <Predicate = true> <Delay = 0.00>
ST_710 : Operation 4130 [2/2] (1.23ns)   --->   "%lA_load_42 = load float* %lA_addr_43, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4130 'load' 'lA_load_42' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_710 : Operation 4131 [1/2] (1.23ns)   --->   "%ls_load_223 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 222), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4131 'load' 'ls_load_223' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_710 : Operation 4132 [1/2] (1.23ns)   --->   "%ls_load_224 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 223), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4132 'load' 'ls_load_224' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_710 : Operation 4133 [2/2] (1.23ns)   --->   "%ls_load_225 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 224), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4133 'load' 'ls_load_225' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_710 : Operation 4134 [2/2] (1.23ns)   --->   "%ls_load_226 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 225), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4134 'load' 'ls_load_226' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 711 <SV = 305> <Delay = 6.43>
ST_711 : Operation 4135 [4/4] (6.43ns)   --->   "%tmp_27_40 = fadd float %ls_load_42, %tmp_26_40" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4135 'fadd' 'tmp_27_40' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_711 : Operation 4136 [4/4] (6.43ns)   --->   "%tmp_29_40 = fadd float %tmp_29_39, %tmp_28_40" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4136 'fadd' 'tmp_29_40' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_711 : Operation 4137 [1/2] (1.23ns)   --->   "%lA_load_42 = load float* %lA_addr_43, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4137 'load' 'lA_load_42' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_711 : Operation 4138 [1/2] (1.23ns)   --->   "%ls_load_225 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 224), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4138 'load' 'ls_load_225' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_711 : Operation 4139 [1/2] (1.23ns)   --->   "%ls_load_226 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 225), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4139 'load' 'ls_load_226' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_711 : Operation 4140 [2/2] (1.23ns)   --->   "%ls_load_227 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 226), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4140 'load' 'ls_load_227' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_711 : Operation 4141 [2/2] (1.23ns)   --->   "%ls_load_228 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 227), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4141 'load' 'ls_load_228' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 712 <SV = 306> <Delay = 7.01>
ST_712 : Operation 4142 [3/4] (6.43ns)   --->   "%tmp_27_40 = fadd float %ls_load_42, %tmp_26_40" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4142 'fadd' 'tmp_27_40' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_712 : Operation 4143 [3/4] (6.43ns)   --->   "%tmp_29_40 = fadd float %tmp_29_39, %tmp_28_40" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4143 'fadd' 'tmp_29_40' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_712 : Operation 4144 [3/3] (7.01ns)   --->   "%tmp_26_41 = fmul float %lr_load, %lA_load_42" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4144 'fmul' 'tmp_26_41' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_712 : Operation 4145 [3/3] (7.01ns)   --->   "%tmp_28_41 = fmul float %lA_load_42, %lp_load_42" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4145 'fmul' 'tmp_28_41' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_712 : Operation 4146 [1/2] (1.23ns)   --->   "%ls_load_227 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 226), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4146 'load' 'ls_load_227' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_712 : Operation 4147 [1/2] (1.23ns)   --->   "%ls_load_228 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 227), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4147 'load' 'ls_load_228' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_712 : Operation 4148 [2/2] (1.23ns)   --->   "%ls_load_229 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 228), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4148 'load' 'ls_load_229' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_712 : Operation 4149 [2/2] (1.23ns)   --->   "%ls_load_230 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 229), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4149 'load' 'ls_load_230' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 713 <SV = 307> <Delay = 7.01>
ST_713 : Operation 4150 [2/4] (6.43ns)   --->   "%tmp_27_40 = fadd float %ls_load_42, %tmp_26_40" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4150 'fadd' 'tmp_27_40' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_713 : Operation 4151 [2/4] (6.43ns)   --->   "%tmp_29_40 = fadd float %tmp_29_39, %tmp_28_40" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4151 'fadd' 'tmp_29_40' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_713 : Operation 4152 [2/3] (7.01ns)   --->   "%tmp_26_41 = fmul float %lr_load, %lA_load_42" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4152 'fmul' 'tmp_26_41' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_713 : Operation 4153 [2/3] (7.01ns)   --->   "%tmp_28_41 = fmul float %lA_load_42, %lp_load_42" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4153 'fmul' 'tmp_28_41' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_713 : Operation 4154 [1/2] (1.23ns)   --->   "%ls_load_229 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 228), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4154 'load' 'ls_load_229' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_713 : Operation 4155 [1/2] (1.23ns)   --->   "%ls_load_230 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 229), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4155 'load' 'ls_load_230' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_713 : Operation 4156 [2/2] (1.23ns)   --->   "%ls_load_231 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 230), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4156 'load' 'ls_load_231' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_713 : Operation 4157 [2/2] (1.23ns)   --->   "%ls_load_232 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 231), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4157 'load' 'ls_load_232' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 714 <SV = 308> <Delay = 7.01>
ST_714 : Operation 4158 [1/4] (6.43ns)   --->   "%tmp_27_40 = fadd float %ls_load_42, %tmp_26_40" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4158 'fadd' 'tmp_27_40' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_714 : Operation 4159 [1/4] (6.43ns)   --->   "%tmp_29_40 = fadd float %tmp_29_39, %tmp_28_40" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4159 'fadd' 'tmp_29_40' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_714 : Operation 4160 [1/3] (7.01ns)   --->   "%tmp_26_41 = fmul float %lr_load, %lA_load_42" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4160 'fmul' 'tmp_26_41' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_714 : Operation 4161 [1/3] (7.01ns)   --->   "%tmp_28_41 = fmul float %lA_load_42, %lp_load_42" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4161 'fmul' 'tmp_28_41' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_714 : Operation 4162 [1/1] (0.00ns)   --->   "%tmp_24_42 = or i16 %tmp_19, 43" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4162 'or' 'tmp_24_42' <Predicate = true> <Delay = 0.00>
ST_714 : Operation 4163 [1/1] (0.00ns)   --->   "%tmp_25_42 = zext i16 %tmp_24_42 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4163 'zext' 'tmp_25_42' <Predicate = true> <Delay = 0.00>
ST_714 : Operation 4164 [1/1] (0.00ns)   --->   "%lA_addr_44 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_42" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4164 'getelementptr' 'lA_addr_44' <Predicate = true> <Delay = 0.00>
ST_714 : Operation 4165 [2/2] (1.23ns)   --->   "%lA_load_43 = load float* %lA_addr_44, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4165 'load' 'lA_load_43' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_714 : Operation 4166 [1/2] (1.23ns)   --->   "%ls_load_231 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 230), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4166 'load' 'ls_load_231' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_714 : Operation 4167 [1/2] (1.23ns)   --->   "%ls_load_232 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 231), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4167 'load' 'ls_load_232' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_714 : Operation 4168 [2/2] (1.23ns)   --->   "%ls_load_233 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 232), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4168 'load' 'ls_load_233' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_714 : Operation 4169 [2/2] (1.23ns)   --->   "%ls_load_234 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 233), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4169 'load' 'ls_load_234' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 715 <SV = 309> <Delay = 6.43>
ST_715 : Operation 4170 [4/4] (6.43ns)   --->   "%tmp_27_41 = fadd float %ls_load_43, %tmp_26_41" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4170 'fadd' 'tmp_27_41' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_715 : Operation 4171 [4/4] (6.43ns)   --->   "%tmp_29_41 = fadd float %tmp_29_40, %tmp_28_41" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4171 'fadd' 'tmp_29_41' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_715 : Operation 4172 [1/2] (1.23ns)   --->   "%lA_load_43 = load float* %lA_addr_44, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4172 'load' 'lA_load_43' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_715 : Operation 4173 [1/2] (1.23ns)   --->   "%ls_load_233 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 232), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4173 'load' 'ls_load_233' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_715 : Operation 4174 [1/2] (1.23ns)   --->   "%ls_load_234 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 233), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4174 'load' 'ls_load_234' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_715 : Operation 4175 [2/2] (1.23ns)   --->   "%ls_load_235 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 234), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4175 'load' 'ls_load_235' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_715 : Operation 4176 [2/2] (1.23ns)   --->   "%ls_load_236 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 235), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4176 'load' 'ls_load_236' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 716 <SV = 310> <Delay = 7.01>
ST_716 : Operation 4177 [3/4] (6.43ns)   --->   "%tmp_27_41 = fadd float %ls_load_43, %tmp_26_41" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4177 'fadd' 'tmp_27_41' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_716 : Operation 4178 [3/4] (6.43ns)   --->   "%tmp_29_41 = fadd float %tmp_29_40, %tmp_28_41" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4178 'fadd' 'tmp_29_41' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_716 : Operation 4179 [3/3] (7.01ns)   --->   "%tmp_26_42 = fmul float %lr_load, %lA_load_43" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4179 'fmul' 'tmp_26_42' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_716 : Operation 4180 [3/3] (7.01ns)   --->   "%tmp_28_42 = fmul float %lA_load_43, %lp_load_43" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4180 'fmul' 'tmp_28_42' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_716 : Operation 4181 [1/2] (1.23ns)   --->   "%ls_load_235 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 234), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4181 'load' 'ls_load_235' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_716 : Operation 4182 [1/2] (1.23ns)   --->   "%ls_load_236 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 235), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4182 'load' 'ls_load_236' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_716 : Operation 4183 [2/2] (1.23ns)   --->   "%ls_load_237 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 236), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4183 'load' 'ls_load_237' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_716 : Operation 4184 [2/2] (1.23ns)   --->   "%ls_load_238 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 237), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4184 'load' 'ls_load_238' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 717 <SV = 311> <Delay = 7.01>
ST_717 : Operation 4185 [2/4] (6.43ns)   --->   "%tmp_27_41 = fadd float %ls_load_43, %tmp_26_41" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4185 'fadd' 'tmp_27_41' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_717 : Operation 4186 [2/4] (6.43ns)   --->   "%tmp_29_41 = fadd float %tmp_29_40, %tmp_28_41" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4186 'fadd' 'tmp_29_41' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_717 : Operation 4187 [2/3] (7.01ns)   --->   "%tmp_26_42 = fmul float %lr_load, %lA_load_43" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4187 'fmul' 'tmp_26_42' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_717 : Operation 4188 [2/3] (7.01ns)   --->   "%tmp_28_42 = fmul float %lA_load_43, %lp_load_43" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4188 'fmul' 'tmp_28_42' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_717 : Operation 4189 [1/2] (1.23ns)   --->   "%ls_load_237 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 236), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4189 'load' 'ls_load_237' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_717 : Operation 4190 [1/2] (1.23ns)   --->   "%ls_load_238 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 237), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4190 'load' 'ls_load_238' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_717 : Operation 4191 [2/2] (1.23ns)   --->   "%ls_load_239 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 238), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4191 'load' 'ls_load_239' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_717 : Operation 4192 [2/2] (1.23ns)   --->   "%ls_load_240 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 239), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4192 'load' 'ls_load_240' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 718 <SV = 312> <Delay = 7.01>
ST_718 : Operation 4193 [1/4] (6.43ns)   --->   "%tmp_27_41 = fadd float %ls_load_43, %tmp_26_41" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4193 'fadd' 'tmp_27_41' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_718 : Operation 4194 [1/4] (6.43ns)   --->   "%tmp_29_41 = fadd float %tmp_29_40, %tmp_28_41" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4194 'fadd' 'tmp_29_41' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_718 : Operation 4195 [1/3] (7.01ns)   --->   "%tmp_26_42 = fmul float %lr_load, %lA_load_43" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4195 'fmul' 'tmp_26_42' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_718 : Operation 4196 [1/3] (7.01ns)   --->   "%tmp_28_42 = fmul float %lA_load_43, %lp_load_43" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4196 'fmul' 'tmp_28_42' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_718 : Operation 4197 [1/1] (0.00ns)   --->   "%tmp_24_43 = or i16 %tmp_19, 44" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4197 'or' 'tmp_24_43' <Predicate = true> <Delay = 0.00>
ST_718 : Operation 4198 [1/1] (0.00ns)   --->   "%tmp_25_43 = zext i16 %tmp_24_43 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4198 'zext' 'tmp_25_43' <Predicate = true> <Delay = 0.00>
ST_718 : Operation 4199 [1/1] (0.00ns)   --->   "%lA_addr_45 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_43" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4199 'getelementptr' 'lA_addr_45' <Predicate = true> <Delay = 0.00>
ST_718 : Operation 4200 [2/2] (1.23ns)   --->   "%lA_load_44 = load float* %lA_addr_45, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4200 'load' 'lA_load_44' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_718 : Operation 4201 [1/2] (1.23ns)   --->   "%ls_load_239 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 238), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4201 'load' 'ls_load_239' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_718 : Operation 4202 [1/2] (1.23ns)   --->   "%ls_load_240 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 239), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4202 'load' 'ls_load_240' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_718 : Operation 4203 [2/2] (1.23ns)   --->   "%ls_load_241 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 240), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4203 'load' 'ls_load_241' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_718 : Operation 4204 [2/2] (1.23ns)   --->   "%ls_load_242 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 241), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4204 'load' 'ls_load_242' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 719 <SV = 313> <Delay = 6.43>
ST_719 : Operation 4205 [4/4] (6.43ns)   --->   "%tmp_27_42 = fadd float %ls_load_44, %tmp_26_42" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4205 'fadd' 'tmp_27_42' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_719 : Operation 4206 [4/4] (6.43ns)   --->   "%tmp_29_42 = fadd float %tmp_29_41, %tmp_28_42" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4206 'fadd' 'tmp_29_42' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_719 : Operation 4207 [1/2] (1.23ns)   --->   "%lA_load_44 = load float* %lA_addr_45, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4207 'load' 'lA_load_44' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_719 : Operation 4208 [1/2] (1.23ns)   --->   "%ls_load_241 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 240), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4208 'load' 'ls_load_241' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_719 : Operation 4209 [1/2] (1.23ns)   --->   "%ls_load_242 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 241), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4209 'load' 'ls_load_242' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_719 : Operation 4210 [2/2] (1.23ns)   --->   "%ls_load_243 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 242), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4210 'load' 'ls_load_243' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_719 : Operation 4211 [2/2] (1.23ns)   --->   "%ls_load_244 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 243), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4211 'load' 'ls_load_244' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 720 <SV = 314> <Delay = 7.01>
ST_720 : Operation 4212 [3/4] (6.43ns)   --->   "%tmp_27_42 = fadd float %ls_load_44, %tmp_26_42" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4212 'fadd' 'tmp_27_42' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_720 : Operation 4213 [3/4] (6.43ns)   --->   "%tmp_29_42 = fadd float %tmp_29_41, %tmp_28_42" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4213 'fadd' 'tmp_29_42' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_720 : Operation 4214 [3/3] (7.01ns)   --->   "%tmp_26_43 = fmul float %lr_load, %lA_load_44" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4214 'fmul' 'tmp_26_43' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_720 : Operation 4215 [3/3] (7.01ns)   --->   "%tmp_28_43 = fmul float %lA_load_44, %lp_load_44" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4215 'fmul' 'tmp_28_43' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_720 : Operation 4216 [1/2] (1.23ns)   --->   "%ls_load_243 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 242), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4216 'load' 'ls_load_243' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_720 : Operation 4217 [1/2] (1.23ns)   --->   "%ls_load_244 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 243), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4217 'load' 'ls_load_244' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_720 : Operation 4218 [2/2] (1.23ns)   --->   "%ls_load_245 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 244), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4218 'load' 'ls_load_245' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_720 : Operation 4219 [2/2] (1.23ns)   --->   "%ls_load_246 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 245), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4219 'load' 'ls_load_246' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 721 <SV = 315> <Delay = 7.01>
ST_721 : Operation 4220 [2/4] (6.43ns)   --->   "%tmp_27_42 = fadd float %ls_load_44, %tmp_26_42" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4220 'fadd' 'tmp_27_42' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_721 : Operation 4221 [2/4] (6.43ns)   --->   "%tmp_29_42 = fadd float %tmp_29_41, %tmp_28_42" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4221 'fadd' 'tmp_29_42' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_721 : Operation 4222 [2/3] (7.01ns)   --->   "%tmp_26_43 = fmul float %lr_load, %lA_load_44" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4222 'fmul' 'tmp_26_43' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_721 : Operation 4223 [2/3] (7.01ns)   --->   "%tmp_28_43 = fmul float %lA_load_44, %lp_load_44" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4223 'fmul' 'tmp_28_43' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_721 : Operation 4224 [1/2] (1.23ns)   --->   "%ls_load_245 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 244), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4224 'load' 'ls_load_245' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_721 : Operation 4225 [1/2] (1.23ns)   --->   "%ls_load_246 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 245), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4225 'load' 'ls_load_246' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_721 : Operation 4226 [2/2] (1.23ns)   --->   "%ls_load_247 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 246), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4226 'load' 'ls_load_247' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_721 : Operation 4227 [2/2] (1.23ns)   --->   "%ls_load_248 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 247), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4227 'load' 'ls_load_248' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 722 <SV = 316> <Delay = 7.01>
ST_722 : Operation 4228 [1/4] (6.43ns)   --->   "%tmp_27_42 = fadd float %ls_load_44, %tmp_26_42" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4228 'fadd' 'tmp_27_42' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_722 : Operation 4229 [1/4] (6.43ns)   --->   "%tmp_29_42 = fadd float %tmp_29_41, %tmp_28_42" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4229 'fadd' 'tmp_29_42' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_722 : Operation 4230 [1/3] (7.01ns)   --->   "%tmp_26_43 = fmul float %lr_load, %lA_load_44" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4230 'fmul' 'tmp_26_43' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_722 : Operation 4231 [1/3] (7.01ns)   --->   "%tmp_28_43 = fmul float %lA_load_44, %lp_load_44" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4231 'fmul' 'tmp_28_43' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_722 : Operation 4232 [1/1] (0.00ns)   --->   "%tmp_24_44 = or i16 %tmp_19, 45" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4232 'or' 'tmp_24_44' <Predicate = true> <Delay = 0.00>
ST_722 : Operation 4233 [1/1] (0.00ns)   --->   "%tmp_25_44 = zext i16 %tmp_24_44 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4233 'zext' 'tmp_25_44' <Predicate = true> <Delay = 0.00>
ST_722 : Operation 4234 [1/1] (0.00ns)   --->   "%lA_addr_46 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_44" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4234 'getelementptr' 'lA_addr_46' <Predicate = true> <Delay = 0.00>
ST_722 : Operation 4235 [2/2] (1.23ns)   --->   "%lA_load_45 = load float* %lA_addr_46, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4235 'load' 'lA_load_45' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_722 : Operation 4236 [1/2] (1.23ns)   --->   "%ls_load_247 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 246), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4236 'load' 'ls_load_247' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_722 : Operation 4237 [1/2] (1.23ns)   --->   "%ls_load_248 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 247), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4237 'load' 'ls_load_248' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_722 : Operation 4238 [2/2] (1.23ns)   --->   "%ls_load_249 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 248), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4238 'load' 'ls_load_249' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_722 : Operation 4239 [2/2] (1.23ns)   --->   "%ls_load_250 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 249), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4239 'load' 'ls_load_250' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 723 <SV = 317> <Delay = 6.43>
ST_723 : Operation 4240 [4/4] (6.43ns)   --->   "%tmp_27_43 = fadd float %ls_load_45, %tmp_26_43" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4240 'fadd' 'tmp_27_43' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_723 : Operation 4241 [4/4] (6.43ns)   --->   "%tmp_29_43 = fadd float %tmp_29_42, %tmp_28_43" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4241 'fadd' 'tmp_29_43' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_723 : Operation 4242 [1/2] (1.23ns)   --->   "%lA_load_45 = load float* %lA_addr_46, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4242 'load' 'lA_load_45' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_723 : Operation 4243 [1/2] (1.23ns)   --->   "%ls_load_249 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 248), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4243 'load' 'ls_load_249' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_723 : Operation 4244 [1/2] (1.23ns)   --->   "%ls_load_250 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 249), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4244 'load' 'ls_load_250' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_723 : Operation 4245 [2/2] (1.23ns)   --->   "%ls_load_251 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 250), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4245 'load' 'ls_load_251' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_723 : Operation 4246 [2/2] (1.23ns)   --->   "%ls_load_252 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 251), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4246 'load' 'ls_load_252' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 724 <SV = 318> <Delay = 7.01>
ST_724 : Operation 4247 [3/4] (6.43ns)   --->   "%tmp_27_43 = fadd float %ls_load_45, %tmp_26_43" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4247 'fadd' 'tmp_27_43' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_724 : Operation 4248 [3/4] (6.43ns)   --->   "%tmp_29_43 = fadd float %tmp_29_42, %tmp_28_43" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4248 'fadd' 'tmp_29_43' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_724 : Operation 4249 [3/3] (7.01ns)   --->   "%tmp_26_44 = fmul float %lr_load, %lA_load_45" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4249 'fmul' 'tmp_26_44' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_724 : Operation 4250 [3/3] (7.01ns)   --->   "%tmp_28_44 = fmul float %lA_load_45, %lp_load_45" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4250 'fmul' 'tmp_28_44' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_724 : Operation 4251 [1/2] (1.23ns)   --->   "%ls_load_251 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 250), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4251 'load' 'ls_load_251' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_724 : Operation 4252 [1/2] (1.23ns)   --->   "%ls_load_252 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 251), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4252 'load' 'ls_load_252' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_724 : Operation 4253 [2/2] (1.23ns)   --->   "%ls_load_253 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 252), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4253 'load' 'ls_load_253' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_724 : Operation 4254 [2/2] (1.23ns)   --->   "%ls_load_254 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 253), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4254 'load' 'ls_load_254' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 725 <SV = 319> <Delay = 7.01>
ST_725 : Operation 4255 [2/4] (6.43ns)   --->   "%tmp_27_43 = fadd float %ls_load_45, %tmp_26_43" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4255 'fadd' 'tmp_27_43' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_725 : Operation 4256 [2/4] (6.43ns)   --->   "%tmp_29_43 = fadd float %tmp_29_42, %tmp_28_43" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4256 'fadd' 'tmp_29_43' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_725 : Operation 4257 [2/3] (7.01ns)   --->   "%tmp_26_44 = fmul float %lr_load, %lA_load_45" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4257 'fmul' 'tmp_26_44' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_725 : Operation 4258 [2/3] (7.01ns)   --->   "%tmp_28_44 = fmul float %lA_load_45, %lp_load_45" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4258 'fmul' 'tmp_28_44' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_725 : Operation 4259 [1/2] (1.23ns)   --->   "%ls_load_253 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 252), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4259 'load' 'ls_load_253' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_725 : Operation 4260 [1/2] (1.23ns)   --->   "%ls_load_254 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 253), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4260 'load' 'ls_load_254' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_725 : Operation 4261 [2/2] (1.23ns)   --->   "%ls_load_255 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 254), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4261 'load' 'ls_load_255' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_725 : Operation 4262 [2/2] (1.23ns)   --->   "%ls_load_256 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 255), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4262 'load' 'ls_load_256' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 726 <SV = 320> <Delay = 7.01>
ST_726 : Operation 4263 [1/1] (1.23ns)   --->   "store float %tmp_26, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 0), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4263 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_726 : Operation 4264 [1/1] (1.23ns)   --->   "store float %tmp_27_1, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 1), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4264 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_726 : Operation 4265 [1/4] (6.43ns)   --->   "%tmp_27_43 = fadd float %ls_load_45, %tmp_26_43" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4265 'fadd' 'tmp_27_43' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_726 : Operation 4266 [1/4] (6.43ns)   --->   "%tmp_29_43 = fadd float %tmp_29_42, %tmp_28_43" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4266 'fadd' 'tmp_29_43' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_726 : Operation 4267 [1/3] (7.01ns)   --->   "%tmp_26_44 = fmul float %lr_load, %lA_load_45" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4267 'fmul' 'tmp_26_44' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_726 : Operation 4268 [1/3] (7.01ns)   --->   "%tmp_28_44 = fmul float %lA_load_45, %lp_load_45" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4268 'fmul' 'tmp_28_44' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_726 : Operation 4269 [1/1] (0.00ns)   --->   "%tmp_24_45 = or i16 %tmp_19, 46" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4269 'or' 'tmp_24_45' <Predicate = true> <Delay = 0.00>
ST_726 : Operation 4270 [1/1] (0.00ns)   --->   "%tmp_25_45 = zext i16 %tmp_24_45 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4270 'zext' 'tmp_25_45' <Predicate = true> <Delay = 0.00>
ST_726 : Operation 4271 [1/1] (0.00ns)   --->   "%lA_addr_47 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_45" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4271 'getelementptr' 'lA_addr_47' <Predicate = true> <Delay = 0.00>
ST_726 : Operation 4272 [2/2] (1.23ns)   --->   "%lA_load_46 = load float* %lA_addr_47, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4272 'load' 'lA_load_46' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_726 : Operation 4273 [1/2] (1.23ns)   --->   "%ls_load_255 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 254), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4273 'load' 'ls_load_255' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_726 : Operation 4274 [1/2] (1.23ns)   --->   "%ls_load_256 = load float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 255), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4274 'load' 'ls_load_256' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 727 <SV = 321> <Delay = 6.43>
ST_727 : Operation 4275 [1/1] (1.23ns)   --->   "store float %tmp_27_2, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 2), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4275 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_727 : Operation 4276 [1/1] (1.23ns)   --->   "store float %tmp_27_3, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 3), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4276 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_727 : Operation 4277 [4/4] (6.43ns)   --->   "%tmp_27_44 = fadd float %ls_load_46, %tmp_26_44" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4277 'fadd' 'tmp_27_44' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_727 : Operation 4278 [4/4] (6.43ns)   --->   "%tmp_29_44 = fadd float %tmp_29_43, %tmp_28_44" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4278 'fadd' 'tmp_29_44' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_727 : Operation 4279 [1/2] (1.23ns)   --->   "%lA_load_46 = load float* %lA_addr_47, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4279 'load' 'lA_load_46' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 728 <SV = 322> <Delay = 7.01>
ST_728 : Operation 4280 [1/1] (1.23ns)   --->   "store float %tmp_27_4, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 4), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4280 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_728 : Operation 4281 [1/1] (1.23ns)   --->   "store float %tmp_27_5, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 5), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4281 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_728 : Operation 4282 [3/4] (6.43ns)   --->   "%tmp_27_44 = fadd float %ls_load_46, %tmp_26_44" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4282 'fadd' 'tmp_27_44' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_728 : Operation 4283 [3/4] (6.43ns)   --->   "%tmp_29_44 = fadd float %tmp_29_43, %tmp_28_44" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4283 'fadd' 'tmp_29_44' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_728 : Operation 4284 [3/3] (7.01ns)   --->   "%tmp_26_45 = fmul float %lr_load, %lA_load_46" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4284 'fmul' 'tmp_26_45' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_728 : Operation 4285 [3/3] (7.01ns)   --->   "%tmp_28_45 = fmul float %lA_load_46, %lp_load_46" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4285 'fmul' 'tmp_28_45' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 729 <SV = 323> <Delay = 7.01>
ST_729 : Operation 4286 [1/1] (1.23ns)   --->   "store float %tmp_27_6, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 6), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4286 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_729 : Operation 4287 [1/1] (1.23ns)   --->   "store float %tmp_27_7, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 7), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4287 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_729 : Operation 4288 [2/4] (6.43ns)   --->   "%tmp_27_44 = fadd float %ls_load_46, %tmp_26_44" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4288 'fadd' 'tmp_27_44' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_729 : Operation 4289 [2/4] (6.43ns)   --->   "%tmp_29_44 = fadd float %tmp_29_43, %tmp_28_44" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4289 'fadd' 'tmp_29_44' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_729 : Operation 4290 [2/3] (7.01ns)   --->   "%tmp_26_45 = fmul float %lr_load, %lA_load_46" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4290 'fmul' 'tmp_26_45' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_729 : Operation 4291 [2/3] (7.01ns)   --->   "%tmp_28_45 = fmul float %lA_load_46, %lp_load_46" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4291 'fmul' 'tmp_28_45' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 730 <SV = 324> <Delay = 7.01>
ST_730 : Operation 4292 [1/1] (1.23ns)   --->   "store float %tmp_27_8, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 8), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4292 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_730 : Operation 4293 [1/1] (1.23ns)   --->   "store float %tmp_27_9, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 9), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4293 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_730 : Operation 4294 [1/4] (6.43ns)   --->   "%tmp_27_44 = fadd float %ls_load_46, %tmp_26_44" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4294 'fadd' 'tmp_27_44' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_730 : Operation 4295 [1/4] (6.43ns)   --->   "%tmp_29_44 = fadd float %tmp_29_43, %tmp_28_44" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4295 'fadd' 'tmp_29_44' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_730 : Operation 4296 [1/3] (7.01ns)   --->   "%tmp_26_45 = fmul float %lr_load, %lA_load_46" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4296 'fmul' 'tmp_26_45' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_730 : Operation 4297 [1/3] (7.01ns)   --->   "%tmp_28_45 = fmul float %lA_load_46, %lp_load_46" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4297 'fmul' 'tmp_28_45' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_730 : Operation 4298 [1/1] (0.00ns)   --->   "%tmp_24_46 = or i16 %tmp_19, 47" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4298 'or' 'tmp_24_46' <Predicate = true> <Delay = 0.00>
ST_730 : Operation 4299 [1/1] (0.00ns)   --->   "%tmp_25_46 = zext i16 %tmp_24_46 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4299 'zext' 'tmp_25_46' <Predicate = true> <Delay = 0.00>
ST_730 : Operation 4300 [1/1] (0.00ns)   --->   "%lA_addr_48 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_46" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4300 'getelementptr' 'lA_addr_48' <Predicate = true> <Delay = 0.00>
ST_730 : Operation 4301 [2/2] (1.23ns)   --->   "%lA_load_47 = load float* %lA_addr_48, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4301 'load' 'lA_load_47' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 731 <SV = 325> <Delay = 6.43>
ST_731 : Operation 4302 [1/1] (1.23ns)   --->   "store float %tmp_27_s, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 10), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4302 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_731 : Operation 4303 [1/1] (1.23ns)   --->   "store float %tmp_27_10, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 11), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4303 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_731 : Operation 4304 [4/4] (6.43ns)   --->   "%tmp_27_45 = fadd float %ls_load_47, %tmp_26_45" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4304 'fadd' 'tmp_27_45' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_731 : Operation 4305 [4/4] (6.43ns)   --->   "%tmp_29_45 = fadd float %tmp_29_44, %tmp_28_45" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4305 'fadd' 'tmp_29_45' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_731 : Operation 4306 [1/2] (1.23ns)   --->   "%lA_load_47 = load float* %lA_addr_48, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4306 'load' 'lA_load_47' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 732 <SV = 326> <Delay = 7.01>
ST_732 : Operation 4307 [1/1] (1.23ns)   --->   "store float %tmp_27_11, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 12), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4307 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_732 : Operation 4308 [1/1] (1.23ns)   --->   "store float %tmp_27_12, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 13), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4308 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_732 : Operation 4309 [3/4] (6.43ns)   --->   "%tmp_27_45 = fadd float %ls_load_47, %tmp_26_45" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4309 'fadd' 'tmp_27_45' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_732 : Operation 4310 [3/4] (6.43ns)   --->   "%tmp_29_45 = fadd float %tmp_29_44, %tmp_28_45" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4310 'fadd' 'tmp_29_45' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_732 : Operation 4311 [3/3] (7.01ns)   --->   "%tmp_26_46 = fmul float %lr_load, %lA_load_47" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4311 'fmul' 'tmp_26_46' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_732 : Operation 4312 [3/3] (7.01ns)   --->   "%tmp_28_46 = fmul float %lA_load_47, %lp_load_47" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4312 'fmul' 'tmp_28_46' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 733 <SV = 327> <Delay = 7.01>
ST_733 : Operation 4313 [1/1] (1.23ns)   --->   "store float %tmp_27_13, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 14), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4313 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_733 : Operation 4314 [1/1] (1.23ns)   --->   "store float %tmp_27_14, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 15), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4314 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_733 : Operation 4315 [2/4] (6.43ns)   --->   "%tmp_27_45 = fadd float %ls_load_47, %tmp_26_45" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4315 'fadd' 'tmp_27_45' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_733 : Operation 4316 [2/4] (6.43ns)   --->   "%tmp_29_45 = fadd float %tmp_29_44, %tmp_28_45" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4316 'fadd' 'tmp_29_45' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_733 : Operation 4317 [2/3] (7.01ns)   --->   "%tmp_26_46 = fmul float %lr_load, %lA_load_47" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4317 'fmul' 'tmp_26_46' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_733 : Operation 4318 [2/3] (7.01ns)   --->   "%tmp_28_46 = fmul float %lA_load_47, %lp_load_47" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4318 'fmul' 'tmp_28_46' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 734 <SV = 328> <Delay = 7.01>
ST_734 : Operation 4319 [1/1] (1.23ns)   --->   "store float %tmp_27_15, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 16), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4319 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_734 : Operation 4320 [1/1] (1.23ns)   --->   "store float %tmp_27_16, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 17), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4320 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_734 : Operation 4321 [1/4] (6.43ns)   --->   "%tmp_27_45 = fadd float %ls_load_47, %tmp_26_45" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4321 'fadd' 'tmp_27_45' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_734 : Operation 4322 [1/4] (6.43ns)   --->   "%tmp_29_45 = fadd float %tmp_29_44, %tmp_28_45" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4322 'fadd' 'tmp_29_45' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_734 : Operation 4323 [1/3] (7.01ns)   --->   "%tmp_26_46 = fmul float %lr_load, %lA_load_47" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4323 'fmul' 'tmp_26_46' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_734 : Operation 4324 [1/3] (7.01ns)   --->   "%tmp_28_46 = fmul float %lA_load_47, %lp_load_47" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4324 'fmul' 'tmp_28_46' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_734 : Operation 4325 [1/1] (0.00ns)   --->   "%tmp_24_47 = or i16 %tmp_19, 48" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4325 'or' 'tmp_24_47' <Predicate = true> <Delay = 0.00>
ST_734 : Operation 4326 [1/1] (0.00ns)   --->   "%tmp_25_47 = zext i16 %tmp_24_47 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4326 'zext' 'tmp_25_47' <Predicate = true> <Delay = 0.00>
ST_734 : Operation 4327 [1/1] (0.00ns)   --->   "%lA_addr_49 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_47" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4327 'getelementptr' 'lA_addr_49' <Predicate = true> <Delay = 0.00>
ST_734 : Operation 4328 [2/2] (1.23ns)   --->   "%lA_load_48 = load float* %lA_addr_49, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4328 'load' 'lA_load_48' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 735 <SV = 329> <Delay = 6.43>
ST_735 : Operation 4329 [1/1] (1.23ns)   --->   "store float %tmp_27_17, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 18), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4329 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_735 : Operation 4330 [1/1] (1.23ns)   --->   "store float %tmp_27_18, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 19), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4330 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_735 : Operation 4331 [4/4] (6.43ns)   --->   "%tmp_27_46 = fadd float %ls_load_48, %tmp_26_46" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4331 'fadd' 'tmp_27_46' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_735 : Operation 4332 [4/4] (6.43ns)   --->   "%tmp_29_46 = fadd float %tmp_29_45, %tmp_28_46" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4332 'fadd' 'tmp_29_46' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_735 : Operation 4333 [1/2] (1.23ns)   --->   "%lA_load_48 = load float* %lA_addr_49, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4333 'load' 'lA_load_48' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 736 <SV = 330> <Delay = 7.01>
ST_736 : Operation 4334 [1/1] (1.23ns)   --->   "store float %tmp_27_19, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 20), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4334 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_736 : Operation 4335 [1/1] (1.23ns)   --->   "store float %tmp_27_20, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 21), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4335 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_736 : Operation 4336 [3/4] (6.43ns)   --->   "%tmp_27_46 = fadd float %ls_load_48, %tmp_26_46" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4336 'fadd' 'tmp_27_46' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_736 : Operation 4337 [3/4] (6.43ns)   --->   "%tmp_29_46 = fadd float %tmp_29_45, %tmp_28_46" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4337 'fadd' 'tmp_29_46' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_736 : Operation 4338 [3/3] (7.01ns)   --->   "%tmp_26_47 = fmul float %lr_load, %lA_load_48" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4338 'fmul' 'tmp_26_47' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_736 : Operation 4339 [3/3] (7.01ns)   --->   "%tmp_28_47 = fmul float %lA_load_48, %lp_load_48" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4339 'fmul' 'tmp_28_47' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 737 <SV = 331> <Delay = 7.01>
ST_737 : Operation 4340 [1/1] (1.23ns)   --->   "store float %tmp_27_21, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 22), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4340 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_737 : Operation 4341 [1/1] (1.23ns)   --->   "store float %tmp_27_22, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 23), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4341 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_737 : Operation 4342 [2/4] (6.43ns)   --->   "%tmp_27_46 = fadd float %ls_load_48, %tmp_26_46" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4342 'fadd' 'tmp_27_46' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_737 : Operation 4343 [2/4] (6.43ns)   --->   "%tmp_29_46 = fadd float %tmp_29_45, %tmp_28_46" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4343 'fadd' 'tmp_29_46' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_737 : Operation 4344 [2/3] (7.01ns)   --->   "%tmp_26_47 = fmul float %lr_load, %lA_load_48" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4344 'fmul' 'tmp_26_47' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_737 : Operation 4345 [2/3] (7.01ns)   --->   "%tmp_28_47 = fmul float %lA_load_48, %lp_load_48" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4345 'fmul' 'tmp_28_47' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 738 <SV = 332> <Delay = 7.01>
ST_738 : Operation 4346 [1/1] (1.23ns)   --->   "store float %tmp_27_23, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 24), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4346 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_738 : Operation 4347 [1/1] (1.23ns)   --->   "store float %tmp_27_24, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 25), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4347 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_738 : Operation 4348 [1/4] (6.43ns)   --->   "%tmp_27_46 = fadd float %ls_load_48, %tmp_26_46" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4348 'fadd' 'tmp_27_46' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_738 : Operation 4349 [1/4] (6.43ns)   --->   "%tmp_29_46 = fadd float %tmp_29_45, %tmp_28_46" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4349 'fadd' 'tmp_29_46' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_738 : Operation 4350 [1/3] (7.01ns)   --->   "%tmp_26_47 = fmul float %lr_load, %lA_load_48" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4350 'fmul' 'tmp_26_47' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_738 : Operation 4351 [1/3] (7.01ns)   --->   "%tmp_28_47 = fmul float %lA_load_48, %lp_load_48" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4351 'fmul' 'tmp_28_47' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_738 : Operation 4352 [1/1] (0.00ns)   --->   "%tmp_24_48 = or i16 %tmp_19, 49" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4352 'or' 'tmp_24_48' <Predicate = true> <Delay = 0.00>
ST_738 : Operation 4353 [1/1] (0.00ns)   --->   "%tmp_25_48 = zext i16 %tmp_24_48 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4353 'zext' 'tmp_25_48' <Predicate = true> <Delay = 0.00>
ST_738 : Operation 4354 [1/1] (0.00ns)   --->   "%lA_addr_50 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_48" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4354 'getelementptr' 'lA_addr_50' <Predicate = true> <Delay = 0.00>
ST_738 : Operation 4355 [2/2] (1.23ns)   --->   "%lA_load_49 = load float* %lA_addr_50, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4355 'load' 'lA_load_49' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 739 <SV = 333> <Delay = 6.43>
ST_739 : Operation 4356 [1/1] (1.23ns)   --->   "store float %tmp_27_25, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 26), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4356 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_739 : Operation 4357 [1/1] (1.23ns)   --->   "store float %tmp_27_26, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 27), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4357 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_739 : Operation 4358 [4/4] (6.43ns)   --->   "%tmp_27_47 = fadd float %ls_load_49, %tmp_26_47" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4358 'fadd' 'tmp_27_47' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_739 : Operation 4359 [4/4] (6.43ns)   --->   "%tmp_29_47 = fadd float %tmp_29_46, %tmp_28_47" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4359 'fadd' 'tmp_29_47' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_739 : Operation 4360 [1/2] (1.23ns)   --->   "%lA_load_49 = load float* %lA_addr_50, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4360 'load' 'lA_load_49' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 740 <SV = 334> <Delay = 7.01>
ST_740 : Operation 4361 [1/1] (1.23ns)   --->   "store float %tmp_27_27, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 28), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4361 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_740 : Operation 4362 [1/1] (1.23ns)   --->   "store float %tmp_27_28, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 29), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4362 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_740 : Operation 4363 [3/4] (6.43ns)   --->   "%tmp_27_47 = fadd float %ls_load_49, %tmp_26_47" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4363 'fadd' 'tmp_27_47' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_740 : Operation 4364 [3/4] (6.43ns)   --->   "%tmp_29_47 = fadd float %tmp_29_46, %tmp_28_47" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4364 'fadd' 'tmp_29_47' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_740 : Operation 4365 [3/3] (7.01ns)   --->   "%tmp_26_48 = fmul float %lr_load, %lA_load_49" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4365 'fmul' 'tmp_26_48' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_740 : Operation 4366 [3/3] (7.01ns)   --->   "%tmp_28_48 = fmul float %lA_load_49, %lp_load_49" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4366 'fmul' 'tmp_28_48' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 741 <SV = 335> <Delay = 7.01>
ST_741 : Operation 4367 [1/1] (1.23ns)   --->   "store float %tmp_27_29, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 30), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4367 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_741 : Operation 4368 [1/1] (1.23ns)   --->   "store float %tmp_27_30, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 31), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4368 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_741 : Operation 4369 [2/4] (6.43ns)   --->   "%tmp_27_47 = fadd float %ls_load_49, %tmp_26_47" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4369 'fadd' 'tmp_27_47' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_741 : Operation 4370 [2/4] (6.43ns)   --->   "%tmp_29_47 = fadd float %tmp_29_46, %tmp_28_47" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4370 'fadd' 'tmp_29_47' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_741 : Operation 4371 [2/3] (7.01ns)   --->   "%tmp_26_48 = fmul float %lr_load, %lA_load_49" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4371 'fmul' 'tmp_26_48' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_741 : Operation 4372 [2/3] (7.01ns)   --->   "%tmp_28_48 = fmul float %lA_load_49, %lp_load_49" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4372 'fmul' 'tmp_28_48' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 742 <SV = 336> <Delay = 7.01>
ST_742 : Operation 4373 [1/1] (1.23ns)   --->   "store float %tmp_27_31, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 32), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4373 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_742 : Operation 4374 [1/1] (1.23ns)   --->   "store float %tmp_27_32, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 33), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4374 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_742 : Operation 4375 [1/4] (6.43ns)   --->   "%tmp_27_47 = fadd float %ls_load_49, %tmp_26_47" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4375 'fadd' 'tmp_27_47' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_742 : Operation 4376 [1/4] (6.43ns)   --->   "%tmp_29_47 = fadd float %tmp_29_46, %tmp_28_47" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4376 'fadd' 'tmp_29_47' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_742 : Operation 4377 [1/3] (7.01ns)   --->   "%tmp_26_48 = fmul float %lr_load, %lA_load_49" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4377 'fmul' 'tmp_26_48' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_742 : Operation 4378 [1/3] (7.01ns)   --->   "%tmp_28_48 = fmul float %lA_load_49, %lp_load_49" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4378 'fmul' 'tmp_28_48' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_742 : Operation 4379 [1/1] (0.00ns)   --->   "%tmp_24_49 = or i16 %tmp_19, 50" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4379 'or' 'tmp_24_49' <Predicate = true> <Delay = 0.00>
ST_742 : Operation 4380 [1/1] (0.00ns)   --->   "%tmp_25_49 = zext i16 %tmp_24_49 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4380 'zext' 'tmp_25_49' <Predicate = true> <Delay = 0.00>
ST_742 : Operation 4381 [1/1] (0.00ns)   --->   "%lA_addr_51 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_49" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4381 'getelementptr' 'lA_addr_51' <Predicate = true> <Delay = 0.00>
ST_742 : Operation 4382 [2/2] (1.23ns)   --->   "%lA_load_50 = load float* %lA_addr_51, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4382 'load' 'lA_load_50' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_742 : Operation 4383 [1/1] (0.00ns)   --->   "%tmp_24_50 = or i16 %tmp_19, 51" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4383 'or' 'tmp_24_50' <Predicate = true> <Delay = 0.00>
ST_742 : Operation 4384 [1/1] (0.00ns)   --->   "%tmp_25_50 = zext i16 %tmp_24_50 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4384 'zext' 'tmp_25_50' <Predicate = true> <Delay = 0.00>
ST_742 : Operation 4385 [1/1] (0.00ns)   --->   "%lA_addr_52 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_50" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4385 'getelementptr' 'lA_addr_52' <Predicate = true> <Delay = 0.00>
ST_742 : Operation 4386 [2/2] (1.23ns)   --->   "%lA_load_51 = load float* %lA_addr_52, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4386 'load' 'lA_load_51' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 743 <SV = 337> <Delay = 6.43>
ST_743 : Operation 4387 [1/1] (1.23ns)   --->   "store float %tmp_27_33, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 34), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4387 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_743 : Operation 4388 [1/1] (1.23ns)   --->   "store float %tmp_27_34, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 35), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4388 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_743 : Operation 4389 [4/4] (6.43ns)   --->   "%tmp_27_48 = fadd float %ls_load_50, %tmp_26_48" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4389 'fadd' 'tmp_27_48' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_743 : Operation 4390 [4/4] (6.43ns)   --->   "%tmp_29_48 = fadd float %tmp_29_47, %tmp_28_48" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4390 'fadd' 'tmp_29_48' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_743 : Operation 4391 [1/2] (1.23ns)   --->   "%lA_load_50 = load float* %lA_addr_51, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4391 'load' 'lA_load_50' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_743 : Operation 4392 [1/2] (1.23ns)   --->   "%lA_load_51 = load float* %lA_addr_52, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4392 'load' 'lA_load_51' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_743 : Operation 4393 [1/1] (0.00ns)   --->   "%tmp_24_51 = or i16 %tmp_19, 52" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4393 'or' 'tmp_24_51' <Predicate = true> <Delay = 0.00>
ST_743 : Operation 4394 [1/1] (0.00ns)   --->   "%tmp_25_51 = zext i16 %tmp_24_51 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4394 'zext' 'tmp_25_51' <Predicate = true> <Delay = 0.00>
ST_743 : Operation 4395 [1/1] (0.00ns)   --->   "%lA_addr_53 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_51" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4395 'getelementptr' 'lA_addr_53' <Predicate = true> <Delay = 0.00>
ST_743 : Operation 4396 [2/2] (1.23ns)   --->   "%lA_load_52 = load float* %lA_addr_53, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4396 'load' 'lA_load_52' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_743 : Operation 4397 [1/1] (0.00ns)   --->   "%tmp_24_52 = or i16 %tmp_19, 53" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4397 'or' 'tmp_24_52' <Predicate = true> <Delay = 0.00>
ST_743 : Operation 4398 [1/1] (0.00ns)   --->   "%tmp_25_52 = zext i16 %tmp_24_52 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4398 'zext' 'tmp_25_52' <Predicate = true> <Delay = 0.00>
ST_743 : Operation 4399 [1/1] (0.00ns)   --->   "%lA_addr_54 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_52" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4399 'getelementptr' 'lA_addr_54' <Predicate = true> <Delay = 0.00>
ST_743 : Operation 4400 [2/2] (1.23ns)   --->   "%lA_load_53 = load float* %lA_addr_54, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4400 'load' 'lA_load_53' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 744 <SV = 338> <Delay = 7.01>
ST_744 : Operation 4401 [1/1] (1.23ns)   --->   "store float %tmp_27_35, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 36), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4401 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_744 : Operation 4402 [1/1] (1.23ns)   --->   "store float %tmp_27_36, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 37), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4402 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_744 : Operation 4403 [3/4] (6.43ns)   --->   "%tmp_27_48 = fadd float %ls_load_50, %tmp_26_48" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4403 'fadd' 'tmp_27_48' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_744 : Operation 4404 [3/4] (6.43ns)   --->   "%tmp_29_48 = fadd float %tmp_29_47, %tmp_28_48" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4404 'fadd' 'tmp_29_48' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_744 : Operation 4405 [3/3] (7.01ns)   --->   "%tmp_26_49 = fmul float %lr_load, %lA_load_50" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4405 'fmul' 'tmp_26_49' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_744 : Operation 4406 [3/3] (7.01ns)   --->   "%tmp_28_49 = fmul float %lA_load_50, %lp_load_50" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4406 'fmul' 'tmp_28_49' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_744 : Operation 4407 [3/3] (7.01ns)   --->   "%tmp_26_50 = fmul float %lr_load, %lA_load_51" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4407 'fmul' 'tmp_26_50' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_744 : Operation 4408 [3/3] (7.01ns)   --->   "%tmp_28_50 = fmul float %lA_load_51, %lp_load_51" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4408 'fmul' 'tmp_28_50' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_744 : Operation 4409 [1/2] (1.23ns)   --->   "%lA_load_52 = load float* %lA_addr_53, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4409 'load' 'lA_load_52' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_744 : Operation 4410 [1/2] (1.23ns)   --->   "%lA_load_53 = load float* %lA_addr_54, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4410 'load' 'lA_load_53' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_744 : Operation 4411 [1/1] (0.00ns)   --->   "%tmp_24_53 = or i16 %tmp_19, 54" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4411 'or' 'tmp_24_53' <Predicate = true> <Delay = 0.00>
ST_744 : Operation 4412 [1/1] (0.00ns)   --->   "%tmp_25_53 = zext i16 %tmp_24_53 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4412 'zext' 'tmp_25_53' <Predicate = true> <Delay = 0.00>
ST_744 : Operation 4413 [1/1] (0.00ns)   --->   "%lA_addr_55 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_53" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4413 'getelementptr' 'lA_addr_55' <Predicate = true> <Delay = 0.00>
ST_744 : Operation 4414 [2/2] (1.23ns)   --->   "%lA_load_54 = load float* %lA_addr_55, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4414 'load' 'lA_load_54' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_744 : Operation 4415 [1/1] (0.00ns)   --->   "%tmp_24_54 = or i16 %tmp_19, 55" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4415 'or' 'tmp_24_54' <Predicate = true> <Delay = 0.00>
ST_744 : Operation 4416 [1/1] (0.00ns)   --->   "%tmp_25_54 = zext i16 %tmp_24_54 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4416 'zext' 'tmp_25_54' <Predicate = true> <Delay = 0.00>
ST_744 : Operation 4417 [1/1] (0.00ns)   --->   "%lA_addr_56 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_54" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4417 'getelementptr' 'lA_addr_56' <Predicate = true> <Delay = 0.00>
ST_744 : Operation 4418 [2/2] (1.23ns)   --->   "%lA_load_55 = load float* %lA_addr_56, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4418 'load' 'lA_load_55' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 745 <SV = 339> <Delay = 7.01>
ST_745 : Operation 4419 [1/1] (1.23ns)   --->   "store float %tmp_27_37, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 38), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4419 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_745 : Operation 4420 [1/1] (1.23ns)   --->   "store float %tmp_27_38, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 39), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4420 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_745 : Operation 4421 [2/4] (6.43ns)   --->   "%tmp_27_48 = fadd float %ls_load_50, %tmp_26_48" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4421 'fadd' 'tmp_27_48' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_745 : Operation 4422 [2/4] (6.43ns)   --->   "%tmp_29_48 = fadd float %tmp_29_47, %tmp_28_48" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4422 'fadd' 'tmp_29_48' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_745 : Operation 4423 [2/3] (7.01ns)   --->   "%tmp_26_49 = fmul float %lr_load, %lA_load_50" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4423 'fmul' 'tmp_26_49' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_745 : Operation 4424 [2/3] (7.01ns)   --->   "%tmp_28_49 = fmul float %lA_load_50, %lp_load_50" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4424 'fmul' 'tmp_28_49' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_745 : Operation 4425 [2/3] (7.01ns)   --->   "%tmp_26_50 = fmul float %lr_load, %lA_load_51" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4425 'fmul' 'tmp_26_50' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_745 : Operation 4426 [2/3] (7.01ns)   --->   "%tmp_28_50 = fmul float %lA_load_51, %lp_load_51" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4426 'fmul' 'tmp_28_50' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_745 : Operation 4427 [3/3] (7.01ns)   --->   "%tmp_26_51 = fmul float %lr_load, %lA_load_52" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4427 'fmul' 'tmp_26_51' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_745 : Operation 4428 [3/3] (7.01ns)   --->   "%tmp_28_51 = fmul float %lA_load_52, %lp_load_52" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4428 'fmul' 'tmp_28_51' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_745 : Operation 4429 [3/3] (7.01ns)   --->   "%tmp_26_52 = fmul float %lr_load, %lA_load_53" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4429 'fmul' 'tmp_26_52' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_745 : Operation 4430 [3/3] (7.01ns)   --->   "%tmp_28_52 = fmul float %lA_load_53, %lp_load_53" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4430 'fmul' 'tmp_28_52' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_745 : Operation 4431 [1/2] (1.23ns)   --->   "%lA_load_54 = load float* %lA_addr_55, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4431 'load' 'lA_load_54' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_745 : Operation 4432 [1/2] (1.23ns)   --->   "%lA_load_55 = load float* %lA_addr_56, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4432 'load' 'lA_load_55' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_745 : Operation 4433 [1/1] (0.00ns)   --->   "%tmp_24_55 = or i16 %tmp_19, 56" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4433 'or' 'tmp_24_55' <Predicate = true> <Delay = 0.00>
ST_745 : Operation 4434 [1/1] (0.00ns)   --->   "%tmp_25_55 = zext i16 %tmp_24_55 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4434 'zext' 'tmp_25_55' <Predicate = true> <Delay = 0.00>
ST_745 : Operation 4435 [1/1] (0.00ns)   --->   "%lA_addr_57 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_55" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4435 'getelementptr' 'lA_addr_57' <Predicate = true> <Delay = 0.00>
ST_745 : Operation 4436 [2/2] (1.23ns)   --->   "%lA_load_56 = load float* %lA_addr_57, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4436 'load' 'lA_load_56' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_745 : Operation 4437 [1/1] (0.00ns)   --->   "%tmp_24_56 = or i16 %tmp_19, 57" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4437 'or' 'tmp_24_56' <Predicate = true> <Delay = 0.00>
ST_745 : Operation 4438 [1/1] (0.00ns)   --->   "%tmp_25_56 = zext i16 %tmp_24_56 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4438 'zext' 'tmp_25_56' <Predicate = true> <Delay = 0.00>
ST_745 : Operation 4439 [1/1] (0.00ns)   --->   "%lA_addr_58 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_56" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4439 'getelementptr' 'lA_addr_58' <Predicate = true> <Delay = 0.00>
ST_745 : Operation 4440 [2/2] (1.23ns)   --->   "%lA_load_57 = load float* %lA_addr_58, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4440 'load' 'lA_load_57' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 746 <SV = 340> <Delay = 7.01>
ST_746 : Operation 4441 [1/1] (1.23ns)   --->   "store float %tmp_27_39, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 40), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4441 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_746 : Operation 4442 [1/1] (1.23ns)   --->   "store float %tmp_27_40, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 41), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4442 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_746 : Operation 4443 [1/4] (6.43ns)   --->   "%tmp_27_48 = fadd float %ls_load_50, %tmp_26_48" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4443 'fadd' 'tmp_27_48' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_746 : Operation 4444 [1/4] (6.43ns)   --->   "%tmp_29_48 = fadd float %tmp_29_47, %tmp_28_48" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4444 'fadd' 'tmp_29_48' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_746 : Operation 4445 [1/3] (7.01ns)   --->   "%tmp_26_49 = fmul float %lr_load, %lA_load_50" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4445 'fmul' 'tmp_26_49' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_746 : Operation 4446 [1/3] (7.01ns)   --->   "%tmp_28_49 = fmul float %lA_load_50, %lp_load_50" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4446 'fmul' 'tmp_28_49' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_746 : Operation 4447 [1/3] (7.01ns)   --->   "%tmp_26_50 = fmul float %lr_load, %lA_load_51" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4447 'fmul' 'tmp_26_50' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_746 : Operation 4448 [1/3] (7.01ns)   --->   "%tmp_28_50 = fmul float %lA_load_51, %lp_load_51" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4448 'fmul' 'tmp_28_50' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_746 : Operation 4449 [2/3] (7.01ns)   --->   "%tmp_26_51 = fmul float %lr_load, %lA_load_52" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4449 'fmul' 'tmp_26_51' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_746 : Operation 4450 [2/3] (7.01ns)   --->   "%tmp_28_51 = fmul float %lA_load_52, %lp_load_52" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4450 'fmul' 'tmp_28_51' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_746 : Operation 4451 [2/3] (7.01ns)   --->   "%tmp_26_52 = fmul float %lr_load, %lA_load_53" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4451 'fmul' 'tmp_26_52' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_746 : Operation 4452 [2/3] (7.01ns)   --->   "%tmp_28_52 = fmul float %lA_load_53, %lp_load_53" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4452 'fmul' 'tmp_28_52' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_746 : Operation 4453 [3/3] (7.01ns)   --->   "%tmp_26_53 = fmul float %lr_load, %lA_load_54" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4453 'fmul' 'tmp_26_53' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_746 : Operation 4454 [3/3] (7.01ns)   --->   "%tmp_28_53 = fmul float %lA_load_54, %lp_load_54" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4454 'fmul' 'tmp_28_53' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_746 : Operation 4455 [3/3] (7.01ns)   --->   "%tmp_26_54 = fmul float %lr_load, %lA_load_55" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4455 'fmul' 'tmp_26_54' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_746 : Operation 4456 [3/3] (7.01ns)   --->   "%tmp_28_54 = fmul float %lA_load_55, %lp_load_55" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4456 'fmul' 'tmp_28_54' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_746 : Operation 4457 [1/2] (1.23ns)   --->   "%lA_load_56 = load float* %lA_addr_57, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4457 'load' 'lA_load_56' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_746 : Operation 4458 [1/2] (1.23ns)   --->   "%lA_load_57 = load float* %lA_addr_58, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4458 'load' 'lA_load_57' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_746 : Operation 4459 [1/1] (0.00ns)   --->   "%tmp_24_57 = or i16 %tmp_19, 58" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4459 'or' 'tmp_24_57' <Predicate = true> <Delay = 0.00>
ST_746 : Operation 4460 [1/1] (0.00ns)   --->   "%tmp_25_57 = zext i16 %tmp_24_57 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4460 'zext' 'tmp_25_57' <Predicate = true> <Delay = 0.00>
ST_746 : Operation 4461 [1/1] (0.00ns)   --->   "%lA_addr_59 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_57" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4461 'getelementptr' 'lA_addr_59' <Predicate = true> <Delay = 0.00>
ST_746 : Operation 4462 [2/2] (1.23ns)   --->   "%lA_load_58 = load float* %lA_addr_59, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4462 'load' 'lA_load_58' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_746 : Operation 4463 [1/1] (0.00ns)   --->   "%tmp_24_58 = or i16 %tmp_19, 59" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4463 'or' 'tmp_24_58' <Predicate = true> <Delay = 0.00>
ST_746 : Operation 4464 [1/1] (0.00ns)   --->   "%tmp_25_58 = zext i16 %tmp_24_58 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4464 'zext' 'tmp_25_58' <Predicate = true> <Delay = 0.00>
ST_746 : Operation 4465 [1/1] (0.00ns)   --->   "%lA_addr_60 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_58" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4465 'getelementptr' 'lA_addr_60' <Predicate = true> <Delay = 0.00>
ST_746 : Operation 4466 [2/2] (1.23ns)   --->   "%lA_load_59 = load float* %lA_addr_60, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4466 'load' 'lA_load_59' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 747 <SV = 341> <Delay = 7.01>
ST_747 : Operation 4467 [1/1] (1.23ns)   --->   "store float %tmp_27_41, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 42), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4467 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_747 : Operation 4468 [1/1] (1.23ns)   --->   "store float %tmp_27_42, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 43), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4468 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_747 : Operation 4469 [4/4] (6.43ns)   --->   "%tmp_27_49 = fadd float %ls_load_51, %tmp_26_49" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4469 'fadd' 'tmp_27_49' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_747 : Operation 4470 [4/4] (6.43ns)   --->   "%tmp_29_49 = fadd float %tmp_29_48, %tmp_28_49" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4470 'fadd' 'tmp_29_49' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_747 : Operation 4471 [4/4] (6.43ns)   --->   "%tmp_27_50 = fadd float %ls_load_52, %tmp_26_50" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4471 'fadd' 'tmp_27_50' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_747 : Operation 4472 [1/3] (7.01ns)   --->   "%tmp_26_51 = fmul float %lr_load, %lA_load_52" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4472 'fmul' 'tmp_26_51' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_747 : Operation 4473 [1/3] (7.01ns)   --->   "%tmp_28_51 = fmul float %lA_load_52, %lp_load_52" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4473 'fmul' 'tmp_28_51' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_747 : Operation 4474 [1/3] (7.01ns)   --->   "%tmp_26_52 = fmul float %lr_load, %lA_load_53" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4474 'fmul' 'tmp_26_52' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_747 : Operation 4475 [1/3] (7.01ns)   --->   "%tmp_28_52 = fmul float %lA_load_53, %lp_load_53" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4475 'fmul' 'tmp_28_52' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_747 : Operation 4476 [2/3] (7.01ns)   --->   "%tmp_26_53 = fmul float %lr_load, %lA_load_54" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4476 'fmul' 'tmp_26_53' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_747 : Operation 4477 [2/3] (7.01ns)   --->   "%tmp_28_53 = fmul float %lA_load_54, %lp_load_54" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4477 'fmul' 'tmp_28_53' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_747 : Operation 4478 [2/3] (7.01ns)   --->   "%tmp_26_54 = fmul float %lr_load, %lA_load_55" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4478 'fmul' 'tmp_26_54' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_747 : Operation 4479 [2/3] (7.01ns)   --->   "%tmp_28_54 = fmul float %lA_load_55, %lp_load_55" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4479 'fmul' 'tmp_28_54' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_747 : Operation 4480 [3/3] (7.01ns)   --->   "%tmp_26_55 = fmul float %lr_load, %lA_load_56" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4480 'fmul' 'tmp_26_55' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_747 : Operation 4481 [3/3] (7.01ns)   --->   "%tmp_28_55 = fmul float %lA_load_56, %lp_load_56" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4481 'fmul' 'tmp_28_55' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_747 : Operation 4482 [3/3] (7.01ns)   --->   "%tmp_26_56 = fmul float %lr_load, %lA_load_57" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4482 'fmul' 'tmp_26_56' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_747 : Operation 4483 [3/3] (7.01ns)   --->   "%tmp_28_56 = fmul float %lA_load_57, %lp_load_57" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4483 'fmul' 'tmp_28_56' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_747 : Operation 4484 [1/2] (1.23ns)   --->   "%lA_load_58 = load float* %lA_addr_59, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4484 'load' 'lA_load_58' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_747 : Operation 4485 [1/2] (1.23ns)   --->   "%lA_load_59 = load float* %lA_addr_60, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4485 'load' 'lA_load_59' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_747 : Operation 4486 [1/1] (0.00ns)   --->   "%tmp_24_59 = or i16 %tmp_19, 60" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4486 'or' 'tmp_24_59' <Predicate = true> <Delay = 0.00>
ST_747 : Operation 4487 [1/1] (0.00ns)   --->   "%tmp_25_59 = zext i16 %tmp_24_59 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4487 'zext' 'tmp_25_59' <Predicate = true> <Delay = 0.00>
ST_747 : Operation 4488 [1/1] (0.00ns)   --->   "%lA_addr_61 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_59" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4488 'getelementptr' 'lA_addr_61' <Predicate = true> <Delay = 0.00>
ST_747 : Operation 4489 [2/2] (1.23ns)   --->   "%lA_load_60 = load float* %lA_addr_61, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4489 'load' 'lA_load_60' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_747 : Operation 4490 [1/1] (0.00ns)   --->   "%tmp_24_60 = or i16 %tmp_19, 61" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4490 'or' 'tmp_24_60' <Predicate = true> <Delay = 0.00>
ST_747 : Operation 4491 [1/1] (0.00ns)   --->   "%tmp_25_60 = zext i16 %tmp_24_60 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4491 'zext' 'tmp_25_60' <Predicate = true> <Delay = 0.00>
ST_747 : Operation 4492 [1/1] (0.00ns)   --->   "%lA_addr_62 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_60" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4492 'getelementptr' 'lA_addr_62' <Predicate = true> <Delay = 0.00>
ST_747 : Operation 4493 [2/2] (1.23ns)   --->   "%lA_load_61 = load float* %lA_addr_62, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4493 'load' 'lA_load_61' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 748 <SV = 342> <Delay = 7.01>
ST_748 : Operation 4494 [1/1] (1.23ns)   --->   "store float %tmp_27_43, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 44), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4494 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_748 : Operation 4495 [1/1] (1.23ns)   --->   "store float %tmp_27_44, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 45), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4495 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_748 : Operation 4496 [3/4] (6.43ns)   --->   "%tmp_27_49 = fadd float %ls_load_51, %tmp_26_49" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4496 'fadd' 'tmp_27_49' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_748 : Operation 4497 [3/4] (6.43ns)   --->   "%tmp_29_49 = fadd float %tmp_29_48, %tmp_28_49" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4497 'fadd' 'tmp_29_49' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_748 : Operation 4498 [3/4] (6.43ns)   --->   "%tmp_27_50 = fadd float %ls_load_52, %tmp_26_50" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4498 'fadd' 'tmp_27_50' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_748 : Operation 4499 [4/4] (6.43ns)   --->   "%tmp_27_51 = fadd float %ls_load_53, %tmp_26_51" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4499 'fadd' 'tmp_27_51' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_748 : Operation 4500 [4/4] (6.43ns)   --->   "%tmp_27_52 = fadd float %ls_load_54, %tmp_26_52" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4500 'fadd' 'tmp_27_52' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_748 : Operation 4501 [1/3] (7.01ns)   --->   "%tmp_26_53 = fmul float %lr_load, %lA_load_54" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4501 'fmul' 'tmp_26_53' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_748 : Operation 4502 [1/3] (7.01ns)   --->   "%tmp_28_53 = fmul float %lA_load_54, %lp_load_54" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4502 'fmul' 'tmp_28_53' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_748 : Operation 4503 [1/3] (7.01ns)   --->   "%tmp_26_54 = fmul float %lr_load, %lA_load_55" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4503 'fmul' 'tmp_26_54' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_748 : Operation 4504 [1/3] (7.01ns)   --->   "%tmp_28_54 = fmul float %lA_load_55, %lp_load_55" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4504 'fmul' 'tmp_28_54' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_748 : Operation 4505 [2/3] (7.01ns)   --->   "%tmp_26_55 = fmul float %lr_load, %lA_load_56" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4505 'fmul' 'tmp_26_55' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_748 : Operation 4506 [2/3] (7.01ns)   --->   "%tmp_28_55 = fmul float %lA_load_56, %lp_load_56" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4506 'fmul' 'tmp_28_55' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_748 : Operation 4507 [2/3] (7.01ns)   --->   "%tmp_26_56 = fmul float %lr_load, %lA_load_57" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4507 'fmul' 'tmp_26_56' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_748 : Operation 4508 [2/3] (7.01ns)   --->   "%tmp_28_56 = fmul float %lA_load_57, %lp_load_57" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4508 'fmul' 'tmp_28_56' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_748 : Operation 4509 [3/3] (7.01ns)   --->   "%tmp_26_57 = fmul float %lr_load, %lA_load_58" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4509 'fmul' 'tmp_26_57' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_748 : Operation 4510 [3/3] (7.01ns)   --->   "%tmp_28_57 = fmul float %lA_load_58, %lp_load_58" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4510 'fmul' 'tmp_28_57' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_748 : Operation 4511 [3/3] (7.01ns)   --->   "%tmp_26_58 = fmul float %lr_load, %lA_load_59" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4511 'fmul' 'tmp_26_58' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_748 : Operation 4512 [3/3] (7.01ns)   --->   "%tmp_28_58 = fmul float %lA_load_59, %lp_load_59" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4512 'fmul' 'tmp_28_58' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_748 : Operation 4513 [1/2] (1.23ns)   --->   "%lA_load_60 = load float* %lA_addr_61, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4513 'load' 'lA_load_60' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_748 : Operation 4514 [1/2] (1.23ns)   --->   "%lA_load_61 = load float* %lA_addr_62, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4514 'load' 'lA_load_61' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_748 : Operation 4515 [1/1] (0.00ns)   --->   "%tmp_24_61 = or i16 %tmp_19, 62" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4515 'or' 'tmp_24_61' <Predicate = true> <Delay = 0.00>
ST_748 : Operation 4516 [1/1] (0.00ns)   --->   "%tmp_25_61 = zext i16 %tmp_24_61 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4516 'zext' 'tmp_25_61' <Predicate = true> <Delay = 0.00>
ST_748 : Operation 4517 [1/1] (0.00ns)   --->   "%lA_addr_63 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_61" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4517 'getelementptr' 'lA_addr_63' <Predicate = true> <Delay = 0.00>
ST_748 : Operation 4518 [2/2] (1.23ns)   --->   "%lA_load_62 = load float* %lA_addr_63, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4518 'load' 'lA_load_62' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_748 : Operation 4519 [1/1] (0.00ns)   --->   "%tmp_24_62 = or i16 %tmp_19, 63" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4519 'or' 'tmp_24_62' <Predicate = true> <Delay = 0.00>
ST_748 : Operation 4520 [1/1] (0.00ns)   --->   "%tmp_25_62 = zext i16 %tmp_24_62 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4520 'zext' 'tmp_25_62' <Predicate = true> <Delay = 0.00>
ST_748 : Operation 4521 [1/1] (0.00ns)   --->   "%lA_addr_64 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_62" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4521 'getelementptr' 'lA_addr_64' <Predicate = true> <Delay = 0.00>
ST_748 : Operation 4522 [2/2] (1.23ns)   --->   "%lA_load_63 = load float* %lA_addr_64, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4522 'load' 'lA_load_63' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 749 <SV = 343> <Delay = 7.01>
ST_749 : Operation 4523 [1/1] (1.23ns)   --->   "store float %tmp_27_45, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 46), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4523 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_749 : Operation 4524 [1/1] (1.23ns)   --->   "store float %tmp_27_46, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 47), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4524 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_749 : Operation 4525 [2/4] (6.43ns)   --->   "%tmp_27_49 = fadd float %ls_load_51, %tmp_26_49" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4525 'fadd' 'tmp_27_49' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_749 : Operation 4526 [2/4] (6.43ns)   --->   "%tmp_29_49 = fadd float %tmp_29_48, %tmp_28_49" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4526 'fadd' 'tmp_29_49' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_749 : Operation 4527 [2/4] (6.43ns)   --->   "%tmp_27_50 = fadd float %ls_load_52, %tmp_26_50" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4527 'fadd' 'tmp_27_50' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_749 : Operation 4528 [3/4] (6.43ns)   --->   "%tmp_27_51 = fadd float %ls_load_53, %tmp_26_51" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4528 'fadd' 'tmp_27_51' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_749 : Operation 4529 [3/4] (6.43ns)   --->   "%tmp_27_52 = fadd float %ls_load_54, %tmp_26_52" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4529 'fadd' 'tmp_27_52' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_749 : Operation 4530 [4/4] (6.43ns)   --->   "%tmp_27_53 = fadd float %ls_load_55, %tmp_26_53" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4530 'fadd' 'tmp_27_53' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_749 : Operation 4531 [4/4] (6.43ns)   --->   "%tmp_27_54 = fadd float %ls_load_56, %tmp_26_54" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4531 'fadd' 'tmp_27_54' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_749 : Operation 4532 [1/3] (7.01ns)   --->   "%tmp_26_55 = fmul float %lr_load, %lA_load_56" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4532 'fmul' 'tmp_26_55' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_749 : Operation 4533 [1/3] (7.01ns)   --->   "%tmp_28_55 = fmul float %lA_load_56, %lp_load_56" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4533 'fmul' 'tmp_28_55' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_749 : Operation 4534 [1/3] (7.01ns)   --->   "%tmp_26_56 = fmul float %lr_load, %lA_load_57" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4534 'fmul' 'tmp_26_56' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_749 : Operation 4535 [1/3] (7.01ns)   --->   "%tmp_28_56 = fmul float %lA_load_57, %lp_load_57" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4535 'fmul' 'tmp_28_56' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_749 : Operation 4536 [2/3] (7.01ns)   --->   "%tmp_26_57 = fmul float %lr_load, %lA_load_58" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4536 'fmul' 'tmp_26_57' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_749 : Operation 4537 [2/3] (7.01ns)   --->   "%tmp_28_57 = fmul float %lA_load_58, %lp_load_58" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4537 'fmul' 'tmp_28_57' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_749 : Operation 4538 [2/3] (7.01ns)   --->   "%tmp_26_58 = fmul float %lr_load, %lA_load_59" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4538 'fmul' 'tmp_26_58' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_749 : Operation 4539 [2/3] (7.01ns)   --->   "%tmp_28_58 = fmul float %lA_load_59, %lp_load_59" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4539 'fmul' 'tmp_28_58' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_749 : Operation 4540 [3/3] (7.01ns)   --->   "%tmp_26_59 = fmul float %lr_load, %lA_load_60" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4540 'fmul' 'tmp_26_59' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_749 : Operation 4541 [3/3] (7.01ns)   --->   "%tmp_28_59 = fmul float %lA_load_60, %lp_load_60" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4541 'fmul' 'tmp_28_59' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_749 : Operation 4542 [3/3] (7.01ns)   --->   "%tmp_26_60 = fmul float %lr_load, %lA_load_61" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4542 'fmul' 'tmp_26_60' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_749 : Operation 4543 [3/3] (7.01ns)   --->   "%tmp_28_60 = fmul float %lA_load_61, %lp_load_61" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4543 'fmul' 'tmp_28_60' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_749 : Operation 4544 [1/2] (1.23ns)   --->   "%lA_load_62 = load float* %lA_addr_63, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4544 'load' 'lA_load_62' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_749 : Operation 4545 [1/2] (1.23ns)   --->   "%lA_load_63 = load float* %lA_addr_64, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4545 'load' 'lA_load_63' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_749 : Operation 4546 [1/1] (0.00ns)   --->   "%tmp_24_63 = or i16 %tmp_19, 64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4546 'or' 'tmp_24_63' <Predicate = true> <Delay = 0.00>
ST_749 : Operation 4547 [1/1] (0.00ns)   --->   "%tmp_25_63 = zext i16 %tmp_24_63 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4547 'zext' 'tmp_25_63' <Predicate = true> <Delay = 0.00>
ST_749 : Operation 4548 [1/1] (0.00ns)   --->   "%lA_addr_65 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_63" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4548 'getelementptr' 'lA_addr_65' <Predicate = true> <Delay = 0.00>
ST_749 : Operation 4549 [2/2] (1.23ns)   --->   "%lA_load_64 = load float* %lA_addr_65, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4549 'load' 'lA_load_64' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_749 : Operation 4550 [1/1] (0.00ns)   --->   "%tmp_24_64 = or i16 %tmp_19, 65" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4550 'or' 'tmp_24_64' <Predicate = true> <Delay = 0.00>
ST_749 : Operation 4551 [1/1] (0.00ns)   --->   "%tmp_25_64 = zext i16 %tmp_24_64 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4551 'zext' 'tmp_25_64' <Predicate = true> <Delay = 0.00>
ST_749 : Operation 4552 [1/1] (0.00ns)   --->   "%lA_addr_66 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4552 'getelementptr' 'lA_addr_66' <Predicate = true> <Delay = 0.00>
ST_749 : Operation 4553 [2/2] (1.23ns)   --->   "%lA_load_65 = load float* %lA_addr_66, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4553 'load' 'lA_load_65' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 750 <SV = 344> <Delay = 7.01>
ST_750 : Operation 4554 [1/1] (1.23ns)   --->   "store float %tmp_27_47, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 48), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4554 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_750 : Operation 4555 [1/1] (1.23ns)   --->   "store float %tmp_27_48, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 49), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4555 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_750 : Operation 4556 [1/4] (6.43ns)   --->   "%tmp_27_49 = fadd float %ls_load_51, %tmp_26_49" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4556 'fadd' 'tmp_27_49' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_750 : Operation 4557 [1/4] (6.43ns)   --->   "%tmp_29_49 = fadd float %tmp_29_48, %tmp_28_49" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4557 'fadd' 'tmp_29_49' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_750 : Operation 4558 [1/4] (6.43ns)   --->   "%tmp_27_50 = fadd float %ls_load_52, %tmp_26_50" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4558 'fadd' 'tmp_27_50' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_750 : Operation 4559 [2/4] (6.43ns)   --->   "%tmp_27_51 = fadd float %ls_load_53, %tmp_26_51" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4559 'fadd' 'tmp_27_51' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_750 : Operation 4560 [2/4] (6.43ns)   --->   "%tmp_27_52 = fadd float %ls_load_54, %tmp_26_52" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4560 'fadd' 'tmp_27_52' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_750 : Operation 4561 [3/4] (6.43ns)   --->   "%tmp_27_53 = fadd float %ls_load_55, %tmp_26_53" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4561 'fadd' 'tmp_27_53' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_750 : Operation 4562 [3/4] (6.43ns)   --->   "%tmp_27_54 = fadd float %ls_load_56, %tmp_26_54" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4562 'fadd' 'tmp_27_54' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_750 : Operation 4563 [4/4] (6.43ns)   --->   "%tmp_27_55 = fadd float %ls_load_57, %tmp_26_55" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4563 'fadd' 'tmp_27_55' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_750 : Operation 4564 [4/4] (6.43ns)   --->   "%tmp_27_56 = fadd float %ls_load_58, %tmp_26_56" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4564 'fadd' 'tmp_27_56' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_750 : Operation 4565 [1/3] (7.01ns)   --->   "%tmp_26_57 = fmul float %lr_load, %lA_load_58" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4565 'fmul' 'tmp_26_57' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_750 : Operation 4566 [1/3] (7.01ns)   --->   "%tmp_28_57 = fmul float %lA_load_58, %lp_load_58" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4566 'fmul' 'tmp_28_57' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_750 : Operation 4567 [1/3] (7.01ns)   --->   "%tmp_26_58 = fmul float %lr_load, %lA_load_59" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4567 'fmul' 'tmp_26_58' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_750 : Operation 4568 [1/3] (7.01ns)   --->   "%tmp_28_58 = fmul float %lA_load_59, %lp_load_59" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4568 'fmul' 'tmp_28_58' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_750 : Operation 4569 [2/3] (7.01ns)   --->   "%tmp_26_59 = fmul float %lr_load, %lA_load_60" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4569 'fmul' 'tmp_26_59' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_750 : Operation 4570 [2/3] (7.01ns)   --->   "%tmp_28_59 = fmul float %lA_load_60, %lp_load_60" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4570 'fmul' 'tmp_28_59' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_750 : Operation 4571 [2/3] (7.01ns)   --->   "%tmp_26_60 = fmul float %lr_load, %lA_load_61" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4571 'fmul' 'tmp_26_60' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_750 : Operation 4572 [2/3] (7.01ns)   --->   "%tmp_28_60 = fmul float %lA_load_61, %lp_load_61" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4572 'fmul' 'tmp_28_60' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_750 : Operation 4573 [3/3] (7.01ns)   --->   "%tmp_26_61 = fmul float %lr_load, %lA_load_62" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4573 'fmul' 'tmp_26_61' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_750 : Operation 4574 [3/3] (7.01ns)   --->   "%tmp_28_61 = fmul float %lA_load_62, %lp_load_62" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4574 'fmul' 'tmp_28_61' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_750 : Operation 4575 [3/3] (7.01ns)   --->   "%tmp_26_62 = fmul float %lr_load, %lA_load_63" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4575 'fmul' 'tmp_26_62' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_750 : Operation 4576 [3/3] (7.01ns)   --->   "%tmp_28_62 = fmul float %lA_load_63, %lp_load_63" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4576 'fmul' 'tmp_28_62' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_750 : Operation 4577 [1/2] (1.23ns)   --->   "%lA_load_64 = load float* %lA_addr_65, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4577 'load' 'lA_load_64' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_750 : Operation 4578 [1/2] (1.23ns)   --->   "%lA_load_65 = load float* %lA_addr_66, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4578 'load' 'lA_load_65' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_750 : Operation 4579 [1/1] (0.00ns)   --->   "%tmp_24_65 = or i16 %tmp_19, 66" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4579 'or' 'tmp_24_65' <Predicate = true> <Delay = 0.00>
ST_750 : Operation 4580 [1/1] (0.00ns)   --->   "%tmp_25_65 = zext i16 %tmp_24_65 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4580 'zext' 'tmp_25_65' <Predicate = true> <Delay = 0.00>
ST_750 : Operation 4581 [1/1] (0.00ns)   --->   "%lA_addr_67 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_65" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4581 'getelementptr' 'lA_addr_67' <Predicate = true> <Delay = 0.00>
ST_750 : Operation 4582 [2/2] (1.23ns)   --->   "%lA_load_66 = load float* %lA_addr_67, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4582 'load' 'lA_load_66' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_750 : Operation 4583 [1/1] (0.00ns)   --->   "%tmp_24_66 = or i16 %tmp_19, 67" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4583 'or' 'tmp_24_66' <Predicate = true> <Delay = 0.00>
ST_750 : Operation 4584 [1/1] (0.00ns)   --->   "%tmp_25_66 = zext i16 %tmp_24_66 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4584 'zext' 'tmp_25_66' <Predicate = true> <Delay = 0.00>
ST_750 : Operation 4585 [1/1] (0.00ns)   --->   "%lA_addr_68 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_66" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4585 'getelementptr' 'lA_addr_68' <Predicate = true> <Delay = 0.00>
ST_750 : Operation 4586 [2/2] (1.23ns)   --->   "%lA_load_67 = load float* %lA_addr_68, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4586 'load' 'lA_load_67' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 751 <SV = 345> <Delay = 7.01>
ST_751 : Operation 4587 [1/1] (1.23ns)   --->   "store float %tmp_27_49, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 50), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4587 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_751 : Operation 4588 [1/1] (1.23ns)   --->   "store float %tmp_27_50, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 51), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4588 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_751 : Operation 4589 [4/4] (6.43ns)   --->   "%tmp_29_50 = fadd float %tmp_29_49, %tmp_28_50" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4589 'fadd' 'tmp_29_50' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_751 : Operation 4590 [1/4] (6.43ns)   --->   "%tmp_27_51 = fadd float %ls_load_53, %tmp_26_51" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4590 'fadd' 'tmp_27_51' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_751 : Operation 4591 [1/4] (6.43ns)   --->   "%tmp_27_52 = fadd float %ls_load_54, %tmp_26_52" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4591 'fadd' 'tmp_27_52' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_751 : Operation 4592 [2/4] (6.43ns)   --->   "%tmp_27_53 = fadd float %ls_load_55, %tmp_26_53" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4592 'fadd' 'tmp_27_53' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_751 : Operation 4593 [2/4] (6.43ns)   --->   "%tmp_27_54 = fadd float %ls_load_56, %tmp_26_54" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4593 'fadd' 'tmp_27_54' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_751 : Operation 4594 [3/4] (6.43ns)   --->   "%tmp_27_55 = fadd float %ls_load_57, %tmp_26_55" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4594 'fadd' 'tmp_27_55' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_751 : Operation 4595 [3/4] (6.43ns)   --->   "%tmp_27_56 = fadd float %ls_load_58, %tmp_26_56" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4595 'fadd' 'tmp_27_56' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_751 : Operation 4596 [4/4] (6.43ns)   --->   "%tmp_27_57 = fadd float %ls_load_59, %tmp_26_57" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4596 'fadd' 'tmp_27_57' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_751 : Operation 4597 [4/4] (6.43ns)   --->   "%tmp_27_58 = fadd float %ls_load_60, %tmp_26_58" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4597 'fadd' 'tmp_27_58' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_751 : Operation 4598 [1/3] (7.01ns)   --->   "%tmp_26_59 = fmul float %lr_load, %lA_load_60" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4598 'fmul' 'tmp_26_59' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_751 : Operation 4599 [1/3] (7.01ns)   --->   "%tmp_28_59 = fmul float %lA_load_60, %lp_load_60" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4599 'fmul' 'tmp_28_59' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_751 : Operation 4600 [1/3] (7.01ns)   --->   "%tmp_26_60 = fmul float %lr_load, %lA_load_61" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4600 'fmul' 'tmp_26_60' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_751 : Operation 4601 [1/3] (7.01ns)   --->   "%tmp_28_60 = fmul float %lA_load_61, %lp_load_61" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4601 'fmul' 'tmp_28_60' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_751 : Operation 4602 [2/3] (7.01ns)   --->   "%tmp_26_61 = fmul float %lr_load, %lA_load_62" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4602 'fmul' 'tmp_26_61' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_751 : Operation 4603 [2/3] (7.01ns)   --->   "%tmp_28_61 = fmul float %lA_load_62, %lp_load_62" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4603 'fmul' 'tmp_28_61' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_751 : Operation 4604 [2/3] (7.01ns)   --->   "%tmp_26_62 = fmul float %lr_load, %lA_load_63" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4604 'fmul' 'tmp_26_62' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_751 : Operation 4605 [2/3] (7.01ns)   --->   "%tmp_28_62 = fmul float %lA_load_63, %lp_load_63" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4605 'fmul' 'tmp_28_62' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_751 : Operation 4606 [3/3] (7.01ns)   --->   "%tmp_26_63 = fmul float %lr_load, %lA_load_64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4606 'fmul' 'tmp_26_63' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_751 : Operation 4607 [3/3] (7.01ns)   --->   "%tmp_28_63 = fmul float %lA_load_64, %lp_load_64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4607 'fmul' 'tmp_28_63' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_751 : Operation 4608 [3/3] (7.01ns)   --->   "%tmp_26_64 = fmul float %lr_load, %lA_load_65" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4608 'fmul' 'tmp_26_64' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_751 : Operation 4609 [3/3] (7.01ns)   --->   "%tmp_28_64 = fmul float %lA_load_65, %lp_load_65" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4609 'fmul' 'tmp_28_64' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_751 : Operation 4610 [1/2] (1.23ns)   --->   "%lA_load_66 = load float* %lA_addr_67, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4610 'load' 'lA_load_66' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_751 : Operation 4611 [1/2] (1.23ns)   --->   "%lA_load_67 = load float* %lA_addr_68, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4611 'load' 'lA_load_67' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_751 : Operation 4612 [1/1] (0.00ns)   --->   "%tmp_24_67 = or i16 %tmp_19, 68" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4612 'or' 'tmp_24_67' <Predicate = true> <Delay = 0.00>
ST_751 : Operation 4613 [1/1] (0.00ns)   --->   "%tmp_25_67 = zext i16 %tmp_24_67 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4613 'zext' 'tmp_25_67' <Predicate = true> <Delay = 0.00>
ST_751 : Operation 4614 [1/1] (0.00ns)   --->   "%lA_addr_69 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_67" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4614 'getelementptr' 'lA_addr_69' <Predicate = true> <Delay = 0.00>
ST_751 : Operation 4615 [2/2] (1.23ns)   --->   "%lA_load_68 = load float* %lA_addr_69, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4615 'load' 'lA_load_68' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_751 : Operation 4616 [1/1] (0.00ns)   --->   "%tmp_24_68 = or i16 %tmp_19, 69" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4616 'or' 'tmp_24_68' <Predicate = true> <Delay = 0.00>
ST_751 : Operation 4617 [1/1] (0.00ns)   --->   "%tmp_25_68 = zext i16 %tmp_24_68 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4617 'zext' 'tmp_25_68' <Predicate = true> <Delay = 0.00>
ST_751 : Operation 4618 [1/1] (0.00ns)   --->   "%lA_addr_70 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_68" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4618 'getelementptr' 'lA_addr_70' <Predicate = true> <Delay = 0.00>
ST_751 : Operation 4619 [2/2] (1.23ns)   --->   "%lA_load_69 = load float* %lA_addr_70, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4619 'load' 'lA_load_69' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 752 <SV = 346> <Delay = 7.01>
ST_752 : Operation 4620 [3/4] (6.43ns)   --->   "%tmp_29_50 = fadd float %tmp_29_49, %tmp_28_50" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4620 'fadd' 'tmp_29_50' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_752 : Operation 4621 [1/1] (1.23ns)   --->   "store float %tmp_27_51, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 52), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4621 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_752 : Operation 4622 [1/1] (1.23ns)   --->   "store float %tmp_27_52, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 53), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4622 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_752 : Operation 4623 [1/4] (6.43ns)   --->   "%tmp_27_53 = fadd float %ls_load_55, %tmp_26_53" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4623 'fadd' 'tmp_27_53' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_752 : Operation 4624 [1/4] (6.43ns)   --->   "%tmp_27_54 = fadd float %ls_load_56, %tmp_26_54" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4624 'fadd' 'tmp_27_54' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_752 : Operation 4625 [2/4] (6.43ns)   --->   "%tmp_27_55 = fadd float %ls_load_57, %tmp_26_55" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4625 'fadd' 'tmp_27_55' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_752 : Operation 4626 [2/4] (6.43ns)   --->   "%tmp_27_56 = fadd float %ls_load_58, %tmp_26_56" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4626 'fadd' 'tmp_27_56' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_752 : Operation 4627 [3/4] (6.43ns)   --->   "%tmp_27_57 = fadd float %ls_load_59, %tmp_26_57" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4627 'fadd' 'tmp_27_57' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_752 : Operation 4628 [3/4] (6.43ns)   --->   "%tmp_27_58 = fadd float %ls_load_60, %tmp_26_58" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4628 'fadd' 'tmp_27_58' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_752 : Operation 4629 [4/4] (6.43ns)   --->   "%tmp_27_59 = fadd float %ls_load_61, %tmp_26_59" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4629 'fadd' 'tmp_27_59' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_752 : Operation 4630 [4/4] (6.43ns)   --->   "%tmp_27_60 = fadd float %ls_load_62, %tmp_26_60" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4630 'fadd' 'tmp_27_60' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_752 : Operation 4631 [1/3] (7.01ns)   --->   "%tmp_26_61 = fmul float %lr_load, %lA_load_62" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4631 'fmul' 'tmp_26_61' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_752 : Operation 4632 [1/3] (7.01ns)   --->   "%tmp_28_61 = fmul float %lA_load_62, %lp_load_62" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4632 'fmul' 'tmp_28_61' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_752 : Operation 4633 [1/3] (7.01ns)   --->   "%tmp_26_62 = fmul float %lr_load, %lA_load_63" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4633 'fmul' 'tmp_26_62' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_752 : Operation 4634 [1/3] (7.01ns)   --->   "%tmp_28_62 = fmul float %lA_load_63, %lp_load_63" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4634 'fmul' 'tmp_28_62' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_752 : Operation 4635 [2/3] (7.01ns)   --->   "%tmp_26_63 = fmul float %lr_load, %lA_load_64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4635 'fmul' 'tmp_26_63' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_752 : Operation 4636 [2/3] (7.01ns)   --->   "%tmp_28_63 = fmul float %lA_load_64, %lp_load_64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4636 'fmul' 'tmp_28_63' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_752 : Operation 4637 [2/3] (7.01ns)   --->   "%tmp_26_64 = fmul float %lr_load, %lA_load_65" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4637 'fmul' 'tmp_26_64' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_752 : Operation 4638 [2/3] (7.01ns)   --->   "%tmp_28_64 = fmul float %lA_load_65, %lp_load_65" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4638 'fmul' 'tmp_28_64' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_752 : Operation 4639 [3/3] (7.01ns)   --->   "%tmp_26_65 = fmul float %lr_load, %lA_load_66" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4639 'fmul' 'tmp_26_65' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_752 : Operation 4640 [3/3] (7.01ns)   --->   "%tmp_28_65 = fmul float %lA_load_66, %lp_load_66" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4640 'fmul' 'tmp_28_65' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_752 : Operation 4641 [3/3] (7.01ns)   --->   "%tmp_26_66 = fmul float %lr_load, %lA_load_67" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4641 'fmul' 'tmp_26_66' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_752 : Operation 4642 [3/3] (7.01ns)   --->   "%tmp_28_66 = fmul float %lA_load_67, %lp_load_67" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4642 'fmul' 'tmp_28_66' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_752 : Operation 4643 [1/2] (1.23ns)   --->   "%lA_load_68 = load float* %lA_addr_69, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4643 'load' 'lA_load_68' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_752 : Operation 4644 [1/2] (1.23ns)   --->   "%lA_load_69 = load float* %lA_addr_70, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4644 'load' 'lA_load_69' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_752 : Operation 4645 [1/1] (0.00ns)   --->   "%tmp_24_69 = or i16 %tmp_19, 70" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4645 'or' 'tmp_24_69' <Predicate = true> <Delay = 0.00>
ST_752 : Operation 4646 [1/1] (0.00ns)   --->   "%tmp_25_69 = zext i16 %tmp_24_69 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4646 'zext' 'tmp_25_69' <Predicate = true> <Delay = 0.00>
ST_752 : Operation 4647 [1/1] (0.00ns)   --->   "%lA_addr_71 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_69" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4647 'getelementptr' 'lA_addr_71' <Predicate = true> <Delay = 0.00>
ST_752 : Operation 4648 [2/2] (1.23ns)   --->   "%lA_load_70 = load float* %lA_addr_71, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4648 'load' 'lA_load_70' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_752 : Operation 4649 [1/1] (0.00ns)   --->   "%tmp_24_70 = or i16 %tmp_19, 71" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4649 'or' 'tmp_24_70' <Predicate = true> <Delay = 0.00>
ST_752 : Operation 4650 [1/1] (0.00ns)   --->   "%tmp_25_70 = zext i16 %tmp_24_70 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4650 'zext' 'tmp_25_70' <Predicate = true> <Delay = 0.00>
ST_752 : Operation 4651 [1/1] (0.00ns)   --->   "%lA_addr_72 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_70" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4651 'getelementptr' 'lA_addr_72' <Predicate = true> <Delay = 0.00>
ST_752 : Operation 4652 [2/2] (1.23ns)   --->   "%lA_load_71 = load float* %lA_addr_72, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4652 'load' 'lA_load_71' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 753 <SV = 347> <Delay = 7.01>
ST_753 : Operation 4653 [2/4] (6.43ns)   --->   "%tmp_29_50 = fadd float %tmp_29_49, %tmp_28_50" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4653 'fadd' 'tmp_29_50' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_753 : Operation 4654 [1/1] (1.23ns)   --->   "store float %tmp_27_53, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 54), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4654 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_753 : Operation 4655 [1/1] (1.23ns)   --->   "store float %tmp_27_54, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 55), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4655 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_753 : Operation 4656 [1/4] (6.43ns)   --->   "%tmp_27_55 = fadd float %ls_load_57, %tmp_26_55" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4656 'fadd' 'tmp_27_55' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_753 : Operation 4657 [1/4] (6.43ns)   --->   "%tmp_27_56 = fadd float %ls_load_58, %tmp_26_56" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4657 'fadd' 'tmp_27_56' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_753 : Operation 4658 [2/4] (6.43ns)   --->   "%tmp_27_57 = fadd float %ls_load_59, %tmp_26_57" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4658 'fadd' 'tmp_27_57' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_753 : Operation 4659 [2/4] (6.43ns)   --->   "%tmp_27_58 = fadd float %ls_load_60, %tmp_26_58" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4659 'fadd' 'tmp_27_58' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_753 : Operation 4660 [3/4] (6.43ns)   --->   "%tmp_27_59 = fadd float %ls_load_61, %tmp_26_59" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4660 'fadd' 'tmp_27_59' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_753 : Operation 4661 [3/4] (6.43ns)   --->   "%tmp_27_60 = fadd float %ls_load_62, %tmp_26_60" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4661 'fadd' 'tmp_27_60' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_753 : Operation 4662 [4/4] (6.43ns)   --->   "%tmp_27_61 = fadd float %ls_load_63, %tmp_26_61" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4662 'fadd' 'tmp_27_61' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_753 : Operation 4663 [4/4] (6.43ns)   --->   "%tmp_27_62 = fadd float %ls_load_64, %tmp_26_62" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4663 'fadd' 'tmp_27_62' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_753 : Operation 4664 [1/3] (7.01ns)   --->   "%tmp_26_63 = fmul float %lr_load, %lA_load_64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4664 'fmul' 'tmp_26_63' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_753 : Operation 4665 [1/3] (7.01ns)   --->   "%tmp_28_63 = fmul float %lA_load_64, %lp_load_64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4665 'fmul' 'tmp_28_63' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_753 : Operation 4666 [1/3] (7.01ns)   --->   "%tmp_26_64 = fmul float %lr_load, %lA_load_65" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4666 'fmul' 'tmp_26_64' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_753 : Operation 4667 [1/3] (7.01ns)   --->   "%tmp_28_64 = fmul float %lA_load_65, %lp_load_65" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4667 'fmul' 'tmp_28_64' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_753 : Operation 4668 [2/3] (7.01ns)   --->   "%tmp_26_65 = fmul float %lr_load, %lA_load_66" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4668 'fmul' 'tmp_26_65' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_753 : Operation 4669 [2/3] (7.01ns)   --->   "%tmp_28_65 = fmul float %lA_load_66, %lp_load_66" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4669 'fmul' 'tmp_28_65' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_753 : Operation 4670 [2/3] (7.01ns)   --->   "%tmp_26_66 = fmul float %lr_load, %lA_load_67" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4670 'fmul' 'tmp_26_66' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_753 : Operation 4671 [2/3] (7.01ns)   --->   "%tmp_28_66 = fmul float %lA_load_67, %lp_load_67" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4671 'fmul' 'tmp_28_66' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_753 : Operation 4672 [3/3] (7.01ns)   --->   "%tmp_26_67 = fmul float %lr_load, %lA_load_68" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4672 'fmul' 'tmp_26_67' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_753 : Operation 4673 [3/3] (7.01ns)   --->   "%tmp_28_67 = fmul float %lA_load_68, %lp_load_68" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4673 'fmul' 'tmp_28_67' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_753 : Operation 4674 [3/3] (7.01ns)   --->   "%tmp_26_68 = fmul float %lr_load, %lA_load_69" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4674 'fmul' 'tmp_26_68' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_753 : Operation 4675 [3/3] (7.01ns)   --->   "%tmp_28_68 = fmul float %lA_load_69, %lp_load_69" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4675 'fmul' 'tmp_28_68' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_753 : Operation 4676 [1/2] (1.23ns)   --->   "%lA_load_70 = load float* %lA_addr_71, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4676 'load' 'lA_load_70' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_753 : Operation 4677 [1/2] (1.23ns)   --->   "%lA_load_71 = load float* %lA_addr_72, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4677 'load' 'lA_load_71' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_753 : Operation 4678 [1/1] (0.00ns)   --->   "%tmp_24_71 = or i16 %tmp_19, 72" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4678 'or' 'tmp_24_71' <Predicate = true> <Delay = 0.00>
ST_753 : Operation 4679 [1/1] (0.00ns)   --->   "%tmp_25_71 = zext i16 %tmp_24_71 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4679 'zext' 'tmp_25_71' <Predicate = true> <Delay = 0.00>
ST_753 : Operation 4680 [1/1] (0.00ns)   --->   "%lA_addr_73 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_71" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4680 'getelementptr' 'lA_addr_73' <Predicate = true> <Delay = 0.00>
ST_753 : Operation 4681 [2/2] (1.23ns)   --->   "%lA_load_72 = load float* %lA_addr_73, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4681 'load' 'lA_load_72' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_753 : Operation 4682 [1/1] (0.00ns)   --->   "%tmp_24_72 = or i16 %tmp_19, 73" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4682 'or' 'tmp_24_72' <Predicate = true> <Delay = 0.00>
ST_753 : Operation 4683 [1/1] (0.00ns)   --->   "%tmp_25_72 = zext i16 %tmp_24_72 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4683 'zext' 'tmp_25_72' <Predicate = true> <Delay = 0.00>
ST_753 : Operation 4684 [1/1] (0.00ns)   --->   "%lA_addr_74 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_72" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4684 'getelementptr' 'lA_addr_74' <Predicate = true> <Delay = 0.00>
ST_753 : Operation 4685 [2/2] (1.23ns)   --->   "%lA_load_73 = load float* %lA_addr_74, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4685 'load' 'lA_load_73' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 754 <SV = 348> <Delay = 7.01>
ST_754 : Operation 4686 [1/4] (6.43ns)   --->   "%tmp_29_50 = fadd float %tmp_29_49, %tmp_28_50" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4686 'fadd' 'tmp_29_50' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_754 : Operation 4687 [1/1] (1.23ns)   --->   "store float %tmp_27_55, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 56), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4687 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_754 : Operation 4688 [1/1] (1.23ns)   --->   "store float %tmp_27_56, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 57), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4688 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_754 : Operation 4689 [1/4] (6.43ns)   --->   "%tmp_27_57 = fadd float %ls_load_59, %tmp_26_57" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4689 'fadd' 'tmp_27_57' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_754 : Operation 4690 [1/4] (6.43ns)   --->   "%tmp_27_58 = fadd float %ls_load_60, %tmp_26_58" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4690 'fadd' 'tmp_27_58' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_754 : Operation 4691 [2/4] (6.43ns)   --->   "%tmp_27_59 = fadd float %ls_load_61, %tmp_26_59" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4691 'fadd' 'tmp_27_59' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_754 : Operation 4692 [2/4] (6.43ns)   --->   "%tmp_27_60 = fadd float %ls_load_62, %tmp_26_60" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4692 'fadd' 'tmp_27_60' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_754 : Operation 4693 [3/4] (6.43ns)   --->   "%tmp_27_61 = fadd float %ls_load_63, %tmp_26_61" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4693 'fadd' 'tmp_27_61' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_754 : Operation 4694 [3/4] (6.43ns)   --->   "%tmp_27_62 = fadd float %ls_load_64, %tmp_26_62" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4694 'fadd' 'tmp_27_62' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_754 : Operation 4695 [4/4] (6.43ns)   --->   "%tmp_27_63 = fadd float %ls_load_65, %tmp_26_63" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4695 'fadd' 'tmp_27_63' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_754 : Operation 4696 [4/4] (6.43ns)   --->   "%tmp_27_64 = fadd float %ls_load_66, %tmp_26_64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4696 'fadd' 'tmp_27_64' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_754 : Operation 4697 [1/3] (7.01ns)   --->   "%tmp_26_65 = fmul float %lr_load, %lA_load_66" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4697 'fmul' 'tmp_26_65' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_754 : Operation 4698 [1/3] (7.01ns)   --->   "%tmp_28_65 = fmul float %lA_load_66, %lp_load_66" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4698 'fmul' 'tmp_28_65' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_754 : Operation 4699 [1/3] (7.01ns)   --->   "%tmp_26_66 = fmul float %lr_load, %lA_load_67" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4699 'fmul' 'tmp_26_66' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_754 : Operation 4700 [1/3] (7.01ns)   --->   "%tmp_28_66 = fmul float %lA_load_67, %lp_load_67" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4700 'fmul' 'tmp_28_66' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_754 : Operation 4701 [2/3] (7.01ns)   --->   "%tmp_26_67 = fmul float %lr_load, %lA_load_68" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4701 'fmul' 'tmp_26_67' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_754 : Operation 4702 [2/3] (7.01ns)   --->   "%tmp_28_67 = fmul float %lA_load_68, %lp_load_68" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4702 'fmul' 'tmp_28_67' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_754 : Operation 4703 [2/3] (7.01ns)   --->   "%tmp_26_68 = fmul float %lr_load, %lA_load_69" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4703 'fmul' 'tmp_26_68' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_754 : Operation 4704 [2/3] (7.01ns)   --->   "%tmp_28_68 = fmul float %lA_load_69, %lp_load_69" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4704 'fmul' 'tmp_28_68' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_754 : Operation 4705 [3/3] (7.01ns)   --->   "%tmp_26_69 = fmul float %lr_load, %lA_load_70" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4705 'fmul' 'tmp_26_69' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_754 : Operation 4706 [3/3] (7.01ns)   --->   "%tmp_28_69 = fmul float %lA_load_70, %lp_load_70" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4706 'fmul' 'tmp_28_69' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_754 : Operation 4707 [3/3] (7.01ns)   --->   "%tmp_26_70 = fmul float %lr_load, %lA_load_71" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4707 'fmul' 'tmp_26_70' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_754 : Operation 4708 [3/3] (7.01ns)   --->   "%tmp_28_70 = fmul float %lA_load_71, %lp_load_71" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4708 'fmul' 'tmp_28_70' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_754 : Operation 4709 [1/2] (1.23ns)   --->   "%lA_load_72 = load float* %lA_addr_73, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4709 'load' 'lA_load_72' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_754 : Operation 4710 [1/2] (1.23ns)   --->   "%lA_load_73 = load float* %lA_addr_74, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4710 'load' 'lA_load_73' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_754 : Operation 4711 [1/1] (0.00ns)   --->   "%tmp_24_73 = or i16 %tmp_19, 74" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4711 'or' 'tmp_24_73' <Predicate = true> <Delay = 0.00>
ST_754 : Operation 4712 [1/1] (0.00ns)   --->   "%tmp_25_73 = zext i16 %tmp_24_73 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4712 'zext' 'tmp_25_73' <Predicate = true> <Delay = 0.00>
ST_754 : Operation 4713 [1/1] (0.00ns)   --->   "%lA_addr_75 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_73" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4713 'getelementptr' 'lA_addr_75' <Predicate = true> <Delay = 0.00>
ST_754 : Operation 4714 [2/2] (1.23ns)   --->   "%lA_load_74 = load float* %lA_addr_75, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4714 'load' 'lA_load_74' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_754 : Operation 4715 [1/1] (0.00ns)   --->   "%tmp_24_74 = or i16 %tmp_19, 75" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4715 'or' 'tmp_24_74' <Predicate = true> <Delay = 0.00>
ST_754 : Operation 4716 [1/1] (0.00ns)   --->   "%tmp_25_74 = zext i16 %tmp_24_74 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4716 'zext' 'tmp_25_74' <Predicate = true> <Delay = 0.00>
ST_754 : Operation 4717 [1/1] (0.00ns)   --->   "%lA_addr_76 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_74" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4717 'getelementptr' 'lA_addr_76' <Predicate = true> <Delay = 0.00>
ST_754 : Operation 4718 [2/2] (1.23ns)   --->   "%lA_load_75 = load float* %lA_addr_76, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4718 'load' 'lA_load_75' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 755 <SV = 349> <Delay = 7.01>
ST_755 : Operation 4719 [4/4] (6.43ns)   --->   "%tmp_29_51 = fadd float %tmp_29_50, %tmp_28_51" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4719 'fadd' 'tmp_29_51' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_755 : Operation 4720 [1/1] (1.23ns)   --->   "store float %tmp_27_57, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 58), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4720 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_755 : Operation 4721 [1/1] (1.23ns)   --->   "store float %tmp_27_58, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 59), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4721 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_755 : Operation 4722 [1/4] (6.43ns)   --->   "%tmp_27_59 = fadd float %ls_load_61, %tmp_26_59" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4722 'fadd' 'tmp_27_59' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_755 : Operation 4723 [1/4] (6.43ns)   --->   "%tmp_27_60 = fadd float %ls_load_62, %tmp_26_60" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4723 'fadd' 'tmp_27_60' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_755 : Operation 4724 [2/4] (6.43ns)   --->   "%tmp_27_61 = fadd float %ls_load_63, %tmp_26_61" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4724 'fadd' 'tmp_27_61' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_755 : Operation 4725 [2/4] (6.43ns)   --->   "%tmp_27_62 = fadd float %ls_load_64, %tmp_26_62" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4725 'fadd' 'tmp_27_62' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_755 : Operation 4726 [3/4] (6.43ns)   --->   "%tmp_27_63 = fadd float %ls_load_65, %tmp_26_63" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4726 'fadd' 'tmp_27_63' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_755 : Operation 4727 [3/4] (6.43ns)   --->   "%tmp_27_64 = fadd float %ls_load_66, %tmp_26_64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4727 'fadd' 'tmp_27_64' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_755 : Operation 4728 [4/4] (6.43ns)   --->   "%tmp_27_65 = fadd float %ls_load_67, %tmp_26_65" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4728 'fadd' 'tmp_27_65' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_755 : Operation 4729 [4/4] (6.43ns)   --->   "%tmp_27_66 = fadd float %ls_load_68, %tmp_26_66" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4729 'fadd' 'tmp_27_66' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_755 : Operation 4730 [1/3] (7.01ns)   --->   "%tmp_26_67 = fmul float %lr_load, %lA_load_68" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4730 'fmul' 'tmp_26_67' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_755 : Operation 4731 [1/3] (7.01ns)   --->   "%tmp_28_67 = fmul float %lA_load_68, %lp_load_68" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4731 'fmul' 'tmp_28_67' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_755 : Operation 4732 [1/3] (7.01ns)   --->   "%tmp_26_68 = fmul float %lr_load, %lA_load_69" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4732 'fmul' 'tmp_26_68' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_755 : Operation 4733 [1/3] (7.01ns)   --->   "%tmp_28_68 = fmul float %lA_load_69, %lp_load_69" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4733 'fmul' 'tmp_28_68' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_755 : Operation 4734 [2/3] (7.01ns)   --->   "%tmp_26_69 = fmul float %lr_load, %lA_load_70" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4734 'fmul' 'tmp_26_69' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_755 : Operation 4735 [2/3] (7.01ns)   --->   "%tmp_28_69 = fmul float %lA_load_70, %lp_load_70" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4735 'fmul' 'tmp_28_69' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_755 : Operation 4736 [2/3] (7.01ns)   --->   "%tmp_26_70 = fmul float %lr_load, %lA_load_71" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4736 'fmul' 'tmp_26_70' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_755 : Operation 4737 [2/3] (7.01ns)   --->   "%tmp_28_70 = fmul float %lA_load_71, %lp_load_71" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4737 'fmul' 'tmp_28_70' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_755 : Operation 4738 [3/3] (7.01ns)   --->   "%tmp_26_71 = fmul float %lr_load, %lA_load_72" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4738 'fmul' 'tmp_26_71' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_755 : Operation 4739 [3/3] (7.01ns)   --->   "%tmp_28_71 = fmul float %lA_load_72, %lp_load_72" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4739 'fmul' 'tmp_28_71' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_755 : Operation 4740 [3/3] (7.01ns)   --->   "%tmp_26_72 = fmul float %lr_load, %lA_load_73" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4740 'fmul' 'tmp_26_72' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_755 : Operation 4741 [3/3] (7.01ns)   --->   "%tmp_28_72 = fmul float %lA_load_73, %lp_load_73" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4741 'fmul' 'tmp_28_72' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_755 : Operation 4742 [1/2] (1.23ns)   --->   "%lA_load_74 = load float* %lA_addr_75, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4742 'load' 'lA_load_74' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_755 : Operation 4743 [1/2] (1.23ns)   --->   "%lA_load_75 = load float* %lA_addr_76, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4743 'load' 'lA_load_75' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_755 : Operation 4744 [1/1] (0.00ns)   --->   "%tmp_24_75 = or i16 %tmp_19, 76" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4744 'or' 'tmp_24_75' <Predicate = true> <Delay = 0.00>
ST_755 : Operation 4745 [1/1] (0.00ns)   --->   "%tmp_25_75 = zext i16 %tmp_24_75 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4745 'zext' 'tmp_25_75' <Predicate = true> <Delay = 0.00>
ST_755 : Operation 4746 [1/1] (0.00ns)   --->   "%lA_addr_77 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_75" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4746 'getelementptr' 'lA_addr_77' <Predicate = true> <Delay = 0.00>
ST_755 : Operation 4747 [2/2] (1.23ns)   --->   "%lA_load_76 = load float* %lA_addr_77, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4747 'load' 'lA_load_76' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_755 : Operation 4748 [1/1] (0.00ns)   --->   "%tmp_24_76 = or i16 %tmp_19, 77" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4748 'or' 'tmp_24_76' <Predicate = true> <Delay = 0.00>
ST_755 : Operation 4749 [1/1] (0.00ns)   --->   "%tmp_25_76 = zext i16 %tmp_24_76 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4749 'zext' 'tmp_25_76' <Predicate = true> <Delay = 0.00>
ST_755 : Operation 4750 [1/1] (0.00ns)   --->   "%lA_addr_78 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_76" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4750 'getelementptr' 'lA_addr_78' <Predicate = true> <Delay = 0.00>
ST_755 : Operation 4751 [2/2] (1.23ns)   --->   "%lA_load_77 = load float* %lA_addr_78, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4751 'load' 'lA_load_77' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 756 <SV = 350> <Delay = 7.01>
ST_756 : Operation 4752 [3/4] (6.43ns)   --->   "%tmp_29_51 = fadd float %tmp_29_50, %tmp_28_51" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4752 'fadd' 'tmp_29_51' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_756 : Operation 4753 [1/1] (1.23ns)   --->   "store float %tmp_27_59, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 60), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4753 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_756 : Operation 4754 [1/1] (1.23ns)   --->   "store float %tmp_27_60, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 61), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4754 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_756 : Operation 4755 [1/4] (6.43ns)   --->   "%tmp_27_61 = fadd float %ls_load_63, %tmp_26_61" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4755 'fadd' 'tmp_27_61' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_756 : Operation 4756 [1/4] (6.43ns)   --->   "%tmp_27_62 = fadd float %ls_load_64, %tmp_26_62" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4756 'fadd' 'tmp_27_62' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_756 : Operation 4757 [2/4] (6.43ns)   --->   "%tmp_27_63 = fadd float %ls_load_65, %tmp_26_63" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4757 'fadd' 'tmp_27_63' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_756 : Operation 4758 [2/4] (6.43ns)   --->   "%tmp_27_64 = fadd float %ls_load_66, %tmp_26_64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4758 'fadd' 'tmp_27_64' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_756 : Operation 4759 [3/4] (6.43ns)   --->   "%tmp_27_65 = fadd float %ls_load_67, %tmp_26_65" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4759 'fadd' 'tmp_27_65' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_756 : Operation 4760 [3/4] (6.43ns)   --->   "%tmp_27_66 = fadd float %ls_load_68, %tmp_26_66" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4760 'fadd' 'tmp_27_66' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_756 : Operation 4761 [4/4] (6.43ns)   --->   "%tmp_27_67 = fadd float %ls_load_69, %tmp_26_67" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4761 'fadd' 'tmp_27_67' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_756 : Operation 4762 [4/4] (6.43ns)   --->   "%tmp_27_68 = fadd float %ls_load_70, %tmp_26_68" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4762 'fadd' 'tmp_27_68' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_756 : Operation 4763 [1/3] (7.01ns)   --->   "%tmp_26_69 = fmul float %lr_load, %lA_load_70" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4763 'fmul' 'tmp_26_69' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_756 : Operation 4764 [1/3] (7.01ns)   --->   "%tmp_28_69 = fmul float %lA_load_70, %lp_load_70" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4764 'fmul' 'tmp_28_69' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_756 : Operation 4765 [1/3] (7.01ns)   --->   "%tmp_26_70 = fmul float %lr_load, %lA_load_71" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4765 'fmul' 'tmp_26_70' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_756 : Operation 4766 [1/3] (7.01ns)   --->   "%tmp_28_70 = fmul float %lA_load_71, %lp_load_71" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4766 'fmul' 'tmp_28_70' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_756 : Operation 4767 [2/3] (7.01ns)   --->   "%tmp_26_71 = fmul float %lr_load, %lA_load_72" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4767 'fmul' 'tmp_26_71' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_756 : Operation 4768 [2/3] (7.01ns)   --->   "%tmp_28_71 = fmul float %lA_load_72, %lp_load_72" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4768 'fmul' 'tmp_28_71' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_756 : Operation 4769 [2/3] (7.01ns)   --->   "%tmp_26_72 = fmul float %lr_load, %lA_load_73" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4769 'fmul' 'tmp_26_72' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_756 : Operation 4770 [2/3] (7.01ns)   --->   "%tmp_28_72 = fmul float %lA_load_73, %lp_load_73" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4770 'fmul' 'tmp_28_72' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_756 : Operation 4771 [3/3] (7.01ns)   --->   "%tmp_26_73 = fmul float %lr_load, %lA_load_74" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4771 'fmul' 'tmp_26_73' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_756 : Operation 4772 [3/3] (7.01ns)   --->   "%tmp_28_73 = fmul float %lA_load_74, %lp_load_74" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4772 'fmul' 'tmp_28_73' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_756 : Operation 4773 [3/3] (7.01ns)   --->   "%tmp_26_74 = fmul float %lr_load, %lA_load_75" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4773 'fmul' 'tmp_26_74' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_756 : Operation 4774 [3/3] (7.01ns)   --->   "%tmp_28_74 = fmul float %lA_load_75, %lp_load_75" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4774 'fmul' 'tmp_28_74' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_756 : Operation 4775 [1/2] (1.23ns)   --->   "%lA_load_76 = load float* %lA_addr_77, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4775 'load' 'lA_load_76' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_756 : Operation 4776 [1/2] (1.23ns)   --->   "%lA_load_77 = load float* %lA_addr_78, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4776 'load' 'lA_load_77' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_756 : Operation 4777 [1/1] (0.00ns)   --->   "%tmp_24_77 = or i16 %tmp_19, 78" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4777 'or' 'tmp_24_77' <Predicate = true> <Delay = 0.00>
ST_756 : Operation 4778 [1/1] (0.00ns)   --->   "%tmp_25_77 = zext i16 %tmp_24_77 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4778 'zext' 'tmp_25_77' <Predicate = true> <Delay = 0.00>
ST_756 : Operation 4779 [1/1] (0.00ns)   --->   "%lA_addr_79 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_77" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4779 'getelementptr' 'lA_addr_79' <Predicate = true> <Delay = 0.00>
ST_756 : Operation 4780 [2/2] (1.23ns)   --->   "%lA_load_78 = load float* %lA_addr_79, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4780 'load' 'lA_load_78' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_756 : Operation 4781 [1/1] (0.00ns)   --->   "%tmp_24_78 = or i16 %tmp_19, 79" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4781 'or' 'tmp_24_78' <Predicate = true> <Delay = 0.00>
ST_756 : Operation 4782 [1/1] (0.00ns)   --->   "%tmp_25_78 = zext i16 %tmp_24_78 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4782 'zext' 'tmp_25_78' <Predicate = true> <Delay = 0.00>
ST_756 : Operation 4783 [1/1] (0.00ns)   --->   "%lA_addr_80 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_78" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4783 'getelementptr' 'lA_addr_80' <Predicate = true> <Delay = 0.00>
ST_756 : Operation 4784 [2/2] (1.23ns)   --->   "%lA_load_79 = load float* %lA_addr_80, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4784 'load' 'lA_load_79' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 757 <SV = 351> <Delay = 7.01>
ST_757 : Operation 4785 [2/4] (6.43ns)   --->   "%tmp_29_51 = fadd float %tmp_29_50, %tmp_28_51" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4785 'fadd' 'tmp_29_51' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_757 : Operation 4786 [1/1] (1.23ns)   --->   "store float %tmp_27_61, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 62), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4786 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_757 : Operation 4787 [1/1] (1.23ns)   --->   "store float %tmp_27_62, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 63), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4787 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_757 : Operation 4788 [1/4] (6.43ns)   --->   "%tmp_27_63 = fadd float %ls_load_65, %tmp_26_63" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4788 'fadd' 'tmp_27_63' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_757 : Operation 4789 [1/4] (6.43ns)   --->   "%tmp_27_64 = fadd float %ls_load_66, %tmp_26_64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4789 'fadd' 'tmp_27_64' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_757 : Operation 4790 [2/4] (6.43ns)   --->   "%tmp_27_65 = fadd float %ls_load_67, %tmp_26_65" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4790 'fadd' 'tmp_27_65' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_757 : Operation 4791 [2/4] (6.43ns)   --->   "%tmp_27_66 = fadd float %ls_load_68, %tmp_26_66" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4791 'fadd' 'tmp_27_66' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_757 : Operation 4792 [3/4] (6.43ns)   --->   "%tmp_27_67 = fadd float %ls_load_69, %tmp_26_67" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4792 'fadd' 'tmp_27_67' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_757 : Operation 4793 [3/4] (6.43ns)   --->   "%tmp_27_68 = fadd float %ls_load_70, %tmp_26_68" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4793 'fadd' 'tmp_27_68' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_757 : Operation 4794 [4/4] (6.43ns)   --->   "%tmp_27_69 = fadd float %ls_load_71, %tmp_26_69" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4794 'fadd' 'tmp_27_69' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_757 : Operation 4795 [4/4] (6.43ns)   --->   "%tmp_27_70 = fadd float %ls_load_72, %tmp_26_70" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4795 'fadd' 'tmp_27_70' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_757 : Operation 4796 [1/3] (7.01ns)   --->   "%tmp_26_71 = fmul float %lr_load, %lA_load_72" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4796 'fmul' 'tmp_26_71' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_757 : Operation 4797 [1/3] (7.01ns)   --->   "%tmp_28_71 = fmul float %lA_load_72, %lp_load_72" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4797 'fmul' 'tmp_28_71' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_757 : Operation 4798 [1/3] (7.01ns)   --->   "%tmp_26_72 = fmul float %lr_load, %lA_load_73" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4798 'fmul' 'tmp_26_72' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_757 : Operation 4799 [1/3] (7.01ns)   --->   "%tmp_28_72 = fmul float %lA_load_73, %lp_load_73" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4799 'fmul' 'tmp_28_72' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_757 : Operation 4800 [2/3] (7.01ns)   --->   "%tmp_26_73 = fmul float %lr_load, %lA_load_74" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4800 'fmul' 'tmp_26_73' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_757 : Operation 4801 [2/3] (7.01ns)   --->   "%tmp_28_73 = fmul float %lA_load_74, %lp_load_74" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4801 'fmul' 'tmp_28_73' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_757 : Operation 4802 [2/3] (7.01ns)   --->   "%tmp_26_74 = fmul float %lr_load, %lA_load_75" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4802 'fmul' 'tmp_26_74' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_757 : Operation 4803 [2/3] (7.01ns)   --->   "%tmp_28_74 = fmul float %lA_load_75, %lp_load_75" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4803 'fmul' 'tmp_28_74' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_757 : Operation 4804 [3/3] (7.01ns)   --->   "%tmp_26_75 = fmul float %lr_load, %lA_load_76" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4804 'fmul' 'tmp_26_75' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_757 : Operation 4805 [3/3] (7.01ns)   --->   "%tmp_28_75 = fmul float %lA_load_76, %lp_load_76" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4805 'fmul' 'tmp_28_75' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_757 : Operation 4806 [3/3] (7.01ns)   --->   "%tmp_26_76 = fmul float %lr_load, %lA_load_77" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4806 'fmul' 'tmp_26_76' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_757 : Operation 4807 [3/3] (7.01ns)   --->   "%tmp_28_76 = fmul float %lA_load_77, %lp_load_77" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4807 'fmul' 'tmp_28_76' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_757 : Operation 4808 [1/2] (1.23ns)   --->   "%lA_load_78 = load float* %lA_addr_79, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4808 'load' 'lA_load_78' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_757 : Operation 4809 [1/2] (1.23ns)   --->   "%lA_load_79 = load float* %lA_addr_80, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4809 'load' 'lA_load_79' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_757 : Operation 4810 [1/1] (0.00ns)   --->   "%tmp_24_79 = or i16 %tmp_19, 80" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4810 'or' 'tmp_24_79' <Predicate = true> <Delay = 0.00>
ST_757 : Operation 4811 [1/1] (0.00ns)   --->   "%tmp_25_79 = zext i16 %tmp_24_79 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4811 'zext' 'tmp_25_79' <Predicate = true> <Delay = 0.00>
ST_757 : Operation 4812 [1/1] (0.00ns)   --->   "%lA_addr_81 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_79" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4812 'getelementptr' 'lA_addr_81' <Predicate = true> <Delay = 0.00>
ST_757 : Operation 4813 [2/2] (1.23ns)   --->   "%lA_load_80 = load float* %lA_addr_81, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4813 'load' 'lA_load_80' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_757 : Operation 4814 [1/1] (0.00ns)   --->   "%tmp_24_80 = or i16 %tmp_19, 81" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4814 'or' 'tmp_24_80' <Predicate = true> <Delay = 0.00>
ST_757 : Operation 4815 [1/1] (0.00ns)   --->   "%tmp_25_80 = zext i16 %tmp_24_80 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4815 'zext' 'tmp_25_80' <Predicate = true> <Delay = 0.00>
ST_757 : Operation 4816 [1/1] (0.00ns)   --->   "%lA_addr_82 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_80" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4816 'getelementptr' 'lA_addr_82' <Predicate = true> <Delay = 0.00>
ST_757 : Operation 4817 [2/2] (1.23ns)   --->   "%lA_load_81 = load float* %lA_addr_82, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4817 'load' 'lA_load_81' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 758 <SV = 352> <Delay = 7.01>
ST_758 : Operation 4818 [1/4] (6.43ns)   --->   "%tmp_29_51 = fadd float %tmp_29_50, %tmp_28_51" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4818 'fadd' 'tmp_29_51' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_758 : Operation 4819 [1/1] (1.23ns)   --->   "store float %tmp_27_63, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 64), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4819 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_758 : Operation 4820 [1/1] (1.23ns)   --->   "store float %tmp_27_64, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 65), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4820 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_758 : Operation 4821 [1/4] (6.43ns)   --->   "%tmp_27_65 = fadd float %ls_load_67, %tmp_26_65" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4821 'fadd' 'tmp_27_65' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_758 : Operation 4822 [1/4] (6.43ns)   --->   "%tmp_27_66 = fadd float %ls_load_68, %tmp_26_66" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4822 'fadd' 'tmp_27_66' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_758 : Operation 4823 [2/4] (6.43ns)   --->   "%tmp_27_67 = fadd float %ls_load_69, %tmp_26_67" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4823 'fadd' 'tmp_27_67' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_758 : Operation 4824 [2/4] (6.43ns)   --->   "%tmp_27_68 = fadd float %ls_load_70, %tmp_26_68" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4824 'fadd' 'tmp_27_68' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_758 : Operation 4825 [3/4] (6.43ns)   --->   "%tmp_27_69 = fadd float %ls_load_71, %tmp_26_69" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4825 'fadd' 'tmp_27_69' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_758 : Operation 4826 [3/4] (6.43ns)   --->   "%tmp_27_70 = fadd float %ls_load_72, %tmp_26_70" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4826 'fadd' 'tmp_27_70' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_758 : Operation 4827 [4/4] (6.43ns)   --->   "%tmp_27_71 = fadd float %ls_load_73, %tmp_26_71" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4827 'fadd' 'tmp_27_71' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_758 : Operation 4828 [4/4] (6.43ns)   --->   "%tmp_27_72 = fadd float %ls_load_74, %tmp_26_72" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4828 'fadd' 'tmp_27_72' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_758 : Operation 4829 [1/3] (7.01ns)   --->   "%tmp_26_73 = fmul float %lr_load, %lA_load_74" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4829 'fmul' 'tmp_26_73' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_758 : Operation 4830 [1/3] (7.01ns)   --->   "%tmp_28_73 = fmul float %lA_load_74, %lp_load_74" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4830 'fmul' 'tmp_28_73' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_758 : Operation 4831 [1/3] (7.01ns)   --->   "%tmp_26_74 = fmul float %lr_load, %lA_load_75" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4831 'fmul' 'tmp_26_74' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_758 : Operation 4832 [1/3] (7.01ns)   --->   "%tmp_28_74 = fmul float %lA_load_75, %lp_load_75" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4832 'fmul' 'tmp_28_74' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_758 : Operation 4833 [2/3] (7.01ns)   --->   "%tmp_26_75 = fmul float %lr_load, %lA_load_76" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4833 'fmul' 'tmp_26_75' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_758 : Operation 4834 [2/3] (7.01ns)   --->   "%tmp_28_75 = fmul float %lA_load_76, %lp_load_76" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4834 'fmul' 'tmp_28_75' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_758 : Operation 4835 [2/3] (7.01ns)   --->   "%tmp_26_76 = fmul float %lr_load, %lA_load_77" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4835 'fmul' 'tmp_26_76' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_758 : Operation 4836 [2/3] (7.01ns)   --->   "%tmp_28_76 = fmul float %lA_load_77, %lp_load_77" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4836 'fmul' 'tmp_28_76' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_758 : Operation 4837 [3/3] (7.01ns)   --->   "%tmp_26_77 = fmul float %lr_load, %lA_load_78" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4837 'fmul' 'tmp_26_77' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_758 : Operation 4838 [3/3] (7.01ns)   --->   "%tmp_28_77 = fmul float %lA_load_78, %lp_load_78" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4838 'fmul' 'tmp_28_77' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_758 : Operation 4839 [3/3] (7.01ns)   --->   "%tmp_26_78 = fmul float %lr_load, %lA_load_79" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4839 'fmul' 'tmp_26_78' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_758 : Operation 4840 [3/3] (7.01ns)   --->   "%tmp_28_78 = fmul float %lA_load_79, %lp_load_79" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4840 'fmul' 'tmp_28_78' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_758 : Operation 4841 [1/2] (1.23ns)   --->   "%lA_load_80 = load float* %lA_addr_81, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4841 'load' 'lA_load_80' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_758 : Operation 4842 [1/2] (1.23ns)   --->   "%lA_load_81 = load float* %lA_addr_82, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4842 'load' 'lA_load_81' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_758 : Operation 4843 [1/1] (0.00ns)   --->   "%tmp_24_81 = or i16 %tmp_19, 82" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4843 'or' 'tmp_24_81' <Predicate = true> <Delay = 0.00>
ST_758 : Operation 4844 [1/1] (0.00ns)   --->   "%tmp_25_81 = zext i16 %tmp_24_81 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4844 'zext' 'tmp_25_81' <Predicate = true> <Delay = 0.00>
ST_758 : Operation 4845 [1/1] (0.00ns)   --->   "%lA_addr_83 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_81" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4845 'getelementptr' 'lA_addr_83' <Predicate = true> <Delay = 0.00>
ST_758 : Operation 4846 [2/2] (1.23ns)   --->   "%lA_load_82 = load float* %lA_addr_83, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4846 'load' 'lA_load_82' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_758 : Operation 4847 [1/1] (0.00ns)   --->   "%tmp_24_82 = or i16 %tmp_19, 83" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4847 'or' 'tmp_24_82' <Predicate = true> <Delay = 0.00>
ST_758 : Operation 4848 [1/1] (0.00ns)   --->   "%tmp_25_82 = zext i16 %tmp_24_82 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4848 'zext' 'tmp_25_82' <Predicate = true> <Delay = 0.00>
ST_758 : Operation 4849 [1/1] (0.00ns)   --->   "%lA_addr_84 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_82" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4849 'getelementptr' 'lA_addr_84' <Predicate = true> <Delay = 0.00>
ST_758 : Operation 4850 [2/2] (1.23ns)   --->   "%lA_load_83 = load float* %lA_addr_84, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4850 'load' 'lA_load_83' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 759 <SV = 353> <Delay = 7.01>
ST_759 : Operation 4851 [4/4] (6.43ns)   --->   "%tmp_29_52 = fadd float %tmp_29_51, %tmp_28_52" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4851 'fadd' 'tmp_29_52' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_759 : Operation 4852 [1/1] (1.23ns)   --->   "store float %tmp_27_65, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 66), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4852 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_759 : Operation 4853 [1/1] (1.23ns)   --->   "store float %tmp_27_66, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 67), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4853 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_759 : Operation 4854 [1/4] (6.43ns)   --->   "%tmp_27_67 = fadd float %ls_load_69, %tmp_26_67" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4854 'fadd' 'tmp_27_67' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_759 : Operation 4855 [1/4] (6.43ns)   --->   "%tmp_27_68 = fadd float %ls_load_70, %tmp_26_68" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4855 'fadd' 'tmp_27_68' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_759 : Operation 4856 [2/4] (6.43ns)   --->   "%tmp_27_69 = fadd float %ls_load_71, %tmp_26_69" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4856 'fadd' 'tmp_27_69' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_759 : Operation 4857 [2/4] (6.43ns)   --->   "%tmp_27_70 = fadd float %ls_load_72, %tmp_26_70" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4857 'fadd' 'tmp_27_70' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_759 : Operation 4858 [3/4] (6.43ns)   --->   "%tmp_27_71 = fadd float %ls_load_73, %tmp_26_71" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4858 'fadd' 'tmp_27_71' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_759 : Operation 4859 [3/4] (6.43ns)   --->   "%tmp_27_72 = fadd float %ls_load_74, %tmp_26_72" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4859 'fadd' 'tmp_27_72' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_759 : Operation 4860 [4/4] (6.43ns)   --->   "%tmp_27_73 = fadd float %ls_load_75, %tmp_26_73" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4860 'fadd' 'tmp_27_73' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_759 : Operation 4861 [4/4] (6.43ns)   --->   "%tmp_27_74 = fadd float %ls_load_76, %tmp_26_74" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4861 'fadd' 'tmp_27_74' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_759 : Operation 4862 [1/3] (7.01ns)   --->   "%tmp_26_75 = fmul float %lr_load, %lA_load_76" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4862 'fmul' 'tmp_26_75' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_759 : Operation 4863 [1/3] (7.01ns)   --->   "%tmp_28_75 = fmul float %lA_load_76, %lp_load_76" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4863 'fmul' 'tmp_28_75' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_759 : Operation 4864 [1/3] (7.01ns)   --->   "%tmp_26_76 = fmul float %lr_load, %lA_load_77" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4864 'fmul' 'tmp_26_76' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_759 : Operation 4865 [1/3] (7.01ns)   --->   "%tmp_28_76 = fmul float %lA_load_77, %lp_load_77" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4865 'fmul' 'tmp_28_76' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_759 : Operation 4866 [2/3] (7.01ns)   --->   "%tmp_26_77 = fmul float %lr_load, %lA_load_78" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4866 'fmul' 'tmp_26_77' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_759 : Operation 4867 [2/3] (7.01ns)   --->   "%tmp_28_77 = fmul float %lA_load_78, %lp_load_78" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4867 'fmul' 'tmp_28_77' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_759 : Operation 4868 [2/3] (7.01ns)   --->   "%tmp_26_78 = fmul float %lr_load, %lA_load_79" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4868 'fmul' 'tmp_26_78' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_759 : Operation 4869 [2/3] (7.01ns)   --->   "%tmp_28_78 = fmul float %lA_load_79, %lp_load_79" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4869 'fmul' 'tmp_28_78' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_759 : Operation 4870 [3/3] (7.01ns)   --->   "%tmp_26_79 = fmul float %lr_load, %lA_load_80" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4870 'fmul' 'tmp_26_79' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_759 : Operation 4871 [3/3] (7.01ns)   --->   "%tmp_28_79 = fmul float %lA_load_80, %lp_load_80" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4871 'fmul' 'tmp_28_79' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_759 : Operation 4872 [3/3] (7.01ns)   --->   "%tmp_26_80 = fmul float %lr_load, %lA_load_81" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4872 'fmul' 'tmp_26_80' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_759 : Operation 4873 [3/3] (7.01ns)   --->   "%tmp_28_80 = fmul float %lA_load_81, %lp_load_81" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4873 'fmul' 'tmp_28_80' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_759 : Operation 4874 [1/2] (1.23ns)   --->   "%lA_load_82 = load float* %lA_addr_83, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4874 'load' 'lA_load_82' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_759 : Operation 4875 [1/2] (1.23ns)   --->   "%lA_load_83 = load float* %lA_addr_84, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4875 'load' 'lA_load_83' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_759 : Operation 4876 [1/1] (0.00ns)   --->   "%tmp_24_83 = or i16 %tmp_19, 84" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4876 'or' 'tmp_24_83' <Predicate = true> <Delay = 0.00>
ST_759 : Operation 4877 [1/1] (0.00ns)   --->   "%tmp_25_83 = zext i16 %tmp_24_83 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4877 'zext' 'tmp_25_83' <Predicate = true> <Delay = 0.00>
ST_759 : Operation 4878 [1/1] (0.00ns)   --->   "%lA_addr_85 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_83" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4878 'getelementptr' 'lA_addr_85' <Predicate = true> <Delay = 0.00>
ST_759 : Operation 4879 [2/2] (1.23ns)   --->   "%lA_load_84 = load float* %lA_addr_85, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4879 'load' 'lA_load_84' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_759 : Operation 4880 [1/1] (0.00ns)   --->   "%tmp_24_84 = or i16 %tmp_19, 85" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4880 'or' 'tmp_24_84' <Predicate = true> <Delay = 0.00>
ST_759 : Operation 4881 [1/1] (0.00ns)   --->   "%tmp_25_84 = zext i16 %tmp_24_84 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4881 'zext' 'tmp_25_84' <Predicate = true> <Delay = 0.00>
ST_759 : Operation 4882 [1/1] (0.00ns)   --->   "%lA_addr_86 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_84" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4882 'getelementptr' 'lA_addr_86' <Predicate = true> <Delay = 0.00>
ST_759 : Operation 4883 [2/2] (1.23ns)   --->   "%lA_load_85 = load float* %lA_addr_86, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4883 'load' 'lA_load_85' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 760 <SV = 354> <Delay = 7.01>
ST_760 : Operation 4884 [3/4] (6.43ns)   --->   "%tmp_29_52 = fadd float %tmp_29_51, %tmp_28_52" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4884 'fadd' 'tmp_29_52' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_760 : Operation 4885 [1/1] (1.23ns)   --->   "store float %tmp_27_67, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 68), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4885 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_760 : Operation 4886 [1/1] (1.23ns)   --->   "store float %tmp_27_68, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 69), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4886 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_760 : Operation 4887 [1/4] (6.43ns)   --->   "%tmp_27_69 = fadd float %ls_load_71, %tmp_26_69" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4887 'fadd' 'tmp_27_69' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_760 : Operation 4888 [1/4] (6.43ns)   --->   "%tmp_27_70 = fadd float %ls_load_72, %tmp_26_70" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4888 'fadd' 'tmp_27_70' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_760 : Operation 4889 [2/4] (6.43ns)   --->   "%tmp_27_71 = fadd float %ls_load_73, %tmp_26_71" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4889 'fadd' 'tmp_27_71' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_760 : Operation 4890 [2/4] (6.43ns)   --->   "%tmp_27_72 = fadd float %ls_load_74, %tmp_26_72" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4890 'fadd' 'tmp_27_72' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_760 : Operation 4891 [3/4] (6.43ns)   --->   "%tmp_27_73 = fadd float %ls_load_75, %tmp_26_73" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4891 'fadd' 'tmp_27_73' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_760 : Operation 4892 [3/4] (6.43ns)   --->   "%tmp_27_74 = fadd float %ls_load_76, %tmp_26_74" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4892 'fadd' 'tmp_27_74' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_760 : Operation 4893 [4/4] (6.43ns)   --->   "%tmp_27_75 = fadd float %ls_load_77, %tmp_26_75" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4893 'fadd' 'tmp_27_75' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_760 : Operation 4894 [4/4] (6.43ns)   --->   "%tmp_27_76 = fadd float %ls_load_78, %tmp_26_76" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4894 'fadd' 'tmp_27_76' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_760 : Operation 4895 [1/3] (7.01ns)   --->   "%tmp_26_77 = fmul float %lr_load, %lA_load_78" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4895 'fmul' 'tmp_26_77' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_760 : Operation 4896 [1/3] (7.01ns)   --->   "%tmp_28_77 = fmul float %lA_load_78, %lp_load_78" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4896 'fmul' 'tmp_28_77' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_760 : Operation 4897 [1/3] (7.01ns)   --->   "%tmp_26_78 = fmul float %lr_load, %lA_load_79" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4897 'fmul' 'tmp_26_78' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_760 : Operation 4898 [1/3] (7.01ns)   --->   "%tmp_28_78 = fmul float %lA_load_79, %lp_load_79" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4898 'fmul' 'tmp_28_78' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_760 : Operation 4899 [2/3] (7.01ns)   --->   "%tmp_26_79 = fmul float %lr_load, %lA_load_80" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4899 'fmul' 'tmp_26_79' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_760 : Operation 4900 [2/3] (7.01ns)   --->   "%tmp_28_79 = fmul float %lA_load_80, %lp_load_80" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4900 'fmul' 'tmp_28_79' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_760 : Operation 4901 [2/3] (7.01ns)   --->   "%tmp_26_80 = fmul float %lr_load, %lA_load_81" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4901 'fmul' 'tmp_26_80' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_760 : Operation 4902 [2/3] (7.01ns)   --->   "%tmp_28_80 = fmul float %lA_load_81, %lp_load_81" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4902 'fmul' 'tmp_28_80' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_760 : Operation 4903 [3/3] (7.01ns)   --->   "%tmp_26_81 = fmul float %lr_load, %lA_load_82" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4903 'fmul' 'tmp_26_81' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_760 : Operation 4904 [3/3] (7.01ns)   --->   "%tmp_28_81 = fmul float %lA_load_82, %lp_load_82" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4904 'fmul' 'tmp_28_81' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_760 : Operation 4905 [3/3] (7.01ns)   --->   "%tmp_26_82 = fmul float %lr_load, %lA_load_83" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4905 'fmul' 'tmp_26_82' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_760 : Operation 4906 [3/3] (7.01ns)   --->   "%tmp_28_82 = fmul float %lA_load_83, %lp_load_83" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4906 'fmul' 'tmp_28_82' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_760 : Operation 4907 [1/2] (1.23ns)   --->   "%lA_load_84 = load float* %lA_addr_85, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4907 'load' 'lA_load_84' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_760 : Operation 4908 [1/2] (1.23ns)   --->   "%lA_load_85 = load float* %lA_addr_86, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4908 'load' 'lA_load_85' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_760 : Operation 4909 [1/1] (0.00ns)   --->   "%tmp_24_85 = or i16 %tmp_19, 86" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4909 'or' 'tmp_24_85' <Predicate = true> <Delay = 0.00>
ST_760 : Operation 4910 [1/1] (0.00ns)   --->   "%tmp_25_85 = zext i16 %tmp_24_85 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4910 'zext' 'tmp_25_85' <Predicate = true> <Delay = 0.00>
ST_760 : Operation 4911 [1/1] (0.00ns)   --->   "%lA_addr_87 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_85" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4911 'getelementptr' 'lA_addr_87' <Predicate = true> <Delay = 0.00>
ST_760 : Operation 4912 [2/2] (1.23ns)   --->   "%lA_load_86 = load float* %lA_addr_87, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4912 'load' 'lA_load_86' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_760 : Operation 4913 [1/1] (0.00ns)   --->   "%tmp_24_86 = or i16 %tmp_19, 87" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4913 'or' 'tmp_24_86' <Predicate = true> <Delay = 0.00>
ST_760 : Operation 4914 [1/1] (0.00ns)   --->   "%tmp_25_86 = zext i16 %tmp_24_86 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4914 'zext' 'tmp_25_86' <Predicate = true> <Delay = 0.00>
ST_760 : Operation 4915 [1/1] (0.00ns)   --->   "%lA_addr_88 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_86" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4915 'getelementptr' 'lA_addr_88' <Predicate = true> <Delay = 0.00>
ST_760 : Operation 4916 [2/2] (1.23ns)   --->   "%lA_load_87 = load float* %lA_addr_88, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4916 'load' 'lA_load_87' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 761 <SV = 355> <Delay = 7.01>
ST_761 : Operation 4917 [2/4] (6.43ns)   --->   "%tmp_29_52 = fadd float %tmp_29_51, %tmp_28_52" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4917 'fadd' 'tmp_29_52' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_761 : Operation 4918 [1/1] (1.23ns)   --->   "store float %tmp_27_69, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 70), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4918 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_761 : Operation 4919 [1/1] (1.23ns)   --->   "store float %tmp_27_70, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 71), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4919 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_761 : Operation 4920 [1/4] (6.43ns)   --->   "%tmp_27_71 = fadd float %ls_load_73, %tmp_26_71" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4920 'fadd' 'tmp_27_71' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_761 : Operation 4921 [1/4] (6.43ns)   --->   "%tmp_27_72 = fadd float %ls_load_74, %tmp_26_72" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4921 'fadd' 'tmp_27_72' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_761 : Operation 4922 [2/4] (6.43ns)   --->   "%tmp_27_73 = fadd float %ls_load_75, %tmp_26_73" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4922 'fadd' 'tmp_27_73' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_761 : Operation 4923 [2/4] (6.43ns)   --->   "%tmp_27_74 = fadd float %ls_load_76, %tmp_26_74" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4923 'fadd' 'tmp_27_74' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_761 : Operation 4924 [3/4] (6.43ns)   --->   "%tmp_27_75 = fadd float %ls_load_77, %tmp_26_75" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4924 'fadd' 'tmp_27_75' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_761 : Operation 4925 [3/4] (6.43ns)   --->   "%tmp_27_76 = fadd float %ls_load_78, %tmp_26_76" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4925 'fadd' 'tmp_27_76' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_761 : Operation 4926 [4/4] (6.43ns)   --->   "%tmp_27_77 = fadd float %ls_load_79, %tmp_26_77" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4926 'fadd' 'tmp_27_77' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_761 : Operation 4927 [4/4] (6.43ns)   --->   "%tmp_27_78 = fadd float %ls_load_80, %tmp_26_78" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4927 'fadd' 'tmp_27_78' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_761 : Operation 4928 [1/3] (7.01ns)   --->   "%tmp_26_79 = fmul float %lr_load, %lA_load_80" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4928 'fmul' 'tmp_26_79' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_761 : Operation 4929 [1/3] (7.01ns)   --->   "%tmp_28_79 = fmul float %lA_load_80, %lp_load_80" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4929 'fmul' 'tmp_28_79' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_761 : Operation 4930 [1/3] (7.01ns)   --->   "%tmp_26_80 = fmul float %lr_load, %lA_load_81" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4930 'fmul' 'tmp_26_80' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_761 : Operation 4931 [1/3] (7.01ns)   --->   "%tmp_28_80 = fmul float %lA_load_81, %lp_load_81" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4931 'fmul' 'tmp_28_80' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_761 : Operation 4932 [2/3] (7.01ns)   --->   "%tmp_26_81 = fmul float %lr_load, %lA_load_82" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4932 'fmul' 'tmp_26_81' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_761 : Operation 4933 [2/3] (7.01ns)   --->   "%tmp_28_81 = fmul float %lA_load_82, %lp_load_82" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4933 'fmul' 'tmp_28_81' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_761 : Operation 4934 [2/3] (7.01ns)   --->   "%tmp_26_82 = fmul float %lr_load, %lA_load_83" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4934 'fmul' 'tmp_26_82' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_761 : Operation 4935 [2/3] (7.01ns)   --->   "%tmp_28_82 = fmul float %lA_load_83, %lp_load_83" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4935 'fmul' 'tmp_28_82' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_761 : Operation 4936 [3/3] (7.01ns)   --->   "%tmp_26_83 = fmul float %lr_load, %lA_load_84" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4936 'fmul' 'tmp_26_83' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_761 : Operation 4937 [3/3] (7.01ns)   --->   "%tmp_28_83 = fmul float %lA_load_84, %lp_load_84" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4937 'fmul' 'tmp_28_83' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_761 : Operation 4938 [3/3] (7.01ns)   --->   "%tmp_26_84 = fmul float %lr_load, %lA_load_85" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4938 'fmul' 'tmp_26_84' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_761 : Operation 4939 [3/3] (7.01ns)   --->   "%tmp_28_84 = fmul float %lA_load_85, %lp_load_85" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4939 'fmul' 'tmp_28_84' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_761 : Operation 4940 [1/2] (1.23ns)   --->   "%lA_load_86 = load float* %lA_addr_87, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4940 'load' 'lA_load_86' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_761 : Operation 4941 [1/2] (1.23ns)   --->   "%lA_load_87 = load float* %lA_addr_88, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4941 'load' 'lA_load_87' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_761 : Operation 4942 [1/1] (0.00ns)   --->   "%tmp_24_87 = or i16 %tmp_19, 88" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4942 'or' 'tmp_24_87' <Predicate = true> <Delay = 0.00>
ST_761 : Operation 4943 [1/1] (0.00ns)   --->   "%tmp_25_87 = zext i16 %tmp_24_87 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4943 'zext' 'tmp_25_87' <Predicate = true> <Delay = 0.00>
ST_761 : Operation 4944 [1/1] (0.00ns)   --->   "%lA_addr_89 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_87" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4944 'getelementptr' 'lA_addr_89' <Predicate = true> <Delay = 0.00>
ST_761 : Operation 4945 [2/2] (1.23ns)   --->   "%lA_load_88 = load float* %lA_addr_89, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4945 'load' 'lA_load_88' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_761 : Operation 4946 [1/1] (0.00ns)   --->   "%tmp_24_88 = or i16 %tmp_19, 89" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4946 'or' 'tmp_24_88' <Predicate = true> <Delay = 0.00>
ST_761 : Operation 4947 [1/1] (0.00ns)   --->   "%tmp_25_88 = zext i16 %tmp_24_88 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4947 'zext' 'tmp_25_88' <Predicate = true> <Delay = 0.00>
ST_761 : Operation 4948 [1/1] (0.00ns)   --->   "%lA_addr_90 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_88" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4948 'getelementptr' 'lA_addr_90' <Predicate = true> <Delay = 0.00>
ST_761 : Operation 4949 [2/2] (1.23ns)   --->   "%lA_load_89 = load float* %lA_addr_90, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4949 'load' 'lA_load_89' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 762 <SV = 356> <Delay = 7.01>
ST_762 : Operation 4950 [1/4] (6.43ns)   --->   "%tmp_29_52 = fadd float %tmp_29_51, %tmp_28_52" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4950 'fadd' 'tmp_29_52' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_762 : Operation 4951 [1/1] (1.23ns)   --->   "store float %tmp_27_71, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 72), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4951 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_762 : Operation 4952 [1/1] (1.23ns)   --->   "store float %tmp_27_72, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 73), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4952 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_762 : Operation 4953 [1/4] (6.43ns)   --->   "%tmp_27_73 = fadd float %ls_load_75, %tmp_26_73" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4953 'fadd' 'tmp_27_73' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_762 : Operation 4954 [1/4] (6.43ns)   --->   "%tmp_27_74 = fadd float %ls_load_76, %tmp_26_74" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4954 'fadd' 'tmp_27_74' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_762 : Operation 4955 [2/4] (6.43ns)   --->   "%tmp_27_75 = fadd float %ls_load_77, %tmp_26_75" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4955 'fadd' 'tmp_27_75' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_762 : Operation 4956 [2/4] (6.43ns)   --->   "%tmp_27_76 = fadd float %ls_load_78, %tmp_26_76" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4956 'fadd' 'tmp_27_76' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_762 : Operation 4957 [3/4] (6.43ns)   --->   "%tmp_27_77 = fadd float %ls_load_79, %tmp_26_77" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4957 'fadd' 'tmp_27_77' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_762 : Operation 4958 [3/4] (6.43ns)   --->   "%tmp_27_78 = fadd float %ls_load_80, %tmp_26_78" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4958 'fadd' 'tmp_27_78' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_762 : Operation 4959 [4/4] (6.43ns)   --->   "%tmp_27_79 = fadd float %ls_load_81, %tmp_26_79" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4959 'fadd' 'tmp_27_79' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_762 : Operation 4960 [4/4] (6.43ns)   --->   "%tmp_27_80 = fadd float %ls_load_82, %tmp_26_80" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4960 'fadd' 'tmp_27_80' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_762 : Operation 4961 [1/3] (7.01ns)   --->   "%tmp_26_81 = fmul float %lr_load, %lA_load_82" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4961 'fmul' 'tmp_26_81' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_762 : Operation 4962 [1/3] (7.01ns)   --->   "%tmp_28_81 = fmul float %lA_load_82, %lp_load_82" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4962 'fmul' 'tmp_28_81' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_762 : Operation 4963 [1/3] (7.01ns)   --->   "%tmp_26_82 = fmul float %lr_load, %lA_load_83" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4963 'fmul' 'tmp_26_82' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_762 : Operation 4964 [1/3] (7.01ns)   --->   "%tmp_28_82 = fmul float %lA_load_83, %lp_load_83" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4964 'fmul' 'tmp_28_82' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_762 : Operation 4965 [2/3] (7.01ns)   --->   "%tmp_26_83 = fmul float %lr_load, %lA_load_84" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4965 'fmul' 'tmp_26_83' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_762 : Operation 4966 [2/3] (7.01ns)   --->   "%tmp_28_83 = fmul float %lA_load_84, %lp_load_84" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4966 'fmul' 'tmp_28_83' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_762 : Operation 4967 [2/3] (7.01ns)   --->   "%tmp_26_84 = fmul float %lr_load, %lA_load_85" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4967 'fmul' 'tmp_26_84' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_762 : Operation 4968 [2/3] (7.01ns)   --->   "%tmp_28_84 = fmul float %lA_load_85, %lp_load_85" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4968 'fmul' 'tmp_28_84' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_762 : Operation 4969 [3/3] (7.01ns)   --->   "%tmp_26_85 = fmul float %lr_load, %lA_load_86" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4969 'fmul' 'tmp_26_85' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_762 : Operation 4970 [3/3] (7.01ns)   --->   "%tmp_28_85 = fmul float %lA_load_86, %lp_load_86" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4970 'fmul' 'tmp_28_85' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_762 : Operation 4971 [3/3] (7.01ns)   --->   "%tmp_26_86 = fmul float %lr_load, %lA_load_87" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4971 'fmul' 'tmp_26_86' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_762 : Operation 4972 [3/3] (7.01ns)   --->   "%tmp_28_86 = fmul float %lA_load_87, %lp_load_87" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4972 'fmul' 'tmp_28_86' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_762 : Operation 4973 [1/2] (1.23ns)   --->   "%lA_load_88 = load float* %lA_addr_89, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4973 'load' 'lA_load_88' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_762 : Operation 4974 [1/2] (1.23ns)   --->   "%lA_load_89 = load float* %lA_addr_90, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4974 'load' 'lA_load_89' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_762 : Operation 4975 [1/1] (0.00ns)   --->   "%tmp_24_89 = or i16 %tmp_19, 90" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4975 'or' 'tmp_24_89' <Predicate = true> <Delay = 0.00>
ST_762 : Operation 4976 [1/1] (0.00ns)   --->   "%tmp_25_89 = zext i16 %tmp_24_89 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4976 'zext' 'tmp_25_89' <Predicate = true> <Delay = 0.00>
ST_762 : Operation 4977 [1/1] (0.00ns)   --->   "%lA_addr_91 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_89" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4977 'getelementptr' 'lA_addr_91' <Predicate = true> <Delay = 0.00>
ST_762 : Operation 4978 [2/2] (1.23ns)   --->   "%lA_load_90 = load float* %lA_addr_91, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4978 'load' 'lA_load_90' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_762 : Operation 4979 [1/1] (0.00ns)   --->   "%tmp_24_90 = or i16 %tmp_19, 91" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4979 'or' 'tmp_24_90' <Predicate = true> <Delay = 0.00>
ST_762 : Operation 4980 [1/1] (0.00ns)   --->   "%tmp_25_90 = zext i16 %tmp_24_90 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4980 'zext' 'tmp_25_90' <Predicate = true> <Delay = 0.00>
ST_762 : Operation 4981 [1/1] (0.00ns)   --->   "%lA_addr_92 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_90" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4981 'getelementptr' 'lA_addr_92' <Predicate = true> <Delay = 0.00>
ST_762 : Operation 4982 [2/2] (1.23ns)   --->   "%lA_load_91 = load float* %lA_addr_92, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4982 'load' 'lA_load_91' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 763 <SV = 357> <Delay = 7.01>
ST_763 : Operation 4983 [4/4] (6.43ns)   --->   "%tmp_29_53 = fadd float %tmp_29_52, %tmp_28_53" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4983 'fadd' 'tmp_29_53' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_763 : Operation 4984 [1/1] (1.23ns)   --->   "store float %tmp_27_73, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 74), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4984 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_763 : Operation 4985 [1/1] (1.23ns)   --->   "store float %tmp_27_74, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 75), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4985 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_763 : Operation 4986 [1/4] (6.43ns)   --->   "%tmp_27_75 = fadd float %ls_load_77, %tmp_26_75" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4986 'fadd' 'tmp_27_75' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_763 : Operation 4987 [1/4] (6.43ns)   --->   "%tmp_27_76 = fadd float %ls_load_78, %tmp_26_76" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4987 'fadd' 'tmp_27_76' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_763 : Operation 4988 [2/4] (6.43ns)   --->   "%tmp_27_77 = fadd float %ls_load_79, %tmp_26_77" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4988 'fadd' 'tmp_27_77' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_763 : Operation 4989 [2/4] (6.43ns)   --->   "%tmp_27_78 = fadd float %ls_load_80, %tmp_26_78" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4989 'fadd' 'tmp_27_78' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_763 : Operation 4990 [3/4] (6.43ns)   --->   "%tmp_27_79 = fadd float %ls_load_81, %tmp_26_79" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4990 'fadd' 'tmp_27_79' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_763 : Operation 4991 [3/4] (6.43ns)   --->   "%tmp_27_80 = fadd float %ls_load_82, %tmp_26_80" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4991 'fadd' 'tmp_27_80' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_763 : Operation 4992 [4/4] (6.43ns)   --->   "%tmp_27_81 = fadd float %ls_load_83, %tmp_26_81" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4992 'fadd' 'tmp_27_81' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_763 : Operation 4993 [4/4] (6.43ns)   --->   "%tmp_27_82 = fadd float %ls_load_84, %tmp_26_82" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4993 'fadd' 'tmp_27_82' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_763 : Operation 4994 [1/3] (7.01ns)   --->   "%tmp_26_83 = fmul float %lr_load, %lA_load_84" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4994 'fmul' 'tmp_26_83' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_763 : Operation 4995 [1/3] (7.01ns)   --->   "%tmp_28_83 = fmul float %lA_load_84, %lp_load_84" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4995 'fmul' 'tmp_28_83' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_763 : Operation 4996 [1/3] (7.01ns)   --->   "%tmp_26_84 = fmul float %lr_load, %lA_load_85" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4996 'fmul' 'tmp_26_84' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_763 : Operation 4997 [1/3] (7.01ns)   --->   "%tmp_28_84 = fmul float %lA_load_85, %lp_load_85" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4997 'fmul' 'tmp_28_84' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_763 : Operation 4998 [2/3] (7.01ns)   --->   "%tmp_26_85 = fmul float %lr_load, %lA_load_86" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 4998 'fmul' 'tmp_26_85' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_763 : Operation 4999 [2/3] (7.01ns)   --->   "%tmp_28_85 = fmul float %lA_load_86, %lp_load_86" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 4999 'fmul' 'tmp_28_85' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_763 : Operation 5000 [2/3] (7.01ns)   --->   "%tmp_26_86 = fmul float %lr_load, %lA_load_87" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5000 'fmul' 'tmp_26_86' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_763 : Operation 5001 [2/3] (7.01ns)   --->   "%tmp_28_86 = fmul float %lA_load_87, %lp_load_87" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5001 'fmul' 'tmp_28_86' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_763 : Operation 5002 [3/3] (7.01ns)   --->   "%tmp_26_87 = fmul float %lr_load, %lA_load_88" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5002 'fmul' 'tmp_26_87' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_763 : Operation 5003 [3/3] (7.01ns)   --->   "%tmp_28_87 = fmul float %lA_load_88, %lp_load_88" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5003 'fmul' 'tmp_28_87' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_763 : Operation 5004 [3/3] (7.01ns)   --->   "%tmp_26_88 = fmul float %lr_load, %lA_load_89" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5004 'fmul' 'tmp_26_88' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_763 : Operation 5005 [3/3] (7.01ns)   --->   "%tmp_28_88 = fmul float %lA_load_89, %lp_load_89" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5005 'fmul' 'tmp_28_88' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_763 : Operation 5006 [1/2] (1.23ns)   --->   "%lA_load_90 = load float* %lA_addr_91, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5006 'load' 'lA_load_90' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_763 : Operation 5007 [1/2] (1.23ns)   --->   "%lA_load_91 = load float* %lA_addr_92, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5007 'load' 'lA_load_91' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_763 : Operation 5008 [1/1] (0.00ns)   --->   "%tmp_24_91 = or i16 %tmp_19, 92" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5008 'or' 'tmp_24_91' <Predicate = true> <Delay = 0.00>
ST_763 : Operation 5009 [1/1] (0.00ns)   --->   "%tmp_25_91 = zext i16 %tmp_24_91 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5009 'zext' 'tmp_25_91' <Predicate = true> <Delay = 0.00>
ST_763 : Operation 5010 [1/1] (0.00ns)   --->   "%lA_addr_93 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_91" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5010 'getelementptr' 'lA_addr_93' <Predicate = true> <Delay = 0.00>
ST_763 : Operation 5011 [2/2] (1.23ns)   --->   "%lA_load_92 = load float* %lA_addr_93, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5011 'load' 'lA_load_92' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_763 : Operation 5012 [1/1] (0.00ns)   --->   "%tmp_24_92 = or i16 %tmp_19, 93" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5012 'or' 'tmp_24_92' <Predicate = true> <Delay = 0.00>
ST_763 : Operation 5013 [1/1] (0.00ns)   --->   "%tmp_25_92 = zext i16 %tmp_24_92 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5013 'zext' 'tmp_25_92' <Predicate = true> <Delay = 0.00>
ST_763 : Operation 5014 [1/1] (0.00ns)   --->   "%lA_addr_94 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_92" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5014 'getelementptr' 'lA_addr_94' <Predicate = true> <Delay = 0.00>
ST_763 : Operation 5015 [2/2] (1.23ns)   --->   "%lA_load_93 = load float* %lA_addr_94, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5015 'load' 'lA_load_93' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 764 <SV = 358> <Delay = 7.01>
ST_764 : Operation 5016 [3/4] (6.43ns)   --->   "%tmp_29_53 = fadd float %tmp_29_52, %tmp_28_53" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5016 'fadd' 'tmp_29_53' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_764 : Operation 5017 [1/1] (1.23ns)   --->   "store float %tmp_27_75, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 76), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5017 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_764 : Operation 5018 [1/1] (1.23ns)   --->   "store float %tmp_27_76, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 77), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5018 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_764 : Operation 5019 [1/4] (6.43ns)   --->   "%tmp_27_77 = fadd float %ls_load_79, %tmp_26_77" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5019 'fadd' 'tmp_27_77' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_764 : Operation 5020 [1/4] (6.43ns)   --->   "%tmp_27_78 = fadd float %ls_load_80, %tmp_26_78" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5020 'fadd' 'tmp_27_78' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_764 : Operation 5021 [2/4] (6.43ns)   --->   "%tmp_27_79 = fadd float %ls_load_81, %tmp_26_79" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5021 'fadd' 'tmp_27_79' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_764 : Operation 5022 [2/4] (6.43ns)   --->   "%tmp_27_80 = fadd float %ls_load_82, %tmp_26_80" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5022 'fadd' 'tmp_27_80' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_764 : Operation 5023 [3/4] (6.43ns)   --->   "%tmp_27_81 = fadd float %ls_load_83, %tmp_26_81" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5023 'fadd' 'tmp_27_81' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_764 : Operation 5024 [3/4] (6.43ns)   --->   "%tmp_27_82 = fadd float %ls_load_84, %tmp_26_82" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5024 'fadd' 'tmp_27_82' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_764 : Operation 5025 [4/4] (6.43ns)   --->   "%tmp_27_83 = fadd float %ls_load_85, %tmp_26_83" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5025 'fadd' 'tmp_27_83' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_764 : Operation 5026 [4/4] (6.43ns)   --->   "%tmp_27_84 = fadd float %ls_load_86, %tmp_26_84" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5026 'fadd' 'tmp_27_84' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_764 : Operation 5027 [1/3] (7.01ns)   --->   "%tmp_26_85 = fmul float %lr_load, %lA_load_86" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5027 'fmul' 'tmp_26_85' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_764 : Operation 5028 [1/3] (7.01ns)   --->   "%tmp_28_85 = fmul float %lA_load_86, %lp_load_86" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5028 'fmul' 'tmp_28_85' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_764 : Operation 5029 [1/3] (7.01ns)   --->   "%tmp_26_86 = fmul float %lr_load, %lA_load_87" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5029 'fmul' 'tmp_26_86' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_764 : Operation 5030 [1/3] (7.01ns)   --->   "%tmp_28_86 = fmul float %lA_load_87, %lp_load_87" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5030 'fmul' 'tmp_28_86' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_764 : Operation 5031 [2/3] (7.01ns)   --->   "%tmp_26_87 = fmul float %lr_load, %lA_load_88" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5031 'fmul' 'tmp_26_87' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_764 : Operation 5032 [2/3] (7.01ns)   --->   "%tmp_28_87 = fmul float %lA_load_88, %lp_load_88" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5032 'fmul' 'tmp_28_87' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_764 : Operation 5033 [2/3] (7.01ns)   --->   "%tmp_26_88 = fmul float %lr_load, %lA_load_89" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5033 'fmul' 'tmp_26_88' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_764 : Operation 5034 [2/3] (7.01ns)   --->   "%tmp_28_88 = fmul float %lA_load_89, %lp_load_89" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5034 'fmul' 'tmp_28_88' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_764 : Operation 5035 [3/3] (7.01ns)   --->   "%tmp_26_89 = fmul float %lr_load, %lA_load_90" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5035 'fmul' 'tmp_26_89' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_764 : Operation 5036 [3/3] (7.01ns)   --->   "%tmp_28_89 = fmul float %lA_load_90, %lp_load_90" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5036 'fmul' 'tmp_28_89' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_764 : Operation 5037 [3/3] (7.01ns)   --->   "%tmp_26_90 = fmul float %lr_load, %lA_load_91" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5037 'fmul' 'tmp_26_90' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_764 : Operation 5038 [3/3] (7.01ns)   --->   "%tmp_28_90 = fmul float %lA_load_91, %lp_load_91" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5038 'fmul' 'tmp_28_90' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_764 : Operation 5039 [1/2] (1.23ns)   --->   "%lA_load_92 = load float* %lA_addr_93, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5039 'load' 'lA_load_92' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_764 : Operation 5040 [1/2] (1.23ns)   --->   "%lA_load_93 = load float* %lA_addr_94, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5040 'load' 'lA_load_93' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_764 : Operation 5041 [1/1] (0.00ns)   --->   "%tmp_24_93 = or i16 %tmp_19, 94" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5041 'or' 'tmp_24_93' <Predicate = true> <Delay = 0.00>
ST_764 : Operation 5042 [1/1] (0.00ns)   --->   "%tmp_25_93 = zext i16 %tmp_24_93 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5042 'zext' 'tmp_25_93' <Predicate = true> <Delay = 0.00>
ST_764 : Operation 5043 [1/1] (0.00ns)   --->   "%lA_addr_95 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_93" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5043 'getelementptr' 'lA_addr_95' <Predicate = true> <Delay = 0.00>
ST_764 : Operation 5044 [2/2] (1.23ns)   --->   "%lA_load_94 = load float* %lA_addr_95, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5044 'load' 'lA_load_94' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_764 : Operation 5045 [1/1] (0.00ns)   --->   "%tmp_24_94 = or i16 %tmp_19, 95" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5045 'or' 'tmp_24_94' <Predicate = true> <Delay = 0.00>
ST_764 : Operation 5046 [1/1] (0.00ns)   --->   "%tmp_25_94 = zext i16 %tmp_24_94 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5046 'zext' 'tmp_25_94' <Predicate = true> <Delay = 0.00>
ST_764 : Operation 5047 [1/1] (0.00ns)   --->   "%lA_addr_96 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_94" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5047 'getelementptr' 'lA_addr_96' <Predicate = true> <Delay = 0.00>
ST_764 : Operation 5048 [2/2] (1.23ns)   --->   "%lA_load_95 = load float* %lA_addr_96, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5048 'load' 'lA_load_95' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 765 <SV = 359> <Delay = 7.01>
ST_765 : Operation 5049 [2/4] (6.43ns)   --->   "%tmp_29_53 = fadd float %tmp_29_52, %tmp_28_53" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5049 'fadd' 'tmp_29_53' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_765 : Operation 5050 [1/1] (1.23ns)   --->   "store float %tmp_27_77, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 78), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5050 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_765 : Operation 5051 [1/1] (1.23ns)   --->   "store float %tmp_27_78, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 79), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5051 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_765 : Operation 5052 [1/4] (6.43ns)   --->   "%tmp_27_79 = fadd float %ls_load_81, %tmp_26_79" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5052 'fadd' 'tmp_27_79' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_765 : Operation 5053 [1/4] (6.43ns)   --->   "%tmp_27_80 = fadd float %ls_load_82, %tmp_26_80" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5053 'fadd' 'tmp_27_80' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_765 : Operation 5054 [2/4] (6.43ns)   --->   "%tmp_27_81 = fadd float %ls_load_83, %tmp_26_81" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5054 'fadd' 'tmp_27_81' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_765 : Operation 5055 [2/4] (6.43ns)   --->   "%tmp_27_82 = fadd float %ls_load_84, %tmp_26_82" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5055 'fadd' 'tmp_27_82' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_765 : Operation 5056 [3/4] (6.43ns)   --->   "%tmp_27_83 = fadd float %ls_load_85, %tmp_26_83" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5056 'fadd' 'tmp_27_83' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_765 : Operation 5057 [3/4] (6.43ns)   --->   "%tmp_27_84 = fadd float %ls_load_86, %tmp_26_84" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5057 'fadd' 'tmp_27_84' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_765 : Operation 5058 [4/4] (6.43ns)   --->   "%tmp_27_85 = fadd float %ls_load_87, %tmp_26_85" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5058 'fadd' 'tmp_27_85' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_765 : Operation 5059 [4/4] (6.43ns)   --->   "%tmp_27_86 = fadd float %ls_load_88, %tmp_26_86" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5059 'fadd' 'tmp_27_86' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_765 : Operation 5060 [1/3] (7.01ns)   --->   "%tmp_26_87 = fmul float %lr_load, %lA_load_88" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5060 'fmul' 'tmp_26_87' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_765 : Operation 5061 [1/3] (7.01ns)   --->   "%tmp_28_87 = fmul float %lA_load_88, %lp_load_88" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5061 'fmul' 'tmp_28_87' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_765 : Operation 5062 [1/3] (7.01ns)   --->   "%tmp_26_88 = fmul float %lr_load, %lA_load_89" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5062 'fmul' 'tmp_26_88' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_765 : Operation 5063 [1/3] (7.01ns)   --->   "%tmp_28_88 = fmul float %lA_load_89, %lp_load_89" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5063 'fmul' 'tmp_28_88' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_765 : Operation 5064 [2/3] (7.01ns)   --->   "%tmp_26_89 = fmul float %lr_load, %lA_load_90" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5064 'fmul' 'tmp_26_89' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_765 : Operation 5065 [2/3] (7.01ns)   --->   "%tmp_28_89 = fmul float %lA_load_90, %lp_load_90" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5065 'fmul' 'tmp_28_89' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_765 : Operation 5066 [2/3] (7.01ns)   --->   "%tmp_26_90 = fmul float %lr_load, %lA_load_91" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5066 'fmul' 'tmp_26_90' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_765 : Operation 5067 [2/3] (7.01ns)   --->   "%tmp_28_90 = fmul float %lA_load_91, %lp_load_91" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5067 'fmul' 'tmp_28_90' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_765 : Operation 5068 [3/3] (7.01ns)   --->   "%tmp_26_91 = fmul float %lr_load, %lA_load_92" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5068 'fmul' 'tmp_26_91' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_765 : Operation 5069 [3/3] (7.01ns)   --->   "%tmp_28_91 = fmul float %lA_load_92, %lp_load_92" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5069 'fmul' 'tmp_28_91' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_765 : Operation 5070 [3/3] (7.01ns)   --->   "%tmp_26_92 = fmul float %lr_load, %lA_load_93" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5070 'fmul' 'tmp_26_92' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_765 : Operation 5071 [3/3] (7.01ns)   --->   "%tmp_28_92 = fmul float %lA_load_93, %lp_load_93" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5071 'fmul' 'tmp_28_92' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_765 : Operation 5072 [1/2] (1.23ns)   --->   "%lA_load_94 = load float* %lA_addr_95, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5072 'load' 'lA_load_94' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_765 : Operation 5073 [1/2] (1.23ns)   --->   "%lA_load_95 = load float* %lA_addr_96, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5073 'load' 'lA_load_95' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_765 : Operation 5074 [1/1] (0.00ns)   --->   "%tmp_24_95 = or i16 %tmp_19, 96" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5074 'or' 'tmp_24_95' <Predicate = true> <Delay = 0.00>
ST_765 : Operation 5075 [1/1] (0.00ns)   --->   "%tmp_25_95 = zext i16 %tmp_24_95 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5075 'zext' 'tmp_25_95' <Predicate = true> <Delay = 0.00>
ST_765 : Operation 5076 [1/1] (0.00ns)   --->   "%lA_addr_97 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_95" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5076 'getelementptr' 'lA_addr_97' <Predicate = true> <Delay = 0.00>
ST_765 : Operation 5077 [2/2] (1.23ns)   --->   "%lA_load_96 = load float* %lA_addr_97, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5077 'load' 'lA_load_96' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_765 : Operation 5078 [1/1] (0.00ns)   --->   "%tmp_24_96 = or i16 %tmp_19, 97" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5078 'or' 'tmp_24_96' <Predicate = true> <Delay = 0.00>
ST_765 : Operation 5079 [1/1] (0.00ns)   --->   "%tmp_25_96 = zext i16 %tmp_24_96 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5079 'zext' 'tmp_25_96' <Predicate = true> <Delay = 0.00>
ST_765 : Operation 5080 [1/1] (0.00ns)   --->   "%lA_addr_98 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_96" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5080 'getelementptr' 'lA_addr_98' <Predicate = true> <Delay = 0.00>
ST_765 : Operation 5081 [2/2] (1.23ns)   --->   "%lA_load_97 = load float* %lA_addr_98, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5081 'load' 'lA_load_97' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 766 <SV = 360> <Delay = 7.01>
ST_766 : Operation 5082 [1/4] (6.43ns)   --->   "%tmp_29_53 = fadd float %tmp_29_52, %tmp_28_53" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5082 'fadd' 'tmp_29_53' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_766 : Operation 5083 [1/1] (1.23ns)   --->   "store float %tmp_27_79, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 80), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5083 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_766 : Operation 5084 [1/1] (1.23ns)   --->   "store float %tmp_27_80, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 81), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5084 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_766 : Operation 5085 [1/4] (6.43ns)   --->   "%tmp_27_81 = fadd float %ls_load_83, %tmp_26_81" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5085 'fadd' 'tmp_27_81' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_766 : Operation 5086 [1/4] (6.43ns)   --->   "%tmp_27_82 = fadd float %ls_load_84, %tmp_26_82" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5086 'fadd' 'tmp_27_82' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_766 : Operation 5087 [2/4] (6.43ns)   --->   "%tmp_27_83 = fadd float %ls_load_85, %tmp_26_83" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5087 'fadd' 'tmp_27_83' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_766 : Operation 5088 [2/4] (6.43ns)   --->   "%tmp_27_84 = fadd float %ls_load_86, %tmp_26_84" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5088 'fadd' 'tmp_27_84' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_766 : Operation 5089 [3/4] (6.43ns)   --->   "%tmp_27_85 = fadd float %ls_load_87, %tmp_26_85" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5089 'fadd' 'tmp_27_85' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_766 : Operation 5090 [3/4] (6.43ns)   --->   "%tmp_27_86 = fadd float %ls_load_88, %tmp_26_86" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5090 'fadd' 'tmp_27_86' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_766 : Operation 5091 [4/4] (6.43ns)   --->   "%tmp_27_87 = fadd float %ls_load_89, %tmp_26_87" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5091 'fadd' 'tmp_27_87' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_766 : Operation 5092 [4/4] (6.43ns)   --->   "%tmp_27_88 = fadd float %ls_load_90, %tmp_26_88" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5092 'fadd' 'tmp_27_88' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_766 : Operation 5093 [1/3] (7.01ns)   --->   "%tmp_26_89 = fmul float %lr_load, %lA_load_90" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5093 'fmul' 'tmp_26_89' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_766 : Operation 5094 [1/3] (7.01ns)   --->   "%tmp_28_89 = fmul float %lA_load_90, %lp_load_90" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5094 'fmul' 'tmp_28_89' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_766 : Operation 5095 [1/3] (7.01ns)   --->   "%tmp_26_90 = fmul float %lr_load, %lA_load_91" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5095 'fmul' 'tmp_26_90' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_766 : Operation 5096 [1/3] (7.01ns)   --->   "%tmp_28_90 = fmul float %lA_load_91, %lp_load_91" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5096 'fmul' 'tmp_28_90' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_766 : Operation 5097 [2/3] (7.01ns)   --->   "%tmp_26_91 = fmul float %lr_load, %lA_load_92" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5097 'fmul' 'tmp_26_91' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_766 : Operation 5098 [2/3] (7.01ns)   --->   "%tmp_28_91 = fmul float %lA_load_92, %lp_load_92" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5098 'fmul' 'tmp_28_91' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_766 : Operation 5099 [2/3] (7.01ns)   --->   "%tmp_26_92 = fmul float %lr_load, %lA_load_93" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5099 'fmul' 'tmp_26_92' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_766 : Operation 5100 [2/3] (7.01ns)   --->   "%tmp_28_92 = fmul float %lA_load_93, %lp_load_93" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5100 'fmul' 'tmp_28_92' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_766 : Operation 5101 [3/3] (7.01ns)   --->   "%tmp_26_93 = fmul float %lr_load, %lA_load_94" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5101 'fmul' 'tmp_26_93' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_766 : Operation 5102 [3/3] (7.01ns)   --->   "%tmp_28_93 = fmul float %lA_load_94, %lp_load_94" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5102 'fmul' 'tmp_28_93' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_766 : Operation 5103 [3/3] (7.01ns)   --->   "%tmp_26_94 = fmul float %lr_load, %lA_load_95" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5103 'fmul' 'tmp_26_94' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_766 : Operation 5104 [3/3] (7.01ns)   --->   "%tmp_28_94 = fmul float %lA_load_95, %lp_load_95" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5104 'fmul' 'tmp_28_94' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_766 : Operation 5105 [1/2] (1.23ns)   --->   "%lA_load_96 = load float* %lA_addr_97, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5105 'load' 'lA_load_96' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_766 : Operation 5106 [1/2] (1.23ns)   --->   "%lA_load_97 = load float* %lA_addr_98, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5106 'load' 'lA_load_97' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_766 : Operation 5107 [1/1] (0.00ns)   --->   "%tmp_24_97 = or i16 %tmp_19, 98" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5107 'or' 'tmp_24_97' <Predicate = true> <Delay = 0.00>
ST_766 : Operation 5108 [1/1] (0.00ns)   --->   "%tmp_25_97 = zext i16 %tmp_24_97 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5108 'zext' 'tmp_25_97' <Predicate = true> <Delay = 0.00>
ST_766 : Operation 5109 [1/1] (0.00ns)   --->   "%lA_addr_99 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_97" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5109 'getelementptr' 'lA_addr_99' <Predicate = true> <Delay = 0.00>
ST_766 : Operation 5110 [2/2] (1.23ns)   --->   "%lA_load_98 = load float* %lA_addr_99, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5110 'load' 'lA_load_98' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_766 : Operation 5111 [1/1] (0.00ns)   --->   "%tmp_24_98 = or i16 %tmp_19, 99" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5111 'or' 'tmp_24_98' <Predicate = true> <Delay = 0.00>
ST_766 : Operation 5112 [1/1] (0.00ns)   --->   "%tmp_25_98 = zext i16 %tmp_24_98 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5112 'zext' 'tmp_25_98' <Predicate = true> <Delay = 0.00>
ST_766 : Operation 5113 [1/1] (0.00ns)   --->   "%lA_addr_100 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_98" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5113 'getelementptr' 'lA_addr_100' <Predicate = true> <Delay = 0.00>
ST_766 : Operation 5114 [2/2] (1.23ns)   --->   "%lA_load_99 = load float* %lA_addr_100, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5114 'load' 'lA_load_99' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 767 <SV = 361> <Delay = 7.01>
ST_767 : Operation 5115 [4/4] (6.43ns)   --->   "%tmp_29_54 = fadd float %tmp_29_53, %tmp_28_54" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5115 'fadd' 'tmp_29_54' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_767 : Operation 5116 [1/1] (1.23ns)   --->   "store float %tmp_27_81, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 82), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5116 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_767 : Operation 5117 [1/1] (1.23ns)   --->   "store float %tmp_27_82, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 83), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5117 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_767 : Operation 5118 [1/4] (6.43ns)   --->   "%tmp_27_83 = fadd float %ls_load_85, %tmp_26_83" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5118 'fadd' 'tmp_27_83' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_767 : Operation 5119 [1/4] (6.43ns)   --->   "%tmp_27_84 = fadd float %ls_load_86, %tmp_26_84" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5119 'fadd' 'tmp_27_84' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_767 : Operation 5120 [2/4] (6.43ns)   --->   "%tmp_27_85 = fadd float %ls_load_87, %tmp_26_85" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5120 'fadd' 'tmp_27_85' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_767 : Operation 5121 [2/4] (6.43ns)   --->   "%tmp_27_86 = fadd float %ls_load_88, %tmp_26_86" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5121 'fadd' 'tmp_27_86' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_767 : Operation 5122 [3/4] (6.43ns)   --->   "%tmp_27_87 = fadd float %ls_load_89, %tmp_26_87" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5122 'fadd' 'tmp_27_87' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_767 : Operation 5123 [3/4] (6.43ns)   --->   "%tmp_27_88 = fadd float %ls_load_90, %tmp_26_88" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5123 'fadd' 'tmp_27_88' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_767 : Operation 5124 [4/4] (6.43ns)   --->   "%tmp_27_89 = fadd float %ls_load_91, %tmp_26_89" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5124 'fadd' 'tmp_27_89' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_767 : Operation 5125 [4/4] (6.43ns)   --->   "%tmp_27_90 = fadd float %ls_load_92, %tmp_26_90" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5125 'fadd' 'tmp_27_90' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_767 : Operation 5126 [1/3] (7.01ns)   --->   "%tmp_26_91 = fmul float %lr_load, %lA_load_92" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5126 'fmul' 'tmp_26_91' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_767 : Operation 5127 [1/3] (7.01ns)   --->   "%tmp_28_91 = fmul float %lA_load_92, %lp_load_92" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5127 'fmul' 'tmp_28_91' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_767 : Operation 5128 [1/3] (7.01ns)   --->   "%tmp_26_92 = fmul float %lr_load, %lA_load_93" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5128 'fmul' 'tmp_26_92' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_767 : Operation 5129 [1/3] (7.01ns)   --->   "%tmp_28_92 = fmul float %lA_load_93, %lp_load_93" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5129 'fmul' 'tmp_28_92' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_767 : Operation 5130 [2/3] (7.01ns)   --->   "%tmp_26_93 = fmul float %lr_load, %lA_load_94" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5130 'fmul' 'tmp_26_93' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_767 : Operation 5131 [2/3] (7.01ns)   --->   "%tmp_28_93 = fmul float %lA_load_94, %lp_load_94" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5131 'fmul' 'tmp_28_93' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_767 : Operation 5132 [2/3] (7.01ns)   --->   "%tmp_26_94 = fmul float %lr_load, %lA_load_95" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5132 'fmul' 'tmp_26_94' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_767 : Operation 5133 [2/3] (7.01ns)   --->   "%tmp_28_94 = fmul float %lA_load_95, %lp_load_95" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5133 'fmul' 'tmp_28_94' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_767 : Operation 5134 [3/3] (7.01ns)   --->   "%tmp_26_95 = fmul float %lr_load, %lA_load_96" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5134 'fmul' 'tmp_26_95' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_767 : Operation 5135 [3/3] (7.01ns)   --->   "%tmp_28_95 = fmul float %lA_load_96, %lp_load_96" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5135 'fmul' 'tmp_28_95' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_767 : Operation 5136 [3/3] (7.01ns)   --->   "%tmp_26_96 = fmul float %lr_load, %lA_load_97" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5136 'fmul' 'tmp_26_96' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_767 : Operation 5137 [3/3] (7.01ns)   --->   "%tmp_28_96 = fmul float %lA_load_97, %lp_load_97" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5137 'fmul' 'tmp_28_96' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_767 : Operation 5138 [1/2] (1.23ns)   --->   "%lA_load_98 = load float* %lA_addr_99, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5138 'load' 'lA_load_98' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_767 : Operation 5139 [1/2] (1.23ns)   --->   "%lA_load_99 = load float* %lA_addr_100, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5139 'load' 'lA_load_99' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_767 : Operation 5140 [1/1] (0.00ns)   --->   "%tmp_24_99 = or i16 %tmp_19, 100" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5140 'or' 'tmp_24_99' <Predicate = true> <Delay = 0.00>
ST_767 : Operation 5141 [1/1] (0.00ns)   --->   "%tmp_25_99 = zext i16 %tmp_24_99 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5141 'zext' 'tmp_25_99' <Predicate = true> <Delay = 0.00>
ST_767 : Operation 5142 [1/1] (0.00ns)   --->   "%lA_addr_101 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_99" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5142 'getelementptr' 'lA_addr_101' <Predicate = true> <Delay = 0.00>
ST_767 : Operation 5143 [2/2] (1.23ns)   --->   "%lA_load_100 = load float* %lA_addr_101, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5143 'load' 'lA_load_100' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_767 : Operation 5144 [1/1] (0.00ns)   --->   "%tmp_24_100 = or i16 %tmp_19, 101" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5144 'or' 'tmp_24_100' <Predicate = true> <Delay = 0.00>
ST_767 : Operation 5145 [1/1] (0.00ns)   --->   "%tmp_25_100 = zext i16 %tmp_24_100 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5145 'zext' 'tmp_25_100' <Predicate = true> <Delay = 0.00>
ST_767 : Operation 5146 [1/1] (0.00ns)   --->   "%lA_addr_102 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_100" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5146 'getelementptr' 'lA_addr_102' <Predicate = true> <Delay = 0.00>
ST_767 : Operation 5147 [2/2] (1.23ns)   --->   "%lA_load_101 = load float* %lA_addr_102, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5147 'load' 'lA_load_101' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 768 <SV = 362> <Delay = 7.01>
ST_768 : Operation 5148 [3/4] (6.43ns)   --->   "%tmp_29_54 = fadd float %tmp_29_53, %tmp_28_54" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5148 'fadd' 'tmp_29_54' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_768 : Operation 5149 [1/1] (1.23ns)   --->   "store float %tmp_27_83, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 84), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5149 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_768 : Operation 5150 [1/1] (1.23ns)   --->   "store float %tmp_27_84, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 85), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5150 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_768 : Operation 5151 [1/4] (6.43ns)   --->   "%tmp_27_85 = fadd float %ls_load_87, %tmp_26_85" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5151 'fadd' 'tmp_27_85' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_768 : Operation 5152 [1/4] (6.43ns)   --->   "%tmp_27_86 = fadd float %ls_load_88, %tmp_26_86" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5152 'fadd' 'tmp_27_86' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_768 : Operation 5153 [2/4] (6.43ns)   --->   "%tmp_27_87 = fadd float %ls_load_89, %tmp_26_87" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5153 'fadd' 'tmp_27_87' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_768 : Operation 5154 [2/4] (6.43ns)   --->   "%tmp_27_88 = fadd float %ls_load_90, %tmp_26_88" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5154 'fadd' 'tmp_27_88' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_768 : Operation 5155 [3/4] (6.43ns)   --->   "%tmp_27_89 = fadd float %ls_load_91, %tmp_26_89" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5155 'fadd' 'tmp_27_89' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_768 : Operation 5156 [3/4] (6.43ns)   --->   "%tmp_27_90 = fadd float %ls_load_92, %tmp_26_90" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5156 'fadd' 'tmp_27_90' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_768 : Operation 5157 [4/4] (6.43ns)   --->   "%tmp_27_91 = fadd float %ls_load_93, %tmp_26_91" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5157 'fadd' 'tmp_27_91' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_768 : Operation 5158 [4/4] (6.43ns)   --->   "%tmp_27_92 = fadd float %ls_load_94, %tmp_26_92" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5158 'fadd' 'tmp_27_92' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_768 : Operation 5159 [1/3] (7.01ns)   --->   "%tmp_26_93 = fmul float %lr_load, %lA_load_94" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5159 'fmul' 'tmp_26_93' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_768 : Operation 5160 [1/3] (7.01ns)   --->   "%tmp_28_93 = fmul float %lA_load_94, %lp_load_94" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5160 'fmul' 'tmp_28_93' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_768 : Operation 5161 [1/3] (7.01ns)   --->   "%tmp_26_94 = fmul float %lr_load, %lA_load_95" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5161 'fmul' 'tmp_26_94' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_768 : Operation 5162 [1/3] (7.01ns)   --->   "%tmp_28_94 = fmul float %lA_load_95, %lp_load_95" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5162 'fmul' 'tmp_28_94' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_768 : Operation 5163 [2/3] (7.01ns)   --->   "%tmp_26_95 = fmul float %lr_load, %lA_load_96" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5163 'fmul' 'tmp_26_95' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_768 : Operation 5164 [2/3] (7.01ns)   --->   "%tmp_28_95 = fmul float %lA_load_96, %lp_load_96" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5164 'fmul' 'tmp_28_95' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_768 : Operation 5165 [2/3] (7.01ns)   --->   "%tmp_26_96 = fmul float %lr_load, %lA_load_97" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5165 'fmul' 'tmp_26_96' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_768 : Operation 5166 [2/3] (7.01ns)   --->   "%tmp_28_96 = fmul float %lA_load_97, %lp_load_97" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5166 'fmul' 'tmp_28_96' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_768 : Operation 5167 [3/3] (7.01ns)   --->   "%tmp_26_97 = fmul float %lr_load, %lA_load_98" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5167 'fmul' 'tmp_26_97' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_768 : Operation 5168 [3/3] (7.01ns)   --->   "%tmp_28_97 = fmul float %lA_load_98, %lp_load_98" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5168 'fmul' 'tmp_28_97' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_768 : Operation 5169 [3/3] (7.01ns)   --->   "%tmp_26_98 = fmul float %lr_load, %lA_load_99" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5169 'fmul' 'tmp_26_98' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_768 : Operation 5170 [3/3] (7.01ns)   --->   "%tmp_28_98 = fmul float %lA_load_99, %lp_load_99" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5170 'fmul' 'tmp_28_98' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_768 : Operation 5171 [1/2] (1.23ns)   --->   "%lA_load_100 = load float* %lA_addr_101, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5171 'load' 'lA_load_100' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_768 : Operation 5172 [1/2] (1.23ns)   --->   "%lA_load_101 = load float* %lA_addr_102, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5172 'load' 'lA_load_101' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_768 : Operation 5173 [1/1] (0.00ns)   --->   "%tmp_24_101 = or i16 %tmp_19, 102" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5173 'or' 'tmp_24_101' <Predicate = true> <Delay = 0.00>
ST_768 : Operation 5174 [1/1] (0.00ns)   --->   "%tmp_25_101 = zext i16 %tmp_24_101 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5174 'zext' 'tmp_25_101' <Predicate = true> <Delay = 0.00>
ST_768 : Operation 5175 [1/1] (0.00ns)   --->   "%lA_addr_103 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_101" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5175 'getelementptr' 'lA_addr_103' <Predicate = true> <Delay = 0.00>
ST_768 : Operation 5176 [2/2] (1.23ns)   --->   "%lA_load_102 = load float* %lA_addr_103, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5176 'load' 'lA_load_102' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_768 : Operation 5177 [1/1] (0.00ns)   --->   "%tmp_24_102 = or i16 %tmp_19, 103" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5177 'or' 'tmp_24_102' <Predicate = true> <Delay = 0.00>
ST_768 : Operation 5178 [1/1] (0.00ns)   --->   "%tmp_25_102 = zext i16 %tmp_24_102 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5178 'zext' 'tmp_25_102' <Predicate = true> <Delay = 0.00>
ST_768 : Operation 5179 [1/1] (0.00ns)   --->   "%lA_addr_104 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_102" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5179 'getelementptr' 'lA_addr_104' <Predicate = true> <Delay = 0.00>
ST_768 : Operation 5180 [2/2] (1.23ns)   --->   "%lA_load_103 = load float* %lA_addr_104, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5180 'load' 'lA_load_103' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 769 <SV = 363> <Delay = 7.01>
ST_769 : Operation 5181 [2/4] (6.43ns)   --->   "%tmp_29_54 = fadd float %tmp_29_53, %tmp_28_54" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5181 'fadd' 'tmp_29_54' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_769 : Operation 5182 [1/1] (1.23ns)   --->   "store float %tmp_27_85, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 86), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5182 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_769 : Operation 5183 [1/1] (1.23ns)   --->   "store float %tmp_27_86, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 87), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5183 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_769 : Operation 5184 [1/4] (6.43ns)   --->   "%tmp_27_87 = fadd float %ls_load_89, %tmp_26_87" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5184 'fadd' 'tmp_27_87' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_769 : Operation 5185 [1/4] (6.43ns)   --->   "%tmp_27_88 = fadd float %ls_load_90, %tmp_26_88" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5185 'fadd' 'tmp_27_88' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_769 : Operation 5186 [2/4] (6.43ns)   --->   "%tmp_27_89 = fadd float %ls_load_91, %tmp_26_89" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5186 'fadd' 'tmp_27_89' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_769 : Operation 5187 [2/4] (6.43ns)   --->   "%tmp_27_90 = fadd float %ls_load_92, %tmp_26_90" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5187 'fadd' 'tmp_27_90' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_769 : Operation 5188 [3/4] (6.43ns)   --->   "%tmp_27_91 = fadd float %ls_load_93, %tmp_26_91" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5188 'fadd' 'tmp_27_91' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_769 : Operation 5189 [3/4] (6.43ns)   --->   "%tmp_27_92 = fadd float %ls_load_94, %tmp_26_92" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5189 'fadd' 'tmp_27_92' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_769 : Operation 5190 [4/4] (6.43ns)   --->   "%tmp_27_93 = fadd float %ls_load_95, %tmp_26_93" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5190 'fadd' 'tmp_27_93' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_769 : Operation 5191 [4/4] (6.43ns)   --->   "%tmp_27_94 = fadd float %ls_load_96, %tmp_26_94" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5191 'fadd' 'tmp_27_94' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_769 : Operation 5192 [1/3] (7.01ns)   --->   "%tmp_26_95 = fmul float %lr_load, %lA_load_96" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5192 'fmul' 'tmp_26_95' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_769 : Operation 5193 [1/3] (7.01ns)   --->   "%tmp_28_95 = fmul float %lA_load_96, %lp_load_96" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5193 'fmul' 'tmp_28_95' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_769 : Operation 5194 [1/3] (7.01ns)   --->   "%tmp_26_96 = fmul float %lr_load, %lA_load_97" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5194 'fmul' 'tmp_26_96' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_769 : Operation 5195 [1/3] (7.01ns)   --->   "%tmp_28_96 = fmul float %lA_load_97, %lp_load_97" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5195 'fmul' 'tmp_28_96' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_769 : Operation 5196 [2/3] (7.01ns)   --->   "%tmp_26_97 = fmul float %lr_load, %lA_load_98" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5196 'fmul' 'tmp_26_97' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_769 : Operation 5197 [2/3] (7.01ns)   --->   "%tmp_28_97 = fmul float %lA_load_98, %lp_load_98" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5197 'fmul' 'tmp_28_97' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_769 : Operation 5198 [2/3] (7.01ns)   --->   "%tmp_26_98 = fmul float %lr_load, %lA_load_99" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5198 'fmul' 'tmp_26_98' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_769 : Operation 5199 [2/3] (7.01ns)   --->   "%tmp_28_98 = fmul float %lA_load_99, %lp_load_99" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5199 'fmul' 'tmp_28_98' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_769 : Operation 5200 [3/3] (7.01ns)   --->   "%tmp_26_99 = fmul float %lr_load, %lA_load_100" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5200 'fmul' 'tmp_26_99' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_769 : Operation 5201 [3/3] (7.01ns)   --->   "%tmp_28_99 = fmul float %lA_load_100, %lp_load_100" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5201 'fmul' 'tmp_28_99' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_769 : Operation 5202 [3/3] (7.01ns)   --->   "%tmp_26_100 = fmul float %lr_load, %lA_load_101" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5202 'fmul' 'tmp_26_100' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_769 : Operation 5203 [3/3] (7.01ns)   --->   "%tmp_28_100 = fmul float %lA_load_101, %lp_load_101" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5203 'fmul' 'tmp_28_100' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_769 : Operation 5204 [1/2] (1.23ns)   --->   "%lA_load_102 = load float* %lA_addr_103, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5204 'load' 'lA_load_102' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_769 : Operation 5205 [1/2] (1.23ns)   --->   "%lA_load_103 = load float* %lA_addr_104, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5205 'load' 'lA_load_103' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_769 : Operation 5206 [1/1] (0.00ns)   --->   "%tmp_24_103 = or i16 %tmp_19, 104" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5206 'or' 'tmp_24_103' <Predicate = true> <Delay = 0.00>
ST_769 : Operation 5207 [1/1] (0.00ns)   --->   "%tmp_25_103 = zext i16 %tmp_24_103 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5207 'zext' 'tmp_25_103' <Predicate = true> <Delay = 0.00>
ST_769 : Operation 5208 [1/1] (0.00ns)   --->   "%lA_addr_105 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_103" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5208 'getelementptr' 'lA_addr_105' <Predicate = true> <Delay = 0.00>
ST_769 : Operation 5209 [2/2] (1.23ns)   --->   "%lA_load_104 = load float* %lA_addr_105, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5209 'load' 'lA_load_104' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_769 : Operation 5210 [1/1] (0.00ns)   --->   "%tmp_24_104 = or i16 %tmp_19, 105" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5210 'or' 'tmp_24_104' <Predicate = true> <Delay = 0.00>
ST_769 : Operation 5211 [1/1] (0.00ns)   --->   "%tmp_25_104 = zext i16 %tmp_24_104 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5211 'zext' 'tmp_25_104' <Predicate = true> <Delay = 0.00>
ST_769 : Operation 5212 [1/1] (0.00ns)   --->   "%lA_addr_106 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_104" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5212 'getelementptr' 'lA_addr_106' <Predicate = true> <Delay = 0.00>
ST_769 : Operation 5213 [2/2] (1.23ns)   --->   "%lA_load_105 = load float* %lA_addr_106, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5213 'load' 'lA_load_105' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 770 <SV = 364> <Delay = 7.01>
ST_770 : Operation 5214 [1/4] (6.43ns)   --->   "%tmp_29_54 = fadd float %tmp_29_53, %tmp_28_54" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5214 'fadd' 'tmp_29_54' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_770 : Operation 5215 [1/1] (1.23ns)   --->   "store float %tmp_27_87, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 88), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5215 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_770 : Operation 5216 [1/1] (1.23ns)   --->   "store float %tmp_27_88, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 89), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5216 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_770 : Operation 5217 [1/4] (6.43ns)   --->   "%tmp_27_89 = fadd float %ls_load_91, %tmp_26_89" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5217 'fadd' 'tmp_27_89' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_770 : Operation 5218 [1/4] (6.43ns)   --->   "%tmp_27_90 = fadd float %ls_load_92, %tmp_26_90" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5218 'fadd' 'tmp_27_90' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_770 : Operation 5219 [2/4] (6.43ns)   --->   "%tmp_27_91 = fadd float %ls_load_93, %tmp_26_91" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5219 'fadd' 'tmp_27_91' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_770 : Operation 5220 [2/4] (6.43ns)   --->   "%tmp_27_92 = fadd float %ls_load_94, %tmp_26_92" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5220 'fadd' 'tmp_27_92' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_770 : Operation 5221 [3/4] (6.43ns)   --->   "%tmp_27_93 = fadd float %ls_load_95, %tmp_26_93" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5221 'fadd' 'tmp_27_93' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_770 : Operation 5222 [3/4] (6.43ns)   --->   "%tmp_27_94 = fadd float %ls_load_96, %tmp_26_94" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5222 'fadd' 'tmp_27_94' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_770 : Operation 5223 [4/4] (6.43ns)   --->   "%tmp_27_95 = fadd float %ls_load_97, %tmp_26_95" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5223 'fadd' 'tmp_27_95' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_770 : Operation 5224 [4/4] (6.43ns)   --->   "%tmp_27_96 = fadd float %ls_load_98, %tmp_26_96" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5224 'fadd' 'tmp_27_96' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_770 : Operation 5225 [1/3] (7.01ns)   --->   "%tmp_26_97 = fmul float %lr_load, %lA_load_98" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5225 'fmul' 'tmp_26_97' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_770 : Operation 5226 [1/3] (7.01ns)   --->   "%tmp_28_97 = fmul float %lA_load_98, %lp_load_98" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5226 'fmul' 'tmp_28_97' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_770 : Operation 5227 [1/3] (7.01ns)   --->   "%tmp_26_98 = fmul float %lr_load, %lA_load_99" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5227 'fmul' 'tmp_26_98' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_770 : Operation 5228 [1/3] (7.01ns)   --->   "%tmp_28_98 = fmul float %lA_load_99, %lp_load_99" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5228 'fmul' 'tmp_28_98' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_770 : Operation 5229 [2/3] (7.01ns)   --->   "%tmp_26_99 = fmul float %lr_load, %lA_load_100" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5229 'fmul' 'tmp_26_99' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_770 : Operation 5230 [2/3] (7.01ns)   --->   "%tmp_28_99 = fmul float %lA_load_100, %lp_load_100" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5230 'fmul' 'tmp_28_99' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_770 : Operation 5231 [2/3] (7.01ns)   --->   "%tmp_26_100 = fmul float %lr_load, %lA_load_101" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5231 'fmul' 'tmp_26_100' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_770 : Operation 5232 [2/3] (7.01ns)   --->   "%tmp_28_100 = fmul float %lA_load_101, %lp_load_101" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5232 'fmul' 'tmp_28_100' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_770 : Operation 5233 [3/3] (7.01ns)   --->   "%tmp_26_101 = fmul float %lr_load, %lA_load_102" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5233 'fmul' 'tmp_26_101' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_770 : Operation 5234 [3/3] (7.01ns)   --->   "%tmp_28_101 = fmul float %lA_load_102, %lp_load_102" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5234 'fmul' 'tmp_28_101' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_770 : Operation 5235 [3/3] (7.01ns)   --->   "%tmp_26_102 = fmul float %lr_load, %lA_load_103" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5235 'fmul' 'tmp_26_102' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_770 : Operation 5236 [3/3] (7.01ns)   --->   "%tmp_28_102 = fmul float %lA_load_103, %lp_load_103" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5236 'fmul' 'tmp_28_102' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_770 : Operation 5237 [1/2] (1.23ns)   --->   "%lA_load_104 = load float* %lA_addr_105, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5237 'load' 'lA_load_104' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_770 : Operation 5238 [1/2] (1.23ns)   --->   "%lA_load_105 = load float* %lA_addr_106, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5238 'load' 'lA_load_105' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_770 : Operation 5239 [1/1] (0.00ns)   --->   "%tmp_24_105 = or i16 %tmp_19, 106" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5239 'or' 'tmp_24_105' <Predicate = true> <Delay = 0.00>
ST_770 : Operation 5240 [1/1] (0.00ns)   --->   "%tmp_25_105 = zext i16 %tmp_24_105 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5240 'zext' 'tmp_25_105' <Predicate = true> <Delay = 0.00>
ST_770 : Operation 5241 [1/1] (0.00ns)   --->   "%lA_addr_107 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_105" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5241 'getelementptr' 'lA_addr_107' <Predicate = true> <Delay = 0.00>
ST_770 : Operation 5242 [2/2] (1.23ns)   --->   "%lA_load_106 = load float* %lA_addr_107, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5242 'load' 'lA_load_106' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_770 : Operation 5243 [1/1] (0.00ns)   --->   "%tmp_24_106 = or i16 %tmp_19, 107" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5243 'or' 'tmp_24_106' <Predicate = true> <Delay = 0.00>
ST_770 : Operation 5244 [1/1] (0.00ns)   --->   "%tmp_25_106 = zext i16 %tmp_24_106 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5244 'zext' 'tmp_25_106' <Predicate = true> <Delay = 0.00>
ST_770 : Operation 5245 [1/1] (0.00ns)   --->   "%lA_addr_108 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_106" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5245 'getelementptr' 'lA_addr_108' <Predicate = true> <Delay = 0.00>
ST_770 : Operation 5246 [2/2] (1.23ns)   --->   "%lA_load_107 = load float* %lA_addr_108, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5246 'load' 'lA_load_107' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 771 <SV = 365> <Delay = 7.01>
ST_771 : Operation 5247 [4/4] (6.43ns)   --->   "%tmp_29_55 = fadd float %tmp_29_54, %tmp_28_55" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5247 'fadd' 'tmp_29_55' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_771 : Operation 5248 [1/1] (1.23ns)   --->   "store float %tmp_27_89, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 90), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5248 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_771 : Operation 5249 [1/1] (1.23ns)   --->   "store float %tmp_27_90, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 91), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5249 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_771 : Operation 5250 [1/4] (6.43ns)   --->   "%tmp_27_91 = fadd float %ls_load_93, %tmp_26_91" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5250 'fadd' 'tmp_27_91' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_771 : Operation 5251 [1/4] (6.43ns)   --->   "%tmp_27_92 = fadd float %ls_load_94, %tmp_26_92" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5251 'fadd' 'tmp_27_92' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_771 : Operation 5252 [2/4] (6.43ns)   --->   "%tmp_27_93 = fadd float %ls_load_95, %tmp_26_93" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5252 'fadd' 'tmp_27_93' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_771 : Operation 5253 [2/4] (6.43ns)   --->   "%tmp_27_94 = fadd float %ls_load_96, %tmp_26_94" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5253 'fadd' 'tmp_27_94' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_771 : Operation 5254 [3/4] (6.43ns)   --->   "%tmp_27_95 = fadd float %ls_load_97, %tmp_26_95" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5254 'fadd' 'tmp_27_95' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_771 : Operation 5255 [3/4] (6.43ns)   --->   "%tmp_27_96 = fadd float %ls_load_98, %tmp_26_96" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5255 'fadd' 'tmp_27_96' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_771 : Operation 5256 [4/4] (6.43ns)   --->   "%tmp_27_97 = fadd float %ls_load_99, %tmp_26_97" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5256 'fadd' 'tmp_27_97' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_771 : Operation 5257 [4/4] (6.43ns)   --->   "%tmp_27_98 = fadd float %ls_load_100, %tmp_26_98" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5257 'fadd' 'tmp_27_98' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_771 : Operation 5258 [1/3] (7.01ns)   --->   "%tmp_26_99 = fmul float %lr_load, %lA_load_100" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5258 'fmul' 'tmp_26_99' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_771 : Operation 5259 [1/3] (7.01ns)   --->   "%tmp_28_99 = fmul float %lA_load_100, %lp_load_100" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5259 'fmul' 'tmp_28_99' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_771 : Operation 5260 [1/3] (7.01ns)   --->   "%tmp_26_100 = fmul float %lr_load, %lA_load_101" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5260 'fmul' 'tmp_26_100' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_771 : Operation 5261 [1/3] (7.01ns)   --->   "%tmp_28_100 = fmul float %lA_load_101, %lp_load_101" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5261 'fmul' 'tmp_28_100' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_771 : Operation 5262 [2/3] (7.01ns)   --->   "%tmp_26_101 = fmul float %lr_load, %lA_load_102" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5262 'fmul' 'tmp_26_101' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_771 : Operation 5263 [2/3] (7.01ns)   --->   "%tmp_28_101 = fmul float %lA_load_102, %lp_load_102" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5263 'fmul' 'tmp_28_101' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_771 : Operation 5264 [2/3] (7.01ns)   --->   "%tmp_26_102 = fmul float %lr_load, %lA_load_103" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5264 'fmul' 'tmp_26_102' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_771 : Operation 5265 [2/3] (7.01ns)   --->   "%tmp_28_102 = fmul float %lA_load_103, %lp_load_103" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5265 'fmul' 'tmp_28_102' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_771 : Operation 5266 [3/3] (7.01ns)   --->   "%tmp_26_103 = fmul float %lr_load, %lA_load_104" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5266 'fmul' 'tmp_26_103' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_771 : Operation 5267 [3/3] (7.01ns)   --->   "%tmp_28_103 = fmul float %lA_load_104, %lp_load_104" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5267 'fmul' 'tmp_28_103' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_771 : Operation 5268 [3/3] (7.01ns)   --->   "%tmp_26_104 = fmul float %lr_load, %lA_load_105" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5268 'fmul' 'tmp_26_104' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_771 : Operation 5269 [3/3] (7.01ns)   --->   "%tmp_28_104 = fmul float %lA_load_105, %lp_load_105" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5269 'fmul' 'tmp_28_104' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_771 : Operation 5270 [1/2] (1.23ns)   --->   "%lA_load_106 = load float* %lA_addr_107, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5270 'load' 'lA_load_106' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_771 : Operation 5271 [1/2] (1.23ns)   --->   "%lA_load_107 = load float* %lA_addr_108, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5271 'load' 'lA_load_107' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_771 : Operation 5272 [1/1] (0.00ns)   --->   "%tmp_24_107 = or i16 %tmp_19, 108" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5272 'or' 'tmp_24_107' <Predicate = true> <Delay = 0.00>
ST_771 : Operation 5273 [1/1] (0.00ns)   --->   "%tmp_25_107 = zext i16 %tmp_24_107 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5273 'zext' 'tmp_25_107' <Predicate = true> <Delay = 0.00>
ST_771 : Operation 5274 [1/1] (0.00ns)   --->   "%lA_addr_109 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_107" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5274 'getelementptr' 'lA_addr_109' <Predicate = true> <Delay = 0.00>
ST_771 : Operation 5275 [2/2] (1.23ns)   --->   "%lA_load_108 = load float* %lA_addr_109, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5275 'load' 'lA_load_108' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_771 : Operation 5276 [1/1] (0.00ns)   --->   "%tmp_24_108 = or i16 %tmp_19, 109" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5276 'or' 'tmp_24_108' <Predicate = true> <Delay = 0.00>
ST_771 : Operation 5277 [1/1] (0.00ns)   --->   "%tmp_25_108 = zext i16 %tmp_24_108 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5277 'zext' 'tmp_25_108' <Predicate = true> <Delay = 0.00>
ST_771 : Operation 5278 [1/1] (0.00ns)   --->   "%lA_addr_110 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_108" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5278 'getelementptr' 'lA_addr_110' <Predicate = true> <Delay = 0.00>
ST_771 : Operation 5279 [2/2] (1.23ns)   --->   "%lA_load_109 = load float* %lA_addr_110, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5279 'load' 'lA_load_109' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 772 <SV = 366> <Delay = 7.01>
ST_772 : Operation 5280 [3/4] (6.43ns)   --->   "%tmp_29_55 = fadd float %tmp_29_54, %tmp_28_55" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5280 'fadd' 'tmp_29_55' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_772 : Operation 5281 [1/1] (1.23ns)   --->   "store float %tmp_27_91, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 92), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5281 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_772 : Operation 5282 [1/1] (1.23ns)   --->   "store float %tmp_27_92, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 93), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5282 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_772 : Operation 5283 [1/4] (6.43ns)   --->   "%tmp_27_93 = fadd float %ls_load_95, %tmp_26_93" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5283 'fadd' 'tmp_27_93' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_772 : Operation 5284 [1/4] (6.43ns)   --->   "%tmp_27_94 = fadd float %ls_load_96, %tmp_26_94" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5284 'fadd' 'tmp_27_94' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_772 : Operation 5285 [2/4] (6.43ns)   --->   "%tmp_27_95 = fadd float %ls_load_97, %tmp_26_95" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5285 'fadd' 'tmp_27_95' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_772 : Operation 5286 [2/4] (6.43ns)   --->   "%tmp_27_96 = fadd float %ls_load_98, %tmp_26_96" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5286 'fadd' 'tmp_27_96' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_772 : Operation 5287 [3/4] (6.43ns)   --->   "%tmp_27_97 = fadd float %ls_load_99, %tmp_26_97" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5287 'fadd' 'tmp_27_97' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_772 : Operation 5288 [3/4] (6.43ns)   --->   "%tmp_27_98 = fadd float %ls_load_100, %tmp_26_98" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5288 'fadd' 'tmp_27_98' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_772 : Operation 5289 [4/4] (6.43ns)   --->   "%tmp_27_99 = fadd float %ls_load_101, %tmp_26_99" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5289 'fadd' 'tmp_27_99' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_772 : Operation 5290 [4/4] (6.43ns)   --->   "%tmp_27_100 = fadd float %ls_load_102, %tmp_26_100" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5290 'fadd' 'tmp_27_100' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_772 : Operation 5291 [1/3] (7.01ns)   --->   "%tmp_26_101 = fmul float %lr_load, %lA_load_102" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5291 'fmul' 'tmp_26_101' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_772 : Operation 5292 [1/3] (7.01ns)   --->   "%tmp_28_101 = fmul float %lA_load_102, %lp_load_102" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5292 'fmul' 'tmp_28_101' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_772 : Operation 5293 [1/3] (7.01ns)   --->   "%tmp_26_102 = fmul float %lr_load, %lA_load_103" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5293 'fmul' 'tmp_26_102' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_772 : Operation 5294 [1/3] (7.01ns)   --->   "%tmp_28_102 = fmul float %lA_load_103, %lp_load_103" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5294 'fmul' 'tmp_28_102' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_772 : Operation 5295 [2/3] (7.01ns)   --->   "%tmp_26_103 = fmul float %lr_load, %lA_load_104" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5295 'fmul' 'tmp_26_103' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_772 : Operation 5296 [2/3] (7.01ns)   --->   "%tmp_28_103 = fmul float %lA_load_104, %lp_load_104" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5296 'fmul' 'tmp_28_103' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_772 : Operation 5297 [2/3] (7.01ns)   --->   "%tmp_26_104 = fmul float %lr_load, %lA_load_105" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5297 'fmul' 'tmp_26_104' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_772 : Operation 5298 [2/3] (7.01ns)   --->   "%tmp_28_104 = fmul float %lA_load_105, %lp_load_105" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5298 'fmul' 'tmp_28_104' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_772 : Operation 5299 [3/3] (7.01ns)   --->   "%tmp_26_105 = fmul float %lr_load, %lA_load_106" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5299 'fmul' 'tmp_26_105' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_772 : Operation 5300 [3/3] (7.01ns)   --->   "%tmp_28_105 = fmul float %lA_load_106, %lp_load_106" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5300 'fmul' 'tmp_28_105' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_772 : Operation 5301 [3/3] (7.01ns)   --->   "%tmp_26_106 = fmul float %lr_load, %lA_load_107" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5301 'fmul' 'tmp_26_106' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_772 : Operation 5302 [3/3] (7.01ns)   --->   "%tmp_28_106 = fmul float %lA_load_107, %lp_load_107" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5302 'fmul' 'tmp_28_106' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_772 : Operation 5303 [1/2] (1.23ns)   --->   "%lA_load_108 = load float* %lA_addr_109, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5303 'load' 'lA_load_108' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_772 : Operation 5304 [1/2] (1.23ns)   --->   "%lA_load_109 = load float* %lA_addr_110, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5304 'load' 'lA_load_109' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_772 : Operation 5305 [1/1] (0.00ns)   --->   "%tmp_24_109 = or i16 %tmp_19, 110" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5305 'or' 'tmp_24_109' <Predicate = true> <Delay = 0.00>
ST_772 : Operation 5306 [1/1] (0.00ns)   --->   "%tmp_25_109 = zext i16 %tmp_24_109 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5306 'zext' 'tmp_25_109' <Predicate = true> <Delay = 0.00>
ST_772 : Operation 5307 [1/1] (0.00ns)   --->   "%lA_addr_111 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_109" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5307 'getelementptr' 'lA_addr_111' <Predicate = true> <Delay = 0.00>
ST_772 : Operation 5308 [2/2] (1.23ns)   --->   "%lA_load_110 = load float* %lA_addr_111, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5308 'load' 'lA_load_110' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_772 : Operation 5309 [1/1] (0.00ns)   --->   "%tmp_24_110 = or i16 %tmp_19, 111" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5309 'or' 'tmp_24_110' <Predicate = true> <Delay = 0.00>
ST_772 : Operation 5310 [1/1] (0.00ns)   --->   "%tmp_25_110 = zext i16 %tmp_24_110 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5310 'zext' 'tmp_25_110' <Predicate = true> <Delay = 0.00>
ST_772 : Operation 5311 [1/1] (0.00ns)   --->   "%lA_addr_112 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_110" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5311 'getelementptr' 'lA_addr_112' <Predicate = true> <Delay = 0.00>
ST_772 : Operation 5312 [2/2] (1.23ns)   --->   "%lA_load_111 = load float* %lA_addr_112, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5312 'load' 'lA_load_111' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 773 <SV = 367> <Delay = 7.01>
ST_773 : Operation 5313 [2/4] (6.43ns)   --->   "%tmp_29_55 = fadd float %tmp_29_54, %tmp_28_55" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5313 'fadd' 'tmp_29_55' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_773 : Operation 5314 [1/1] (1.23ns)   --->   "store float %tmp_27_93, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 94), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5314 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_773 : Operation 5315 [1/1] (1.23ns)   --->   "store float %tmp_27_94, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 95), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5315 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_773 : Operation 5316 [1/4] (6.43ns)   --->   "%tmp_27_95 = fadd float %ls_load_97, %tmp_26_95" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5316 'fadd' 'tmp_27_95' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_773 : Operation 5317 [1/4] (6.43ns)   --->   "%tmp_27_96 = fadd float %ls_load_98, %tmp_26_96" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5317 'fadd' 'tmp_27_96' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_773 : Operation 5318 [2/4] (6.43ns)   --->   "%tmp_27_97 = fadd float %ls_load_99, %tmp_26_97" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5318 'fadd' 'tmp_27_97' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_773 : Operation 5319 [2/4] (6.43ns)   --->   "%tmp_27_98 = fadd float %ls_load_100, %tmp_26_98" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5319 'fadd' 'tmp_27_98' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_773 : Operation 5320 [3/4] (6.43ns)   --->   "%tmp_27_99 = fadd float %ls_load_101, %tmp_26_99" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5320 'fadd' 'tmp_27_99' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_773 : Operation 5321 [3/4] (6.43ns)   --->   "%tmp_27_100 = fadd float %ls_load_102, %tmp_26_100" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5321 'fadd' 'tmp_27_100' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_773 : Operation 5322 [4/4] (6.43ns)   --->   "%tmp_27_101 = fadd float %ls_load_103, %tmp_26_101" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5322 'fadd' 'tmp_27_101' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_773 : Operation 5323 [4/4] (6.43ns)   --->   "%tmp_27_102 = fadd float %ls_load_104, %tmp_26_102" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5323 'fadd' 'tmp_27_102' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_773 : Operation 5324 [1/3] (7.01ns)   --->   "%tmp_26_103 = fmul float %lr_load, %lA_load_104" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5324 'fmul' 'tmp_26_103' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_773 : Operation 5325 [1/3] (7.01ns)   --->   "%tmp_28_103 = fmul float %lA_load_104, %lp_load_104" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5325 'fmul' 'tmp_28_103' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_773 : Operation 5326 [1/3] (7.01ns)   --->   "%tmp_26_104 = fmul float %lr_load, %lA_load_105" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5326 'fmul' 'tmp_26_104' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_773 : Operation 5327 [1/3] (7.01ns)   --->   "%tmp_28_104 = fmul float %lA_load_105, %lp_load_105" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5327 'fmul' 'tmp_28_104' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_773 : Operation 5328 [2/3] (7.01ns)   --->   "%tmp_26_105 = fmul float %lr_load, %lA_load_106" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5328 'fmul' 'tmp_26_105' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_773 : Operation 5329 [2/3] (7.01ns)   --->   "%tmp_28_105 = fmul float %lA_load_106, %lp_load_106" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5329 'fmul' 'tmp_28_105' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_773 : Operation 5330 [2/3] (7.01ns)   --->   "%tmp_26_106 = fmul float %lr_load, %lA_load_107" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5330 'fmul' 'tmp_26_106' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_773 : Operation 5331 [2/3] (7.01ns)   --->   "%tmp_28_106 = fmul float %lA_load_107, %lp_load_107" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5331 'fmul' 'tmp_28_106' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_773 : Operation 5332 [3/3] (7.01ns)   --->   "%tmp_26_107 = fmul float %lr_load, %lA_load_108" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5332 'fmul' 'tmp_26_107' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_773 : Operation 5333 [3/3] (7.01ns)   --->   "%tmp_28_107 = fmul float %lA_load_108, %lp_load_108" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5333 'fmul' 'tmp_28_107' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_773 : Operation 5334 [3/3] (7.01ns)   --->   "%tmp_26_108 = fmul float %lr_load, %lA_load_109" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5334 'fmul' 'tmp_26_108' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_773 : Operation 5335 [3/3] (7.01ns)   --->   "%tmp_28_108 = fmul float %lA_load_109, %lp_load_109" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5335 'fmul' 'tmp_28_108' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_773 : Operation 5336 [1/2] (1.23ns)   --->   "%lA_load_110 = load float* %lA_addr_111, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5336 'load' 'lA_load_110' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_773 : Operation 5337 [1/2] (1.23ns)   --->   "%lA_load_111 = load float* %lA_addr_112, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5337 'load' 'lA_load_111' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_773 : Operation 5338 [1/1] (0.00ns)   --->   "%tmp_24_111 = or i16 %tmp_19, 112" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5338 'or' 'tmp_24_111' <Predicate = true> <Delay = 0.00>
ST_773 : Operation 5339 [1/1] (0.00ns)   --->   "%tmp_25_111 = zext i16 %tmp_24_111 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5339 'zext' 'tmp_25_111' <Predicate = true> <Delay = 0.00>
ST_773 : Operation 5340 [1/1] (0.00ns)   --->   "%lA_addr_113 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_111" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5340 'getelementptr' 'lA_addr_113' <Predicate = true> <Delay = 0.00>
ST_773 : Operation 5341 [2/2] (1.23ns)   --->   "%lA_load_112 = load float* %lA_addr_113, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5341 'load' 'lA_load_112' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_773 : Operation 5342 [1/1] (0.00ns)   --->   "%tmp_24_112 = or i16 %tmp_19, 113" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5342 'or' 'tmp_24_112' <Predicate = true> <Delay = 0.00>
ST_773 : Operation 5343 [1/1] (0.00ns)   --->   "%tmp_25_112 = zext i16 %tmp_24_112 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5343 'zext' 'tmp_25_112' <Predicate = true> <Delay = 0.00>
ST_773 : Operation 5344 [1/1] (0.00ns)   --->   "%lA_addr_114 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_112" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5344 'getelementptr' 'lA_addr_114' <Predicate = true> <Delay = 0.00>
ST_773 : Operation 5345 [2/2] (1.23ns)   --->   "%lA_load_113 = load float* %lA_addr_114, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5345 'load' 'lA_load_113' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 774 <SV = 368> <Delay = 7.01>
ST_774 : Operation 5346 [1/4] (6.43ns)   --->   "%tmp_29_55 = fadd float %tmp_29_54, %tmp_28_55" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5346 'fadd' 'tmp_29_55' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_774 : Operation 5347 [1/1] (1.23ns)   --->   "store float %tmp_27_95, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 96), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5347 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_774 : Operation 5348 [1/1] (1.23ns)   --->   "store float %tmp_27_96, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 97), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5348 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_774 : Operation 5349 [1/4] (6.43ns)   --->   "%tmp_27_97 = fadd float %ls_load_99, %tmp_26_97" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5349 'fadd' 'tmp_27_97' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_774 : Operation 5350 [1/4] (6.43ns)   --->   "%tmp_27_98 = fadd float %ls_load_100, %tmp_26_98" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5350 'fadd' 'tmp_27_98' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_774 : Operation 5351 [2/4] (6.43ns)   --->   "%tmp_27_99 = fadd float %ls_load_101, %tmp_26_99" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5351 'fadd' 'tmp_27_99' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_774 : Operation 5352 [2/4] (6.43ns)   --->   "%tmp_27_100 = fadd float %ls_load_102, %tmp_26_100" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5352 'fadd' 'tmp_27_100' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_774 : Operation 5353 [3/4] (6.43ns)   --->   "%tmp_27_101 = fadd float %ls_load_103, %tmp_26_101" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5353 'fadd' 'tmp_27_101' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_774 : Operation 5354 [3/4] (6.43ns)   --->   "%tmp_27_102 = fadd float %ls_load_104, %tmp_26_102" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5354 'fadd' 'tmp_27_102' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_774 : Operation 5355 [4/4] (6.43ns)   --->   "%tmp_27_103 = fadd float %ls_load_105, %tmp_26_103" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5355 'fadd' 'tmp_27_103' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_774 : Operation 5356 [4/4] (6.43ns)   --->   "%tmp_27_104 = fadd float %ls_load_106, %tmp_26_104" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5356 'fadd' 'tmp_27_104' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_774 : Operation 5357 [1/3] (7.01ns)   --->   "%tmp_26_105 = fmul float %lr_load, %lA_load_106" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5357 'fmul' 'tmp_26_105' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_774 : Operation 5358 [1/3] (7.01ns)   --->   "%tmp_28_105 = fmul float %lA_load_106, %lp_load_106" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5358 'fmul' 'tmp_28_105' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_774 : Operation 5359 [1/3] (7.01ns)   --->   "%tmp_26_106 = fmul float %lr_load, %lA_load_107" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5359 'fmul' 'tmp_26_106' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_774 : Operation 5360 [1/3] (7.01ns)   --->   "%tmp_28_106 = fmul float %lA_load_107, %lp_load_107" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5360 'fmul' 'tmp_28_106' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_774 : Operation 5361 [2/3] (7.01ns)   --->   "%tmp_26_107 = fmul float %lr_load, %lA_load_108" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5361 'fmul' 'tmp_26_107' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_774 : Operation 5362 [2/3] (7.01ns)   --->   "%tmp_28_107 = fmul float %lA_load_108, %lp_load_108" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5362 'fmul' 'tmp_28_107' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_774 : Operation 5363 [2/3] (7.01ns)   --->   "%tmp_26_108 = fmul float %lr_load, %lA_load_109" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5363 'fmul' 'tmp_26_108' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_774 : Operation 5364 [2/3] (7.01ns)   --->   "%tmp_28_108 = fmul float %lA_load_109, %lp_load_109" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5364 'fmul' 'tmp_28_108' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_774 : Operation 5365 [3/3] (7.01ns)   --->   "%tmp_26_109 = fmul float %lr_load, %lA_load_110" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5365 'fmul' 'tmp_26_109' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_774 : Operation 5366 [3/3] (7.01ns)   --->   "%tmp_28_109 = fmul float %lA_load_110, %lp_load_110" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5366 'fmul' 'tmp_28_109' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_774 : Operation 5367 [3/3] (7.01ns)   --->   "%tmp_26_110 = fmul float %lr_load, %lA_load_111" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5367 'fmul' 'tmp_26_110' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_774 : Operation 5368 [3/3] (7.01ns)   --->   "%tmp_28_110 = fmul float %lA_load_111, %lp_load_111" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5368 'fmul' 'tmp_28_110' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_774 : Operation 5369 [1/2] (1.23ns)   --->   "%lA_load_112 = load float* %lA_addr_113, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5369 'load' 'lA_load_112' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_774 : Operation 5370 [1/2] (1.23ns)   --->   "%lA_load_113 = load float* %lA_addr_114, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5370 'load' 'lA_load_113' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_774 : Operation 5371 [1/1] (0.00ns)   --->   "%tmp_24_113 = or i16 %tmp_19, 114" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5371 'or' 'tmp_24_113' <Predicate = true> <Delay = 0.00>
ST_774 : Operation 5372 [1/1] (0.00ns)   --->   "%tmp_25_113 = zext i16 %tmp_24_113 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5372 'zext' 'tmp_25_113' <Predicate = true> <Delay = 0.00>
ST_774 : Operation 5373 [1/1] (0.00ns)   --->   "%lA_addr_115 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_113" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5373 'getelementptr' 'lA_addr_115' <Predicate = true> <Delay = 0.00>
ST_774 : Operation 5374 [2/2] (1.23ns)   --->   "%lA_load_114 = load float* %lA_addr_115, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5374 'load' 'lA_load_114' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_774 : Operation 5375 [1/1] (0.00ns)   --->   "%tmp_24_114 = or i16 %tmp_19, 115" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5375 'or' 'tmp_24_114' <Predicate = true> <Delay = 0.00>
ST_774 : Operation 5376 [1/1] (0.00ns)   --->   "%tmp_25_114 = zext i16 %tmp_24_114 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5376 'zext' 'tmp_25_114' <Predicate = true> <Delay = 0.00>
ST_774 : Operation 5377 [1/1] (0.00ns)   --->   "%lA_addr_116 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_114" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5377 'getelementptr' 'lA_addr_116' <Predicate = true> <Delay = 0.00>
ST_774 : Operation 5378 [2/2] (1.23ns)   --->   "%lA_load_115 = load float* %lA_addr_116, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5378 'load' 'lA_load_115' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 775 <SV = 369> <Delay = 7.01>
ST_775 : Operation 5379 [4/4] (6.43ns)   --->   "%tmp_29_56 = fadd float %tmp_29_55, %tmp_28_56" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5379 'fadd' 'tmp_29_56' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_775 : Operation 5380 [1/1] (1.23ns)   --->   "store float %tmp_27_97, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 98), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5380 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_775 : Operation 5381 [1/1] (1.23ns)   --->   "store float %tmp_27_98, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 99), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5381 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_775 : Operation 5382 [1/4] (6.43ns)   --->   "%tmp_27_99 = fadd float %ls_load_101, %tmp_26_99" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5382 'fadd' 'tmp_27_99' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_775 : Operation 5383 [1/4] (6.43ns)   --->   "%tmp_27_100 = fadd float %ls_load_102, %tmp_26_100" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5383 'fadd' 'tmp_27_100' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_775 : Operation 5384 [2/4] (6.43ns)   --->   "%tmp_27_101 = fadd float %ls_load_103, %tmp_26_101" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5384 'fadd' 'tmp_27_101' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_775 : Operation 5385 [2/4] (6.43ns)   --->   "%tmp_27_102 = fadd float %ls_load_104, %tmp_26_102" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5385 'fadd' 'tmp_27_102' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_775 : Operation 5386 [3/4] (6.43ns)   --->   "%tmp_27_103 = fadd float %ls_load_105, %tmp_26_103" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5386 'fadd' 'tmp_27_103' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_775 : Operation 5387 [3/4] (6.43ns)   --->   "%tmp_27_104 = fadd float %ls_load_106, %tmp_26_104" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5387 'fadd' 'tmp_27_104' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_775 : Operation 5388 [4/4] (6.43ns)   --->   "%tmp_27_105 = fadd float %ls_load_107, %tmp_26_105" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5388 'fadd' 'tmp_27_105' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_775 : Operation 5389 [4/4] (6.43ns)   --->   "%tmp_27_106 = fadd float %ls_load_108, %tmp_26_106" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5389 'fadd' 'tmp_27_106' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_775 : Operation 5390 [1/3] (7.01ns)   --->   "%tmp_26_107 = fmul float %lr_load, %lA_load_108" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5390 'fmul' 'tmp_26_107' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_775 : Operation 5391 [1/3] (7.01ns)   --->   "%tmp_28_107 = fmul float %lA_load_108, %lp_load_108" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5391 'fmul' 'tmp_28_107' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_775 : Operation 5392 [1/3] (7.01ns)   --->   "%tmp_26_108 = fmul float %lr_load, %lA_load_109" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5392 'fmul' 'tmp_26_108' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_775 : Operation 5393 [1/3] (7.01ns)   --->   "%tmp_28_108 = fmul float %lA_load_109, %lp_load_109" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5393 'fmul' 'tmp_28_108' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_775 : Operation 5394 [2/3] (7.01ns)   --->   "%tmp_26_109 = fmul float %lr_load, %lA_load_110" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5394 'fmul' 'tmp_26_109' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_775 : Operation 5395 [2/3] (7.01ns)   --->   "%tmp_28_109 = fmul float %lA_load_110, %lp_load_110" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5395 'fmul' 'tmp_28_109' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_775 : Operation 5396 [2/3] (7.01ns)   --->   "%tmp_26_110 = fmul float %lr_load, %lA_load_111" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5396 'fmul' 'tmp_26_110' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_775 : Operation 5397 [2/3] (7.01ns)   --->   "%tmp_28_110 = fmul float %lA_load_111, %lp_load_111" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5397 'fmul' 'tmp_28_110' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_775 : Operation 5398 [3/3] (7.01ns)   --->   "%tmp_26_111 = fmul float %lr_load, %lA_load_112" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5398 'fmul' 'tmp_26_111' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_775 : Operation 5399 [3/3] (7.01ns)   --->   "%tmp_28_111 = fmul float %lA_load_112, %lp_load_112" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5399 'fmul' 'tmp_28_111' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_775 : Operation 5400 [3/3] (7.01ns)   --->   "%tmp_26_112 = fmul float %lr_load, %lA_load_113" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5400 'fmul' 'tmp_26_112' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_775 : Operation 5401 [3/3] (7.01ns)   --->   "%tmp_28_112 = fmul float %lA_load_113, %lp_load_113" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5401 'fmul' 'tmp_28_112' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_775 : Operation 5402 [1/2] (1.23ns)   --->   "%lA_load_114 = load float* %lA_addr_115, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5402 'load' 'lA_load_114' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_775 : Operation 5403 [1/2] (1.23ns)   --->   "%lA_load_115 = load float* %lA_addr_116, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5403 'load' 'lA_load_115' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_775 : Operation 5404 [1/1] (0.00ns)   --->   "%tmp_24_115 = or i16 %tmp_19, 116" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5404 'or' 'tmp_24_115' <Predicate = true> <Delay = 0.00>
ST_775 : Operation 5405 [1/1] (0.00ns)   --->   "%tmp_25_115 = zext i16 %tmp_24_115 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5405 'zext' 'tmp_25_115' <Predicate = true> <Delay = 0.00>
ST_775 : Operation 5406 [1/1] (0.00ns)   --->   "%lA_addr_117 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_115" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5406 'getelementptr' 'lA_addr_117' <Predicate = true> <Delay = 0.00>
ST_775 : Operation 5407 [2/2] (1.23ns)   --->   "%lA_load_116 = load float* %lA_addr_117, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5407 'load' 'lA_load_116' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_775 : Operation 5408 [1/1] (0.00ns)   --->   "%tmp_24_116 = or i16 %tmp_19, 117" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5408 'or' 'tmp_24_116' <Predicate = true> <Delay = 0.00>
ST_775 : Operation 5409 [1/1] (0.00ns)   --->   "%tmp_25_116 = zext i16 %tmp_24_116 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5409 'zext' 'tmp_25_116' <Predicate = true> <Delay = 0.00>
ST_775 : Operation 5410 [1/1] (0.00ns)   --->   "%lA_addr_118 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_116" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5410 'getelementptr' 'lA_addr_118' <Predicate = true> <Delay = 0.00>
ST_775 : Operation 5411 [2/2] (1.23ns)   --->   "%lA_load_117 = load float* %lA_addr_118, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5411 'load' 'lA_load_117' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 776 <SV = 370> <Delay = 7.01>
ST_776 : Operation 5412 [3/4] (6.43ns)   --->   "%tmp_29_56 = fadd float %tmp_29_55, %tmp_28_56" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5412 'fadd' 'tmp_29_56' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_776 : Operation 5413 [1/1] (1.23ns)   --->   "store float %tmp_27_99, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 100), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5413 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_776 : Operation 5414 [1/1] (1.23ns)   --->   "store float %tmp_27_100, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 101), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5414 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_776 : Operation 5415 [1/4] (6.43ns)   --->   "%tmp_27_101 = fadd float %ls_load_103, %tmp_26_101" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5415 'fadd' 'tmp_27_101' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_776 : Operation 5416 [1/4] (6.43ns)   --->   "%tmp_27_102 = fadd float %ls_load_104, %tmp_26_102" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5416 'fadd' 'tmp_27_102' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_776 : Operation 5417 [2/4] (6.43ns)   --->   "%tmp_27_103 = fadd float %ls_load_105, %tmp_26_103" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5417 'fadd' 'tmp_27_103' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_776 : Operation 5418 [2/4] (6.43ns)   --->   "%tmp_27_104 = fadd float %ls_load_106, %tmp_26_104" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5418 'fadd' 'tmp_27_104' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_776 : Operation 5419 [3/4] (6.43ns)   --->   "%tmp_27_105 = fadd float %ls_load_107, %tmp_26_105" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5419 'fadd' 'tmp_27_105' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_776 : Operation 5420 [3/4] (6.43ns)   --->   "%tmp_27_106 = fadd float %ls_load_108, %tmp_26_106" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5420 'fadd' 'tmp_27_106' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_776 : Operation 5421 [4/4] (6.43ns)   --->   "%tmp_27_107 = fadd float %ls_load_109, %tmp_26_107" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5421 'fadd' 'tmp_27_107' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_776 : Operation 5422 [4/4] (6.43ns)   --->   "%tmp_27_108 = fadd float %ls_load_110, %tmp_26_108" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5422 'fadd' 'tmp_27_108' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_776 : Operation 5423 [1/3] (7.01ns)   --->   "%tmp_26_109 = fmul float %lr_load, %lA_load_110" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5423 'fmul' 'tmp_26_109' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_776 : Operation 5424 [1/3] (7.01ns)   --->   "%tmp_28_109 = fmul float %lA_load_110, %lp_load_110" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5424 'fmul' 'tmp_28_109' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_776 : Operation 5425 [1/3] (7.01ns)   --->   "%tmp_26_110 = fmul float %lr_load, %lA_load_111" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5425 'fmul' 'tmp_26_110' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_776 : Operation 5426 [1/3] (7.01ns)   --->   "%tmp_28_110 = fmul float %lA_load_111, %lp_load_111" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5426 'fmul' 'tmp_28_110' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_776 : Operation 5427 [2/3] (7.01ns)   --->   "%tmp_26_111 = fmul float %lr_load, %lA_load_112" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5427 'fmul' 'tmp_26_111' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_776 : Operation 5428 [2/3] (7.01ns)   --->   "%tmp_28_111 = fmul float %lA_load_112, %lp_load_112" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5428 'fmul' 'tmp_28_111' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_776 : Operation 5429 [2/3] (7.01ns)   --->   "%tmp_26_112 = fmul float %lr_load, %lA_load_113" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5429 'fmul' 'tmp_26_112' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_776 : Operation 5430 [2/3] (7.01ns)   --->   "%tmp_28_112 = fmul float %lA_load_113, %lp_load_113" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5430 'fmul' 'tmp_28_112' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_776 : Operation 5431 [3/3] (7.01ns)   --->   "%tmp_26_113 = fmul float %lr_load, %lA_load_114" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5431 'fmul' 'tmp_26_113' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_776 : Operation 5432 [3/3] (7.01ns)   --->   "%tmp_28_113 = fmul float %lA_load_114, %lp_load_114" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5432 'fmul' 'tmp_28_113' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_776 : Operation 5433 [3/3] (7.01ns)   --->   "%tmp_26_114 = fmul float %lr_load, %lA_load_115" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5433 'fmul' 'tmp_26_114' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_776 : Operation 5434 [3/3] (7.01ns)   --->   "%tmp_28_114 = fmul float %lA_load_115, %lp_load_115" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5434 'fmul' 'tmp_28_114' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_776 : Operation 5435 [1/2] (1.23ns)   --->   "%lA_load_116 = load float* %lA_addr_117, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5435 'load' 'lA_load_116' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_776 : Operation 5436 [1/2] (1.23ns)   --->   "%lA_load_117 = load float* %lA_addr_118, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5436 'load' 'lA_load_117' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_776 : Operation 5437 [1/1] (0.00ns)   --->   "%tmp_24_117 = or i16 %tmp_19, 118" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5437 'or' 'tmp_24_117' <Predicate = true> <Delay = 0.00>
ST_776 : Operation 5438 [1/1] (0.00ns)   --->   "%tmp_25_117 = zext i16 %tmp_24_117 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5438 'zext' 'tmp_25_117' <Predicate = true> <Delay = 0.00>
ST_776 : Operation 5439 [1/1] (0.00ns)   --->   "%lA_addr_119 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_117" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5439 'getelementptr' 'lA_addr_119' <Predicate = true> <Delay = 0.00>
ST_776 : Operation 5440 [2/2] (1.23ns)   --->   "%lA_load_118 = load float* %lA_addr_119, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5440 'load' 'lA_load_118' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_776 : Operation 5441 [1/1] (0.00ns)   --->   "%tmp_24_118 = or i16 %tmp_19, 119" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5441 'or' 'tmp_24_118' <Predicate = true> <Delay = 0.00>
ST_776 : Operation 5442 [1/1] (0.00ns)   --->   "%tmp_25_118 = zext i16 %tmp_24_118 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5442 'zext' 'tmp_25_118' <Predicate = true> <Delay = 0.00>
ST_776 : Operation 5443 [1/1] (0.00ns)   --->   "%lA_addr_120 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_118" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5443 'getelementptr' 'lA_addr_120' <Predicate = true> <Delay = 0.00>
ST_776 : Operation 5444 [2/2] (1.23ns)   --->   "%lA_load_119 = load float* %lA_addr_120, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5444 'load' 'lA_load_119' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 777 <SV = 371> <Delay = 7.01>
ST_777 : Operation 5445 [2/4] (6.43ns)   --->   "%tmp_29_56 = fadd float %tmp_29_55, %tmp_28_56" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5445 'fadd' 'tmp_29_56' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_777 : Operation 5446 [1/1] (1.23ns)   --->   "store float %tmp_27_101, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 102), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5446 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_777 : Operation 5447 [1/1] (1.23ns)   --->   "store float %tmp_27_102, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 103), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5447 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_777 : Operation 5448 [1/4] (6.43ns)   --->   "%tmp_27_103 = fadd float %ls_load_105, %tmp_26_103" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5448 'fadd' 'tmp_27_103' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_777 : Operation 5449 [1/4] (6.43ns)   --->   "%tmp_27_104 = fadd float %ls_load_106, %tmp_26_104" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5449 'fadd' 'tmp_27_104' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_777 : Operation 5450 [2/4] (6.43ns)   --->   "%tmp_27_105 = fadd float %ls_load_107, %tmp_26_105" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5450 'fadd' 'tmp_27_105' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_777 : Operation 5451 [2/4] (6.43ns)   --->   "%tmp_27_106 = fadd float %ls_load_108, %tmp_26_106" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5451 'fadd' 'tmp_27_106' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_777 : Operation 5452 [3/4] (6.43ns)   --->   "%tmp_27_107 = fadd float %ls_load_109, %tmp_26_107" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5452 'fadd' 'tmp_27_107' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_777 : Operation 5453 [3/4] (6.43ns)   --->   "%tmp_27_108 = fadd float %ls_load_110, %tmp_26_108" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5453 'fadd' 'tmp_27_108' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_777 : Operation 5454 [4/4] (6.43ns)   --->   "%tmp_27_109 = fadd float %ls_load_111, %tmp_26_109" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5454 'fadd' 'tmp_27_109' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_777 : Operation 5455 [4/4] (6.43ns)   --->   "%tmp_27_110 = fadd float %ls_load_112, %tmp_26_110" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5455 'fadd' 'tmp_27_110' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_777 : Operation 5456 [1/3] (7.01ns)   --->   "%tmp_26_111 = fmul float %lr_load, %lA_load_112" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5456 'fmul' 'tmp_26_111' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_777 : Operation 5457 [1/3] (7.01ns)   --->   "%tmp_28_111 = fmul float %lA_load_112, %lp_load_112" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5457 'fmul' 'tmp_28_111' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_777 : Operation 5458 [1/3] (7.01ns)   --->   "%tmp_26_112 = fmul float %lr_load, %lA_load_113" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5458 'fmul' 'tmp_26_112' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_777 : Operation 5459 [1/3] (7.01ns)   --->   "%tmp_28_112 = fmul float %lA_load_113, %lp_load_113" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5459 'fmul' 'tmp_28_112' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_777 : Operation 5460 [2/3] (7.01ns)   --->   "%tmp_26_113 = fmul float %lr_load, %lA_load_114" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5460 'fmul' 'tmp_26_113' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_777 : Operation 5461 [2/3] (7.01ns)   --->   "%tmp_28_113 = fmul float %lA_load_114, %lp_load_114" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5461 'fmul' 'tmp_28_113' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_777 : Operation 5462 [2/3] (7.01ns)   --->   "%tmp_26_114 = fmul float %lr_load, %lA_load_115" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5462 'fmul' 'tmp_26_114' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_777 : Operation 5463 [2/3] (7.01ns)   --->   "%tmp_28_114 = fmul float %lA_load_115, %lp_load_115" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5463 'fmul' 'tmp_28_114' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_777 : Operation 5464 [3/3] (7.01ns)   --->   "%tmp_26_115 = fmul float %lr_load, %lA_load_116" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5464 'fmul' 'tmp_26_115' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_777 : Operation 5465 [3/3] (7.01ns)   --->   "%tmp_28_115 = fmul float %lA_load_116, %lp_load_116" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5465 'fmul' 'tmp_28_115' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_777 : Operation 5466 [3/3] (7.01ns)   --->   "%tmp_26_116 = fmul float %lr_load, %lA_load_117" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5466 'fmul' 'tmp_26_116' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_777 : Operation 5467 [3/3] (7.01ns)   --->   "%tmp_28_116 = fmul float %lA_load_117, %lp_load_117" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5467 'fmul' 'tmp_28_116' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_777 : Operation 5468 [1/2] (1.23ns)   --->   "%lA_load_118 = load float* %lA_addr_119, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5468 'load' 'lA_load_118' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_777 : Operation 5469 [1/2] (1.23ns)   --->   "%lA_load_119 = load float* %lA_addr_120, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5469 'load' 'lA_load_119' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_777 : Operation 5470 [1/1] (0.00ns)   --->   "%tmp_24_119 = or i16 %tmp_19, 120" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5470 'or' 'tmp_24_119' <Predicate = true> <Delay = 0.00>
ST_777 : Operation 5471 [1/1] (0.00ns)   --->   "%tmp_25_119 = zext i16 %tmp_24_119 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5471 'zext' 'tmp_25_119' <Predicate = true> <Delay = 0.00>
ST_777 : Operation 5472 [1/1] (0.00ns)   --->   "%lA_addr_121 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_119" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5472 'getelementptr' 'lA_addr_121' <Predicate = true> <Delay = 0.00>
ST_777 : Operation 5473 [2/2] (1.23ns)   --->   "%lA_load_120 = load float* %lA_addr_121, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5473 'load' 'lA_load_120' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_777 : Operation 5474 [1/1] (0.00ns)   --->   "%tmp_24_120 = or i16 %tmp_19, 121" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5474 'or' 'tmp_24_120' <Predicate = true> <Delay = 0.00>
ST_777 : Operation 5475 [1/1] (0.00ns)   --->   "%tmp_25_120 = zext i16 %tmp_24_120 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5475 'zext' 'tmp_25_120' <Predicate = true> <Delay = 0.00>
ST_777 : Operation 5476 [1/1] (0.00ns)   --->   "%lA_addr_122 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_120" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5476 'getelementptr' 'lA_addr_122' <Predicate = true> <Delay = 0.00>
ST_777 : Operation 5477 [2/2] (1.23ns)   --->   "%lA_load_121 = load float* %lA_addr_122, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5477 'load' 'lA_load_121' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 778 <SV = 372> <Delay = 7.01>
ST_778 : Operation 5478 [1/4] (6.43ns)   --->   "%tmp_29_56 = fadd float %tmp_29_55, %tmp_28_56" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5478 'fadd' 'tmp_29_56' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_778 : Operation 5479 [1/1] (1.23ns)   --->   "store float %tmp_27_103, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 104), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5479 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_778 : Operation 5480 [1/1] (1.23ns)   --->   "store float %tmp_27_104, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 105), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5480 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_778 : Operation 5481 [1/4] (6.43ns)   --->   "%tmp_27_105 = fadd float %ls_load_107, %tmp_26_105" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5481 'fadd' 'tmp_27_105' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_778 : Operation 5482 [1/4] (6.43ns)   --->   "%tmp_27_106 = fadd float %ls_load_108, %tmp_26_106" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5482 'fadd' 'tmp_27_106' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_778 : Operation 5483 [2/4] (6.43ns)   --->   "%tmp_27_107 = fadd float %ls_load_109, %tmp_26_107" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5483 'fadd' 'tmp_27_107' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_778 : Operation 5484 [2/4] (6.43ns)   --->   "%tmp_27_108 = fadd float %ls_load_110, %tmp_26_108" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5484 'fadd' 'tmp_27_108' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_778 : Operation 5485 [3/4] (6.43ns)   --->   "%tmp_27_109 = fadd float %ls_load_111, %tmp_26_109" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5485 'fadd' 'tmp_27_109' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_778 : Operation 5486 [3/4] (6.43ns)   --->   "%tmp_27_110 = fadd float %ls_load_112, %tmp_26_110" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5486 'fadd' 'tmp_27_110' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_778 : Operation 5487 [4/4] (6.43ns)   --->   "%tmp_27_111 = fadd float %ls_load_113, %tmp_26_111" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5487 'fadd' 'tmp_27_111' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_778 : Operation 5488 [4/4] (6.43ns)   --->   "%tmp_27_112 = fadd float %ls_load_114, %tmp_26_112" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5488 'fadd' 'tmp_27_112' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_778 : Operation 5489 [1/3] (7.01ns)   --->   "%tmp_26_113 = fmul float %lr_load, %lA_load_114" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5489 'fmul' 'tmp_26_113' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_778 : Operation 5490 [1/3] (7.01ns)   --->   "%tmp_28_113 = fmul float %lA_load_114, %lp_load_114" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5490 'fmul' 'tmp_28_113' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_778 : Operation 5491 [1/3] (7.01ns)   --->   "%tmp_26_114 = fmul float %lr_load, %lA_load_115" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5491 'fmul' 'tmp_26_114' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_778 : Operation 5492 [1/3] (7.01ns)   --->   "%tmp_28_114 = fmul float %lA_load_115, %lp_load_115" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5492 'fmul' 'tmp_28_114' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_778 : Operation 5493 [2/3] (7.01ns)   --->   "%tmp_26_115 = fmul float %lr_load, %lA_load_116" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5493 'fmul' 'tmp_26_115' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_778 : Operation 5494 [2/3] (7.01ns)   --->   "%tmp_28_115 = fmul float %lA_load_116, %lp_load_116" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5494 'fmul' 'tmp_28_115' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_778 : Operation 5495 [2/3] (7.01ns)   --->   "%tmp_26_116 = fmul float %lr_load, %lA_load_117" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5495 'fmul' 'tmp_26_116' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_778 : Operation 5496 [2/3] (7.01ns)   --->   "%tmp_28_116 = fmul float %lA_load_117, %lp_load_117" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5496 'fmul' 'tmp_28_116' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_778 : Operation 5497 [3/3] (7.01ns)   --->   "%tmp_26_117 = fmul float %lr_load, %lA_load_118" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5497 'fmul' 'tmp_26_117' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_778 : Operation 5498 [3/3] (7.01ns)   --->   "%tmp_28_117 = fmul float %lA_load_118, %lp_load_118" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5498 'fmul' 'tmp_28_117' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_778 : Operation 5499 [3/3] (7.01ns)   --->   "%tmp_26_118 = fmul float %lr_load, %lA_load_119" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5499 'fmul' 'tmp_26_118' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_778 : Operation 5500 [3/3] (7.01ns)   --->   "%tmp_28_118 = fmul float %lA_load_119, %lp_load_119" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5500 'fmul' 'tmp_28_118' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_778 : Operation 5501 [1/2] (1.23ns)   --->   "%lA_load_120 = load float* %lA_addr_121, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5501 'load' 'lA_load_120' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_778 : Operation 5502 [1/2] (1.23ns)   --->   "%lA_load_121 = load float* %lA_addr_122, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5502 'load' 'lA_load_121' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_778 : Operation 5503 [1/1] (0.00ns)   --->   "%tmp_24_121 = or i16 %tmp_19, 122" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5503 'or' 'tmp_24_121' <Predicate = true> <Delay = 0.00>
ST_778 : Operation 5504 [1/1] (0.00ns)   --->   "%tmp_25_121 = zext i16 %tmp_24_121 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5504 'zext' 'tmp_25_121' <Predicate = true> <Delay = 0.00>
ST_778 : Operation 5505 [1/1] (0.00ns)   --->   "%lA_addr_123 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_121" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5505 'getelementptr' 'lA_addr_123' <Predicate = true> <Delay = 0.00>
ST_778 : Operation 5506 [2/2] (1.23ns)   --->   "%lA_load_122 = load float* %lA_addr_123, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5506 'load' 'lA_load_122' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_778 : Operation 5507 [1/1] (0.00ns)   --->   "%tmp_24_122 = or i16 %tmp_19, 123" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5507 'or' 'tmp_24_122' <Predicate = true> <Delay = 0.00>
ST_778 : Operation 5508 [1/1] (0.00ns)   --->   "%tmp_25_122 = zext i16 %tmp_24_122 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5508 'zext' 'tmp_25_122' <Predicate = true> <Delay = 0.00>
ST_778 : Operation 5509 [1/1] (0.00ns)   --->   "%lA_addr_124 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_122" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5509 'getelementptr' 'lA_addr_124' <Predicate = true> <Delay = 0.00>
ST_778 : Operation 5510 [2/2] (1.23ns)   --->   "%lA_load_123 = load float* %lA_addr_124, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5510 'load' 'lA_load_123' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 779 <SV = 373> <Delay = 7.01>
ST_779 : Operation 5511 [4/4] (6.43ns)   --->   "%tmp_29_57 = fadd float %tmp_29_56, %tmp_28_57" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5511 'fadd' 'tmp_29_57' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_779 : Operation 5512 [1/1] (1.23ns)   --->   "store float %tmp_27_105, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 106), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5512 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_779 : Operation 5513 [1/1] (1.23ns)   --->   "store float %tmp_27_106, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 107), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5513 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_779 : Operation 5514 [1/4] (6.43ns)   --->   "%tmp_27_107 = fadd float %ls_load_109, %tmp_26_107" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5514 'fadd' 'tmp_27_107' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_779 : Operation 5515 [1/4] (6.43ns)   --->   "%tmp_27_108 = fadd float %ls_load_110, %tmp_26_108" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5515 'fadd' 'tmp_27_108' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_779 : Operation 5516 [2/4] (6.43ns)   --->   "%tmp_27_109 = fadd float %ls_load_111, %tmp_26_109" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5516 'fadd' 'tmp_27_109' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_779 : Operation 5517 [2/4] (6.43ns)   --->   "%tmp_27_110 = fadd float %ls_load_112, %tmp_26_110" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5517 'fadd' 'tmp_27_110' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_779 : Operation 5518 [3/4] (6.43ns)   --->   "%tmp_27_111 = fadd float %ls_load_113, %tmp_26_111" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5518 'fadd' 'tmp_27_111' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_779 : Operation 5519 [3/4] (6.43ns)   --->   "%tmp_27_112 = fadd float %ls_load_114, %tmp_26_112" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5519 'fadd' 'tmp_27_112' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_779 : Operation 5520 [4/4] (6.43ns)   --->   "%tmp_27_113 = fadd float %ls_load_115, %tmp_26_113" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5520 'fadd' 'tmp_27_113' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_779 : Operation 5521 [4/4] (6.43ns)   --->   "%tmp_27_114 = fadd float %ls_load_116, %tmp_26_114" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5521 'fadd' 'tmp_27_114' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_779 : Operation 5522 [1/3] (7.01ns)   --->   "%tmp_26_115 = fmul float %lr_load, %lA_load_116" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5522 'fmul' 'tmp_26_115' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_779 : Operation 5523 [1/3] (7.01ns)   --->   "%tmp_28_115 = fmul float %lA_load_116, %lp_load_116" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5523 'fmul' 'tmp_28_115' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_779 : Operation 5524 [1/3] (7.01ns)   --->   "%tmp_26_116 = fmul float %lr_load, %lA_load_117" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5524 'fmul' 'tmp_26_116' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_779 : Operation 5525 [1/3] (7.01ns)   --->   "%tmp_28_116 = fmul float %lA_load_117, %lp_load_117" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5525 'fmul' 'tmp_28_116' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_779 : Operation 5526 [2/3] (7.01ns)   --->   "%tmp_26_117 = fmul float %lr_load, %lA_load_118" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5526 'fmul' 'tmp_26_117' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_779 : Operation 5527 [2/3] (7.01ns)   --->   "%tmp_28_117 = fmul float %lA_load_118, %lp_load_118" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5527 'fmul' 'tmp_28_117' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_779 : Operation 5528 [2/3] (7.01ns)   --->   "%tmp_26_118 = fmul float %lr_load, %lA_load_119" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5528 'fmul' 'tmp_26_118' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_779 : Operation 5529 [2/3] (7.01ns)   --->   "%tmp_28_118 = fmul float %lA_load_119, %lp_load_119" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5529 'fmul' 'tmp_28_118' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_779 : Operation 5530 [3/3] (7.01ns)   --->   "%tmp_26_119 = fmul float %lr_load, %lA_load_120" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5530 'fmul' 'tmp_26_119' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_779 : Operation 5531 [3/3] (7.01ns)   --->   "%tmp_28_119 = fmul float %lA_load_120, %lp_load_120" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5531 'fmul' 'tmp_28_119' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_779 : Operation 5532 [3/3] (7.01ns)   --->   "%tmp_26_120 = fmul float %lr_load, %lA_load_121" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5532 'fmul' 'tmp_26_120' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_779 : Operation 5533 [3/3] (7.01ns)   --->   "%tmp_28_120 = fmul float %lA_load_121, %lp_load_121" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5533 'fmul' 'tmp_28_120' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_779 : Operation 5534 [1/2] (1.23ns)   --->   "%lA_load_122 = load float* %lA_addr_123, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5534 'load' 'lA_load_122' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_779 : Operation 5535 [1/2] (1.23ns)   --->   "%lA_load_123 = load float* %lA_addr_124, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5535 'load' 'lA_load_123' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_779 : Operation 5536 [1/1] (0.00ns)   --->   "%tmp_24_123 = or i16 %tmp_19, 124" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5536 'or' 'tmp_24_123' <Predicate = true> <Delay = 0.00>
ST_779 : Operation 5537 [1/1] (0.00ns)   --->   "%tmp_25_123 = zext i16 %tmp_24_123 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5537 'zext' 'tmp_25_123' <Predicate = true> <Delay = 0.00>
ST_779 : Operation 5538 [1/1] (0.00ns)   --->   "%lA_addr_125 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_123" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5538 'getelementptr' 'lA_addr_125' <Predicate = true> <Delay = 0.00>
ST_779 : Operation 5539 [2/2] (1.23ns)   --->   "%lA_load_124 = load float* %lA_addr_125, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5539 'load' 'lA_load_124' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_779 : Operation 5540 [1/1] (0.00ns)   --->   "%tmp_24_124 = or i16 %tmp_19, 125" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5540 'or' 'tmp_24_124' <Predicate = true> <Delay = 0.00>
ST_779 : Operation 5541 [1/1] (0.00ns)   --->   "%tmp_25_124 = zext i16 %tmp_24_124 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5541 'zext' 'tmp_25_124' <Predicate = true> <Delay = 0.00>
ST_779 : Operation 5542 [1/1] (0.00ns)   --->   "%lA_addr_126 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_124" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5542 'getelementptr' 'lA_addr_126' <Predicate = true> <Delay = 0.00>
ST_779 : Operation 5543 [2/2] (1.23ns)   --->   "%lA_load_125 = load float* %lA_addr_126, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5543 'load' 'lA_load_125' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 780 <SV = 374> <Delay = 7.01>
ST_780 : Operation 5544 [3/4] (6.43ns)   --->   "%tmp_29_57 = fadd float %tmp_29_56, %tmp_28_57" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5544 'fadd' 'tmp_29_57' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_780 : Operation 5545 [1/1] (1.23ns)   --->   "store float %tmp_27_107, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 108), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5545 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_780 : Operation 5546 [1/1] (1.23ns)   --->   "store float %tmp_27_108, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 109), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5546 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_780 : Operation 5547 [1/4] (6.43ns)   --->   "%tmp_27_109 = fadd float %ls_load_111, %tmp_26_109" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5547 'fadd' 'tmp_27_109' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_780 : Operation 5548 [1/4] (6.43ns)   --->   "%tmp_27_110 = fadd float %ls_load_112, %tmp_26_110" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5548 'fadd' 'tmp_27_110' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_780 : Operation 5549 [2/4] (6.43ns)   --->   "%tmp_27_111 = fadd float %ls_load_113, %tmp_26_111" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5549 'fadd' 'tmp_27_111' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_780 : Operation 5550 [2/4] (6.43ns)   --->   "%tmp_27_112 = fadd float %ls_load_114, %tmp_26_112" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5550 'fadd' 'tmp_27_112' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_780 : Operation 5551 [3/4] (6.43ns)   --->   "%tmp_27_113 = fadd float %ls_load_115, %tmp_26_113" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5551 'fadd' 'tmp_27_113' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_780 : Operation 5552 [3/4] (6.43ns)   --->   "%tmp_27_114 = fadd float %ls_load_116, %tmp_26_114" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5552 'fadd' 'tmp_27_114' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_780 : Operation 5553 [4/4] (6.43ns)   --->   "%tmp_27_115 = fadd float %ls_load_117, %tmp_26_115" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5553 'fadd' 'tmp_27_115' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_780 : Operation 5554 [4/4] (6.43ns)   --->   "%tmp_27_116 = fadd float %ls_load_118, %tmp_26_116" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5554 'fadd' 'tmp_27_116' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_780 : Operation 5555 [1/3] (7.01ns)   --->   "%tmp_26_117 = fmul float %lr_load, %lA_load_118" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5555 'fmul' 'tmp_26_117' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_780 : Operation 5556 [1/3] (7.01ns)   --->   "%tmp_28_117 = fmul float %lA_load_118, %lp_load_118" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5556 'fmul' 'tmp_28_117' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_780 : Operation 5557 [1/3] (7.01ns)   --->   "%tmp_26_118 = fmul float %lr_load, %lA_load_119" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5557 'fmul' 'tmp_26_118' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_780 : Operation 5558 [1/3] (7.01ns)   --->   "%tmp_28_118 = fmul float %lA_load_119, %lp_load_119" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5558 'fmul' 'tmp_28_118' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_780 : Operation 5559 [2/3] (7.01ns)   --->   "%tmp_26_119 = fmul float %lr_load, %lA_load_120" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5559 'fmul' 'tmp_26_119' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_780 : Operation 5560 [2/3] (7.01ns)   --->   "%tmp_28_119 = fmul float %lA_load_120, %lp_load_120" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5560 'fmul' 'tmp_28_119' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_780 : Operation 5561 [2/3] (7.01ns)   --->   "%tmp_26_120 = fmul float %lr_load, %lA_load_121" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5561 'fmul' 'tmp_26_120' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_780 : Operation 5562 [2/3] (7.01ns)   --->   "%tmp_28_120 = fmul float %lA_load_121, %lp_load_121" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5562 'fmul' 'tmp_28_120' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_780 : Operation 5563 [3/3] (7.01ns)   --->   "%tmp_26_121 = fmul float %lr_load, %lA_load_122" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5563 'fmul' 'tmp_26_121' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_780 : Operation 5564 [3/3] (7.01ns)   --->   "%tmp_28_121 = fmul float %lA_load_122, %lp_load_122" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5564 'fmul' 'tmp_28_121' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_780 : Operation 5565 [3/3] (7.01ns)   --->   "%tmp_26_122 = fmul float %lr_load, %lA_load_123" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5565 'fmul' 'tmp_26_122' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_780 : Operation 5566 [3/3] (7.01ns)   --->   "%tmp_28_122 = fmul float %lA_load_123, %lp_load_123" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5566 'fmul' 'tmp_28_122' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_780 : Operation 5567 [1/2] (1.23ns)   --->   "%lA_load_124 = load float* %lA_addr_125, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5567 'load' 'lA_load_124' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_780 : Operation 5568 [1/2] (1.23ns)   --->   "%lA_load_125 = load float* %lA_addr_126, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5568 'load' 'lA_load_125' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_780 : Operation 5569 [1/1] (0.00ns)   --->   "%tmp_24_125 = or i16 %tmp_19, 126" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5569 'or' 'tmp_24_125' <Predicate = true> <Delay = 0.00>
ST_780 : Operation 5570 [1/1] (0.00ns)   --->   "%tmp_25_125 = zext i16 %tmp_24_125 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5570 'zext' 'tmp_25_125' <Predicate = true> <Delay = 0.00>
ST_780 : Operation 5571 [1/1] (0.00ns)   --->   "%lA_addr_127 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_125" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5571 'getelementptr' 'lA_addr_127' <Predicate = true> <Delay = 0.00>
ST_780 : Operation 5572 [2/2] (1.23ns)   --->   "%lA_load_126 = load float* %lA_addr_127, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5572 'load' 'lA_load_126' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_780 : Operation 5573 [1/1] (0.00ns)   --->   "%tmp_24_126 = or i16 %tmp_19, 127" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5573 'or' 'tmp_24_126' <Predicate = true> <Delay = 0.00>
ST_780 : Operation 5574 [1/1] (0.00ns)   --->   "%tmp_25_126 = zext i16 %tmp_24_126 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5574 'zext' 'tmp_25_126' <Predicate = true> <Delay = 0.00>
ST_780 : Operation 5575 [1/1] (0.00ns)   --->   "%lA_addr_128 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_126" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5575 'getelementptr' 'lA_addr_128' <Predicate = true> <Delay = 0.00>
ST_780 : Operation 5576 [2/2] (1.23ns)   --->   "%lA_load_127 = load float* %lA_addr_128, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5576 'load' 'lA_load_127' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 781 <SV = 375> <Delay = 7.01>
ST_781 : Operation 5577 [2/4] (6.43ns)   --->   "%tmp_29_57 = fadd float %tmp_29_56, %tmp_28_57" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5577 'fadd' 'tmp_29_57' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_781 : Operation 5578 [1/1] (1.23ns)   --->   "store float %tmp_27_109, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 110), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5578 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_781 : Operation 5579 [1/1] (1.23ns)   --->   "store float %tmp_27_110, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 111), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5579 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_781 : Operation 5580 [1/4] (6.43ns)   --->   "%tmp_27_111 = fadd float %ls_load_113, %tmp_26_111" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5580 'fadd' 'tmp_27_111' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_781 : Operation 5581 [1/4] (6.43ns)   --->   "%tmp_27_112 = fadd float %ls_load_114, %tmp_26_112" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5581 'fadd' 'tmp_27_112' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_781 : Operation 5582 [2/4] (6.43ns)   --->   "%tmp_27_113 = fadd float %ls_load_115, %tmp_26_113" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5582 'fadd' 'tmp_27_113' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_781 : Operation 5583 [2/4] (6.43ns)   --->   "%tmp_27_114 = fadd float %ls_load_116, %tmp_26_114" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5583 'fadd' 'tmp_27_114' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_781 : Operation 5584 [3/4] (6.43ns)   --->   "%tmp_27_115 = fadd float %ls_load_117, %tmp_26_115" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5584 'fadd' 'tmp_27_115' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_781 : Operation 5585 [3/4] (6.43ns)   --->   "%tmp_27_116 = fadd float %ls_load_118, %tmp_26_116" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5585 'fadd' 'tmp_27_116' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_781 : Operation 5586 [4/4] (6.43ns)   --->   "%tmp_27_117 = fadd float %ls_load_119, %tmp_26_117" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5586 'fadd' 'tmp_27_117' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_781 : Operation 5587 [4/4] (6.43ns)   --->   "%tmp_27_118 = fadd float %ls_load_120, %tmp_26_118" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5587 'fadd' 'tmp_27_118' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_781 : Operation 5588 [1/3] (7.01ns)   --->   "%tmp_26_119 = fmul float %lr_load, %lA_load_120" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5588 'fmul' 'tmp_26_119' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_781 : Operation 5589 [1/3] (7.01ns)   --->   "%tmp_28_119 = fmul float %lA_load_120, %lp_load_120" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5589 'fmul' 'tmp_28_119' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_781 : Operation 5590 [1/3] (7.01ns)   --->   "%tmp_26_120 = fmul float %lr_load, %lA_load_121" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5590 'fmul' 'tmp_26_120' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_781 : Operation 5591 [1/3] (7.01ns)   --->   "%tmp_28_120 = fmul float %lA_load_121, %lp_load_121" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5591 'fmul' 'tmp_28_120' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_781 : Operation 5592 [2/3] (7.01ns)   --->   "%tmp_26_121 = fmul float %lr_load, %lA_load_122" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5592 'fmul' 'tmp_26_121' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_781 : Operation 5593 [2/3] (7.01ns)   --->   "%tmp_28_121 = fmul float %lA_load_122, %lp_load_122" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5593 'fmul' 'tmp_28_121' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_781 : Operation 5594 [2/3] (7.01ns)   --->   "%tmp_26_122 = fmul float %lr_load, %lA_load_123" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5594 'fmul' 'tmp_26_122' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_781 : Operation 5595 [2/3] (7.01ns)   --->   "%tmp_28_122 = fmul float %lA_load_123, %lp_load_123" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5595 'fmul' 'tmp_28_122' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_781 : Operation 5596 [3/3] (7.01ns)   --->   "%tmp_26_123 = fmul float %lr_load, %lA_load_124" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5596 'fmul' 'tmp_26_123' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_781 : Operation 5597 [3/3] (7.01ns)   --->   "%tmp_28_123 = fmul float %lA_load_124, %lp_load_124" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5597 'fmul' 'tmp_28_123' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_781 : Operation 5598 [3/3] (7.01ns)   --->   "%tmp_26_124 = fmul float %lr_load, %lA_load_125" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5598 'fmul' 'tmp_26_124' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_781 : Operation 5599 [3/3] (7.01ns)   --->   "%tmp_28_124 = fmul float %lA_load_125, %lp_load_125" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5599 'fmul' 'tmp_28_124' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_781 : Operation 5600 [1/2] (1.23ns)   --->   "%lA_load_126 = load float* %lA_addr_127, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5600 'load' 'lA_load_126' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_781 : Operation 5601 [1/2] (1.23ns)   --->   "%lA_load_127 = load float* %lA_addr_128, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5601 'load' 'lA_load_127' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_781 : Operation 5602 [1/1] (0.00ns)   --->   "%tmp_24_127 = or i16 %tmp_19, 128" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5602 'or' 'tmp_24_127' <Predicate = true> <Delay = 0.00>
ST_781 : Operation 5603 [1/1] (0.00ns)   --->   "%tmp_25_127 = zext i16 %tmp_24_127 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5603 'zext' 'tmp_25_127' <Predicate = true> <Delay = 0.00>
ST_781 : Operation 5604 [1/1] (0.00ns)   --->   "%lA_addr_129 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_127" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5604 'getelementptr' 'lA_addr_129' <Predicate = true> <Delay = 0.00>
ST_781 : Operation 5605 [2/2] (1.23ns)   --->   "%lA_load_128 = load float* %lA_addr_129, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5605 'load' 'lA_load_128' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_781 : Operation 5606 [1/1] (0.00ns)   --->   "%tmp_24_128 = or i16 %tmp_19, 129" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5606 'or' 'tmp_24_128' <Predicate = true> <Delay = 0.00>
ST_781 : Operation 5607 [1/1] (0.00ns)   --->   "%tmp_25_128 = zext i16 %tmp_24_128 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5607 'zext' 'tmp_25_128' <Predicate = true> <Delay = 0.00>
ST_781 : Operation 5608 [1/1] (0.00ns)   --->   "%lA_addr_130 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_128" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5608 'getelementptr' 'lA_addr_130' <Predicate = true> <Delay = 0.00>
ST_781 : Operation 5609 [2/2] (1.23ns)   --->   "%lA_load_129 = load float* %lA_addr_130, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5609 'load' 'lA_load_129' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 782 <SV = 376> <Delay = 7.01>
ST_782 : Operation 5610 [1/4] (6.43ns)   --->   "%tmp_29_57 = fadd float %tmp_29_56, %tmp_28_57" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5610 'fadd' 'tmp_29_57' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_782 : Operation 5611 [1/1] (1.23ns)   --->   "store float %tmp_27_111, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 112), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5611 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_782 : Operation 5612 [1/1] (1.23ns)   --->   "store float %tmp_27_112, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 113), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5612 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_782 : Operation 5613 [1/4] (6.43ns)   --->   "%tmp_27_113 = fadd float %ls_load_115, %tmp_26_113" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5613 'fadd' 'tmp_27_113' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_782 : Operation 5614 [1/4] (6.43ns)   --->   "%tmp_27_114 = fadd float %ls_load_116, %tmp_26_114" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5614 'fadd' 'tmp_27_114' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_782 : Operation 5615 [2/4] (6.43ns)   --->   "%tmp_27_115 = fadd float %ls_load_117, %tmp_26_115" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5615 'fadd' 'tmp_27_115' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_782 : Operation 5616 [2/4] (6.43ns)   --->   "%tmp_27_116 = fadd float %ls_load_118, %tmp_26_116" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5616 'fadd' 'tmp_27_116' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_782 : Operation 5617 [3/4] (6.43ns)   --->   "%tmp_27_117 = fadd float %ls_load_119, %tmp_26_117" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5617 'fadd' 'tmp_27_117' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_782 : Operation 5618 [3/4] (6.43ns)   --->   "%tmp_27_118 = fadd float %ls_load_120, %tmp_26_118" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5618 'fadd' 'tmp_27_118' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_782 : Operation 5619 [4/4] (6.43ns)   --->   "%tmp_27_119 = fadd float %ls_load_121, %tmp_26_119" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5619 'fadd' 'tmp_27_119' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_782 : Operation 5620 [4/4] (6.43ns)   --->   "%tmp_27_120 = fadd float %ls_load_122, %tmp_26_120" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5620 'fadd' 'tmp_27_120' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_782 : Operation 5621 [1/3] (7.01ns)   --->   "%tmp_26_121 = fmul float %lr_load, %lA_load_122" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5621 'fmul' 'tmp_26_121' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_782 : Operation 5622 [1/3] (7.01ns)   --->   "%tmp_28_121 = fmul float %lA_load_122, %lp_load_122" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5622 'fmul' 'tmp_28_121' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_782 : Operation 5623 [1/3] (7.01ns)   --->   "%tmp_26_122 = fmul float %lr_load, %lA_load_123" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5623 'fmul' 'tmp_26_122' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_782 : Operation 5624 [1/3] (7.01ns)   --->   "%tmp_28_122 = fmul float %lA_load_123, %lp_load_123" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5624 'fmul' 'tmp_28_122' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_782 : Operation 5625 [2/3] (7.01ns)   --->   "%tmp_26_123 = fmul float %lr_load, %lA_load_124" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5625 'fmul' 'tmp_26_123' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_782 : Operation 5626 [2/3] (7.01ns)   --->   "%tmp_28_123 = fmul float %lA_load_124, %lp_load_124" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5626 'fmul' 'tmp_28_123' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_782 : Operation 5627 [2/3] (7.01ns)   --->   "%tmp_26_124 = fmul float %lr_load, %lA_load_125" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5627 'fmul' 'tmp_26_124' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_782 : Operation 5628 [2/3] (7.01ns)   --->   "%tmp_28_124 = fmul float %lA_load_125, %lp_load_125" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5628 'fmul' 'tmp_28_124' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_782 : Operation 5629 [3/3] (7.01ns)   --->   "%tmp_26_125 = fmul float %lr_load, %lA_load_126" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5629 'fmul' 'tmp_26_125' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_782 : Operation 5630 [3/3] (7.01ns)   --->   "%tmp_28_125 = fmul float %lA_load_126, %lp_load_126" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5630 'fmul' 'tmp_28_125' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_782 : Operation 5631 [3/3] (7.01ns)   --->   "%tmp_26_126 = fmul float %lr_load, %lA_load_127" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5631 'fmul' 'tmp_26_126' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_782 : Operation 5632 [3/3] (7.01ns)   --->   "%tmp_28_126 = fmul float %lA_load_127, %lp_load_127" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5632 'fmul' 'tmp_28_126' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_782 : Operation 5633 [1/2] (1.23ns)   --->   "%lA_load_128 = load float* %lA_addr_129, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5633 'load' 'lA_load_128' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_782 : Operation 5634 [1/2] (1.23ns)   --->   "%lA_load_129 = load float* %lA_addr_130, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5634 'load' 'lA_load_129' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_782 : Operation 5635 [1/1] (0.00ns)   --->   "%tmp_24_129 = or i16 %tmp_19, 130" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5635 'or' 'tmp_24_129' <Predicate = true> <Delay = 0.00>
ST_782 : Operation 5636 [1/1] (0.00ns)   --->   "%tmp_25_129 = zext i16 %tmp_24_129 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5636 'zext' 'tmp_25_129' <Predicate = true> <Delay = 0.00>
ST_782 : Operation 5637 [1/1] (0.00ns)   --->   "%lA_addr_131 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_129" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5637 'getelementptr' 'lA_addr_131' <Predicate = true> <Delay = 0.00>
ST_782 : Operation 5638 [2/2] (1.23ns)   --->   "%lA_load_130 = load float* %lA_addr_131, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5638 'load' 'lA_load_130' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_782 : Operation 5639 [1/1] (0.00ns)   --->   "%tmp_24_130 = or i16 %tmp_19, 131" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5639 'or' 'tmp_24_130' <Predicate = true> <Delay = 0.00>
ST_782 : Operation 5640 [1/1] (0.00ns)   --->   "%tmp_25_130 = zext i16 %tmp_24_130 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5640 'zext' 'tmp_25_130' <Predicate = true> <Delay = 0.00>
ST_782 : Operation 5641 [1/1] (0.00ns)   --->   "%lA_addr_132 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_130" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5641 'getelementptr' 'lA_addr_132' <Predicate = true> <Delay = 0.00>
ST_782 : Operation 5642 [2/2] (1.23ns)   --->   "%lA_load_131 = load float* %lA_addr_132, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5642 'load' 'lA_load_131' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 783 <SV = 377> <Delay = 7.01>
ST_783 : Operation 5643 [4/4] (6.43ns)   --->   "%tmp_29_58 = fadd float %tmp_29_57, %tmp_28_58" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5643 'fadd' 'tmp_29_58' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_783 : Operation 5644 [1/1] (1.23ns)   --->   "store float %tmp_27_113, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 114), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5644 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_783 : Operation 5645 [1/1] (1.23ns)   --->   "store float %tmp_27_114, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 115), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5645 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_783 : Operation 5646 [1/4] (6.43ns)   --->   "%tmp_27_115 = fadd float %ls_load_117, %tmp_26_115" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5646 'fadd' 'tmp_27_115' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_783 : Operation 5647 [1/4] (6.43ns)   --->   "%tmp_27_116 = fadd float %ls_load_118, %tmp_26_116" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5647 'fadd' 'tmp_27_116' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_783 : Operation 5648 [2/4] (6.43ns)   --->   "%tmp_27_117 = fadd float %ls_load_119, %tmp_26_117" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5648 'fadd' 'tmp_27_117' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_783 : Operation 5649 [2/4] (6.43ns)   --->   "%tmp_27_118 = fadd float %ls_load_120, %tmp_26_118" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5649 'fadd' 'tmp_27_118' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_783 : Operation 5650 [3/4] (6.43ns)   --->   "%tmp_27_119 = fadd float %ls_load_121, %tmp_26_119" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5650 'fadd' 'tmp_27_119' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_783 : Operation 5651 [3/4] (6.43ns)   --->   "%tmp_27_120 = fadd float %ls_load_122, %tmp_26_120" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5651 'fadd' 'tmp_27_120' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_783 : Operation 5652 [4/4] (6.43ns)   --->   "%tmp_27_121 = fadd float %ls_load_123, %tmp_26_121" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5652 'fadd' 'tmp_27_121' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_783 : Operation 5653 [4/4] (6.43ns)   --->   "%tmp_27_122 = fadd float %ls_load_124, %tmp_26_122" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5653 'fadd' 'tmp_27_122' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_783 : Operation 5654 [1/3] (7.01ns)   --->   "%tmp_26_123 = fmul float %lr_load, %lA_load_124" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5654 'fmul' 'tmp_26_123' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_783 : Operation 5655 [1/3] (7.01ns)   --->   "%tmp_28_123 = fmul float %lA_load_124, %lp_load_124" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5655 'fmul' 'tmp_28_123' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_783 : Operation 5656 [1/3] (7.01ns)   --->   "%tmp_26_124 = fmul float %lr_load, %lA_load_125" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5656 'fmul' 'tmp_26_124' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_783 : Operation 5657 [1/3] (7.01ns)   --->   "%tmp_28_124 = fmul float %lA_load_125, %lp_load_125" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5657 'fmul' 'tmp_28_124' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_783 : Operation 5658 [2/3] (7.01ns)   --->   "%tmp_26_125 = fmul float %lr_load, %lA_load_126" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5658 'fmul' 'tmp_26_125' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_783 : Operation 5659 [2/3] (7.01ns)   --->   "%tmp_28_125 = fmul float %lA_load_126, %lp_load_126" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5659 'fmul' 'tmp_28_125' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_783 : Operation 5660 [2/3] (7.01ns)   --->   "%tmp_26_126 = fmul float %lr_load, %lA_load_127" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5660 'fmul' 'tmp_26_126' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_783 : Operation 5661 [2/3] (7.01ns)   --->   "%tmp_28_126 = fmul float %lA_load_127, %lp_load_127" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5661 'fmul' 'tmp_28_126' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_783 : Operation 5662 [3/3] (7.01ns)   --->   "%tmp_26_127 = fmul float %lr_load, %lA_load_128" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5662 'fmul' 'tmp_26_127' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_783 : Operation 5663 [3/3] (7.01ns)   --->   "%tmp_28_127 = fmul float %lA_load_128, %lp_load_128" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5663 'fmul' 'tmp_28_127' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_783 : Operation 5664 [3/3] (7.01ns)   --->   "%tmp_26_128 = fmul float %lr_load, %lA_load_129" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5664 'fmul' 'tmp_26_128' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_783 : Operation 5665 [3/3] (7.01ns)   --->   "%tmp_28_128 = fmul float %lA_load_129, %lp_load_129" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5665 'fmul' 'tmp_28_128' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_783 : Operation 5666 [1/2] (1.23ns)   --->   "%lA_load_130 = load float* %lA_addr_131, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5666 'load' 'lA_load_130' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_783 : Operation 5667 [1/2] (1.23ns)   --->   "%lA_load_131 = load float* %lA_addr_132, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5667 'load' 'lA_load_131' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_783 : Operation 5668 [1/1] (0.00ns)   --->   "%tmp_24_131 = or i16 %tmp_19, 132" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5668 'or' 'tmp_24_131' <Predicate = true> <Delay = 0.00>
ST_783 : Operation 5669 [1/1] (0.00ns)   --->   "%tmp_25_131 = zext i16 %tmp_24_131 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5669 'zext' 'tmp_25_131' <Predicate = true> <Delay = 0.00>
ST_783 : Operation 5670 [1/1] (0.00ns)   --->   "%lA_addr_133 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_131" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5670 'getelementptr' 'lA_addr_133' <Predicate = true> <Delay = 0.00>
ST_783 : Operation 5671 [2/2] (1.23ns)   --->   "%lA_load_132 = load float* %lA_addr_133, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5671 'load' 'lA_load_132' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_783 : Operation 5672 [1/1] (0.00ns)   --->   "%tmp_24_132 = or i16 %tmp_19, 133" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5672 'or' 'tmp_24_132' <Predicate = true> <Delay = 0.00>
ST_783 : Operation 5673 [1/1] (0.00ns)   --->   "%tmp_25_132 = zext i16 %tmp_24_132 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5673 'zext' 'tmp_25_132' <Predicate = true> <Delay = 0.00>
ST_783 : Operation 5674 [1/1] (0.00ns)   --->   "%lA_addr_134 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_132" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5674 'getelementptr' 'lA_addr_134' <Predicate = true> <Delay = 0.00>
ST_783 : Operation 5675 [2/2] (1.23ns)   --->   "%lA_load_133 = load float* %lA_addr_134, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5675 'load' 'lA_load_133' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 784 <SV = 378> <Delay = 7.01>
ST_784 : Operation 5676 [3/4] (6.43ns)   --->   "%tmp_29_58 = fadd float %tmp_29_57, %tmp_28_58" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5676 'fadd' 'tmp_29_58' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_784 : Operation 5677 [1/1] (1.23ns)   --->   "store float %tmp_27_115, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 116), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5677 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_784 : Operation 5678 [1/1] (1.23ns)   --->   "store float %tmp_27_116, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 117), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5678 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_784 : Operation 5679 [1/4] (6.43ns)   --->   "%tmp_27_117 = fadd float %ls_load_119, %tmp_26_117" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5679 'fadd' 'tmp_27_117' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_784 : Operation 5680 [1/4] (6.43ns)   --->   "%tmp_27_118 = fadd float %ls_load_120, %tmp_26_118" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5680 'fadd' 'tmp_27_118' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_784 : Operation 5681 [2/4] (6.43ns)   --->   "%tmp_27_119 = fadd float %ls_load_121, %tmp_26_119" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5681 'fadd' 'tmp_27_119' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_784 : Operation 5682 [2/4] (6.43ns)   --->   "%tmp_27_120 = fadd float %ls_load_122, %tmp_26_120" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5682 'fadd' 'tmp_27_120' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_784 : Operation 5683 [3/4] (6.43ns)   --->   "%tmp_27_121 = fadd float %ls_load_123, %tmp_26_121" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5683 'fadd' 'tmp_27_121' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_784 : Operation 5684 [3/4] (6.43ns)   --->   "%tmp_27_122 = fadd float %ls_load_124, %tmp_26_122" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5684 'fadd' 'tmp_27_122' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_784 : Operation 5685 [4/4] (6.43ns)   --->   "%tmp_27_123 = fadd float %ls_load_125, %tmp_26_123" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5685 'fadd' 'tmp_27_123' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_784 : Operation 5686 [4/4] (6.43ns)   --->   "%tmp_27_124 = fadd float %ls_load_126, %tmp_26_124" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5686 'fadd' 'tmp_27_124' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_784 : Operation 5687 [1/3] (7.01ns)   --->   "%tmp_26_125 = fmul float %lr_load, %lA_load_126" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5687 'fmul' 'tmp_26_125' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_784 : Operation 5688 [1/3] (7.01ns)   --->   "%tmp_28_125 = fmul float %lA_load_126, %lp_load_126" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5688 'fmul' 'tmp_28_125' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_784 : Operation 5689 [1/3] (7.01ns)   --->   "%tmp_26_126 = fmul float %lr_load, %lA_load_127" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5689 'fmul' 'tmp_26_126' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_784 : Operation 5690 [1/3] (7.01ns)   --->   "%tmp_28_126 = fmul float %lA_load_127, %lp_load_127" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5690 'fmul' 'tmp_28_126' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_784 : Operation 5691 [2/3] (7.01ns)   --->   "%tmp_26_127 = fmul float %lr_load, %lA_load_128" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5691 'fmul' 'tmp_26_127' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_784 : Operation 5692 [2/3] (7.01ns)   --->   "%tmp_28_127 = fmul float %lA_load_128, %lp_load_128" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5692 'fmul' 'tmp_28_127' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_784 : Operation 5693 [2/3] (7.01ns)   --->   "%tmp_26_128 = fmul float %lr_load, %lA_load_129" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5693 'fmul' 'tmp_26_128' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_784 : Operation 5694 [2/3] (7.01ns)   --->   "%tmp_28_128 = fmul float %lA_load_129, %lp_load_129" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5694 'fmul' 'tmp_28_128' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_784 : Operation 5695 [3/3] (7.01ns)   --->   "%tmp_26_129 = fmul float %lr_load, %lA_load_130" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5695 'fmul' 'tmp_26_129' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_784 : Operation 5696 [3/3] (7.01ns)   --->   "%tmp_28_129 = fmul float %lA_load_130, %lp_load_130" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5696 'fmul' 'tmp_28_129' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_784 : Operation 5697 [3/3] (7.01ns)   --->   "%tmp_26_130 = fmul float %lr_load, %lA_load_131" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5697 'fmul' 'tmp_26_130' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_784 : Operation 5698 [3/3] (7.01ns)   --->   "%tmp_28_130 = fmul float %lA_load_131, %lp_load_131" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5698 'fmul' 'tmp_28_130' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_784 : Operation 5699 [1/2] (1.23ns)   --->   "%lA_load_132 = load float* %lA_addr_133, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5699 'load' 'lA_load_132' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_784 : Operation 5700 [1/2] (1.23ns)   --->   "%lA_load_133 = load float* %lA_addr_134, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5700 'load' 'lA_load_133' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_784 : Operation 5701 [1/1] (0.00ns)   --->   "%tmp_24_133 = or i16 %tmp_19, 134" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5701 'or' 'tmp_24_133' <Predicate = true> <Delay = 0.00>
ST_784 : Operation 5702 [1/1] (0.00ns)   --->   "%tmp_25_133 = zext i16 %tmp_24_133 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5702 'zext' 'tmp_25_133' <Predicate = true> <Delay = 0.00>
ST_784 : Operation 5703 [1/1] (0.00ns)   --->   "%lA_addr_135 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_133" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5703 'getelementptr' 'lA_addr_135' <Predicate = true> <Delay = 0.00>
ST_784 : Operation 5704 [2/2] (1.23ns)   --->   "%lA_load_134 = load float* %lA_addr_135, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5704 'load' 'lA_load_134' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_784 : Operation 5705 [1/1] (0.00ns)   --->   "%tmp_24_134 = or i16 %tmp_19, 135" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5705 'or' 'tmp_24_134' <Predicate = true> <Delay = 0.00>
ST_784 : Operation 5706 [1/1] (0.00ns)   --->   "%tmp_25_134 = zext i16 %tmp_24_134 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5706 'zext' 'tmp_25_134' <Predicate = true> <Delay = 0.00>
ST_784 : Operation 5707 [1/1] (0.00ns)   --->   "%lA_addr_136 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_134" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5707 'getelementptr' 'lA_addr_136' <Predicate = true> <Delay = 0.00>
ST_784 : Operation 5708 [2/2] (1.23ns)   --->   "%lA_load_135 = load float* %lA_addr_136, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5708 'load' 'lA_load_135' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 785 <SV = 379> <Delay = 7.01>
ST_785 : Operation 5709 [2/4] (6.43ns)   --->   "%tmp_29_58 = fadd float %tmp_29_57, %tmp_28_58" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5709 'fadd' 'tmp_29_58' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_785 : Operation 5710 [1/1] (1.23ns)   --->   "store float %tmp_27_117, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 118), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5710 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_785 : Operation 5711 [1/1] (1.23ns)   --->   "store float %tmp_27_118, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 119), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5711 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_785 : Operation 5712 [1/4] (6.43ns)   --->   "%tmp_27_119 = fadd float %ls_load_121, %tmp_26_119" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5712 'fadd' 'tmp_27_119' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_785 : Operation 5713 [1/4] (6.43ns)   --->   "%tmp_27_120 = fadd float %ls_load_122, %tmp_26_120" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5713 'fadd' 'tmp_27_120' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_785 : Operation 5714 [2/4] (6.43ns)   --->   "%tmp_27_121 = fadd float %ls_load_123, %tmp_26_121" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5714 'fadd' 'tmp_27_121' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_785 : Operation 5715 [2/4] (6.43ns)   --->   "%tmp_27_122 = fadd float %ls_load_124, %tmp_26_122" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5715 'fadd' 'tmp_27_122' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_785 : Operation 5716 [3/4] (6.43ns)   --->   "%tmp_27_123 = fadd float %ls_load_125, %tmp_26_123" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5716 'fadd' 'tmp_27_123' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_785 : Operation 5717 [3/4] (6.43ns)   --->   "%tmp_27_124 = fadd float %ls_load_126, %tmp_26_124" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5717 'fadd' 'tmp_27_124' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_785 : Operation 5718 [4/4] (6.43ns)   --->   "%tmp_27_125 = fadd float %ls_load_127, %tmp_26_125" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5718 'fadd' 'tmp_27_125' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_785 : Operation 5719 [4/4] (6.43ns)   --->   "%tmp_27_126 = fadd float %ls_load_128, %tmp_26_126" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5719 'fadd' 'tmp_27_126' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_785 : Operation 5720 [1/3] (7.01ns)   --->   "%tmp_26_127 = fmul float %lr_load, %lA_load_128" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5720 'fmul' 'tmp_26_127' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_785 : Operation 5721 [1/3] (7.01ns)   --->   "%tmp_28_127 = fmul float %lA_load_128, %lp_load_128" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5721 'fmul' 'tmp_28_127' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_785 : Operation 5722 [1/3] (7.01ns)   --->   "%tmp_26_128 = fmul float %lr_load, %lA_load_129" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5722 'fmul' 'tmp_26_128' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_785 : Operation 5723 [1/3] (7.01ns)   --->   "%tmp_28_128 = fmul float %lA_load_129, %lp_load_129" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5723 'fmul' 'tmp_28_128' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_785 : Operation 5724 [2/3] (7.01ns)   --->   "%tmp_26_129 = fmul float %lr_load, %lA_load_130" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5724 'fmul' 'tmp_26_129' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_785 : Operation 5725 [2/3] (7.01ns)   --->   "%tmp_28_129 = fmul float %lA_load_130, %lp_load_130" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5725 'fmul' 'tmp_28_129' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_785 : Operation 5726 [2/3] (7.01ns)   --->   "%tmp_26_130 = fmul float %lr_load, %lA_load_131" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5726 'fmul' 'tmp_26_130' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_785 : Operation 5727 [2/3] (7.01ns)   --->   "%tmp_28_130 = fmul float %lA_load_131, %lp_load_131" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5727 'fmul' 'tmp_28_130' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_785 : Operation 5728 [3/3] (7.01ns)   --->   "%tmp_26_131 = fmul float %lr_load, %lA_load_132" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5728 'fmul' 'tmp_26_131' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_785 : Operation 5729 [3/3] (7.01ns)   --->   "%tmp_28_131 = fmul float %lA_load_132, %lp_load_132" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5729 'fmul' 'tmp_28_131' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_785 : Operation 5730 [3/3] (7.01ns)   --->   "%tmp_26_132 = fmul float %lr_load, %lA_load_133" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5730 'fmul' 'tmp_26_132' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_785 : Operation 5731 [3/3] (7.01ns)   --->   "%tmp_28_132 = fmul float %lA_load_133, %lp_load_133" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5731 'fmul' 'tmp_28_132' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_785 : Operation 5732 [1/2] (1.23ns)   --->   "%lA_load_134 = load float* %lA_addr_135, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5732 'load' 'lA_load_134' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_785 : Operation 5733 [1/2] (1.23ns)   --->   "%lA_load_135 = load float* %lA_addr_136, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5733 'load' 'lA_load_135' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_785 : Operation 5734 [1/1] (0.00ns)   --->   "%tmp_24_135 = or i16 %tmp_19, 136" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5734 'or' 'tmp_24_135' <Predicate = true> <Delay = 0.00>
ST_785 : Operation 5735 [1/1] (0.00ns)   --->   "%tmp_25_135 = zext i16 %tmp_24_135 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5735 'zext' 'tmp_25_135' <Predicate = true> <Delay = 0.00>
ST_785 : Operation 5736 [1/1] (0.00ns)   --->   "%lA_addr_137 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_135" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5736 'getelementptr' 'lA_addr_137' <Predicate = true> <Delay = 0.00>
ST_785 : Operation 5737 [2/2] (1.23ns)   --->   "%lA_load_136 = load float* %lA_addr_137, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5737 'load' 'lA_load_136' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_785 : Operation 5738 [1/1] (0.00ns)   --->   "%tmp_24_136 = or i16 %tmp_19, 137" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5738 'or' 'tmp_24_136' <Predicate = true> <Delay = 0.00>
ST_785 : Operation 5739 [1/1] (0.00ns)   --->   "%tmp_25_136 = zext i16 %tmp_24_136 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5739 'zext' 'tmp_25_136' <Predicate = true> <Delay = 0.00>
ST_785 : Operation 5740 [1/1] (0.00ns)   --->   "%lA_addr_138 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_136" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5740 'getelementptr' 'lA_addr_138' <Predicate = true> <Delay = 0.00>
ST_785 : Operation 5741 [2/2] (1.23ns)   --->   "%lA_load_137 = load float* %lA_addr_138, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5741 'load' 'lA_load_137' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 786 <SV = 380> <Delay = 7.01>
ST_786 : Operation 5742 [1/4] (6.43ns)   --->   "%tmp_29_58 = fadd float %tmp_29_57, %tmp_28_58" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5742 'fadd' 'tmp_29_58' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_786 : Operation 5743 [1/1] (1.23ns)   --->   "store float %tmp_27_119, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 120), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5743 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_786 : Operation 5744 [1/1] (1.23ns)   --->   "store float %tmp_27_120, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 121), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5744 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_786 : Operation 5745 [1/4] (6.43ns)   --->   "%tmp_27_121 = fadd float %ls_load_123, %tmp_26_121" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5745 'fadd' 'tmp_27_121' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_786 : Operation 5746 [1/4] (6.43ns)   --->   "%tmp_27_122 = fadd float %ls_load_124, %tmp_26_122" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5746 'fadd' 'tmp_27_122' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_786 : Operation 5747 [2/4] (6.43ns)   --->   "%tmp_27_123 = fadd float %ls_load_125, %tmp_26_123" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5747 'fadd' 'tmp_27_123' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_786 : Operation 5748 [2/4] (6.43ns)   --->   "%tmp_27_124 = fadd float %ls_load_126, %tmp_26_124" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5748 'fadd' 'tmp_27_124' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_786 : Operation 5749 [3/4] (6.43ns)   --->   "%tmp_27_125 = fadd float %ls_load_127, %tmp_26_125" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5749 'fadd' 'tmp_27_125' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_786 : Operation 5750 [3/4] (6.43ns)   --->   "%tmp_27_126 = fadd float %ls_load_128, %tmp_26_126" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5750 'fadd' 'tmp_27_126' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_786 : Operation 5751 [4/4] (6.43ns)   --->   "%tmp_27_127 = fadd float %ls_load_129, %tmp_26_127" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5751 'fadd' 'tmp_27_127' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_786 : Operation 5752 [4/4] (6.43ns)   --->   "%tmp_27_128 = fadd float %ls_load_130, %tmp_26_128" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5752 'fadd' 'tmp_27_128' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_786 : Operation 5753 [1/3] (7.01ns)   --->   "%tmp_26_129 = fmul float %lr_load, %lA_load_130" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5753 'fmul' 'tmp_26_129' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_786 : Operation 5754 [1/3] (7.01ns)   --->   "%tmp_28_129 = fmul float %lA_load_130, %lp_load_130" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5754 'fmul' 'tmp_28_129' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_786 : Operation 5755 [1/3] (7.01ns)   --->   "%tmp_26_130 = fmul float %lr_load, %lA_load_131" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5755 'fmul' 'tmp_26_130' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_786 : Operation 5756 [1/3] (7.01ns)   --->   "%tmp_28_130 = fmul float %lA_load_131, %lp_load_131" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5756 'fmul' 'tmp_28_130' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_786 : Operation 5757 [2/3] (7.01ns)   --->   "%tmp_26_131 = fmul float %lr_load, %lA_load_132" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5757 'fmul' 'tmp_26_131' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_786 : Operation 5758 [2/3] (7.01ns)   --->   "%tmp_28_131 = fmul float %lA_load_132, %lp_load_132" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5758 'fmul' 'tmp_28_131' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_786 : Operation 5759 [2/3] (7.01ns)   --->   "%tmp_26_132 = fmul float %lr_load, %lA_load_133" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5759 'fmul' 'tmp_26_132' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_786 : Operation 5760 [2/3] (7.01ns)   --->   "%tmp_28_132 = fmul float %lA_load_133, %lp_load_133" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5760 'fmul' 'tmp_28_132' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_786 : Operation 5761 [3/3] (7.01ns)   --->   "%tmp_26_133 = fmul float %lr_load, %lA_load_134" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5761 'fmul' 'tmp_26_133' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_786 : Operation 5762 [3/3] (7.01ns)   --->   "%tmp_28_133 = fmul float %lA_load_134, %lp_load_134" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5762 'fmul' 'tmp_28_133' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_786 : Operation 5763 [3/3] (7.01ns)   --->   "%tmp_26_134 = fmul float %lr_load, %lA_load_135" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5763 'fmul' 'tmp_26_134' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_786 : Operation 5764 [3/3] (7.01ns)   --->   "%tmp_28_134 = fmul float %lA_load_135, %lp_load_135" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5764 'fmul' 'tmp_28_134' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_786 : Operation 5765 [1/2] (1.23ns)   --->   "%lA_load_136 = load float* %lA_addr_137, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5765 'load' 'lA_load_136' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_786 : Operation 5766 [1/2] (1.23ns)   --->   "%lA_load_137 = load float* %lA_addr_138, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5766 'load' 'lA_load_137' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_786 : Operation 5767 [1/1] (0.00ns)   --->   "%tmp_24_137 = or i16 %tmp_19, 138" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5767 'or' 'tmp_24_137' <Predicate = true> <Delay = 0.00>
ST_786 : Operation 5768 [1/1] (0.00ns)   --->   "%tmp_25_137 = zext i16 %tmp_24_137 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5768 'zext' 'tmp_25_137' <Predicate = true> <Delay = 0.00>
ST_786 : Operation 5769 [1/1] (0.00ns)   --->   "%lA_addr_139 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_137" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5769 'getelementptr' 'lA_addr_139' <Predicate = true> <Delay = 0.00>
ST_786 : Operation 5770 [2/2] (1.23ns)   --->   "%lA_load_138 = load float* %lA_addr_139, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5770 'load' 'lA_load_138' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_786 : Operation 5771 [1/1] (0.00ns)   --->   "%tmp_24_138 = or i16 %tmp_19, 139" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5771 'or' 'tmp_24_138' <Predicate = true> <Delay = 0.00>
ST_786 : Operation 5772 [1/1] (0.00ns)   --->   "%tmp_25_138 = zext i16 %tmp_24_138 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5772 'zext' 'tmp_25_138' <Predicate = true> <Delay = 0.00>
ST_786 : Operation 5773 [1/1] (0.00ns)   --->   "%lA_addr_140 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_138" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5773 'getelementptr' 'lA_addr_140' <Predicate = true> <Delay = 0.00>
ST_786 : Operation 5774 [2/2] (1.23ns)   --->   "%lA_load_139 = load float* %lA_addr_140, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5774 'load' 'lA_load_139' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 787 <SV = 381> <Delay = 7.01>
ST_787 : Operation 5775 [4/4] (6.43ns)   --->   "%tmp_29_59 = fadd float %tmp_29_58, %tmp_28_59" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5775 'fadd' 'tmp_29_59' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_787 : Operation 5776 [1/1] (1.23ns)   --->   "store float %tmp_27_121, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 122), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5776 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_787 : Operation 5777 [1/1] (1.23ns)   --->   "store float %tmp_27_122, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 123), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5777 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_787 : Operation 5778 [1/4] (6.43ns)   --->   "%tmp_27_123 = fadd float %ls_load_125, %tmp_26_123" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5778 'fadd' 'tmp_27_123' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_787 : Operation 5779 [1/4] (6.43ns)   --->   "%tmp_27_124 = fadd float %ls_load_126, %tmp_26_124" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5779 'fadd' 'tmp_27_124' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_787 : Operation 5780 [2/4] (6.43ns)   --->   "%tmp_27_125 = fadd float %ls_load_127, %tmp_26_125" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5780 'fadd' 'tmp_27_125' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_787 : Operation 5781 [2/4] (6.43ns)   --->   "%tmp_27_126 = fadd float %ls_load_128, %tmp_26_126" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5781 'fadd' 'tmp_27_126' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_787 : Operation 5782 [3/4] (6.43ns)   --->   "%tmp_27_127 = fadd float %ls_load_129, %tmp_26_127" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5782 'fadd' 'tmp_27_127' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_787 : Operation 5783 [3/4] (6.43ns)   --->   "%tmp_27_128 = fadd float %ls_load_130, %tmp_26_128" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5783 'fadd' 'tmp_27_128' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_787 : Operation 5784 [4/4] (6.43ns)   --->   "%tmp_27_129 = fadd float %ls_load_131, %tmp_26_129" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5784 'fadd' 'tmp_27_129' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_787 : Operation 5785 [4/4] (6.43ns)   --->   "%tmp_27_130 = fadd float %ls_load_132, %tmp_26_130" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5785 'fadd' 'tmp_27_130' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_787 : Operation 5786 [1/3] (7.01ns)   --->   "%tmp_26_131 = fmul float %lr_load, %lA_load_132" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5786 'fmul' 'tmp_26_131' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_787 : Operation 5787 [1/3] (7.01ns)   --->   "%tmp_28_131 = fmul float %lA_load_132, %lp_load_132" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5787 'fmul' 'tmp_28_131' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_787 : Operation 5788 [1/3] (7.01ns)   --->   "%tmp_26_132 = fmul float %lr_load, %lA_load_133" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5788 'fmul' 'tmp_26_132' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_787 : Operation 5789 [1/3] (7.01ns)   --->   "%tmp_28_132 = fmul float %lA_load_133, %lp_load_133" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5789 'fmul' 'tmp_28_132' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_787 : Operation 5790 [2/3] (7.01ns)   --->   "%tmp_26_133 = fmul float %lr_load, %lA_load_134" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5790 'fmul' 'tmp_26_133' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_787 : Operation 5791 [2/3] (7.01ns)   --->   "%tmp_28_133 = fmul float %lA_load_134, %lp_load_134" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5791 'fmul' 'tmp_28_133' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_787 : Operation 5792 [2/3] (7.01ns)   --->   "%tmp_26_134 = fmul float %lr_load, %lA_load_135" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5792 'fmul' 'tmp_26_134' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_787 : Operation 5793 [2/3] (7.01ns)   --->   "%tmp_28_134 = fmul float %lA_load_135, %lp_load_135" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5793 'fmul' 'tmp_28_134' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_787 : Operation 5794 [3/3] (7.01ns)   --->   "%tmp_26_135 = fmul float %lr_load, %lA_load_136" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5794 'fmul' 'tmp_26_135' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_787 : Operation 5795 [3/3] (7.01ns)   --->   "%tmp_28_135 = fmul float %lA_load_136, %lp_load_136" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5795 'fmul' 'tmp_28_135' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_787 : Operation 5796 [3/3] (7.01ns)   --->   "%tmp_26_136 = fmul float %lr_load, %lA_load_137" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5796 'fmul' 'tmp_26_136' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_787 : Operation 5797 [3/3] (7.01ns)   --->   "%tmp_28_136 = fmul float %lA_load_137, %lp_load_137" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5797 'fmul' 'tmp_28_136' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_787 : Operation 5798 [1/2] (1.23ns)   --->   "%lA_load_138 = load float* %lA_addr_139, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5798 'load' 'lA_load_138' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_787 : Operation 5799 [1/2] (1.23ns)   --->   "%lA_load_139 = load float* %lA_addr_140, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5799 'load' 'lA_load_139' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_787 : Operation 5800 [1/1] (0.00ns)   --->   "%tmp_24_139 = or i16 %tmp_19, 140" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5800 'or' 'tmp_24_139' <Predicate = true> <Delay = 0.00>
ST_787 : Operation 5801 [1/1] (0.00ns)   --->   "%tmp_25_139 = zext i16 %tmp_24_139 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5801 'zext' 'tmp_25_139' <Predicate = true> <Delay = 0.00>
ST_787 : Operation 5802 [1/1] (0.00ns)   --->   "%lA_addr_141 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_139" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5802 'getelementptr' 'lA_addr_141' <Predicate = true> <Delay = 0.00>
ST_787 : Operation 5803 [2/2] (1.23ns)   --->   "%lA_load_140 = load float* %lA_addr_141, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5803 'load' 'lA_load_140' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_787 : Operation 5804 [1/1] (0.00ns)   --->   "%tmp_24_140 = or i16 %tmp_19, 141" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5804 'or' 'tmp_24_140' <Predicate = true> <Delay = 0.00>
ST_787 : Operation 5805 [1/1] (0.00ns)   --->   "%tmp_25_140 = zext i16 %tmp_24_140 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5805 'zext' 'tmp_25_140' <Predicate = true> <Delay = 0.00>
ST_787 : Operation 5806 [1/1] (0.00ns)   --->   "%lA_addr_142 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_140" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5806 'getelementptr' 'lA_addr_142' <Predicate = true> <Delay = 0.00>
ST_787 : Operation 5807 [2/2] (1.23ns)   --->   "%lA_load_141 = load float* %lA_addr_142, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5807 'load' 'lA_load_141' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 788 <SV = 382> <Delay = 7.01>
ST_788 : Operation 5808 [3/4] (6.43ns)   --->   "%tmp_29_59 = fadd float %tmp_29_58, %tmp_28_59" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5808 'fadd' 'tmp_29_59' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_788 : Operation 5809 [1/1] (1.23ns)   --->   "store float %tmp_27_123, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 124), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5809 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_788 : Operation 5810 [1/1] (1.23ns)   --->   "store float %tmp_27_124, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 125), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5810 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_788 : Operation 5811 [1/4] (6.43ns)   --->   "%tmp_27_125 = fadd float %ls_load_127, %tmp_26_125" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5811 'fadd' 'tmp_27_125' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_788 : Operation 5812 [1/4] (6.43ns)   --->   "%tmp_27_126 = fadd float %ls_load_128, %tmp_26_126" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5812 'fadd' 'tmp_27_126' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_788 : Operation 5813 [2/4] (6.43ns)   --->   "%tmp_27_127 = fadd float %ls_load_129, %tmp_26_127" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5813 'fadd' 'tmp_27_127' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_788 : Operation 5814 [2/4] (6.43ns)   --->   "%tmp_27_128 = fadd float %ls_load_130, %tmp_26_128" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5814 'fadd' 'tmp_27_128' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_788 : Operation 5815 [3/4] (6.43ns)   --->   "%tmp_27_129 = fadd float %ls_load_131, %tmp_26_129" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5815 'fadd' 'tmp_27_129' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_788 : Operation 5816 [3/4] (6.43ns)   --->   "%tmp_27_130 = fadd float %ls_load_132, %tmp_26_130" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5816 'fadd' 'tmp_27_130' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_788 : Operation 5817 [4/4] (6.43ns)   --->   "%tmp_27_131 = fadd float %ls_load_133, %tmp_26_131" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5817 'fadd' 'tmp_27_131' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_788 : Operation 5818 [4/4] (6.43ns)   --->   "%tmp_27_132 = fadd float %ls_load_134, %tmp_26_132" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5818 'fadd' 'tmp_27_132' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_788 : Operation 5819 [1/3] (7.01ns)   --->   "%tmp_26_133 = fmul float %lr_load, %lA_load_134" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5819 'fmul' 'tmp_26_133' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_788 : Operation 5820 [1/3] (7.01ns)   --->   "%tmp_28_133 = fmul float %lA_load_134, %lp_load_134" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5820 'fmul' 'tmp_28_133' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_788 : Operation 5821 [1/3] (7.01ns)   --->   "%tmp_26_134 = fmul float %lr_load, %lA_load_135" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5821 'fmul' 'tmp_26_134' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_788 : Operation 5822 [1/3] (7.01ns)   --->   "%tmp_28_134 = fmul float %lA_load_135, %lp_load_135" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5822 'fmul' 'tmp_28_134' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_788 : Operation 5823 [2/3] (7.01ns)   --->   "%tmp_26_135 = fmul float %lr_load, %lA_load_136" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5823 'fmul' 'tmp_26_135' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_788 : Operation 5824 [2/3] (7.01ns)   --->   "%tmp_28_135 = fmul float %lA_load_136, %lp_load_136" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5824 'fmul' 'tmp_28_135' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_788 : Operation 5825 [2/3] (7.01ns)   --->   "%tmp_26_136 = fmul float %lr_load, %lA_load_137" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5825 'fmul' 'tmp_26_136' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_788 : Operation 5826 [2/3] (7.01ns)   --->   "%tmp_28_136 = fmul float %lA_load_137, %lp_load_137" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5826 'fmul' 'tmp_28_136' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_788 : Operation 5827 [3/3] (7.01ns)   --->   "%tmp_26_137 = fmul float %lr_load, %lA_load_138" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5827 'fmul' 'tmp_26_137' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_788 : Operation 5828 [3/3] (7.01ns)   --->   "%tmp_28_137 = fmul float %lA_load_138, %lp_load_138" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5828 'fmul' 'tmp_28_137' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_788 : Operation 5829 [3/3] (7.01ns)   --->   "%tmp_26_138 = fmul float %lr_load, %lA_load_139" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5829 'fmul' 'tmp_26_138' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_788 : Operation 5830 [3/3] (7.01ns)   --->   "%tmp_28_138 = fmul float %lA_load_139, %lp_load_139" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5830 'fmul' 'tmp_28_138' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_788 : Operation 5831 [1/2] (1.23ns)   --->   "%lA_load_140 = load float* %lA_addr_141, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5831 'load' 'lA_load_140' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_788 : Operation 5832 [1/2] (1.23ns)   --->   "%lA_load_141 = load float* %lA_addr_142, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5832 'load' 'lA_load_141' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_788 : Operation 5833 [1/1] (0.00ns)   --->   "%tmp_24_141 = or i16 %tmp_19, 142" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5833 'or' 'tmp_24_141' <Predicate = true> <Delay = 0.00>
ST_788 : Operation 5834 [1/1] (0.00ns)   --->   "%tmp_25_141 = zext i16 %tmp_24_141 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5834 'zext' 'tmp_25_141' <Predicate = true> <Delay = 0.00>
ST_788 : Operation 5835 [1/1] (0.00ns)   --->   "%lA_addr_143 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_141" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5835 'getelementptr' 'lA_addr_143' <Predicate = true> <Delay = 0.00>
ST_788 : Operation 5836 [2/2] (1.23ns)   --->   "%lA_load_142 = load float* %lA_addr_143, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5836 'load' 'lA_load_142' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_788 : Operation 5837 [1/1] (0.00ns)   --->   "%tmp_24_142 = or i16 %tmp_19, 143" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5837 'or' 'tmp_24_142' <Predicate = true> <Delay = 0.00>
ST_788 : Operation 5838 [1/1] (0.00ns)   --->   "%tmp_25_142 = zext i16 %tmp_24_142 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5838 'zext' 'tmp_25_142' <Predicate = true> <Delay = 0.00>
ST_788 : Operation 5839 [1/1] (0.00ns)   --->   "%lA_addr_144 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_142" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5839 'getelementptr' 'lA_addr_144' <Predicate = true> <Delay = 0.00>
ST_788 : Operation 5840 [2/2] (1.23ns)   --->   "%lA_load_143 = load float* %lA_addr_144, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5840 'load' 'lA_load_143' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 789 <SV = 383> <Delay = 7.01>
ST_789 : Operation 5841 [2/4] (6.43ns)   --->   "%tmp_29_59 = fadd float %tmp_29_58, %tmp_28_59" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5841 'fadd' 'tmp_29_59' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_789 : Operation 5842 [1/1] (1.23ns)   --->   "store float %tmp_27_125, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 126), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5842 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_789 : Operation 5843 [1/1] (1.23ns)   --->   "store float %tmp_27_126, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 127), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5843 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_789 : Operation 5844 [1/4] (6.43ns)   --->   "%tmp_27_127 = fadd float %ls_load_129, %tmp_26_127" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5844 'fadd' 'tmp_27_127' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_789 : Operation 5845 [1/4] (6.43ns)   --->   "%tmp_27_128 = fadd float %ls_load_130, %tmp_26_128" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5845 'fadd' 'tmp_27_128' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_789 : Operation 5846 [2/4] (6.43ns)   --->   "%tmp_27_129 = fadd float %ls_load_131, %tmp_26_129" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5846 'fadd' 'tmp_27_129' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_789 : Operation 5847 [2/4] (6.43ns)   --->   "%tmp_27_130 = fadd float %ls_load_132, %tmp_26_130" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5847 'fadd' 'tmp_27_130' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_789 : Operation 5848 [3/4] (6.43ns)   --->   "%tmp_27_131 = fadd float %ls_load_133, %tmp_26_131" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5848 'fadd' 'tmp_27_131' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_789 : Operation 5849 [3/4] (6.43ns)   --->   "%tmp_27_132 = fadd float %ls_load_134, %tmp_26_132" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5849 'fadd' 'tmp_27_132' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_789 : Operation 5850 [4/4] (6.43ns)   --->   "%tmp_27_133 = fadd float %ls_load_135, %tmp_26_133" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5850 'fadd' 'tmp_27_133' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_789 : Operation 5851 [4/4] (6.43ns)   --->   "%tmp_27_134 = fadd float %ls_load_136, %tmp_26_134" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5851 'fadd' 'tmp_27_134' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_789 : Operation 5852 [1/3] (7.01ns)   --->   "%tmp_26_135 = fmul float %lr_load, %lA_load_136" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5852 'fmul' 'tmp_26_135' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_789 : Operation 5853 [1/3] (7.01ns)   --->   "%tmp_28_135 = fmul float %lA_load_136, %lp_load_136" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5853 'fmul' 'tmp_28_135' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_789 : Operation 5854 [1/3] (7.01ns)   --->   "%tmp_26_136 = fmul float %lr_load, %lA_load_137" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5854 'fmul' 'tmp_26_136' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_789 : Operation 5855 [1/3] (7.01ns)   --->   "%tmp_28_136 = fmul float %lA_load_137, %lp_load_137" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5855 'fmul' 'tmp_28_136' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_789 : Operation 5856 [2/3] (7.01ns)   --->   "%tmp_26_137 = fmul float %lr_load, %lA_load_138" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5856 'fmul' 'tmp_26_137' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_789 : Operation 5857 [2/3] (7.01ns)   --->   "%tmp_28_137 = fmul float %lA_load_138, %lp_load_138" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5857 'fmul' 'tmp_28_137' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_789 : Operation 5858 [2/3] (7.01ns)   --->   "%tmp_26_138 = fmul float %lr_load, %lA_load_139" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5858 'fmul' 'tmp_26_138' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_789 : Operation 5859 [2/3] (7.01ns)   --->   "%tmp_28_138 = fmul float %lA_load_139, %lp_load_139" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5859 'fmul' 'tmp_28_138' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_789 : Operation 5860 [3/3] (7.01ns)   --->   "%tmp_26_139 = fmul float %lr_load, %lA_load_140" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5860 'fmul' 'tmp_26_139' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_789 : Operation 5861 [3/3] (7.01ns)   --->   "%tmp_28_139 = fmul float %lA_load_140, %lp_load_140" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5861 'fmul' 'tmp_28_139' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_789 : Operation 5862 [3/3] (7.01ns)   --->   "%tmp_26_140 = fmul float %lr_load, %lA_load_141" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5862 'fmul' 'tmp_26_140' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_789 : Operation 5863 [3/3] (7.01ns)   --->   "%tmp_28_140 = fmul float %lA_load_141, %lp_load_141" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5863 'fmul' 'tmp_28_140' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_789 : Operation 5864 [1/2] (1.23ns)   --->   "%lA_load_142 = load float* %lA_addr_143, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5864 'load' 'lA_load_142' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_789 : Operation 5865 [1/2] (1.23ns)   --->   "%lA_load_143 = load float* %lA_addr_144, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5865 'load' 'lA_load_143' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_789 : Operation 5866 [1/1] (0.00ns)   --->   "%tmp_24_143 = or i16 %tmp_19, 144" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5866 'or' 'tmp_24_143' <Predicate = true> <Delay = 0.00>
ST_789 : Operation 5867 [1/1] (0.00ns)   --->   "%tmp_25_143 = zext i16 %tmp_24_143 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5867 'zext' 'tmp_25_143' <Predicate = true> <Delay = 0.00>
ST_789 : Operation 5868 [1/1] (0.00ns)   --->   "%lA_addr_145 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_143" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5868 'getelementptr' 'lA_addr_145' <Predicate = true> <Delay = 0.00>
ST_789 : Operation 5869 [2/2] (1.23ns)   --->   "%lA_load_144 = load float* %lA_addr_145, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5869 'load' 'lA_load_144' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_789 : Operation 5870 [1/1] (0.00ns)   --->   "%tmp_24_144 = or i16 %tmp_19, 145" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5870 'or' 'tmp_24_144' <Predicate = true> <Delay = 0.00>
ST_789 : Operation 5871 [1/1] (0.00ns)   --->   "%tmp_25_144 = zext i16 %tmp_24_144 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5871 'zext' 'tmp_25_144' <Predicate = true> <Delay = 0.00>
ST_789 : Operation 5872 [1/1] (0.00ns)   --->   "%lA_addr_146 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_144" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5872 'getelementptr' 'lA_addr_146' <Predicate = true> <Delay = 0.00>
ST_789 : Operation 5873 [2/2] (1.23ns)   --->   "%lA_load_145 = load float* %lA_addr_146, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5873 'load' 'lA_load_145' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 790 <SV = 384> <Delay = 7.01>
ST_790 : Operation 5874 [1/4] (6.43ns)   --->   "%tmp_29_59 = fadd float %tmp_29_58, %tmp_28_59" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5874 'fadd' 'tmp_29_59' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_790 : Operation 5875 [1/1] (1.23ns)   --->   "store float %tmp_27_127, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 128), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5875 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_790 : Operation 5876 [1/1] (1.23ns)   --->   "store float %tmp_27_128, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 129), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5876 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_790 : Operation 5877 [1/4] (6.43ns)   --->   "%tmp_27_129 = fadd float %ls_load_131, %tmp_26_129" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5877 'fadd' 'tmp_27_129' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_790 : Operation 5878 [1/4] (6.43ns)   --->   "%tmp_27_130 = fadd float %ls_load_132, %tmp_26_130" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5878 'fadd' 'tmp_27_130' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_790 : Operation 5879 [2/4] (6.43ns)   --->   "%tmp_27_131 = fadd float %ls_load_133, %tmp_26_131" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5879 'fadd' 'tmp_27_131' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_790 : Operation 5880 [2/4] (6.43ns)   --->   "%tmp_27_132 = fadd float %ls_load_134, %tmp_26_132" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5880 'fadd' 'tmp_27_132' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_790 : Operation 5881 [3/4] (6.43ns)   --->   "%tmp_27_133 = fadd float %ls_load_135, %tmp_26_133" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5881 'fadd' 'tmp_27_133' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_790 : Operation 5882 [3/4] (6.43ns)   --->   "%tmp_27_134 = fadd float %ls_load_136, %tmp_26_134" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5882 'fadd' 'tmp_27_134' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_790 : Operation 5883 [4/4] (6.43ns)   --->   "%tmp_27_135 = fadd float %ls_load_137, %tmp_26_135" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5883 'fadd' 'tmp_27_135' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_790 : Operation 5884 [4/4] (6.43ns)   --->   "%tmp_27_136 = fadd float %ls_load_138, %tmp_26_136" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5884 'fadd' 'tmp_27_136' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_790 : Operation 5885 [1/3] (7.01ns)   --->   "%tmp_26_137 = fmul float %lr_load, %lA_load_138" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5885 'fmul' 'tmp_26_137' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_790 : Operation 5886 [1/3] (7.01ns)   --->   "%tmp_28_137 = fmul float %lA_load_138, %lp_load_138" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5886 'fmul' 'tmp_28_137' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_790 : Operation 5887 [1/3] (7.01ns)   --->   "%tmp_26_138 = fmul float %lr_load, %lA_load_139" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5887 'fmul' 'tmp_26_138' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_790 : Operation 5888 [1/3] (7.01ns)   --->   "%tmp_28_138 = fmul float %lA_load_139, %lp_load_139" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5888 'fmul' 'tmp_28_138' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_790 : Operation 5889 [2/3] (7.01ns)   --->   "%tmp_26_139 = fmul float %lr_load, %lA_load_140" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5889 'fmul' 'tmp_26_139' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_790 : Operation 5890 [2/3] (7.01ns)   --->   "%tmp_28_139 = fmul float %lA_load_140, %lp_load_140" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5890 'fmul' 'tmp_28_139' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_790 : Operation 5891 [2/3] (7.01ns)   --->   "%tmp_26_140 = fmul float %lr_load, %lA_load_141" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5891 'fmul' 'tmp_26_140' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_790 : Operation 5892 [2/3] (7.01ns)   --->   "%tmp_28_140 = fmul float %lA_load_141, %lp_load_141" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5892 'fmul' 'tmp_28_140' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_790 : Operation 5893 [3/3] (7.01ns)   --->   "%tmp_26_141 = fmul float %lr_load, %lA_load_142" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5893 'fmul' 'tmp_26_141' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_790 : Operation 5894 [3/3] (7.01ns)   --->   "%tmp_28_141 = fmul float %lA_load_142, %lp_load_142" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5894 'fmul' 'tmp_28_141' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_790 : Operation 5895 [3/3] (7.01ns)   --->   "%tmp_26_142 = fmul float %lr_load, %lA_load_143" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5895 'fmul' 'tmp_26_142' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_790 : Operation 5896 [3/3] (7.01ns)   --->   "%tmp_28_142 = fmul float %lA_load_143, %lp_load_143" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5896 'fmul' 'tmp_28_142' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_790 : Operation 5897 [1/2] (1.23ns)   --->   "%lA_load_144 = load float* %lA_addr_145, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5897 'load' 'lA_load_144' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_790 : Operation 5898 [1/2] (1.23ns)   --->   "%lA_load_145 = load float* %lA_addr_146, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5898 'load' 'lA_load_145' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_790 : Operation 5899 [1/1] (0.00ns)   --->   "%tmp_24_145 = or i16 %tmp_19, 146" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5899 'or' 'tmp_24_145' <Predicate = true> <Delay = 0.00>
ST_790 : Operation 5900 [1/1] (0.00ns)   --->   "%tmp_25_145 = zext i16 %tmp_24_145 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5900 'zext' 'tmp_25_145' <Predicate = true> <Delay = 0.00>
ST_790 : Operation 5901 [1/1] (0.00ns)   --->   "%lA_addr_147 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_145" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5901 'getelementptr' 'lA_addr_147' <Predicate = true> <Delay = 0.00>
ST_790 : Operation 5902 [2/2] (1.23ns)   --->   "%lA_load_146 = load float* %lA_addr_147, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5902 'load' 'lA_load_146' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_790 : Operation 5903 [1/1] (0.00ns)   --->   "%tmp_24_146 = or i16 %tmp_19, 147" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5903 'or' 'tmp_24_146' <Predicate = true> <Delay = 0.00>
ST_790 : Operation 5904 [1/1] (0.00ns)   --->   "%tmp_25_146 = zext i16 %tmp_24_146 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5904 'zext' 'tmp_25_146' <Predicate = true> <Delay = 0.00>
ST_790 : Operation 5905 [1/1] (0.00ns)   --->   "%lA_addr_148 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_146" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5905 'getelementptr' 'lA_addr_148' <Predicate = true> <Delay = 0.00>
ST_790 : Operation 5906 [2/2] (1.23ns)   --->   "%lA_load_147 = load float* %lA_addr_148, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5906 'load' 'lA_load_147' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 791 <SV = 385> <Delay = 7.01>
ST_791 : Operation 5907 [4/4] (6.43ns)   --->   "%tmp_29_60 = fadd float %tmp_29_59, %tmp_28_60" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5907 'fadd' 'tmp_29_60' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_791 : Operation 5908 [1/1] (1.23ns)   --->   "store float %tmp_27_129, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 130), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5908 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_791 : Operation 5909 [1/1] (1.23ns)   --->   "store float %tmp_27_130, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 131), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5909 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_791 : Operation 5910 [1/4] (6.43ns)   --->   "%tmp_27_131 = fadd float %ls_load_133, %tmp_26_131" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5910 'fadd' 'tmp_27_131' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_791 : Operation 5911 [1/4] (6.43ns)   --->   "%tmp_27_132 = fadd float %ls_load_134, %tmp_26_132" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5911 'fadd' 'tmp_27_132' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_791 : Operation 5912 [2/4] (6.43ns)   --->   "%tmp_27_133 = fadd float %ls_load_135, %tmp_26_133" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5912 'fadd' 'tmp_27_133' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_791 : Operation 5913 [2/4] (6.43ns)   --->   "%tmp_27_134 = fadd float %ls_load_136, %tmp_26_134" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5913 'fadd' 'tmp_27_134' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_791 : Operation 5914 [3/4] (6.43ns)   --->   "%tmp_27_135 = fadd float %ls_load_137, %tmp_26_135" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5914 'fadd' 'tmp_27_135' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_791 : Operation 5915 [3/4] (6.43ns)   --->   "%tmp_27_136 = fadd float %ls_load_138, %tmp_26_136" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5915 'fadd' 'tmp_27_136' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_791 : Operation 5916 [4/4] (6.43ns)   --->   "%tmp_27_137 = fadd float %ls_load_139, %tmp_26_137" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5916 'fadd' 'tmp_27_137' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_791 : Operation 5917 [4/4] (6.43ns)   --->   "%tmp_27_138 = fadd float %ls_load_140, %tmp_26_138" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5917 'fadd' 'tmp_27_138' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_791 : Operation 5918 [1/3] (7.01ns)   --->   "%tmp_26_139 = fmul float %lr_load, %lA_load_140" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5918 'fmul' 'tmp_26_139' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_791 : Operation 5919 [1/3] (7.01ns)   --->   "%tmp_28_139 = fmul float %lA_load_140, %lp_load_140" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5919 'fmul' 'tmp_28_139' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_791 : Operation 5920 [1/3] (7.01ns)   --->   "%tmp_26_140 = fmul float %lr_load, %lA_load_141" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5920 'fmul' 'tmp_26_140' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_791 : Operation 5921 [1/3] (7.01ns)   --->   "%tmp_28_140 = fmul float %lA_load_141, %lp_load_141" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5921 'fmul' 'tmp_28_140' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_791 : Operation 5922 [2/3] (7.01ns)   --->   "%tmp_26_141 = fmul float %lr_load, %lA_load_142" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5922 'fmul' 'tmp_26_141' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_791 : Operation 5923 [2/3] (7.01ns)   --->   "%tmp_28_141 = fmul float %lA_load_142, %lp_load_142" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5923 'fmul' 'tmp_28_141' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_791 : Operation 5924 [2/3] (7.01ns)   --->   "%tmp_26_142 = fmul float %lr_load, %lA_load_143" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5924 'fmul' 'tmp_26_142' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_791 : Operation 5925 [2/3] (7.01ns)   --->   "%tmp_28_142 = fmul float %lA_load_143, %lp_load_143" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5925 'fmul' 'tmp_28_142' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_791 : Operation 5926 [3/3] (7.01ns)   --->   "%tmp_26_143 = fmul float %lr_load, %lA_load_144" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5926 'fmul' 'tmp_26_143' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_791 : Operation 5927 [3/3] (7.01ns)   --->   "%tmp_28_143 = fmul float %lA_load_144, %lp_load_144" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5927 'fmul' 'tmp_28_143' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_791 : Operation 5928 [3/3] (7.01ns)   --->   "%tmp_26_144 = fmul float %lr_load, %lA_load_145" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5928 'fmul' 'tmp_26_144' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_791 : Operation 5929 [3/3] (7.01ns)   --->   "%tmp_28_144 = fmul float %lA_load_145, %lp_load_145" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5929 'fmul' 'tmp_28_144' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_791 : Operation 5930 [1/2] (1.23ns)   --->   "%lA_load_146 = load float* %lA_addr_147, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5930 'load' 'lA_load_146' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_791 : Operation 5931 [1/2] (1.23ns)   --->   "%lA_load_147 = load float* %lA_addr_148, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5931 'load' 'lA_load_147' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_791 : Operation 5932 [1/1] (0.00ns)   --->   "%tmp_24_147 = or i16 %tmp_19, 148" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5932 'or' 'tmp_24_147' <Predicate = true> <Delay = 0.00>
ST_791 : Operation 5933 [1/1] (0.00ns)   --->   "%tmp_25_147 = zext i16 %tmp_24_147 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5933 'zext' 'tmp_25_147' <Predicate = true> <Delay = 0.00>
ST_791 : Operation 5934 [1/1] (0.00ns)   --->   "%lA_addr_149 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_147" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5934 'getelementptr' 'lA_addr_149' <Predicate = true> <Delay = 0.00>
ST_791 : Operation 5935 [2/2] (1.23ns)   --->   "%lA_load_148 = load float* %lA_addr_149, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5935 'load' 'lA_load_148' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_791 : Operation 5936 [1/1] (0.00ns)   --->   "%tmp_24_148 = or i16 %tmp_19, 149" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5936 'or' 'tmp_24_148' <Predicate = true> <Delay = 0.00>
ST_791 : Operation 5937 [1/1] (0.00ns)   --->   "%tmp_25_148 = zext i16 %tmp_24_148 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5937 'zext' 'tmp_25_148' <Predicate = true> <Delay = 0.00>
ST_791 : Operation 5938 [1/1] (0.00ns)   --->   "%lA_addr_150 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_148" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5938 'getelementptr' 'lA_addr_150' <Predicate = true> <Delay = 0.00>
ST_791 : Operation 5939 [2/2] (1.23ns)   --->   "%lA_load_149 = load float* %lA_addr_150, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5939 'load' 'lA_load_149' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 792 <SV = 386> <Delay = 7.01>
ST_792 : Operation 5940 [3/4] (6.43ns)   --->   "%tmp_29_60 = fadd float %tmp_29_59, %tmp_28_60" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5940 'fadd' 'tmp_29_60' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_792 : Operation 5941 [1/1] (1.23ns)   --->   "store float %tmp_27_131, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 132), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5941 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_792 : Operation 5942 [1/1] (1.23ns)   --->   "store float %tmp_27_132, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 133), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5942 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_792 : Operation 5943 [1/4] (6.43ns)   --->   "%tmp_27_133 = fadd float %ls_load_135, %tmp_26_133" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5943 'fadd' 'tmp_27_133' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_792 : Operation 5944 [1/4] (6.43ns)   --->   "%tmp_27_134 = fadd float %ls_load_136, %tmp_26_134" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5944 'fadd' 'tmp_27_134' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_792 : Operation 5945 [2/4] (6.43ns)   --->   "%tmp_27_135 = fadd float %ls_load_137, %tmp_26_135" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5945 'fadd' 'tmp_27_135' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_792 : Operation 5946 [2/4] (6.43ns)   --->   "%tmp_27_136 = fadd float %ls_load_138, %tmp_26_136" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5946 'fadd' 'tmp_27_136' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_792 : Operation 5947 [3/4] (6.43ns)   --->   "%tmp_27_137 = fadd float %ls_load_139, %tmp_26_137" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5947 'fadd' 'tmp_27_137' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_792 : Operation 5948 [3/4] (6.43ns)   --->   "%tmp_27_138 = fadd float %ls_load_140, %tmp_26_138" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5948 'fadd' 'tmp_27_138' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_792 : Operation 5949 [4/4] (6.43ns)   --->   "%tmp_27_139 = fadd float %ls_load_141, %tmp_26_139" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5949 'fadd' 'tmp_27_139' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_792 : Operation 5950 [4/4] (6.43ns)   --->   "%tmp_27_140 = fadd float %ls_load_142, %tmp_26_140" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5950 'fadd' 'tmp_27_140' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_792 : Operation 5951 [1/3] (7.01ns)   --->   "%tmp_26_141 = fmul float %lr_load, %lA_load_142" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5951 'fmul' 'tmp_26_141' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_792 : Operation 5952 [1/3] (7.01ns)   --->   "%tmp_28_141 = fmul float %lA_load_142, %lp_load_142" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5952 'fmul' 'tmp_28_141' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_792 : Operation 5953 [1/3] (7.01ns)   --->   "%tmp_26_142 = fmul float %lr_load, %lA_load_143" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5953 'fmul' 'tmp_26_142' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_792 : Operation 5954 [1/3] (7.01ns)   --->   "%tmp_28_142 = fmul float %lA_load_143, %lp_load_143" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5954 'fmul' 'tmp_28_142' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_792 : Operation 5955 [2/3] (7.01ns)   --->   "%tmp_26_143 = fmul float %lr_load, %lA_load_144" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5955 'fmul' 'tmp_26_143' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_792 : Operation 5956 [2/3] (7.01ns)   --->   "%tmp_28_143 = fmul float %lA_load_144, %lp_load_144" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5956 'fmul' 'tmp_28_143' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_792 : Operation 5957 [2/3] (7.01ns)   --->   "%tmp_26_144 = fmul float %lr_load, %lA_load_145" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5957 'fmul' 'tmp_26_144' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_792 : Operation 5958 [2/3] (7.01ns)   --->   "%tmp_28_144 = fmul float %lA_load_145, %lp_load_145" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5958 'fmul' 'tmp_28_144' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_792 : Operation 5959 [3/3] (7.01ns)   --->   "%tmp_26_145 = fmul float %lr_load, %lA_load_146" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5959 'fmul' 'tmp_26_145' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_792 : Operation 5960 [3/3] (7.01ns)   --->   "%tmp_28_145 = fmul float %lA_load_146, %lp_load_146" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5960 'fmul' 'tmp_28_145' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_792 : Operation 5961 [3/3] (7.01ns)   --->   "%tmp_26_146 = fmul float %lr_load, %lA_load_147" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5961 'fmul' 'tmp_26_146' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_792 : Operation 5962 [3/3] (7.01ns)   --->   "%tmp_28_146 = fmul float %lA_load_147, %lp_load_147" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5962 'fmul' 'tmp_28_146' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_792 : Operation 5963 [1/2] (1.23ns)   --->   "%lA_load_148 = load float* %lA_addr_149, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5963 'load' 'lA_load_148' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_792 : Operation 5964 [1/2] (1.23ns)   --->   "%lA_load_149 = load float* %lA_addr_150, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5964 'load' 'lA_load_149' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_792 : Operation 5965 [1/1] (0.00ns)   --->   "%tmp_24_149 = or i16 %tmp_19, 150" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5965 'or' 'tmp_24_149' <Predicate = true> <Delay = 0.00>
ST_792 : Operation 5966 [1/1] (0.00ns)   --->   "%tmp_25_149 = zext i16 %tmp_24_149 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5966 'zext' 'tmp_25_149' <Predicate = true> <Delay = 0.00>
ST_792 : Operation 5967 [1/1] (0.00ns)   --->   "%lA_addr_151 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_149" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5967 'getelementptr' 'lA_addr_151' <Predicate = true> <Delay = 0.00>
ST_792 : Operation 5968 [2/2] (1.23ns)   --->   "%lA_load_150 = load float* %lA_addr_151, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5968 'load' 'lA_load_150' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_792 : Operation 5969 [1/1] (0.00ns)   --->   "%tmp_24_150 = or i16 %tmp_19, 151" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5969 'or' 'tmp_24_150' <Predicate = true> <Delay = 0.00>
ST_792 : Operation 5970 [1/1] (0.00ns)   --->   "%tmp_25_150 = zext i16 %tmp_24_150 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5970 'zext' 'tmp_25_150' <Predicate = true> <Delay = 0.00>
ST_792 : Operation 5971 [1/1] (0.00ns)   --->   "%lA_addr_152 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_150" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5971 'getelementptr' 'lA_addr_152' <Predicate = true> <Delay = 0.00>
ST_792 : Operation 5972 [2/2] (1.23ns)   --->   "%lA_load_151 = load float* %lA_addr_152, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5972 'load' 'lA_load_151' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 793 <SV = 387> <Delay = 7.01>
ST_793 : Operation 5973 [2/4] (6.43ns)   --->   "%tmp_29_60 = fadd float %tmp_29_59, %tmp_28_60" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5973 'fadd' 'tmp_29_60' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_793 : Operation 5974 [1/1] (1.23ns)   --->   "store float %tmp_27_133, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 134), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5974 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_793 : Operation 5975 [1/1] (1.23ns)   --->   "store float %tmp_27_134, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 135), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5975 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_793 : Operation 5976 [1/4] (6.43ns)   --->   "%tmp_27_135 = fadd float %ls_load_137, %tmp_26_135" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5976 'fadd' 'tmp_27_135' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_793 : Operation 5977 [1/4] (6.43ns)   --->   "%tmp_27_136 = fadd float %ls_load_138, %tmp_26_136" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5977 'fadd' 'tmp_27_136' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_793 : Operation 5978 [2/4] (6.43ns)   --->   "%tmp_27_137 = fadd float %ls_load_139, %tmp_26_137" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5978 'fadd' 'tmp_27_137' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_793 : Operation 5979 [2/4] (6.43ns)   --->   "%tmp_27_138 = fadd float %ls_load_140, %tmp_26_138" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5979 'fadd' 'tmp_27_138' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_793 : Operation 5980 [3/4] (6.43ns)   --->   "%tmp_27_139 = fadd float %ls_load_141, %tmp_26_139" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5980 'fadd' 'tmp_27_139' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_793 : Operation 5981 [3/4] (6.43ns)   --->   "%tmp_27_140 = fadd float %ls_load_142, %tmp_26_140" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5981 'fadd' 'tmp_27_140' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_793 : Operation 5982 [4/4] (6.43ns)   --->   "%tmp_27_141 = fadd float %ls_load_143, %tmp_26_141" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5982 'fadd' 'tmp_27_141' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_793 : Operation 5983 [4/4] (6.43ns)   --->   "%tmp_27_142 = fadd float %ls_load_144, %tmp_26_142" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5983 'fadd' 'tmp_27_142' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_793 : Operation 5984 [1/3] (7.01ns)   --->   "%tmp_26_143 = fmul float %lr_load, %lA_load_144" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5984 'fmul' 'tmp_26_143' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_793 : Operation 5985 [1/3] (7.01ns)   --->   "%tmp_28_143 = fmul float %lA_load_144, %lp_load_144" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5985 'fmul' 'tmp_28_143' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_793 : Operation 5986 [1/3] (7.01ns)   --->   "%tmp_26_144 = fmul float %lr_load, %lA_load_145" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5986 'fmul' 'tmp_26_144' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_793 : Operation 5987 [1/3] (7.01ns)   --->   "%tmp_28_144 = fmul float %lA_load_145, %lp_load_145" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5987 'fmul' 'tmp_28_144' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_793 : Operation 5988 [2/3] (7.01ns)   --->   "%tmp_26_145 = fmul float %lr_load, %lA_load_146" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5988 'fmul' 'tmp_26_145' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_793 : Operation 5989 [2/3] (7.01ns)   --->   "%tmp_28_145 = fmul float %lA_load_146, %lp_load_146" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5989 'fmul' 'tmp_28_145' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_793 : Operation 5990 [2/3] (7.01ns)   --->   "%tmp_26_146 = fmul float %lr_load, %lA_load_147" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5990 'fmul' 'tmp_26_146' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_793 : Operation 5991 [2/3] (7.01ns)   --->   "%tmp_28_146 = fmul float %lA_load_147, %lp_load_147" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5991 'fmul' 'tmp_28_146' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_793 : Operation 5992 [3/3] (7.01ns)   --->   "%tmp_26_147 = fmul float %lr_load, %lA_load_148" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5992 'fmul' 'tmp_26_147' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_793 : Operation 5993 [3/3] (7.01ns)   --->   "%tmp_28_147 = fmul float %lA_load_148, %lp_load_148" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5993 'fmul' 'tmp_28_147' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_793 : Operation 5994 [3/3] (7.01ns)   --->   "%tmp_26_148 = fmul float %lr_load, %lA_load_149" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5994 'fmul' 'tmp_26_148' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_793 : Operation 5995 [3/3] (7.01ns)   --->   "%tmp_28_148 = fmul float %lA_load_149, %lp_load_149" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 5995 'fmul' 'tmp_28_148' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_793 : Operation 5996 [1/2] (1.23ns)   --->   "%lA_load_150 = load float* %lA_addr_151, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5996 'load' 'lA_load_150' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_793 : Operation 5997 [1/2] (1.23ns)   --->   "%lA_load_151 = load float* %lA_addr_152, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5997 'load' 'lA_load_151' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_793 : Operation 5998 [1/1] (0.00ns)   --->   "%tmp_24_151 = or i16 %tmp_19, 152" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5998 'or' 'tmp_24_151' <Predicate = true> <Delay = 0.00>
ST_793 : Operation 5999 [1/1] (0.00ns)   --->   "%tmp_25_151 = zext i16 %tmp_24_151 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 5999 'zext' 'tmp_25_151' <Predicate = true> <Delay = 0.00>
ST_793 : Operation 6000 [1/1] (0.00ns)   --->   "%lA_addr_153 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_151" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6000 'getelementptr' 'lA_addr_153' <Predicate = true> <Delay = 0.00>
ST_793 : Operation 6001 [2/2] (1.23ns)   --->   "%lA_load_152 = load float* %lA_addr_153, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6001 'load' 'lA_load_152' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_793 : Operation 6002 [1/1] (0.00ns)   --->   "%tmp_24_152 = or i16 %tmp_19, 153" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6002 'or' 'tmp_24_152' <Predicate = true> <Delay = 0.00>
ST_793 : Operation 6003 [1/1] (0.00ns)   --->   "%tmp_25_152 = zext i16 %tmp_24_152 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6003 'zext' 'tmp_25_152' <Predicate = true> <Delay = 0.00>
ST_793 : Operation 6004 [1/1] (0.00ns)   --->   "%lA_addr_154 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_152" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6004 'getelementptr' 'lA_addr_154' <Predicate = true> <Delay = 0.00>
ST_793 : Operation 6005 [2/2] (1.23ns)   --->   "%lA_load_153 = load float* %lA_addr_154, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6005 'load' 'lA_load_153' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 794 <SV = 388> <Delay = 7.01>
ST_794 : Operation 6006 [1/4] (6.43ns)   --->   "%tmp_29_60 = fadd float %tmp_29_59, %tmp_28_60" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6006 'fadd' 'tmp_29_60' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_794 : Operation 6007 [1/1] (1.23ns)   --->   "store float %tmp_27_135, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 136), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6007 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_794 : Operation 6008 [1/1] (1.23ns)   --->   "store float %tmp_27_136, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 137), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6008 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_794 : Operation 6009 [1/4] (6.43ns)   --->   "%tmp_27_137 = fadd float %ls_load_139, %tmp_26_137" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6009 'fadd' 'tmp_27_137' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_794 : Operation 6010 [1/4] (6.43ns)   --->   "%tmp_27_138 = fadd float %ls_load_140, %tmp_26_138" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6010 'fadd' 'tmp_27_138' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_794 : Operation 6011 [2/4] (6.43ns)   --->   "%tmp_27_139 = fadd float %ls_load_141, %tmp_26_139" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6011 'fadd' 'tmp_27_139' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_794 : Operation 6012 [2/4] (6.43ns)   --->   "%tmp_27_140 = fadd float %ls_load_142, %tmp_26_140" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6012 'fadd' 'tmp_27_140' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_794 : Operation 6013 [3/4] (6.43ns)   --->   "%tmp_27_141 = fadd float %ls_load_143, %tmp_26_141" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6013 'fadd' 'tmp_27_141' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_794 : Operation 6014 [3/4] (6.43ns)   --->   "%tmp_27_142 = fadd float %ls_load_144, %tmp_26_142" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6014 'fadd' 'tmp_27_142' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_794 : Operation 6015 [4/4] (6.43ns)   --->   "%tmp_27_143 = fadd float %ls_load_145, %tmp_26_143" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6015 'fadd' 'tmp_27_143' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_794 : Operation 6016 [4/4] (6.43ns)   --->   "%tmp_27_144 = fadd float %ls_load_146, %tmp_26_144" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6016 'fadd' 'tmp_27_144' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_794 : Operation 6017 [1/3] (7.01ns)   --->   "%tmp_26_145 = fmul float %lr_load, %lA_load_146" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6017 'fmul' 'tmp_26_145' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_794 : Operation 6018 [1/3] (7.01ns)   --->   "%tmp_28_145 = fmul float %lA_load_146, %lp_load_146" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6018 'fmul' 'tmp_28_145' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_794 : Operation 6019 [1/3] (7.01ns)   --->   "%tmp_26_146 = fmul float %lr_load, %lA_load_147" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6019 'fmul' 'tmp_26_146' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_794 : Operation 6020 [1/3] (7.01ns)   --->   "%tmp_28_146 = fmul float %lA_load_147, %lp_load_147" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6020 'fmul' 'tmp_28_146' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_794 : Operation 6021 [2/3] (7.01ns)   --->   "%tmp_26_147 = fmul float %lr_load, %lA_load_148" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6021 'fmul' 'tmp_26_147' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_794 : Operation 6022 [2/3] (7.01ns)   --->   "%tmp_28_147 = fmul float %lA_load_148, %lp_load_148" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6022 'fmul' 'tmp_28_147' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_794 : Operation 6023 [2/3] (7.01ns)   --->   "%tmp_26_148 = fmul float %lr_load, %lA_load_149" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6023 'fmul' 'tmp_26_148' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_794 : Operation 6024 [2/3] (7.01ns)   --->   "%tmp_28_148 = fmul float %lA_load_149, %lp_load_149" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6024 'fmul' 'tmp_28_148' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_794 : Operation 6025 [3/3] (7.01ns)   --->   "%tmp_26_149 = fmul float %lr_load, %lA_load_150" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6025 'fmul' 'tmp_26_149' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_794 : Operation 6026 [3/3] (7.01ns)   --->   "%tmp_28_149 = fmul float %lA_load_150, %lp_load_150" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6026 'fmul' 'tmp_28_149' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_794 : Operation 6027 [3/3] (7.01ns)   --->   "%tmp_26_150 = fmul float %lr_load, %lA_load_151" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6027 'fmul' 'tmp_26_150' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_794 : Operation 6028 [3/3] (7.01ns)   --->   "%tmp_28_150 = fmul float %lA_load_151, %lp_load_151" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6028 'fmul' 'tmp_28_150' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_794 : Operation 6029 [1/2] (1.23ns)   --->   "%lA_load_152 = load float* %lA_addr_153, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6029 'load' 'lA_load_152' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_794 : Operation 6030 [1/2] (1.23ns)   --->   "%lA_load_153 = load float* %lA_addr_154, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6030 'load' 'lA_load_153' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_794 : Operation 6031 [1/1] (0.00ns)   --->   "%tmp_24_153 = or i16 %tmp_19, 154" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6031 'or' 'tmp_24_153' <Predicate = true> <Delay = 0.00>
ST_794 : Operation 6032 [1/1] (0.00ns)   --->   "%tmp_25_153 = zext i16 %tmp_24_153 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6032 'zext' 'tmp_25_153' <Predicate = true> <Delay = 0.00>
ST_794 : Operation 6033 [1/1] (0.00ns)   --->   "%lA_addr_155 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_153" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6033 'getelementptr' 'lA_addr_155' <Predicate = true> <Delay = 0.00>
ST_794 : Operation 6034 [2/2] (1.23ns)   --->   "%lA_load_154 = load float* %lA_addr_155, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6034 'load' 'lA_load_154' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_794 : Operation 6035 [1/1] (0.00ns)   --->   "%tmp_24_154 = or i16 %tmp_19, 155" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6035 'or' 'tmp_24_154' <Predicate = true> <Delay = 0.00>
ST_794 : Operation 6036 [1/1] (0.00ns)   --->   "%tmp_25_154 = zext i16 %tmp_24_154 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6036 'zext' 'tmp_25_154' <Predicate = true> <Delay = 0.00>
ST_794 : Operation 6037 [1/1] (0.00ns)   --->   "%lA_addr_156 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_154" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6037 'getelementptr' 'lA_addr_156' <Predicate = true> <Delay = 0.00>
ST_794 : Operation 6038 [2/2] (1.23ns)   --->   "%lA_load_155 = load float* %lA_addr_156, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6038 'load' 'lA_load_155' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 795 <SV = 389> <Delay = 7.01>
ST_795 : Operation 6039 [4/4] (6.43ns)   --->   "%tmp_29_61 = fadd float %tmp_29_60, %tmp_28_61" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6039 'fadd' 'tmp_29_61' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_795 : Operation 6040 [1/1] (1.23ns)   --->   "store float %tmp_27_137, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 138), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6040 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_795 : Operation 6041 [1/1] (1.23ns)   --->   "store float %tmp_27_138, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 139), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6041 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_795 : Operation 6042 [1/4] (6.43ns)   --->   "%tmp_27_139 = fadd float %ls_load_141, %tmp_26_139" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6042 'fadd' 'tmp_27_139' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_795 : Operation 6043 [1/4] (6.43ns)   --->   "%tmp_27_140 = fadd float %ls_load_142, %tmp_26_140" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6043 'fadd' 'tmp_27_140' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_795 : Operation 6044 [2/4] (6.43ns)   --->   "%tmp_27_141 = fadd float %ls_load_143, %tmp_26_141" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6044 'fadd' 'tmp_27_141' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_795 : Operation 6045 [2/4] (6.43ns)   --->   "%tmp_27_142 = fadd float %ls_load_144, %tmp_26_142" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6045 'fadd' 'tmp_27_142' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_795 : Operation 6046 [3/4] (6.43ns)   --->   "%tmp_27_143 = fadd float %ls_load_145, %tmp_26_143" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6046 'fadd' 'tmp_27_143' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_795 : Operation 6047 [3/4] (6.43ns)   --->   "%tmp_27_144 = fadd float %ls_load_146, %tmp_26_144" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6047 'fadd' 'tmp_27_144' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_795 : Operation 6048 [4/4] (6.43ns)   --->   "%tmp_27_145 = fadd float %ls_load_147, %tmp_26_145" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6048 'fadd' 'tmp_27_145' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_795 : Operation 6049 [4/4] (6.43ns)   --->   "%tmp_27_146 = fadd float %ls_load_148, %tmp_26_146" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6049 'fadd' 'tmp_27_146' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_795 : Operation 6050 [1/3] (7.01ns)   --->   "%tmp_26_147 = fmul float %lr_load, %lA_load_148" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6050 'fmul' 'tmp_26_147' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_795 : Operation 6051 [1/3] (7.01ns)   --->   "%tmp_28_147 = fmul float %lA_load_148, %lp_load_148" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6051 'fmul' 'tmp_28_147' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_795 : Operation 6052 [1/3] (7.01ns)   --->   "%tmp_26_148 = fmul float %lr_load, %lA_load_149" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6052 'fmul' 'tmp_26_148' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_795 : Operation 6053 [1/3] (7.01ns)   --->   "%tmp_28_148 = fmul float %lA_load_149, %lp_load_149" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6053 'fmul' 'tmp_28_148' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_795 : Operation 6054 [2/3] (7.01ns)   --->   "%tmp_26_149 = fmul float %lr_load, %lA_load_150" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6054 'fmul' 'tmp_26_149' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_795 : Operation 6055 [2/3] (7.01ns)   --->   "%tmp_28_149 = fmul float %lA_load_150, %lp_load_150" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6055 'fmul' 'tmp_28_149' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_795 : Operation 6056 [2/3] (7.01ns)   --->   "%tmp_26_150 = fmul float %lr_load, %lA_load_151" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6056 'fmul' 'tmp_26_150' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_795 : Operation 6057 [2/3] (7.01ns)   --->   "%tmp_28_150 = fmul float %lA_load_151, %lp_load_151" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6057 'fmul' 'tmp_28_150' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_795 : Operation 6058 [3/3] (7.01ns)   --->   "%tmp_26_151 = fmul float %lr_load, %lA_load_152" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6058 'fmul' 'tmp_26_151' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_795 : Operation 6059 [3/3] (7.01ns)   --->   "%tmp_28_151 = fmul float %lA_load_152, %lp_load_152" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6059 'fmul' 'tmp_28_151' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_795 : Operation 6060 [3/3] (7.01ns)   --->   "%tmp_26_152 = fmul float %lr_load, %lA_load_153" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6060 'fmul' 'tmp_26_152' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_795 : Operation 6061 [3/3] (7.01ns)   --->   "%tmp_28_152 = fmul float %lA_load_153, %lp_load_153" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6061 'fmul' 'tmp_28_152' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_795 : Operation 6062 [1/2] (1.23ns)   --->   "%lA_load_154 = load float* %lA_addr_155, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6062 'load' 'lA_load_154' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_795 : Operation 6063 [1/2] (1.23ns)   --->   "%lA_load_155 = load float* %lA_addr_156, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6063 'load' 'lA_load_155' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_795 : Operation 6064 [1/1] (0.00ns)   --->   "%tmp_24_155 = or i16 %tmp_19, 156" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6064 'or' 'tmp_24_155' <Predicate = true> <Delay = 0.00>
ST_795 : Operation 6065 [1/1] (0.00ns)   --->   "%tmp_25_155 = zext i16 %tmp_24_155 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6065 'zext' 'tmp_25_155' <Predicate = true> <Delay = 0.00>
ST_795 : Operation 6066 [1/1] (0.00ns)   --->   "%lA_addr_157 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_155" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6066 'getelementptr' 'lA_addr_157' <Predicate = true> <Delay = 0.00>
ST_795 : Operation 6067 [2/2] (1.23ns)   --->   "%lA_load_156 = load float* %lA_addr_157, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6067 'load' 'lA_load_156' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_795 : Operation 6068 [1/1] (0.00ns)   --->   "%tmp_24_156 = or i16 %tmp_19, 157" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6068 'or' 'tmp_24_156' <Predicate = true> <Delay = 0.00>
ST_795 : Operation 6069 [1/1] (0.00ns)   --->   "%tmp_25_156 = zext i16 %tmp_24_156 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6069 'zext' 'tmp_25_156' <Predicate = true> <Delay = 0.00>
ST_795 : Operation 6070 [1/1] (0.00ns)   --->   "%lA_addr_158 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_156" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6070 'getelementptr' 'lA_addr_158' <Predicate = true> <Delay = 0.00>
ST_795 : Operation 6071 [2/2] (1.23ns)   --->   "%lA_load_157 = load float* %lA_addr_158, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6071 'load' 'lA_load_157' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 796 <SV = 390> <Delay = 7.01>
ST_796 : Operation 6072 [3/4] (6.43ns)   --->   "%tmp_29_61 = fadd float %tmp_29_60, %tmp_28_61" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6072 'fadd' 'tmp_29_61' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_796 : Operation 6073 [1/1] (1.23ns)   --->   "store float %tmp_27_139, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 140), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6073 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_796 : Operation 6074 [1/1] (1.23ns)   --->   "store float %tmp_27_140, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 141), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6074 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_796 : Operation 6075 [1/4] (6.43ns)   --->   "%tmp_27_141 = fadd float %ls_load_143, %tmp_26_141" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6075 'fadd' 'tmp_27_141' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_796 : Operation 6076 [1/4] (6.43ns)   --->   "%tmp_27_142 = fadd float %ls_load_144, %tmp_26_142" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6076 'fadd' 'tmp_27_142' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_796 : Operation 6077 [2/4] (6.43ns)   --->   "%tmp_27_143 = fadd float %ls_load_145, %tmp_26_143" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6077 'fadd' 'tmp_27_143' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_796 : Operation 6078 [2/4] (6.43ns)   --->   "%tmp_27_144 = fadd float %ls_load_146, %tmp_26_144" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6078 'fadd' 'tmp_27_144' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_796 : Operation 6079 [3/4] (6.43ns)   --->   "%tmp_27_145 = fadd float %ls_load_147, %tmp_26_145" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6079 'fadd' 'tmp_27_145' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_796 : Operation 6080 [3/4] (6.43ns)   --->   "%tmp_27_146 = fadd float %ls_load_148, %tmp_26_146" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6080 'fadd' 'tmp_27_146' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_796 : Operation 6081 [4/4] (6.43ns)   --->   "%tmp_27_147 = fadd float %ls_load_149, %tmp_26_147" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6081 'fadd' 'tmp_27_147' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_796 : Operation 6082 [4/4] (6.43ns)   --->   "%tmp_27_148 = fadd float %ls_load_150, %tmp_26_148" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6082 'fadd' 'tmp_27_148' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_796 : Operation 6083 [1/3] (7.01ns)   --->   "%tmp_26_149 = fmul float %lr_load, %lA_load_150" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6083 'fmul' 'tmp_26_149' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_796 : Operation 6084 [1/3] (7.01ns)   --->   "%tmp_28_149 = fmul float %lA_load_150, %lp_load_150" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6084 'fmul' 'tmp_28_149' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_796 : Operation 6085 [1/3] (7.01ns)   --->   "%tmp_26_150 = fmul float %lr_load, %lA_load_151" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6085 'fmul' 'tmp_26_150' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_796 : Operation 6086 [1/3] (7.01ns)   --->   "%tmp_28_150 = fmul float %lA_load_151, %lp_load_151" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6086 'fmul' 'tmp_28_150' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_796 : Operation 6087 [2/3] (7.01ns)   --->   "%tmp_26_151 = fmul float %lr_load, %lA_load_152" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6087 'fmul' 'tmp_26_151' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_796 : Operation 6088 [2/3] (7.01ns)   --->   "%tmp_28_151 = fmul float %lA_load_152, %lp_load_152" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6088 'fmul' 'tmp_28_151' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_796 : Operation 6089 [2/3] (7.01ns)   --->   "%tmp_26_152 = fmul float %lr_load, %lA_load_153" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6089 'fmul' 'tmp_26_152' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_796 : Operation 6090 [2/3] (7.01ns)   --->   "%tmp_28_152 = fmul float %lA_load_153, %lp_load_153" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6090 'fmul' 'tmp_28_152' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_796 : Operation 6091 [3/3] (7.01ns)   --->   "%tmp_26_153 = fmul float %lr_load, %lA_load_154" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6091 'fmul' 'tmp_26_153' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_796 : Operation 6092 [3/3] (7.01ns)   --->   "%tmp_28_153 = fmul float %lA_load_154, %lp_load_154" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6092 'fmul' 'tmp_28_153' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_796 : Operation 6093 [3/3] (7.01ns)   --->   "%tmp_26_154 = fmul float %lr_load, %lA_load_155" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6093 'fmul' 'tmp_26_154' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_796 : Operation 6094 [3/3] (7.01ns)   --->   "%tmp_28_154 = fmul float %lA_load_155, %lp_load_155" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6094 'fmul' 'tmp_28_154' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_796 : Operation 6095 [1/2] (1.23ns)   --->   "%lA_load_156 = load float* %lA_addr_157, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6095 'load' 'lA_load_156' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_796 : Operation 6096 [1/2] (1.23ns)   --->   "%lA_load_157 = load float* %lA_addr_158, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6096 'load' 'lA_load_157' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_796 : Operation 6097 [1/1] (0.00ns)   --->   "%tmp_24_157 = or i16 %tmp_19, 158" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6097 'or' 'tmp_24_157' <Predicate = true> <Delay = 0.00>
ST_796 : Operation 6098 [1/1] (0.00ns)   --->   "%tmp_25_157 = zext i16 %tmp_24_157 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6098 'zext' 'tmp_25_157' <Predicate = true> <Delay = 0.00>
ST_796 : Operation 6099 [1/1] (0.00ns)   --->   "%lA_addr_159 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_157" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6099 'getelementptr' 'lA_addr_159' <Predicate = true> <Delay = 0.00>
ST_796 : Operation 6100 [2/2] (1.23ns)   --->   "%lA_load_158 = load float* %lA_addr_159, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6100 'load' 'lA_load_158' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_796 : Operation 6101 [1/1] (0.00ns)   --->   "%tmp_24_158 = or i16 %tmp_19, 159" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6101 'or' 'tmp_24_158' <Predicate = true> <Delay = 0.00>
ST_796 : Operation 6102 [1/1] (0.00ns)   --->   "%tmp_25_158 = zext i16 %tmp_24_158 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6102 'zext' 'tmp_25_158' <Predicate = true> <Delay = 0.00>
ST_796 : Operation 6103 [1/1] (0.00ns)   --->   "%lA_addr_160 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_158" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6103 'getelementptr' 'lA_addr_160' <Predicate = true> <Delay = 0.00>
ST_796 : Operation 6104 [2/2] (1.23ns)   --->   "%lA_load_159 = load float* %lA_addr_160, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6104 'load' 'lA_load_159' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 797 <SV = 391> <Delay = 7.01>
ST_797 : Operation 6105 [2/4] (6.43ns)   --->   "%tmp_29_61 = fadd float %tmp_29_60, %tmp_28_61" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6105 'fadd' 'tmp_29_61' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_797 : Operation 6106 [1/1] (1.23ns)   --->   "store float %tmp_27_141, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 142), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6106 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_797 : Operation 6107 [1/1] (1.23ns)   --->   "store float %tmp_27_142, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 143), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6107 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_797 : Operation 6108 [1/4] (6.43ns)   --->   "%tmp_27_143 = fadd float %ls_load_145, %tmp_26_143" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6108 'fadd' 'tmp_27_143' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_797 : Operation 6109 [1/4] (6.43ns)   --->   "%tmp_27_144 = fadd float %ls_load_146, %tmp_26_144" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6109 'fadd' 'tmp_27_144' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_797 : Operation 6110 [2/4] (6.43ns)   --->   "%tmp_27_145 = fadd float %ls_load_147, %tmp_26_145" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6110 'fadd' 'tmp_27_145' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_797 : Operation 6111 [2/4] (6.43ns)   --->   "%tmp_27_146 = fadd float %ls_load_148, %tmp_26_146" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6111 'fadd' 'tmp_27_146' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_797 : Operation 6112 [3/4] (6.43ns)   --->   "%tmp_27_147 = fadd float %ls_load_149, %tmp_26_147" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6112 'fadd' 'tmp_27_147' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_797 : Operation 6113 [3/4] (6.43ns)   --->   "%tmp_27_148 = fadd float %ls_load_150, %tmp_26_148" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6113 'fadd' 'tmp_27_148' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_797 : Operation 6114 [4/4] (6.43ns)   --->   "%tmp_27_149 = fadd float %ls_load_151, %tmp_26_149" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6114 'fadd' 'tmp_27_149' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_797 : Operation 6115 [4/4] (6.43ns)   --->   "%tmp_27_150 = fadd float %ls_load_152, %tmp_26_150" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6115 'fadd' 'tmp_27_150' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_797 : Operation 6116 [1/3] (7.01ns)   --->   "%tmp_26_151 = fmul float %lr_load, %lA_load_152" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6116 'fmul' 'tmp_26_151' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_797 : Operation 6117 [1/3] (7.01ns)   --->   "%tmp_28_151 = fmul float %lA_load_152, %lp_load_152" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6117 'fmul' 'tmp_28_151' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_797 : Operation 6118 [1/3] (7.01ns)   --->   "%tmp_26_152 = fmul float %lr_load, %lA_load_153" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6118 'fmul' 'tmp_26_152' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_797 : Operation 6119 [1/3] (7.01ns)   --->   "%tmp_28_152 = fmul float %lA_load_153, %lp_load_153" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6119 'fmul' 'tmp_28_152' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_797 : Operation 6120 [2/3] (7.01ns)   --->   "%tmp_26_153 = fmul float %lr_load, %lA_load_154" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6120 'fmul' 'tmp_26_153' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_797 : Operation 6121 [2/3] (7.01ns)   --->   "%tmp_28_153 = fmul float %lA_load_154, %lp_load_154" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6121 'fmul' 'tmp_28_153' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_797 : Operation 6122 [2/3] (7.01ns)   --->   "%tmp_26_154 = fmul float %lr_load, %lA_load_155" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6122 'fmul' 'tmp_26_154' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_797 : Operation 6123 [2/3] (7.01ns)   --->   "%tmp_28_154 = fmul float %lA_load_155, %lp_load_155" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6123 'fmul' 'tmp_28_154' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_797 : Operation 6124 [3/3] (7.01ns)   --->   "%tmp_26_155 = fmul float %lr_load, %lA_load_156" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6124 'fmul' 'tmp_26_155' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_797 : Operation 6125 [3/3] (7.01ns)   --->   "%tmp_28_155 = fmul float %lA_load_156, %lp_load_156" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6125 'fmul' 'tmp_28_155' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_797 : Operation 6126 [3/3] (7.01ns)   --->   "%tmp_26_156 = fmul float %lr_load, %lA_load_157" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6126 'fmul' 'tmp_26_156' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_797 : Operation 6127 [3/3] (7.01ns)   --->   "%tmp_28_156 = fmul float %lA_load_157, %lp_load_157" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6127 'fmul' 'tmp_28_156' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_797 : Operation 6128 [1/2] (1.23ns)   --->   "%lA_load_158 = load float* %lA_addr_159, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6128 'load' 'lA_load_158' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_797 : Operation 6129 [1/2] (1.23ns)   --->   "%lA_load_159 = load float* %lA_addr_160, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6129 'load' 'lA_load_159' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_797 : Operation 6130 [1/1] (0.00ns)   --->   "%tmp_24_159 = or i16 %tmp_19, 160" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6130 'or' 'tmp_24_159' <Predicate = true> <Delay = 0.00>
ST_797 : Operation 6131 [1/1] (0.00ns)   --->   "%tmp_25_159 = zext i16 %tmp_24_159 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6131 'zext' 'tmp_25_159' <Predicate = true> <Delay = 0.00>
ST_797 : Operation 6132 [1/1] (0.00ns)   --->   "%lA_addr_161 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_159" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6132 'getelementptr' 'lA_addr_161' <Predicate = true> <Delay = 0.00>
ST_797 : Operation 6133 [2/2] (1.23ns)   --->   "%lA_load_160 = load float* %lA_addr_161, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6133 'load' 'lA_load_160' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_797 : Operation 6134 [1/1] (0.00ns)   --->   "%tmp_24_160 = or i16 %tmp_19, 161" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6134 'or' 'tmp_24_160' <Predicate = true> <Delay = 0.00>
ST_797 : Operation 6135 [1/1] (0.00ns)   --->   "%tmp_25_160 = zext i16 %tmp_24_160 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6135 'zext' 'tmp_25_160' <Predicate = true> <Delay = 0.00>
ST_797 : Operation 6136 [1/1] (0.00ns)   --->   "%lA_addr_162 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_160" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6136 'getelementptr' 'lA_addr_162' <Predicate = true> <Delay = 0.00>
ST_797 : Operation 6137 [2/2] (1.23ns)   --->   "%lA_load_161 = load float* %lA_addr_162, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6137 'load' 'lA_load_161' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 798 <SV = 392> <Delay = 7.01>
ST_798 : Operation 6138 [1/4] (6.43ns)   --->   "%tmp_29_61 = fadd float %tmp_29_60, %tmp_28_61" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6138 'fadd' 'tmp_29_61' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_798 : Operation 6139 [1/1] (1.23ns)   --->   "store float %tmp_27_143, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 144), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6139 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_798 : Operation 6140 [1/1] (1.23ns)   --->   "store float %tmp_27_144, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 145), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6140 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_798 : Operation 6141 [1/4] (6.43ns)   --->   "%tmp_27_145 = fadd float %ls_load_147, %tmp_26_145" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6141 'fadd' 'tmp_27_145' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_798 : Operation 6142 [1/4] (6.43ns)   --->   "%tmp_27_146 = fadd float %ls_load_148, %tmp_26_146" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6142 'fadd' 'tmp_27_146' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_798 : Operation 6143 [2/4] (6.43ns)   --->   "%tmp_27_147 = fadd float %ls_load_149, %tmp_26_147" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6143 'fadd' 'tmp_27_147' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_798 : Operation 6144 [2/4] (6.43ns)   --->   "%tmp_27_148 = fadd float %ls_load_150, %tmp_26_148" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6144 'fadd' 'tmp_27_148' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_798 : Operation 6145 [3/4] (6.43ns)   --->   "%tmp_27_149 = fadd float %ls_load_151, %tmp_26_149" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6145 'fadd' 'tmp_27_149' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_798 : Operation 6146 [3/4] (6.43ns)   --->   "%tmp_27_150 = fadd float %ls_load_152, %tmp_26_150" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6146 'fadd' 'tmp_27_150' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_798 : Operation 6147 [4/4] (6.43ns)   --->   "%tmp_27_151 = fadd float %ls_load_153, %tmp_26_151" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6147 'fadd' 'tmp_27_151' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_798 : Operation 6148 [4/4] (6.43ns)   --->   "%tmp_27_152 = fadd float %ls_load_154, %tmp_26_152" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6148 'fadd' 'tmp_27_152' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_798 : Operation 6149 [1/3] (7.01ns)   --->   "%tmp_26_153 = fmul float %lr_load, %lA_load_154" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6149 'fmul' 'tmp_26_153' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_798 : Operation 6150 [1/3] (7.01ns)   --->   "%tmp_28_153 = fmul float %lA_load_154, %lp_load_154" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6150 'fmul' 'tmp_28_153' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_798 : Operation 6151 [1/3] (7.01ns)   --->   "%tmp_26_154 = fmul float %lr_load, %lA_load_155" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6151 'fmul' 'tmp_26_154' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_798 : Operation 6152 [1/3] (7.01ns)   --->   "%tmp_28_154 = fmul float %lA_load_155, %lp_load_155" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6152 'fmul' 'tmp_28_154' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_798 : Operation 6153 [2/3] (7.01ns)   --->   "%tmp_26_155 = fmul float %lr_load, %lA_load_156" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6153 'fmul' 'tmp_26_155' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_798 : Operation 6154 [2/3] (7.01ns)   --->   "%tmp_28_155 = fmul float %lA_load_156, %lp_load_156" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6154 'fmul' 'tmp_28_155' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_798 : Operation 6155 [2/3] (7.01ns)   --->   "%tmp_26_156 = fmul float %lr_load, %lA_load_157" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6155 'fmul' 'tmp_26_156' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_798 : Operation 6156 [2/3] (7.01ns)   --->   "%tmp_28_156 = fmul float %lA_load_157, %lp_load_157" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6156 'fmul' 'tmp_28_156' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_798 : Operation 6157 [3/3] (7.01ns)   --->   "%tmp_26_157 = fmul float %lr_load, %lA_load_158" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6157 'fmul' 'tmp_26_157' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_798 : Operation 6158 [3/3] (7.01ns)   --->   "%tmp_28_157 = fmul float %lA_load_158, %lp_load_158" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6158 'fmul' 'tmp_28_157' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_798 : Operation 6159 [3/3] (7.01ns)   --->   "%tmp_26_158 = fmul float %lr_load, %lA_load_159" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6159 'fmul' 'tmp_26_158' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_798 : Operation 6160 [3/3] (7.01ns)   --->   "%tmp_28_158 = fmul float %lA_load_159, %lp_load_159" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6160 'fmul' 'tmp_28_158' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_798 : Operation 6161 [1/2] (1.23ns)   --->   "%lA_load_160 = load float* %lA_addr_161, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6161 'load' 'lA_load_160' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_798 : Operation 6162 [1/2] (1.23ns)   --->   "%lA_load_161 = load float* %lA_addr_162, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6162 'load' 'lA_load_161' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_798 : Operation 6163 [1/1] (0.00ns)   --->   "%tmp_24_161 = or i16 %tmp_19, 162" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6163 'or' 'tmp_24_161' <Predicate = true> <Delay = 0.00>
ST_798 : Operation 6164 [1/1] (0.00ns)   --->   "%tmp_25_161 = zext i16 %tmp_24_161 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6164 'zext' 'tmp_25_161' <Predicate = true> <Delay = 0.00>
ST_798 : Operation 6165 [1/1] (0.00ns)   --->   "%lA_addr_163 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_161" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6165 'getelementptr' 'lA_addr_163' <Predicate = true> <Delay = 0.00>
ST_798 : Operation 6166 [2/2] (1.23ns)   --->   "%lA_load_162 = load float* %lA_addr_163, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6166 'load' 'lA_load_162' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_798 : Operation 6167 [1/1] (0.00ns)   --->   "%tmp_24_162 = or i16 %tmp_19, 163" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6167 'or' 'tmp_24_162' <Predicate = true> <Delay = 0.00>
ST_798 : Operation 6168 [1/1] (0.00ns)   --->   "%tmp_25_162 = zext i16 %tmp_24_162 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6168 'zext' 'tmp_25_162' <Predicate = true> <Delay = 0.00>
ST_798 : Operation 6169 [1/1] (0.00ns)   --->   "%lA_addr_164 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_162" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6169 'getelementptr' 'lA_addr_164' <Predicate = true> <Delay = 0.00>
ST_798 : Operation 6170 [2/2] (1.23ns)   --->   "%lA_load_163 = load float* %lA_addr_164, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6170 'load' 'lA_load_163' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 799 <SV = 393> <Delay = 7.01>
ST_799 : Operation 6171 [4/4] (6.43ns)   --->   "%tmp_29_62 = fadd float %tmp_29_61, %tmp_28_62" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6171 'fadd' 'tmp_29_62' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_799 : Operation 6172 [1/1] (1.23ns)   --->   "store float %tmp_27_145, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 146), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6172 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_799 : Operation 6173 [1/1] (1.23ns)   --->   "store float %tmp_27_146, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 147), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6173 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_799 : Operation 6174 [1/4] (6.43ns)   --->   "%tmp_27_147 = fadd float %ls_load_149, %tmp_26_147" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6174 'fadd' 'tmp_27_147' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_799 : Operation 6175 [1/4] (6.43ns)   --->   "%tmp_27_148 = fadd float %ls_load_150, %tmp_26_148" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6175 'fadd' 'tmp_27_148' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_799 : Operation 6176 [2/4] (6.43ns)   --->   "%tmp_27_149 = fadd float %ls_load_151, %tmp_26_149" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6176 'fadd' 'tmp_27_149' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_799 : Operation 6177 [2/4] (6.43ns)   --->   "%tmp_27_150 = fadd float %ls_load_152, %tmp_26_150" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6177 'fadd' 'tmp_27_150' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_799 : Operation 6178 [3/4] (6.43ns)   --->   "%tmp_27_151 = fadd float %ls_load_153, %tmp_26_151" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6178 'fadd' 'tmp_27_151' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_799 : Operation 6179 [3/4] (6.43ns)   --->   "%tmp_27_152 = fadd float %ls_load_154, %tmp_26_152" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6179 'fadd' 'tmp_27_152' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_799 : Operation 6180 [4/4] (6.43ns)   --->   "%tmp_27_153 = fadd float %ls_load_155, %tmp_26_153" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6180 'fadd' 'tmp_27_153' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_799 : Operation 6181 [4/4] (6.43ns)   --->   "%tmp_27_154 = fadd float %ls_load_156, %tmp_26_154" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6181 'fadd' 'tmp_27_154' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_799 : Operation 6182 [1/3] (7.01ns)   --->   "%tmp_26_155 = fmul float %lr_load, %lA_load_156" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6182 'fmul' 'tmp_26_155' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_799 : Operation 6183 [1/3] (7.01ns)   --->   "%tmp_28_155 = fmul float %lA_load_156, %lp_load_156" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6183 'fmul' 'tmp_28_155' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_799 : Operation 6184 [1/3] (7.01ns)   --->   "%tmp_26_156 = fmul float %lr_load, %lA_load_157" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6184 'fmul' 'tmp_26_156' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_799 : Operation 6185 [1/3] (7.01ns)   --->   "%tmp_28_156 = fmul float %lA_load_157, %lp_load_157" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6185 'fmul' 'tmp_28_156' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_799 : Operation 6186 [2/3] (7.01ns)   --->   "%tmp_26_157 = fmul float %lr_load, %lA_load_158" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6186 'fmul' 'tmp_26_157' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_799 : Operation 6187 [2/3] (7.01ns)   --->   "%tmp_28_157 = fmul float %lA_load_158, %lp_load_158" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6187 'fmul' 'tmp_28_157' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_799 : Operation 6188 [2/3] (7.01ns)   --->   "%tmp_26_158 = fmul float %lr_load, %lA_load_159" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6188 'fmul' 'tmp_26_158' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_799 : Operation 6189 [2/3] (7.01ns)   --->   "%tmp_28_158 = fmul float %lA_load_159, %lp_load_159" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6189 'fmul' 'tmp_28_158' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_799 : Operation 6190 [3/3] (7.01ns)   --->   "%tmp_26_159 = fmul float %lr_load, %lA_load_160" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6190 'fmul' 'tmp_26_159' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_799 : Operation 6191 [3/3] (7.01ns)   --->   "%tmp_28_159 = fmul float %lA_load_160, %lp_load_160" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6191 'fmul' 'tmp_28_159' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_799 : Operation 6192 [3/3] (7.01ns)   --->   "%tmp_26_160 = fmul float %lr_load, %lA_load_161" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6192 'fmul' 'tmp_26_160' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_799 : Operation 6193 [3/3] (7.01ns)   --->   "%tmp_28_160 = fmul float %lA_load_161, %lp_load_161" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6193 'fmul' 'tmp_28_160' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_799 : Operation 6194 [1/2] (1.23ns)   --->   "%lA_load_162 = load float* %lA_addr_163, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6194 'load' 'lA_load_162' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_799 : Operation 6195 [1/2] (1.23ns)   --->   "%lA_load_163 = load float* %lA_addr_164, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6195 'load' 'lA_load_163' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_799 : Operation 6196 [1/1] (0.00ns)   --->   "%tmp_24_163 = or i16 %tmp_19, 164" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6196 'or' 'tmp_24_163' <Predicate = true> <Delay = 0.00>
ST_799 : Operation 6197 [1/1] (0.00ns)   --->   "%tmp_25_163 = zext i16 %tmp_24_163 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6197 'zext' 'tmp_25_163' <Predicate = true> <Delay = 0.00>
ST_799 : Operation 6198 [1/1] (0.00ns)   --->   "%lA_addr_165 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_163" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6198 'getelementptr' 'lA_addr_165' <Predicate = true> <Delay = 0.00>
ST_799 : Operation 6199 [2/2] (1.23ns)   --->   "%lA_load_164 = load float* %lA_addr_165, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6199 'load' 'lA_load_164' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_799 : Operation 6200 [1/1] (0.00ns)   --->   "%tmp_24_164 = or i16 %tmp_19, 165" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6200 'or' 'tmp_24_164' <Predicate = true> <Delay = 0.00>
ST_799 : Operation 6201 [1/1] (0.00ns)   --->   "%tmp_25_164 = zext i16 %tmp_24_164 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6201 'zext' 'tmp_25_164' <Predicate = true> <Delay = 0.00>
ST_799 : Operation 6202 [1/1] (0.00ns)   --->   "%lA_addr_166 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_164" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6202 'getelementptr' 'lA_addr_166' <Predicate = true> <Delay = 0.00>
ST_799 : Operation 6203 [2/2] (1.23ns)   --->   "%lA_load_165 = load float* %lA_addr_166, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6203 'load' 'lA_load_165' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 800 <SV = 394> <Delay = 7.01>
ST_800 : Operation 6204 [3/4] (6.43ns)   --->   "%tmp_29_62 = fadd float %tmp_29_61, %tmp_28_62" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6204 'fadd' 'tmp_29_62' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_800 : Operation 6205 [1/1] (1.23ns)   --->   "store float %tmp_27_147, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 148), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6205 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_800 : Operation 6206 [1/1] (1.23ns)   --->   "store float %tmp_27_148, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 149), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6206 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_800 : Operation 6207 [1/4] (6.43ns)   --->   "%tmp_27_149 = fadd float %ls_load_151, %tmp_26_149" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6207 'fadd' 'tmp_27_149' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_800 : Operation 6208 [1/4] (6.43ns)   --->   "%tmp_27_150 = fadd float %ls_load_152, %tmp_26_150" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6208 'fadd' 'tmp_27_150' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_800 : Operation 6209 [2/4] (6.43ns)   --->   "%tmp_27_151 = fadd float %ls_load_153, %tmp_26_151" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6209 'fadd' 'tmp_27_151' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_800 : Operation 6210 [2/4] (6.43ns)   --->   "%tmp_27_152 = fadd float %ls_load_154, %tmp_26_152" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6210 'fadd' 'tmp_27_152' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_800 : Operation 6211 [3/4] (6.43ns)   --->   "%tmp_27_153 = fadd float %ls_load_155, %tmp_26_153" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6211 'fadd' 'tmp_27_153' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_800 : Operation 6212 [3/4] (6.43ns)   --->   "%tmp_27_154 = fadd float %ls_load_156, %tmp_26_154" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6212 'fadd' 'tmp_27_154' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_800 : Operation 6213 [4/4] (6.43ns)   --->   "%tmp_27_155 = fadd float %ls_load_157, %tmp_26_155" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6213 'fadd' 'tmp_27_155' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_800 : Operation 6214 [4/4] (6.43ns)   --->   "%tmp_27_156 = fadd float %ls_load_158, %tmp_26_156" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6214 'fadd' 'tmp_27_156' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_800 : Operation 6215 [1/3] (7.01ns)   --->   "%tmp_26_157 = fmul float %lr_load, %lA_load_158" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6215 'fmul' 'tmp_26_157' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_800 : Operation 6216 [1/3] (7.01ns)   --->   "%tmp_28_157 = fmul float %lA_load_158, %lp_load_158" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6216 'fmul' 'tmp_28_157' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_800 : Operation 6217 [1/3] (7.01ns)   --->   "%tmp_26_158 = fmul float %lr_load, %lA_load_159" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6217 'fmul' 'tmp_26_158' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_800 : Operation 6218 [1/3] (7.01ns)   --->   "%tmp_28_158 = fmul float %lA_load_159, %lp_load_159" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6218 'fmul' 'tmp_28_158' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_800 : Operation 6219 [2/3] (7.01ns)   --->   "%tmp_26_159 = fmul float %lr_load, %lA_load_160" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6219 'fmul' 'tmp_26_159' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_800 : Operation 6220 [2/3] (7.01ns)   --->   "%tmp_28_159 = fmul float %lA_load_160, %lp_load_160" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6220 'fmul' 'tmp_28_159' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_800 : Operation 6221 [2/3] (7.01ns)   --->   "%tmp_26_160 = fmul float %lr_load, %lA_load_161" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6221 'fmul' 'tmp_26_160' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_800 : Operation 6222 [2/3] (7.01ns)   --->   "%tmp_28_160 = fmul float %lA_load_161, %lp_load_161" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6222 'fmul' 'tmp_28_160' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_800 : Operation 6223 [3/3] (7.01ns)   --->   "%tmp_26_161 = fmul float %lr_load, %lA_load_162" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6223 'fmul' 'tmp_26_161' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_800 : Operation 6224 [3/3] (7.01ns)   --->   "%tmp_28_161 = fmul float %lA_load_162, %lp_load_162" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6224 'fmul' 'tmp_28_161' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_800 : Operation 6225 [3/3] (7.01ns)   --->   "%tmp_26_162 = fmul float %lr_load, %lA_load_163" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6225 'fmul' 'tmp_26_162' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_800 : Operation 6226 [3/3] (7.01ns)   --->   "%tmp_28_162 = fmul float %lA_load_163, %lp_load_163" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6226 'fmul' 'tmp_28_162' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_800 : Operation 6227 [1/2] (1.23ns)   --->   "%lA_load_164 = load float* %lA_addr_165, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6227 'load' 'lA_load_164' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_800 : Operation 6228 [1/2] (1.23ns)   --->   "%lA_load_165 = load float* %lA_addr_166, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6228 'load' 'lA_load_165' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_800 : Operation 6229 [1/1] (0.00ns)   --->   "%tmp_24_165 = or i16 %tmp_19, 166" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6229 'or' 'tmp_24_165' <Predicate = true> <Delay = 0.00>
ST_800 : Operation 6230 [1/1] (0.00ns)   --->   "%tmp_25_165 = zext i16 %tmp_24_165 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6230 'zext' 'tmp_25_165' <Predicate = true> <Delay = 0.00>
ST_800 : Operation 6231 [1/1] (0.00ns)   --->   "%lA_addr_167 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_165" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6231 'getelementptr' 'lA_addr_167' <Predicate = true> <Delay = 0.00>
ST_800 : Operation 6232 [2/2] (1.23ns)   --->   "%lA_load_166 = load float* %lA_addr_167, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6232 'load' 'lA_load_166' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_800 : Operation 6233 [1/1] (0.00ns)   --->   "%tmp_24_166 = or i16 %tmp_19, 167" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6233 'or' 'tmp_24_166' <Predicate = true> <Delay = 0.00>
ST_800 : Operation 6234 [1/1] (0.00ns)   --->   "%tmp_25_166 = zext i16 %tmp_24_166 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6234 'zext' 'tmp_25_166' <Predicate = true> <Delay = 0.00>
ST_800 : Operation 6235 [1/1] (0.00ns)   --->   "%lA_addr_168 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_166" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6235 'getelementptr' 'lA_addr_168' <Predicate = true> <Delay = 0.00>
ST_800 : Operation 6236 [2/2] (1.23ns)   --->   "%lA_load_167 = load float* %lA_addr_168, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6236 'load' 'lA_load_167' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 801 <SV = 395> <Delay = 7.01>
ST_801 : Operation 6237 [2/4] (6.43ns)   --->   "%tmp_29_62 = fadd float %tmp_29_61, %tmp_28_62" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6237 'fadd' 'tmp_29_62' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_801 : Operation 6238 [1/1] (1.23ns)   --->   "store float %tmp_27_149, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 150), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6238 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_801 : Operation 6239 [1/1] (1.23ns)   --->   "store float %tmp_27_150, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 151), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6239 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_801 : Operation 6240 [1/4] (6.43ns)   --->   "%tmp_27_151 = fadd float %ls_load_153, %tmp_26_151" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6240 'fadd' 'tmp_27_151' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_801 : Operation 6241 [1/4] (6.43ns)   --->   "%tmp_27_152 = fadd float %ls_load_154, %tmp_26_152" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6241 'fadd' 'tmp_27_152' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_801 : Operation 6242 [2/4] (6.43ns)   --->   "%tmp_27_153 = fadd float %ls_load_155, %tmp_26_153" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6242 'fadd' 'tmp_27_153' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_801 : Operation 6243 [2/4] (6.43ns)   --->   "%tmp_27_154 = fadd float %ls_load_156, %tmp_26_154" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6243 'fadd' 'tmp_27_154' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_801 : Operation 6244 [3/4] (6.43ns)   --->   "%tmp_27_155 = fadd float %ls_load_157, %tmp_26_155" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6244 'fadd' 'tmp_27_155' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_801 : Operation 6245 [3/4] (6.43ns)   --->   "%tmp_27_156 = fadd float %ls_load_158, %tmp_26_156" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6245 'fadd' 'tmp_27_156' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_801 : Operation 6246 [4/4] (6.43ns)   --->   "%tmp_27_157 = fadd float %ls_load_159, %tmp_26_157" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6246 'fadd' 'tmp_27_157' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_801 : Operation 6247 [4/4] (6.43ns)   --->   "%tmp_27_158 = fadd float %ls_load_160, %tmp_26_158" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6247 'fadd' 'tmp_27_158' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_801 : Operation 6248 [1/3] (7.01ns)   --->   "%tmp_26_159 = fmul float %lr_load, %lA_load_160" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6248 'fmul' 'tmp_26_159' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_801 : Operation 6249 [1/3] (7.01ns)   --->   "%tmp_28_159 = fmul float %lA_load_160, %lp_load_160" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6249 'fmul' 'tmp_28_159' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_801 : Operation 6250 [1/3] (7.01ns)   --->   "%tmp_26_160 = fmul float %lr_load, %lA_load_161" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6250 'fmul' 'tmp_26_160' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_801 : Operation 6251 [1/3] (7.01ns)   --->   "%tmp_28_160 = fmul float %lA_load_161, %lp_load_161" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6251 'fmul' 'tmp_28_160' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_801 : Operation 6252 [2/3] (7.01ns)   --->   "%tmp_26_161 = fmul float %lr_load, %lA_load_162" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6252 'fmul' 'tmp_26_161' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_801 : Operation 6253 [2/3] (7.01ns)   --->   "%tmp_28_161 = fmul float %lA_load_162, %lp_load_162" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6253 'fmul' 'tmp_28_161' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_801 : Operation 6254 [2/3] (7.01ns)   --->   "%tmp_26_162 = fmul float %lr_load, %lA_load_163" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6254 'fmul' 'tmp_26_162' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_801 : Operation 6255 [2/3] (7.01ns)   --->   "%tmp_28_162 = fmul float %lA_load_163, %lp_load_163" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6255 'fmul' 'tmp_28_162' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_801 : Operation 6256 [3/3] (7.01ns)   --->   "%tmp_26_163 = fmul float %lr_load, %lA_load_164" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6256 'fmul' 'tmp_26_163' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_801 : Operation 6257 [3/3] (7.01ns)   --->   "%tmp_28_163 = fmul float %lA_load_164, %lp_load_164" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6257 'fmul' 'tmp_28_163' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_801 : Operation 6258 [3/3] (7.01ns)   --->   "%tmp_26_164 = fmul float %lr_load, %lA_load_165" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6258 'fmul' 'tmp_26_164' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_801 : Operation 6259 [3/3] (7.01ns)   --->   "%tmp_28_164 = fmul float %lA_load_165, %lp_load_165" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6259 'fmul' 'tmp_28_164' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_801 : Operation 6260 [1/2] (1.23ns)   --->   "%lA_load_166 = load float* %lA_addr_167, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6260 'load' 'lA_load_166' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_801 : Operation 6261 [1/2] (1.23ns)   --->   "%lA_load_167 = load float* %lA_addr_168, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6261 'load' 'lA_load_167' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_801 : Operation 6262 [1/1] (0.00ns)   --->   "%tmp_24_167 = or i16 %tmp_19, 168" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6262 'or' 'tmp_24_167' <Predicate = true> <Delay = 0.00>
ST_801 : Operation 6263 [1/1] (0.00ns)   --->   "%tmp_25_167 = zext i16 %tmp_24_167 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6263 'zext' 'tmp_25_167' <Predicate = true> <Delay = 0.00>
ST_801 : Operation 6264 [1/1] (0.00ns)   --->   "%lA_addr_169 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_167" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6264 'getelementptr' 'lA_addr_169' <Predicate = true> <Delay = 0.00>
ST_801 : Operation 6265 [2/2] (1.23ns)   --->   "%lA_load_168 = load float* %lA_addr_169, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6265 'load' 'lA_load_168' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_801 : Operation 6266 [1/1] (0.00ns)   --->   "%tmp_24_168 = or i16 %tmp_19, 169" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6266 'or' 'tmp_24_168' <Predicate = true> <Delay = 0.00>
ST_801 : Operation 6267 [1/1] (0.00ns)   --->   "%tmp_25_168 = zext i16 %tmp_24_168 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6267 'zext' 'tmp_25_168' <Predicate = true> <Delay = 0.00>
ST_801 : Operation 6268 [1/1] (0.00ns)   --->   "%lA_addr_170 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_168" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6268 'getelementptr' 'lA_addr_170' <Predicate = true> <Delay = 0.00>
ST_801 : Operation 6269 [2/2] (1.23ns)   --->   "%lA_load_169 = load float* %lA_addr_170, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6269 'load' 'lA_load_169' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 802 <SV = 396> <Delay = 7.01>
ST_802 : Operation 6270 [1/4] (6.43ns)   --->   "%tmp_29_62 = fadd float %tmp_29_61, %tmp_28_62" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6270 'fadd' 'tmp_29_62' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_802 : Operation 6271 [1/1] (1.23ns)   --->   "store float %tmp_27_151, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 152), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6271 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_802 : Operation 6272 [1/1] (1.23ns)   --->   "store float %tmp_27_152, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 153), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6272 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_802 : Operation 6273 [1/4] (6.43ns)   --->   "%tmp_27_153 = fadd float %ls_load_155, %tmp_26_153" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6273 'fadd' 'tmp_27_153' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_802 : Operation 6274 [1/4] (6.43ns)   --->   "%tmp_27_154 = fadd float %ls_load_156, %tmp_26_154" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6274 'fadd' 'tmp_27_154' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_802 : Operation 6275 [2/4] (6.43ns)   --->   "%tmp_27_155 = fadd float %ls_load_157, %tmp_26_155" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6275 'fadd' 'tmp_27_155' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_802 : Operation 6276 [2/4] (6.43ns)   --->   "%tmp_27_156 = fadd float %ls_load_158, %tmp_26_156" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6276 'fadd' 'tmp_27_156' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_802 : Operation 6277 [3/4] (6.43ns)   --->   "%tmp_27_157 = fadd float %ls_load_159, %tmp_26_157" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6277 'fadd' 'tmp_27_157' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_802 : Operation 6278 [3/4] (6.43ns)   --->   "%tmp_27_158 = fadd float %ls_load_160, %tmp_26_158" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6278 'fadd' 'tmp_27_158' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_802 : Operation 6279 [4/4] (6.43ns)   --->   "%tmp_27_159 = fadd float %ls_load_161, %tmp_26_159" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6279 'fadd' 'tmp_27_159' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_802 : Operation 6280 [4/4] (6.43ns)   --->   "%tmp_27_160 = fadd float %ls_load_162, %tmp_26_160" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6280 'fadd' 'tmp_27_160' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_802 : Operation 6281 [1/3] (7.01ns)   --->   "%tmp_26_161 = fmul float %lr_load, %lA_load_162" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6281 'fmul' 'tmp_26_161' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_802 : Operation 6282 [1/3] (7.01ns)   --->   "%tmp_28_161 = fmul float %lA_load_162, %lp_load_162" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6282 'fmul' 'tmp_28_161' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_802 : Operation 6283 [1/3] (7.01ns)   --->   "%tmp_26_162 = fmul float %lr_load, %lA_load_163" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6283 'fmul' 'tmp_26_162' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_802 : Operation 6284 [1/3] (7.01ns)   --->   "%tmp_28_162 = fmul float %lA_load_163, %lp_load_163" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6284 'fmul' 'tmp_28_162' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_802 : Operation 6285 [2/3] (7.01ns)   --->   "%tmp_26_163 = fmul float %lr_load, %lA_load_164" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6285 'fmul' 'tmp_26_163' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_802 : Operation 6286 [2/3] (7.01ns)   --->   "%tmp_28_163 = fmul float %lA_load_164, %lp_load_164" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6286 'fmul' 'tmp_28_163' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_802 : Operation 6287 [2/3] (7.01ns)   --->   "%tmp_26_164 = fmul float %lr_load, %lA_load_165" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6287 'fmul' 'tmp_26_164' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_802 : Operation 6288 [2/3] (7.01ns)   --->   "%tmp_28_164 = fmul float %lA_load_165, %lp_load_165" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6288 'fmul' 'tmp_28_164' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_802 : Operation 6289 [3/3] (7.01ns)   --->   "%tmp_26_165 = fmul float %lr_load, %lA_load_166" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6289 'fmul' 'tmp_26_165' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_802 : Operation 6290 [3/3] (7.01ns)   --->   "%tmp_28_165 = fmul float %lA_load_166, %lp_load_166" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6290 'fmul' 'tmp_28_165' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_802 : Operation 6291 [3/3] (7.01ns)   --->   "%tmp_26_166 = fmul float %lr_load, %lA_load_167" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6291 'fmul' 'tmp_26_166' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_802 : Operation 6292 [3/3] (7.01ns)   --->   "%tmp_28_166 = fmul float %lA_load_167, %lp_load_167" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6292 'fmul' 'tmp_28_166' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_802 : Operation 6293 [1/2] (1.23ns)   --->   "%lA_load_168 = load float* %lA_addr_169, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6293 'load' 'lA_load_168' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_802 : Operation 6294 [1/2] (1.23ns)   --->   "%lA_load_169 = load float* %lA_addr_170, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6294 'load' 'lA_load_169' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_802 : Operation 6295 [1/1] (0.00ns)   --->   "%tmp_24_169 = or i16 %tmp_19, 170" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6295 'or' 'tmp_24_169' <Predicate = true> <Delay = 0.00>
ST_802 : Operation 6296 [1/1] (0.00ns)   --->   "%tmp_25_169 = zext i16 %tmp_24_169 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6296 'zext' 'tmp_25_169' <Predicate = true> <Delay = 0.00>
ST_802 : Operation 6297 [1/1] (0.00ns)   --->   "%lA_addr_171 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_169" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6297 'getelementptr' 'lA_addr_171' <Predicate = true> <Delay = 0.00>
ST_802 : Operation 6298 [2/2] (1.23ns)   --->   "%lA_load_170 = load float* %lA_addr_171, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6298 'load' 'lA_load_170' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_802 : Operation 6299 [1/1] (0.00ns)   --->   "%tmp_24_170 = or i16 %tmp_19, 171" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6299 'or' 'tmp_24_170' <Predicate = true> <Delay = 0.00>
ST_802 : Operation 6300 [1/1] (0.00ns)   --->   "%tmp_25_170 = zext i16 %tmp_24_170 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6300 'zext' 'tmp_25_170' <Predicate = true> <Delay = 0.00>
ST_802 : Operation 6301 [1/1] (0.00ns)   --->   "%lA_addr_172 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_170" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6301 'getelementptr' 'lA_addr_172' <Predicate = true> <Delay = 0.00>
ST_802 : Operation 6302 [2/2] (1.23ns)   --->   "%lA_load_171 = load float* %lA_addr_172, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6302 'load' 'lA_load_171' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 803 <SV = 397> <Delay = 7.01>
ST_803 : Operation 6303 [4/4] (6.43ns)   --->   "%tmp_29_63 = fadd float %tmp_29_62, %tmp_28_63" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6303 'fadd' 'tmp_29_63' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_803 : Operation 6304 [1/1] (1.23ns)   --->   "store float %tmp_27_153, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 154), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6304 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_803 : Operation 6305 [1/1] (1.23ns)   --->   "store float %tmp_27_154, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 155), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6305 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_803 : Operation 6306 [1/4] (6.43ns)   --->   "%tmp_27_155 = fadd float %ls_load_157, %tmp_26_155" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6306 'fadd' 'tmp_27_155' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_803 : Operation 6307 [1/4] (6.43ns)   --->   "%tmp_27_156 = fadd float %ls_load_158, %tmp_26_156" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6307 'fadd' 'tmp_27_156' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_803 : Operation 6308 [2/4] (6.43ns)   --->   "%tmp_27_157 = fadd float %ls_load_159, %tmp_26_157" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6308 'fadd' 'tmp_27_157' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_803 : Operation 6309 [2/4] (6.43ns)   --->   "%tmp_27_158 = fadd float %ls_load_160, %tmp_26_158" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6309 'fadd' 'tmp_27_158' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_803 : Operation 6310 [3/4] (6.43ns)   --->   "%tmp_27_159 = fadd float %ls_load_161, %tmp_26_159" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6310 'fadd' 'tmp_27_159' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_803 : Operation 6311 [3/4] (6.43ns)   --->   "%tmp_27_160 = fadd float %ls_load_162, %tmp_26_160" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6311 'fadd' 'tmp_27_160' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_803 : Operation 6312 [4/4] (6.43ns)   --->   "%tmp_27_161 = fadd float %ls_load_163, %tmp_26_161" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6312 'fadd' 'tmp_27_161' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_803 : Operation 6313 [4/4] (6.43ns)   --->   "%tmp_27_162 = fadd float %ls_load_164, %tmp_26_162" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6313 'fadd' 'tmp_27_162' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_803 : Operation 6314 [1/3] (7.01ns)   --->   "%tmp_26_163 = fmul float %lr_load, %lA_load_164" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6314 'fmul' 'tmp_26_163' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_803 : Operation 6315 [1/3] (7.01ns)   --->   "%tmp_28_163 = fmul float %lA_load_164, %lp_load_164" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6315 'fmul' 'tmp_28_163' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_803 : Operation 6316 [1/3] (7.01ns)   --->   "%tmp_26_164 = fmul float %lr_load, %lA_load_165" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6316 'fmul' 'tmp_26_164' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_803 : Operation 6317 [1/3] (7.01ns)   --->   "%tmp_28_164 = fmul float %lA_load_165, %lp_load_165" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6317 'fmul' 'tmp_28_164' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_803 : Operation 6318 [2/3] (7.01ns)   --->   "%tmp_26_165 = fmul float %lr_load, %lA_load_166" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6318 'fmul' 'tmp_26_165' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_803 : Operation 6319 [2/3] (7.01ns)   --->   "%tmp_28_165 = fmul float %lA_load_166, %lp_load_166" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6319 'fmul' 'tmp_28_165' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_803 : Operation 6320 [2/3] (7.01ns)   --->   "%tmp_26_166 = fmul float %lr_load, %lA_load_167" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6320 'fmul' 'tmp_26_166' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_803 : Operation 6321 [2/3] (7.01ns)   --->   "%tmp_28_166 = fmul float %lA_load_167, %lp_load_167" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6321 'fmul' 'tmp_28_166' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_803 : Operation 6322 [3/3] (7.01ns)   --->   "%tmp_26_167 = fmul float %lr_load, %lA_load_168" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6322 'fmul' 'tmp_26_167' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_803 : Operation 6323 [3/3] (7.01ns)   --->   "%tmp_28_167 = fmul float %lA_load_168, %lp_load_168" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6323 'fmul' 'tmp_28_167' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_803 : Operation 6324 [3/3] (7.01ns)   --->   "%tmp_26_168 = fmul float %lr_load, %lA_load_169" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6324 'fmul' 'tmp_26_168' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_803 : Operation 6325 [3/3] (7.01ns)   --->   "%tmp_28_168 = fmul float %lA_load_169, %lp_load_169" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6325 'fmul' 'tmp_28_168' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_803 : Operation 6326 [1/2] (1.23ns)   --->   "%lA_load_170 = load float* %lA_addr_171, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6326 'load' 'lA_load_170' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_803 : Operation 6327 [1/2] (1.23ns)   --->   "%lA_load_171 = load float* %lA_addr_172, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6327 'load' 'lA_load_171' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_803 : Operation 6328 [1/1] (0.00ns)   --->   "%tmp_24_171 = or i16 %tmp_19, 172" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6328 'or' 'tmp_24_171' <Predicate = true> <Delay = 0.00>
ST_803 : Operation 6329 [1/1] (0.00ns)   --->   "%tmp_25_171 = zext i16 %tmp_24_171 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6329 'zext' 'tmp_25_171' <Predicate = true> <Delay = 0.00>
ST_803 : Operation 6330 [1/1] (0.00ns)   --->   "%lA_addr_173 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_171" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6330 'getelementptr' 'lA_addr_173' <Predicate = true> <Delay = 0.00>
ST_803 : Operation 6331 [2/2] (1.23ns)   --->   "%lA_load_172 = load float* %lA_addr_173, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6331 'load' 'lA_load_172' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_803 : Operation 6332 [1/1] (0.00ns)   --->   "%tmp_24_172 = or i16 %tmp_19, 173" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6332 'or' 'tmp_24_172' <Predicate = true> <Delay = 0.00>
ST_803 : Operation 6333 [1/1] (0.00ns)   --->   "%tmp_25_172 = zext i16 %tmp_24_172 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6333 'zext' 'tmp_25_172' <Predicate = true> <Delay = 0.00>
ST_803 : Operation 6334 [1/1] (0.00ns)   --->   "%lA_addr_174 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_172" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6334 'getelementptr' 'lA_addr_174' <Predicate = true> <Delay = 0.00>
ST_803 : Operation 6335 [2/2] (1.23ns)   --->   "%lA_load_173 = load float* %lA_addr_174, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6335 'load' 'lA_load_173' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 804 <SV = 398> <Delay = 7.01>
ST_804 : Operation 6336 [3/4] (6.43ns)   --->   "%tmp_29_63 = fadd float %tmp_29_62, %tmp_28_63" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6336 'fadd' 'tmp_29_63' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_804 : Operation 6337 [1/1] (1.23ns)   --->   "store float %tmp_27_155, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 156), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6337 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_804 : Operation 6338 [1/1] (1.23ns)   --->   "store float %tmp_27_156, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 157), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6338 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_804 : Operation 6339 [1/4] (6.43ns)   --->   "%tmp_27_157 = fadd float %ls_load_159, %tmp_26_157" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6339 'fadd' 'tmp_27_157' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_804 : Operation 6340 [1/4] (6.43ns)   --->   "%tmp_27_158 = fadd float %ls_load_160, %tmp_26_158" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6340 'fadd' 'tmp_27_158' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_804 : Operation 6341 [2/4] (6.43ns)   --->   "%tmp_27_159 = fadd float %ls_load_161, %tmp_26_159" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6341 'fadd' 'tmp_27_159' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_804 : Operation 6342 [2/4] (6.43ns)   --->   "%tmp_27_160 = fadd float %ls_load_162, %tmp_26_160" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6342 'fadd' 'tmp_27_160' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_804 : Operation 6343 [3/4] (6.43ns)   --->   "%tmp_27_161 = fadd float %ls_load_163, %tmp_26_161" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6343 'fadd' 'tmp_27_161' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_804 : Operation 6344 [3/4] (6.43ns)   --->   "%tmp_27_162 = fadd float %ls_load_164, %tmp_26_162" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6344 'fadd' 'tmp_27_162' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_804 : Operation 6345 [4/4] (6.43ns)   --->   "%tmp_27_163 = fadd float %ls_load_165, %tmp_26_163" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6345 'fadd' 'tmp_27_163' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_804 : Operation 6346 [4/4] (6.43ns)   --->   "%tmp_27_164 = fadd float %ls_load_166, %tmp_26_164" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6346 'fadd' 'tmp_27_164' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_804 : Operation 6347 [1/3] (7.01ns)   --->   "%tmp_26_165 = fmul float %lr_load, %lA_load_166" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6347 'fmul' 'tmp_26_165' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_804 : Operation 6348 [1/3] (7.01ns)   --->   "%tmp_28_165 = fmul float %lA_load_166, %lp_load_166" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6348 'fmul' 'tmp_28_165' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_804 : Operation 6349 [1/3] (7.01ns)   --->   "%tmp_26_166 = fmul float %lr_load, %lA_load_167" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6349 'fmul' 'tmp_26_166' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_804 : Operation 6350 [1/3] (7.01ns)   --->   "%tmp_28_166 = fmul float %lA_load_167, %lp_load_167" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6350 'fmul' 'tmp_28_166' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_804 : Operation 6351 [2/3] (7.01ns)   --->   "%tmp_26_167 = fmul float %lr_load, %lA_load_168" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6351 'fmul' 'tmp_26_167' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_804 : Operation 6352 [2/3] (7.01ns)   --->   "%tmp_28_167 = fmul float %lA_load_168, %lp_load_168" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6352 'fmul' 'tmp_28_167' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_804 : Operation 6353 [2/3] (7.01ns)   --->   "%tmp_26_168 = fmul float %lr_load, %lA_load_169" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6353 'fmul' 'tmp_26_168' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_804 : Operation 6354 [2/3] (7.01ns)   --->   "%tmp_28_168 = fmul float %lA_load_169, %lp_load_169" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6354 'fmul' 'tmp_28_168' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_804 : Operation 6355 [3/3] (7.01ns)   --->   "%tmp_26_169 = fmul float %lr_load, %lA_load_170" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6355 'fmul' 'tmp_26_169' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_804 : Operation 6356 [3/3] (7.01ns)   --->   "%tmp_28_169 = fmul float %lA_load_170, %lp_load_170" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6356 'fmul' 'tmp_28_169' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_804 : Operation 6357 [3/3] (7.01ns)   --->   "%tmp_26_170 = fmul float %lr_load, %lA_load_171" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6357 'fmul' 'tmp_26_170' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_804 : Operation 6358 [3/3] (7.01ns)   --->   "%tmp_28_170 = fmul float %lA_load_171, %lp_load_171" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6358 'fmul' 'tmp_28_170' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_804 : Operation 6359 [1/2] (1.23ns)   --->   "%lA_load_172 = load float* %lA_addr_173, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6359 'load' 'lA_load_172' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_804 : Operation 6360 [1/2] (1.23ns)   --->   "%lA_load_173 = load float* %lA_addr_174, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6360 'load' 'lA_load_173' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_804 : Operation 6361 [1/1] (0.00ns)   --->   "%tmp_24_173 = or i16 %tmp_19, 174" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6361 'or' 'tmp_24_173' <Predicate = true> <Delay = 0.00>
ST_804 : Operation 6362 [1/1] (0.00ns)   --->   "%tmp_25_173 = zext i16 %tmp_24_173 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6362 'zext' 'tmp_25_173' <Predicate = true> <Delay = 0.00>
ST_804 : Operation 6363 [1/1] (0.00ns)   --->   "%lA_addr_175 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_173" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6363 'getelementptr' 'lA_addr_175' <Predicate = true> <Delay = 0.00>
ST_804 : Operation 6364 [2/2] (1.23ns)   --->   "%lA_load_174 = load float* %lA_addr_175, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6364 'load' 'lA_load_174' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_804 : Operation 6365 [1/1] (0.00ns)   --->   "%tmp_24_174 = or i16 %tmp_19, 175" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6365 'or' 'tmp_24_174' <Predicate = true> <Delay = 0.00>
ST_804 : Operation 6366 [1/1] (0.00ns)   --->   "%tmp_25_174 = zext i16 %tmp_24_174 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6366 'zext' 'tmp_25_174' <Predicate = true> <Delay = 0.00>
ST_804 : Operation 6367 [1/1] (0.00ns)   --->   "%lA_addr_176 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_174" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6367 'getelementptr' 'lA_addr_176' <Predicate = true> <Delay = 0.00>
ST_804 : Operation 6368 [2/2] (1.23ns)   --->   "%lA_load_175 = load float* %lA_addr_176, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6368 'load' 'lA_load_175' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 805 <SV = 399> <Delay = 7.01>
ST_805 : Operation 6369 [2/4] (6.43ns)   --->   "%tmp_29_63 = fadd float %tmp_29_62, %tmp_28_63" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6369 'fadd' 'tmp_29_63' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_805 : Operation 6370 [1/1] (1.23ns)   --->   "store float %tmp_27_157, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 158), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6370 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_805 : Operation 6371 [1/1] (1.23ns)   --->   "store float %tmp_27_158, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 159), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6371 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_805 : Operation 6372 [1/4] (6.43ns)   --->   "%tmp_27_159 = fadd float %ls_load_161, %tmp_26_159" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6372 'fadd' 'tmp_27_159' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_805 : Operation 6373 [1/4] (6.43ns)   --->   "%tmp_27_160 = fadd float %ls_load_162, %tmp_26_160" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6373 'fadd' 'tmp_27_160' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_805 : Operation 6374 [2/4] (6.43ns)   --->   "%tmp_27_161 = fadd float %ls_load_163, %tmp_26_161" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6374 'fadd' 'tmp_27_161' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_805 : Operation 6375 [2/4] (6.43ns)   --->   "%tmp_27_162 = fadd float %ls_load_164, %tmp_26_162" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6375 'fadd' 'tmp_27_162' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_805 : Operation 6376 [3/4] (6.43ns)   --->   "%tmp_27_163 = fadd float %ls_load_165, %tmp_26_163" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6376 'fadd' 'tmp_27_163' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_805 : Operation 6377 [3/4] (6.43ns)   --->   "%tmp_27_164 = fadd float %ls_load_166, %tmp_26_164" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6377 'fadd' 'tmp_27_164' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_805 : Operation 6378 [4/4] (6.43ns)   --->   "%tmp_27_165 = fadd float %ls_load_167, %tmp_26_165" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6378 'fadd' 'tmp_27_165' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_805 : Operation 6379 [4/4] (6.43ns)   --->   "%tmp_27_166 = fadd float %ls_load_168, %tmp_26_166" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6379 'fadd' 'tmp_27_166' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_805 : Operation 6380 [1/3] (7.01ns)   --->   "%tmp_26_167 = fmul float %lr_load, %lA_load_168" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6380 'fmul' 'tmp_26_167' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_805 : Operation 6381 [1/3] (7.01ns)   --->   "%tmp_28_167 = fmul float %lA_load_168, %lp_load_168" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6381 'fmul' 'tmp_28_167' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_805 : Operation 6382 [1/3] (7.01ns)   --->   "%tmp_26_168 = fmul float %lr_load, %lA_load_169" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6382 'fmul' 'tmp_26_168' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_805 : Operation 6383 [1/3] (7.01ns)   --->   "%tmp_28_168 = fmul float %lA_load_169, %lp_load_169" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6383 'fmul' 'tmp_28_168' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_805 : Operation 6384 [2/3] (7.01ns)   --->   "%tmp_26_169 = fmul float %lr_load, %lA_load_170" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6384 'fmul' 'tmp_26_169' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_805 : Operation 6385 [2/3] (7.01ns)   --->   "%tmp_28_169 = fmul float %lA_load_170, %lp_load_170" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6385 'fmul' 'tmp_28_169' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_805 : Operation 6386 [2/3] (7.01ns)   --->   "%tmp_26_170 = fmul float %lr_load, %lA_load_171" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6386 'fmul' 'tmp_26_170' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_805 : Operation 6387 [2/3] (7.01ns)   --->   "%tmp_28_170 = fmul float %lA_load_171, %lp_load_171" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6387 'fmul' 'tmp_28_170' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_805 : Operation 6388 [3/3] (7.01ns)   --->   "%tmp_26_171 = fmul float %lr_load, %lA_load_172" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6388 'fmul' 'tmp_26_171' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_805 : Operation 6389 [3/3] (7.01ns)   --->   "%tmp_28_171 = fmul float %lA_load_172, %lp_load_172" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6389 'fmul' 'tmp_28_171' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_805 : Operation 6390 [3/3] (7.01ns)   --->   "%tmp_26_172 = fmul float %lr_load, %lA_load_173" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6390 'fmul' 'tmp_26_172' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_805 : Operation 6391 [3/3] (7.01ns)   --->   "%tmp_28_172 = fmul float %lA_load_173, %lp_load_173" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6391 'fmul' 'tmp_28_172' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_805 : Operation 6392 [1/2] (1.23ns)   --->   "%lA_load_174 = load float* %lA_addr_175, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6392 'load' 'lA_load_174' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_805 : Operation 6393 [1/2] (1.23ns)   --->   "%lA_load_175 = load float* %lA_addr_176, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6393 'load' 'lA_load_175' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_805 : Operation 6394 [1/1] (0.00ns)   --->   "%tmp_24_175 = or i16 %tmp_19, 176" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6394 'or' 'tmp_24_175' <Predicate = true> <Delay = 0.00>
ST_805 : Operation 6395 [1/1] (0.00ns)   --->   "%tmp_25_175 = zext i16 %tmp_24_175 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6395 'zext' 'tmp_25_175' <Predicate = true> <Delay = 0.00>
ST_805 : Operation 6396 [1/1] (0.00ns)   --->   "%lA_addr_177 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_175" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6396 'getelementptr' 'lA_addr_177' <Predicate = true> <Delay = 0.00>
ST_805 : Operation 6397 [2/2] (1.23ns)   --->   "%lA_load_176 = load float* %lA_addr_177, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6397 'load' 'lA_load_176' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_805 : Operation 6398 [1/1] (0.00ns)   --->   "%tmp_24_176 = or i16 %tmp_19, 177" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6398 'or' 'tmp_24_176' <Predicate = true> <Delay = 0.00>
ST_805 : Operation 6399 [1/1] (0.00ns)   --->   "%tmp_25_176 = zext i16 %tmp_24_176 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6399 'zext' 'tmp_25_176' <Predicate = true> <Delay = 0.00>
ST_805 : Operation 6400 [1/1] (0.00ns)   --->   "%lA_addr_178 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_176" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6400 'getelementptr' 'lA_addr_178' <Predicate = true> <Delay = 0.00>
ST_805 : Operation 6401 [2/2] (1.23ns)   --->   "%lA_load_177 = load float* %lA_addr_178, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6401 'load' 'lA_load_177' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 806 <SV = 400> <Delay = 7.01>
ST_806 : Operation 6402 [1/4] (6.43ns)   --->   "%tmp_29_63 = fadd float %tmp_29_62, %tmp_28_63" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6402 'fadd' 'tmp_29_63' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_806 : Operation 6403 [1/1] (1.23ns)   --->   "store float %tmp_27_159, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 160), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6403 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_806 : Operation 6404 [1/1] (1.23ns)   --->   "store float %tmp_27_160, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 161), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6404 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_806 : Operation 6405 [1/4] (6.43ns)   --->   "%tmp_27_161 = fadd float %ls_load_163, %tmp_26_161" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6405 'fadd' 'tmp_27_161' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_806 : Operation 6406 [1/4] (6.43ns)   --->   "%tmp_27_162 = fadd float %ls_load_164, %tmp_26_162" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6406 'fadd' 'tmp_27_162' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_806 : Operation 6407 [2/4] (6.43ns)   --->   "%tmp_27_163 = fadd float %ls_load_165, %tmp_26_163" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6407 'fadd' 'tmp_27_163' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_806 : Operation 6408 [2/4] (6.43ns)   --->   "%tmp_27_164 = fadd float %ls_load_166, %tmp_26_164" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6408 'fadd' 'tmp_27_164' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_806 : Operation 6409 [3/4] (6.43ns)   --->   "%tmp_27_165 = fadd float %ls_load_167, %tmp_26_165" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6409 'fadd' 'tmp_27_165' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_806 : Operation 6410 [3/4] (6.43ns)   --->   "%tmp_27_166 = fadd float %ls_load_168, %tmp_26_166" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6410 'fadd' 'tmp_27_166' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_806 : Operation 6411 [4/4] (6.43ns)   --->   "%tmp_27_167 = fadd float %ls_load_169, %tmp_26_167" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6411 'fadd' 'tmp_27_167' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_806 : Operation 6412 [4/4] (6.43ns)   --->   "%tmp_27_168 = fadd float %ls_load_170, %tmp_26_168" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6412 'fadd' 'tmp_27_168' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_806 : Operation 6413 [1/3] (7.01ns)   --->   "%tmp_26_169 = fmul float %lr_load, %lA_load_170" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6413 'fmul' 'tmp_26_169' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_806 : Operation 6414 [1/3] (7.01ns)   --->   "%tmp_28_169 = fmul float %lA_load_170, %lp_load_170" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6414 'fmul' 'tmp_28_169' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_806 : Operation 6415 [1/3] (7.01ns)   --->   "%tmp_26_170 = fmul float %lr_load, %lA_load_171" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6415 'fmul' 'tmp_26_170' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_806 : Operation 6416 [1/3] (7.01ns)   --->   "%tmp_28_170 = fmul float %lA_load_171, %lp_load_171" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6416 'fmul' 'tmp_28_170' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_806 : Operation 6417 [2/3] (7.01ns)   --->   "%tmp_26_171 = fmul float %lr_load, %lA_load_172" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6417 'fmul' 'tmp_26_171' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_806 : Operation 6418 [2/3] (7.01ns)   --->   "%tmp_28_171 = fmul float %lA_load_172, %lp_load_172" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6418 'fmul' 'tmp_28_171' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_806 : Operation 6419 [2/3] (7.01ns)   --->   "%tmp_26_172 = fmul float %lr_load, %lA_load_173" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6419 'fmul' 'tmp_26_172' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_806 : Operation 6420 [2/3] (7.01ns)   --->   "%tmp_28_172 = fmul float %lA_load_173, %lp_load_173" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6420 'fmul' 'tmp_28_172' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_806 : Operation 6421 [3/3] (7.01ns)   --->   "%tmp_26_173 = fmul float %lr_load, %lA_load_174" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6421 'fmul' 'tmp_26_173' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_806 : Operation 6422 [3/3] (7.01ns)   --->   "%tmp_28_173 = fmul float %lA_load_174, %lp_load_174" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6422 'fmul' 'tmp_28_173' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_806 : Operation 6423 [3/3] (7.01ns)   --->   "%tmp_26_174 = fmul float %lr_load, %lA_load_175" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6423 'fmul' 'tmp_26_174' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_806 : Operation 6424 [3/3] (7.01ns)   --->   "%tmp_28_174 = fmul float %lA_load_175, %lp_load_175" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6424 'fmul' 'tmp_28_174' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_806 : Operation 6425 [1/2] (1.23ns)   --->   "%lA_load_176 = load float* %lA_addr_177, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6425 'load' 'lA_load_176' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_806 : Operation 6426 [1/2] (1.23ns)   --->   "%lA_load_177 = load float* %lA_addr_178, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6426 'load' 'lA_load_177' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_806 : Operation 6427 [1/1] (0.00ns)   --->   "%tmp_24_177 = or i16 %tmp_19, 178" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6427 'or' 'tmp_24_177' <Predicate = true> <Delay = 0.00>
ST_806 : Operation 6428 [1/1] (0.00ns)   --->   "%tmp_25_177 = zext i16 %tmp_24_177 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6428 'zext' 'tmp_25_177' <Predicate = true> <Delay = 0.00>
ST_806 : Operation 6429 [1/1] (0.00ns)   --->   "%lA_addr_179 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_177" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6429 'getelementptr' 'lA_addr_179' <Predicate = true> <Delay = 0.00>
ST_806 : Operation 6430 [2/2] (1.23ns)   --->   "%lA_load_178 = load float* %lA_addr_179, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6430 'load' 'lA_load_178' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_806 : Operation 6431 [1/1] (0.00ns)   --->   "%tmp_24_178 = or i16 %tmp_19, 179" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6431 'or' 'tmp_24_178' <Predicate = true> <Delay = 0.00>
ST_806 : Operation 6432 [1/1] (0.00ns)   --->   "%tmp_25_178 = zext i16 %tmp_24_178 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6432 'zext' 'tmp_25_178' <Predicate = true> <Delay = 0.00>
ST_806 : Operation 6433 [1/1] (0.00ns)   --->   "%lA_addr_180 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_178" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6433 'getelementptr' 'lA_addr_180' <Predicate = true> <Delay = 0.00>
ST_806 : Operation 6434 [2/2] (1.23ns)   --->   "%lA_load_179 = load float* %lA_addr_180, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6434 'load' 'lA_load_179' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 807 <SV = 401> <Delay = 7.01>
ST_807 : Operation 6435 [4/4] (6.43ns)   --->   "%tmp_29_64 = fadd float %tmp_29_63, %tmp_28_64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6435 'fadd' 'tmp_29_64' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_807 : Operation 6436 [1/1] (1.23ns)   --->   "store float %tmp_27_161, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 162), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6436 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_807 : Operation 6437 [1/1] (1.23ns)   --->   "store float %tmp_27_162, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 163), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6437 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_807 : Operation 6438 [1/4] (6.43ns)   --->   "%tmp_27_163 = fadd float %ls_load_165, %tmp_26_163" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6438 'fadd' 'tmp_27_163' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_807 : Operation 6439 [1/4] (6.43ns)   --->   "%tmp_27_164 = fadd float %ls_load_166, %tmp_26_164" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6439 'fadd' 'tmp_27_164' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_807 : Operation 6440 [2/4] (6.43ns)   --->   "%tmp_27_165 = fadd float %ls_load_167, %tmp_26_165" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6440 'fadd' 'tmp_27_165' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_807 : Operation 6441 [2/4] (6.43ns)   --->   "%tmp_27_166 = fadd float %ls_load_168, %tmp_26_166" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6441 'fadd' 'tmp_27_166' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_807 : Operation 6442 [3/4] (6.43ns)   --->   "%tmp_27_167 = fadd float %ls_load_169, %tmp_26_167" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6442 'fadd' 'tmp_27_167' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_807 : Operation 6443 [3/4] (6.43ns)   --->   "%tmp_27_168 = fadd float %ls_load_170, %tmp_26_168" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6443 'fadd' 'tmp_27_168' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_807 : Operation 6444 [4/4] (6.43ns)   --->   "%tmp_27_169 = fadd float %ls_load_171, %tmp_26_169" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6444 'fadd' 'tmp_27_169' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_807 : Operation 6445 [4/4] (6.43ns)   --->   "%tmp_27_170 = fadd float %ls_load_172, %tmp_26_170" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6445 'fadd' 'tmp_27_170' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_807 : Operation 6446 [1/3] (7.01ns)   --->   "%tmp_26_171 = fmul float %lr_load, %lA_load_172" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6446 'fmul' 'tmp_26_171' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_807 : Operation 6447 [1/3] (7.01ns)   --->   "%tmp_28_171 = fmul float %lA_load_172, %lp_load_172" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6447 'fmul' 'tmp_28_171' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_807 : Operation 6448 [1/3] (7.01ns)   --->   "%tmp_26_172 = fmul float %lr_load, %lA_load_173" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6448 'fmul' 'tmp_26_172' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_807 : Operation 6449 [1/3] (7.01ns)   --->   "%tmp_28_172 = fmul float %lA_load_173, %lp_load_173" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6449 'fmul' 'tmp_28_172' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_807 : Operation 6450 [2/3] (7.01ns)   --->   "%tmp_26_173 = fmul float %lr_load, %lA_load_174" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6450 'fmul' 'tmp_26_173' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_807 : Operation 6451 [2/3] (7.01ns)   --->   "%tmp_28_173 = fmul float %lA_load_174, %lp_load_174" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6451 'fmul' 'tmp_28_173' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_807 : Operation 6452 [2/3] (7.01ns)   --->   "%tmp_26_174 = fmul float %lr_load, %lA_load_175" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6452 'fmul' 'tmp_26_174' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_807 : Operation 6453 [2/3] (7.01ns)   --->   "%tmp_28_174 = fmul float %lA_load_175, %lp_load_175" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6453 'fmul' 'tmp_28_174' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_807 : Operation 6454 [3/3] (7.01ns)   --->   "%tmp_26_175 = fmul float %lr_load, %lA_load_176" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6454 'fmul' 'tmp_26_175' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_807 : Operation 6455 [3/3] (7.01ns)   --->   "%tmp_28_175 = fmul float %lA_load_176, %lp_load_176" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6455 'fmul' 'tmp_28_175' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_807 : Operation 6456 [3/3] (7.01ns)   --->   "%tmp_26_176 = fmul float %lr_load, %lA_load_177" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6456 'fmul' 'tmp_26_176' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_807 : Operation 6457 [3/3] (7.01ns)   --->   "%tmp_28_176 = fmul float %lA_load_177, %lp_load_177" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6457 'fmul' 'tmp_28_176' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_807 : Operation 6458 [1/2] (1.23ns)   --->   "%lA_load_178 = load float* %lA_addr_179, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6458 'load' 'lA_load_178' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_807 : Operation 6459 [1/2] (1.23ns)   --->   "%lA_load_179 = load float* %lA_addr_180, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6459 'load' 'lA_load_179' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_807 : Operation 6460 [1/1] (0.00ns)   --->   "%tmp_24_179 = or i16 %tmp_19, 180" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6460 'or' 'tmp_24_179' <Predicate = true> <Delay = 0.00>
ST_807 : Operation 6461 [1/1] (0.00ns)   --->   "%tmp_25_179 = zext i16 %tmp_24_179 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6461 'zext' 'tmp_25_179' <Predicate = true> <Delay = 0.00>
ST_807 : Operation 6462 [1/1] (0.00ns)   --->   "%lA_addr_181 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_179" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6462 'getelementptr' 'lA_addr_181' <Predicate = true> <Delay = 0.00>
ST_807 : Operation 6463 [2/2] (1.23ns)   --->   "%lA_load_180 = load float* %lA_addr_181, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6463 'load' 'lA_load_180' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_807 : Operation 6464 [1/1] (0.00ns)   --->   "%tmp_24_180 = or i16 %tmp_19, 181" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6464 'or' 'tmp_24_180' <Predicate = true> <Delay = 0.00>
ST_807 : Operation 6465 [1/1] (0.00ns)   --->   "%tmp_25_180 = zext i16 %tmp_24_180 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6465 'zext' 'tmp_25_180' <Predicate = true> <Delay = 0.00>
ST_807 : Operation 6466 [1/1] (0.00ns)   --->   "%lA_addr_182 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_180" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6466 'getelementptr' 'lA_addr_182' <Predicate = true> <Delay = 0.00>
ST_807 : Operation 6467 [2/2] (1.23ns)   --->   "%lA_load_181 = load float* %lA_addr_182, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6467 'load' 'lA_load_181' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 808 <SV = 402> <Delay = 7.01>
ST_808 : Operation 6468 [3/4] (6.43ns)   --->   "%tmp_29_64 = fadd float %tmp_29_63, %tmp_28_64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6468 'fadd' 'tmp_29_64' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_808 : Operation 6469 [1/1] (1.23ns)   --->   "store float %tmp_27_163, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 164), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6469 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_808 : Operation 6470 [1/1] (1.23ns)   --->   "store float %tmp_27_164, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 165), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6470 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_808 : Operation 6471 [1/4] (6.43ns)   --->   "%tmp_27_165 = fadd float %ls_load_167, %tmp_26_165" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6471 'fadd' 'tmp_27_165' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_808 : Operation 6472 [1/4] (6.43ns)   --->   "%tmp_27_166 = fadd float %ls_load_168, %tmp_26_166" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6472 'fadd' 'tmp_27_166' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_808 : Operation 6473 [2/4] (6.43ns)   --->   "%tmp_27_167 = fadd float %ls_load_169, %tmp_26_167" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6473 'fadd' 'tmp_27_167' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_808 : Operation 6474 [2/4] (6.43ns)   --->   "%tmp_27_168 = fadd float %ls_load_170, %tmp_26_168" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6474 'fadd' 'tmp_27_168' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_808 : Operation 6475 [3/4] (6.43ns)   --->   "%tmp_27_169 = fadd float %ls_load_171, %tmp_26_169" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6475 'fadd' 'tmp_27_169' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_808 : Operation 6476 [3/4] (6.43ns)   --->   "%tmp_27_170 = fadd float %ls_load_172, %tmp_26_170" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6476 'fadd' 'tmp_27_170' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_808 : Operation 6477 [4/4] (6.43ns)   --->   "%tmp_27_171 = fadd float %ls_load_173, %tmp_26_171" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6477 'fadd' 'tmp_27_171' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_808 : Operation 6478 [4/4] (6.43ns)   --->   "%tmp_27_172 = fadd float %ls_load_174, %tmp_26_172" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6478 'fadd' 'tmp_27_172' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_808 : Operation 6479 [1/3] (7.01ns)   --->   "%tmp_26_173 = fmul float %lr_load, %lA_load_174" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6479 'fmul' 'tmp_26_173' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_808 : Operation 6480 [1/3] (7.01ns)   --->   "%tmp_28_173 = fmul float %lA_load_174, %lp_load_174" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6480 'fmul' 'tmp_28_173' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_808 : Operation 6481 [1/3] (7.01ns)   --->   "%tmp_26_174 = fmul float %lr_load, %lA_load_175" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6481 'fmul' 'tmp_26_174' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_808 : Operation 6482 [1/3] (7.01ns)   --->   "%tmp_28_174 = fmul float %lA_load_175, %lp_load_175" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6482 'fmul' 'tmp_28_174' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_808 : Operation 6483 [2/3] (7.01ns)   --->   "%tmp_26_175 = fmul float %lr_load, %lA_load_176" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6483 'fmul' 'tmp_26_175' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_808 : Operation 6484 [2/3] (7.01ns)   --->   "%tmp_28_175 = fmul float %lA_load_176, %lp_load_176" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6484 'fmul' 'tmp_28_175' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_808 : Operation 6485 [2/3] (7.01ns)   --->   "%tmp_26_176 = fmul float %lr_load, %lA_load_177" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6485 'fmul' 'tmp_26_176' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_808 : Operation 6486 [2/3] (7.01ns)   --->   "%tmp_28_176 = fmul float %lA_load_177, %lp_load_177" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6486 'fmul' 'tmp_28_176' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_808 : Operation 6487 [3/3] (7.01ns)   --->   "%tmp_26_177 = fmul float %lr_load, %lA_load_178" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6487 'fmul' 'tmp_26_177' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_808 : Operation 6488 [3/3] (7.01ns)   --->   "%tmp_28_177 = fmul float %lA_load_178, %lp_load_178" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6488 'fmul' 'tmp_28_177' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_808 : Operation 6489 [3/3] (7.01ns)   --->   "%tmp_26_178 = fmul float %lr_load, %lA_load_179" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6489 'fmul' 'tmp_26_178' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_808 : Operation 6490 [3/3] (7.01ns)   --->   "%tmp_28_178 = fmul float %lA_load_179, %lp_load_179" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6490 'fmul' 'tmp_28_178' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_808 : Operation 6491 [1/2] (1.23ns)   --->   "%lA_load_180 = load float* %lA_addr_181, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6491 'load' 'lA_load_180' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_808 : Operation 6492 [1/2] (1.23ns)   --->   "%lA_load_181 = load float* %lA_addr_182, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6492 'load' 'lA_load_181' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_808 : Operation 6493 [1/1] (0.00ns)   --->   "%tmp_24_181 = or i16 %tmp_19, 182" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6493 'or' 'tmp_24_181' <Predicate = true> <Delay = 0.00>
ST_808 : Operation 6494 [1/1] (0.00ns)   --->   "%tmp_25_181 = zext i16 %tmp_24_181 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6494 'zext' 'tmp_25_181' <Predicate = true> <Delay = 0.00>
ST_808 : Operation 6495 [1/1] (0.00ns)   --->   "%lA_addr_183 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_181" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6495 'getelementptr' 'lA_addr_183' <Predicate = true> <Delay = 0.00>
ST_808 : Operation 6496 [2/2] (1.23ns)   --->   "%lA_load_182 = load float* %lA_addr_183, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6496 'load' 'lA_load_182' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_808 : Operation 6497 [1/1] (0.00ns)   --->   "%tmp_24_182 = or i16 %tmp_19, 183" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6497 'or' 'tmp_24_182' <Predicate = true> <Delay = 0.00>
ST_808 : Operation 6498 [1/1] (0.00ns)   --->   "%tmp_25_182 = zext i16 %tmp_24_182 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6498 'zext' 'tmp_25_182' <Predicate = true> <Delay = 0.00>
ST_808 : Operation 6499 [1/1] (0.00ns)   --->   "%lA_addr_184 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_182" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6499 'getelementptr' 'lA_addr_184' <Predicate = true> <Delay = 0.00>
ST_808 : Operation 6500 [2/2] (1.23ns)   --->   "%lA_load_183 = load float* %lA_addr_184, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6500 'load' 'lA_load_183' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 809 <SV = 403> <Delay = 7.01>
ST_809 : Operation 6501 [2/4] (6.43ns)   --->   "%tmp_29_64 = fadd float %tmp_29_63, %tmp_28_64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6501 'fadd' 'tmp_29_64' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_809 : Operation 6502 [1/1] (1.23ns)   --->   "store float %tmp_27_165, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 166), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6502 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_809 : Operation 6503 [1/1] (1.23ns)   --->   "store float %tmp_27_166, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 167), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6503 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_809 : Operation 6504 [1/4] (6.43ns)   --->   "%tmp_27_167 = fadd float %ls_load_169, %tmp_26_167" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6504 'fadd' 'tmp_27_167' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_809 : Operation 6505 [1/4] (6.43ns)   --->   "%tmp_27_168 = fadd float %ls_load_170, %tmp_26_168" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6505 'fadd' 'tmp_27_168' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_809 : Operation 6506 [2/4] (6.43ns)   --->   "%tmp_27_169 = fadd float %ls_load_171, %tmp_26_169" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6506 'fadd' 'tmp_27_169' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_809 : Operation 6507 [2/4] (6.43ns)   --->   "%tmp_27_170 = fadd float %ls_load_172, %tmp_26_170" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6507 'fadd' 'tmp_27_170' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_809 : Operation 6508 [3/4] (6.43ns)   --->   "%tmp_27_171 = fadd float %ls_load_173, %tmp_26_171" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6508 'fadd' 'tmp_27_171' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_809 : Operation 6509 [3/4] (6.43ns)   --->   "%tmp_27_172 = fadd float %ls_load_174, %tmp_26_172" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6509 'fadd' 'tmp_27_172' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_809 : Operation 6510 [4/4] (6.43ns)   --->   "%tmp_27_173 = fadd float %ls_load_175, %tmp_26_173" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6510 'fadd' 'tmp_27_173' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_809 : Operation 6511 [4/4] (6.43ns)   --->   "%tmp_27_174 = fadd float %ls_load_176, %tmp_26_174" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6511 'fadd' 'tmp_27_174' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_809 : Operation 6512 [1/3] (7.01ns)   --->   "%tmp_26_175 = fmul float %lr_load, %lA_load_176" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6512 'fmul' 'tmp_26_175' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_809 : Operation 6513 [1/3] (7.01ns)   --->   "%tmp_28_175 = fmul float %lA_load_176, %lp_load_176" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6513 'fmul' 'tmp_28_175' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_809 : Operation 6514 [1/3] (7.01ns)   --->   "%tmp_26_176 = fmul float %lr_load, %lA_load_177" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6514 'fmul' 'tmp_26_176' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_809 : Operation 6515 [1/3] (7.01ns)   --->   "%tmp_28_176 = fmul float %lA_load_177, %lp_load_177" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6515 'fmul' 'tmp_28_176' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_809 : Operation 6516 [2/3] (7.01ns)   --->   "%tmp_26_177 = fmul float %lr_load, %lA_load_178" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6516 'fmul' 'tmp_26_177' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_809 : Operation 6517 [2/3] (7.01ns)   --->   "%tmp_28_177 = fmul float %lA_load_178, %lp_load_178" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6517 'fmul' 'tmp_28_177' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_809 : Operation 6518 [2/3] (7.01ns)   --->   "%tmp_26_178 = fmul float %lr_load, %lA_load_179" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6518 'fmul' 'tmp_26_178' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_809 : Operation 6519 [2/3] (7.01ns)   --->   "%tmp_28_178 = fmul float %lA_load_179, %lp_load_179" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6519 'fmul' 'tmp_28_178' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_809 : Operation 6520 [3/3] (7.01ns)   --->   "%tmp_26_179 = fmul float %lr_load, %lA_load_180" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6520 'fmul' 'tmp_26_179' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_809 : Operation 6521 [3/3] (7.01ns)   --->   "%tmp_28_179 = fmul float %lA_load_180, %lp_load_180" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6521 'fmul' 'tmp_28_179' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_809 : Operation 6522 [3/3] (7.01ns)   --->   "%tmp_26_180 = fmul float %lr_load, %lA_load_181" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6522 'fmul' 'tmp_26_180' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_809 : Operation 6523 [3/3] (7.01ns)   --->   "%tmp_28_180 = fmul float %lA_load_181, %lp_load_181" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6523 'fmul' 'tmp_28_180' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_809 : Operation 6524 [1/2] (1.23ns)   --->   "%lA_load_182 = load float* %lA_addr_183, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6524 'load' 'lA_load_182' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_809 : Operation 6525 [1/2] (1.23ns)   --->   "%lA_load_183 = load float* %lA_addr_184, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6525 'load' 'lA_load_183' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_809 : Operation 6526 [1/1] (0.00ns)   --->   "%tmp_24_183 = or i16 %tmp_19, 184" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6526 'or' 'tmp_24_183' <Predicate = true> <Delay = 0.00>
ST_809 : Operation 6527 [1/1] (0.00ns)   --->   "%tmp_25_183 = zext i16 %tmp_24_183 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6527 'zext' 'tmp_25_183' <Predicate = true> <Delay = 0.00>
ST_809 : Operation 6528 [1/1] (0.00ns)   --->   "%lA_addr_185 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_183" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6528 'getelementptr' 'lA_addr_185' <Predicate = true> <Delay = 0.00>
ST_809 : Operation 6529 [2/2] (1.23ns)   --->   "%lA_load_184 = load float* %lA_addr_185, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6529 'load' 'lA_load_184' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_809 : Operation 6530 [1/1] (0.00ns)   --->   "%tmp_24_184 = or i16 %tmp_19, 185" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6530 'or' 'tmp_24_184' <Predicate = true> <Delay = 0.00>
ST_809 : Operation 6531 [1/1] (0.00ns)   --->   "%tmp_25_184 = zext i16 %tmp_24_184 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6531 'zext' 'tmp_25_184' <Predicate = true> <Delay = 0.00>
ST_809 : Operation 6532 [1/1] (0.00ns)   --->   "%lA_addr_186 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_184" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6532 'getelementptr' 'lA_addr_186' <Predicate = true> <Delay = 0.00>
ST_809 : Operation 6533 [2/2] (1.23ns)   --->   "%lA_load_185 = load float* %lA_addr_186, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6533 'load' 'lA_load_185' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 810 <SV = 404> <Delay = 7.01>
ST_810 : Operation 6534 [1/4] (6.43ns)   --->   "%tmp_29_64 = fadd float %tmp_29_63, %tmp_28_64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6534 'fadd' 'tmp_29_64' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_810 : Operation 6535 [1/1] (1.23ns)   --->   "store float %tmp_27_167, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 168), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6535 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_810 : Operation 6536 [1/1] (1.23ns)   --->   "store float %tmp_27_168, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 169), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6536 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_810 : Operation 6537 [1/4] (6.43ns)   --->   "%tmp_27_169 = fadd float %ls_load_171, %tmp_26_169" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6537 'fadd' 'tmp_27_169' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_810 : Operation 6538 [1/4] (6.43ns)   --->   "%tmp_27_170 = fadd float %ls_load_172, %tmp_26_170" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6538 'fadd' 'tmp_27_170' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_810 : Operation 6539 [2/4] (6.43ns)   --->   "%tmp_27_171 = fadd float %ls_load_173, %tmp_26_171" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6539 'fadd' 'tmp_27_171' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_810 : Operation 6540 [2/4] (6.43ns)   --->   "%tmp_27_172 = fadd float %ls_load_174, %tmp_26_172" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6540 'fadd' 'tmp_27_172' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_810 : Operation 6541 [3/4] (6.43ns)   --->   "%tmp_27_173 = fadd float %ls_load_175, %tmp_26_173" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6541 'fadd' 'tmp_27_173' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_810 : Operation 6542 [3/4] (6.43ns)   --->   "%tmp_27_174 = fadd float %ls_load_176, %tmp_26_174" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6542 'fadd' 'tmp_27_174' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_810 : Operation 6543 [4/4] (6.43ns)   --->   "%tmp_27_175 = fadd float %ls_load_177, %tmp_26_175" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6543 'fadd' 'tmp_27_175' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_810 : Operation 6544 [4/4] (6.43ns)   --->   "%tmp_27_176 = fadd float %ls_load_178, %tmp_26_176" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6544 'fadd' 'tmp_27_176' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_810 : Operation 6545 [1/3] (7.01ns)   --->   "%tmp_26_177 = fmul float %lr_load, %lA_load_178" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6545 'fmul' 'tmp_26_177' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_810 : Operation 6546 [1/3] (7.01ns)   --->   "%tmp_28_177 = fmul float %lA_load_178, %lp_load_178" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6546 'fmul' 'tmp_28_177' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_810 : Operation 6547 [1/3] (7.01ns)   --->   "%tmp_26_178 = fmul float %lr_load, %lA_load_179" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6547 'fmul' 'tmp_26_178' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_810 : Operation 6548 [1/3] (7.01ns)   --->   "%tmp_28_178 = fmul float %lA_load_179, %lp_load_179" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6548 'fmul' 'tmp_28_178' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_810 : Operation 6549 [2/3] (7.01ns)   --->   "%tmp_26_179 = fmul float %lr_load, %lA_load_180" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6549 'fmul' 'tmp_26_179' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_810 : Operation 6550 [2/3] (7.01ns)   --->   "%tmp_28_179 = fmul float %lA_load_180, %lp_load_180" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6550 'fmul' 'tmp_28_179' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_810 : Operation 6551 [2/3] (7.01ns)   --->   "%tmp_26_180 = fmul float %lr_load, %lA_load_181" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6551 'fmul' 'tmp_26_180' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_810 : Operation 6552 [2/3] (7.01ns)   --->   "%tmp_28_180 = fmul float %lA_load_181, %lp_load_181" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6552 'fmul' 'tmp_28_180' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_810 : Operation 6553 [3/3] (7.01ns)   --->   "%tmp_26_181 = fmul float %lr_load, %lA_load_182" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6553 'fmul' 'tmp_26_181' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_810 : Operation 6554 [3/3] (7.01ns)   --->   "%tmp_28_181 = fmul float %lA_load_182, %lp_load_182" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6554 'fmul' 'tmp_28_181' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_810 : Operation 6555 [3/3] (7.01ns)   --->   "%tmp_26_182 = fmul float %lr_load, %lA_load_183" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6555 'fmul' 'tmp_26_182' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_810 : Operation 6556 [3/3] (7.01ns)   --->   "%tmp_28_182 = fmul float %lA_load_183, %lp_load_183" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6556 'fmul' 'tmp_28_182' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_810 : Operation 6557 [1/2] (1.23ns)   --->   "%lA_load_184 = load float* %lA_addr_185, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6557 'load' 'lA_load_184' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_810 : Operation 6558 [1/2] (1.23ns)   --->   "%lA_load_185 = load float* %lA_addr_186, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6558 'load' 'lA_load_185' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_810 : Operation 6559 [1/1] (0.00ns)   --->   "%tmp_24_185 = or i16 %tmp_19, 186" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6559 'or' 'tmp_24_185' <Predicate = true> <Delay = 0.00>
ST_810 : Operation 6560 [1/1] (0.00ns)   --->   "%tmp_25_185 = zext i16 %tmp_24_185 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6560 'zext' 'tmp_25_185' <Predicate = true> <Delay = 0.00>
ST_810 : Operation 6561 [1/1] (0.00ns)   --->   "%lA_addr_187 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_185" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6561 'getelementptr' 'lA_addr_187' <Predicate = true> <Delay = 0.00>
ST_810 : Operation 6562 [2/2] (1.23ns)   --->   "%lA_load_186 = load float* %lA_addr_187, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6562 'load' 'lA_load_186' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_810 : Operation 6563 [1/1] (0.00ns)   --->   "%tmp_24_186 = or i16 %tmp_19, 187" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6563 'or' 'tmp_24_186' <Predicate = true> <Delay = 0.00>
ST_810 : Operation 6564 [1/1] (0.00ns)   --->   "%tmp_25_186 = zext i16 %tmp_24_186 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6564 'zext' 'tmp_25_186' <Predicate = true> <Delay = 0.00>
ST_810 : Operation 6565 [1/1] (0.00ns)   --->   "%lA_addr_188 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_186" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6565 'getelementptr' 'lA_addr_188' <Predicate = true> <Delay = 0.00>
ST_810 : Operation 6566 [2/2] (1.23ns)   --->   "%lA_load_187 = load float* %lA_addr_188, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6566 'load' 'lA_load_187' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 811 <SV = 405> <Delay = 7.01>
ST_811 : Operation 6567 [4/4] (6.43ns)   --->   "%tmp_29_65 = fadd float %tmp_29_64, %tmp_28_65" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6567 'fadd' 'tmp_29_65' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_811 : Operation 6568 [1/1] (1.23ns)   --->   "store float %tmp_27_169, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 170), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6568 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_811 : Operation 6569 [1/1] (1.23ns)   --->   "store float %tmp_27_170, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 171), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6569 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_811 : Operation 6570 [1/4] (6.43ns)   --->   "%tmp_27_171 = fadd float %ls_load_173, %tmp_26_171" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6570 'fadd' 'tmp_27_171' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_811 : Operation 6571 [1/4] (6.43ns)   --->   "%tmp_27_172 = fadd float %ls_load_174, %tmp_26_172" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6571 'fadd' 'tmp_27_172' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_811 : Operation 6572 [2/4] (6.43ns)   --->   "%tmp_27_173 = fadd float %ls_load_175, %tmp_26_173" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6572 'fadd' 'tmp_27_173' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_811 : Operation 6573 [2/4] (6.43ns)   --->   "%tmp_27_174 = fadd float %ls_load_176, %tmp_26_174" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6573 'fadd' 'tmp_27_174' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_811 : Operation 6574 [3/4] (6.43ns)   --->   "%tmp_27_175 = fadd float %ls_load_177, %tmp_26_175" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6574 'fadd' 'tmp_27_175' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_811 : Operation 6575 [3/4] (6.43ns)   --->   "%tmp_27_176 = fadd float %ls_load_178, %tmp_26_176" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6575 'fadd' 'tmp_27_176' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_811 : Operation 6576 [4/4] (6.43ns)   --->   "%tmp_27_177 = fadd float %ls_load_179, %tmp_26_177" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6576 'fadd' 'tmp_27_177' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_811 : Operation 6577 [4/4] (6.43ns)   --->   "%tmp_27_178 = fadd float %ls_load_180, %tmp_26_178" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6577 'fadd' 'tmp_27_178' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_811 : Operation 6578 [1/3] (7.01ns)   --->   "%tmp_26_179 = fmul float %lr_load, %lA_load_180" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6578 'fmul' 'tmp_26_179' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_811 : Operation 6579 [1/3] (7.01ns)   --->   "%tmp_28_179 = fmul float %lA_load_180, %lp_load_180" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6579 'fmul' 'tmp_28_179' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_811 : Operation 6580 [1/3] (7.01ns)   --->   "%tmp_26_180 = fmul float %lr_load, %lA_load_181" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6580 'fmul' 'tmp_26_180' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_811 : Operation 6581 [1/3] (7.01ns)   --->   "%tmp_28_180 = fmul float %lA_load_181, %lp_load_181" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6581 'fmul' 'tmp_28_180' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_811 : Operation 6582 [2/3] (7.01ns)   --->   "%tmp_26_181 = fmul float %lr_load, %lA_load_182" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6582 'fmul' 'tmp_26_181' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_811 : Operation 6583 [2/3] (7.01ns)   --->   "%tmp_28_181 = fmul float %lA_load_182, %lp_load_182" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6583 'fmul' 'tmp_28_181' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_811 : Operation 6584 [2/3] (7.01ns)   --->   "%tmp_26_182 = fmul float %lr_load, %lA_load_183" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6584 'fmul' 'tmp_26_182' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_811 : Operation 6585 [2/3] (7.01ns)   --->   "%tmp_28_182 = fmul float %lA_load_183, %lp_load_183" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6585 'fmul' 'tmp_28_182' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_811 : Operation 6586 [3/3] (7.01ns)   --->   "%tmp_26_183 = fmul float %lr_load, %lA_load_184" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6586 'fmul' 'tmp_26_183' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_811 : Operation 6587 [3/3] (7.01ns)   --->   "%tmp_28_183 = fmul float %lA_load_184, %lp_load_184" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6587 'fmul' 'tmp_28_183' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_811 : Operation 6588 [3/3] (7.01ns)   --->   "%tmp_26_184 = fmul float %lr_load, %lA_load_185" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6588 'fmul' 'tmp_26_184' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_811 : Operation 6589 [3/3] (7.01ns)   --->   "%tmp_28_184 = fmul float %lA_load_185, %lp_load_185" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6589 'fmul' 'tmp_28_184' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_811 : Operation 6590 [1/2] (1.23ns)   --->   "%lA_load_186 = load float* %lA_addr_187, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6590 'load' 'lA_load_186' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_811 : Operation 6591 [1/2] (1.23ns)   --->   "%lA_load_187 = load float* %lA_addr_188, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6591 'load' 'lA_load_187' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_811 : Operation 6592 [1/1] (0.00ns)   --->   "%tmp_24_187 = or i16 %tmp_19, 188" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6592 'or' 'tmp_24_187' <Predicate = true> <Delay = 0.00>
ST_811 : Operation 6593 [1/1] (0.00ns)   --->   "%tmp_25_187 = zext i16 %tmp_24_187 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6593 'zext' 'tmp_25_187' <Predicate = true> <Delay = 0.00>
ST_811 : Operation 6594 [1/1] (0.00ns)   --->   "%lA_addr_189 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_187" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6594 'getelementptr' 'lA_addr_189' <Predicate = true> <Delay = 0.00>
ST_811 : Operation 6595 [2/2] (1.23ns)   --->   "%lA_load_188 = load float* %lA_addr_189, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6595 'load' 'lA_load_188' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_811 : Operation 6596 [1/1] (0.00ns)   --->   "%tmp_24_188 = or i16 %tmp_19, 189" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6596 'or' 'tmp_24_188' <Predicate = true> <Delay = 0.00>
ST_811 : Operation 6597 [1/1] (0.00ns)   --->   "%tmp_25_188 = zext i16 %tmp_24_188 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6597 'zext' 'tmp_25_188' <Predicate = true> <Delay = 0.00>
ST_811 : Operation 6598 [1/1] (0.00ns)   --->   "%lA_addr_190 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_188" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6598 'getelementptr' 'lA_addr_190' <Predicate = true> <Delay = 0.00>
ST_811 : Operation 6599 [2/2] (1.23ns)   --->   "%lA_load_189 = load float* %lA_addr_190, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6599 'load' 'lA_load_189' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 812 <SV = 406> <Delay = 7.01>
ST_812 : Operation 6600 [3/4] (6.43ns)   --->   "%tmp_29_65 = fadd float %tmp_29_64, %tmp_28_65" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6600 'fadd' 'tmp_29_65' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_812 : Operation 6601 [1/1] (1.23ns)   --->   "store float %tmp_27_171, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 172), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6601 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_812 : Operation 6602 [1/1] (1.23ns)   --->   "store float %tmp_27_172, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 173), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6602 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_812 : Operation 6603 [1/4] (6.43ns)   --->   "%tmp_27_173 = fadd float %ls_load_175, %tmp_26_173" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6603 'fadd' 'tmp_27_173' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_812 : Operation 6604 [1/4] (6.43ns)   --->   "%tmp_27_174 = fadd float %ls_load_176, %tmp_26_174" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6604 'fadd' 'tmp_27_174' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_812 : Operation 6605 [2/4] (6.43ns)   --->   "%tmp_27_175 = fadd float %ls_load_177, %tmp_26_175" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6605 'fadd' 'tmp_27_175' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_812 : Operation 6606 [2/4] (6.43ns)   --->   "%tmp_27_176 = fadd float %ls_load_178, %tmp_26_176" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6606 'fadd' 'tmp_27_176' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_812 : Operation 6607 [3/4] (6.43ns)   --->   "%tmp_27_177 = fadd float %ls_load_179, %tmp_26_177" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6607 'fadd' 'tmp_27_177' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_812 : Operation 6608 [3/4] (6.43ns)   --->   "%tmp_27_178 = fadd float %ls_load_180, %tmp_26_178" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6608 'fadd' 'tmp_27_178' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_812 : Operation 6609 [4/4] (6.43ns)   --->   "%tmp_27_179 = fadd float %ls_load_181, %tmp_26_179" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6609 'fadd' 'tmp_27_179' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_812 : Operation 6610 [4/4] (6.43ns)   --->   "%tmp_27_180 = fadd float %ls_load_182, %tmp_26_180" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6610 'fadd' 'tmp_27_180' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_812 : Operation 6611 [1/3] (7.01ns)   --->   "%tmp_26_181 = fmul float %lr_load, %lA_load_182" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6611 'fmul' 'tmp_26_181' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_812 : Operation 6612 [1/3] (7.01ns)   --->   "%tmp_28_181 = fmul float %lA_load_182, %lp_load_182" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6612 'fmul' 'tmp_28_181' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_812 : Operation 6613 [1/3] (7.01ns)   --->   "%tmp_26_182 = fmul float %lr_load, %lA_load_183" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6613 'fmul' 'tmp_26_182' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_812 : Operation 6614 [1/3] (7.01ns)   --->   "%tmp_28_182 = fmul float %lA_load_183, %lp_load_183" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6614 'fmul' 'tmp_28_182' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_812 : Operation 6615 [2/3] (7.01ns)   --->   "%tmp_26_183 = fmul float %lr_load, %lA_load_184" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6615 'fmul' 'tmp_26_183' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_812 : Operation 6616 [2/3] (7.01ns)   --->   "%tmp_28_183 = fmul float %lA_load_184, %lp_load_184" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6616 'fmul' 'tmp_28_183' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_812 : Operation 6617 [2/3] (7.01ns)   --->   "%tmp_26_184 = fmul float %lr_load, %lA_load_185" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6617 'fmul' 'tmp_26_184' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_812 : Operation 6618 [2/3] (7.01ns)   --->   "%tmp_28_184 = fmul float %lA_load_185, %lp_load_185" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6618 'fmul' 'tmp_28_184' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_812 : Operation 6619 [3/3] (7.01ns)   --->   "%tmp_26_185 = fmul float %lr_load, %lA_load_186" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6619 'fmul' 'tmp_26_185' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_812 : Operation 6620 [3/3] (7.01ns)   --->   "%tmp_28_185 = fmul float %lA_load_186, %lp_load_186" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6620 'fmul' 'tmp_28_185' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_812 : Operation 6621 [3/3] (7.01ns)   --->   "%tmp_26_186 = fmul float %lr_load, %lA_load_187" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6621 'fmul' 'tmp_26_186' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_812 : Operation 6622 [3/3] (7.01ns)   --->   "%tmp_28_186 = fmul float %lA_load_187, %lp_load_187" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6622 'fmul' 'tmp_28_186' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_812 : Operation 6623 [1/2] (1.23ns)   --->   "%lA_load_188 = load float* %lA_addr_189, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6623 'load' 'lA_load_188' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_812 : Operation 6624 [1/2] (1.23ns)   --->   "%lA_load_189 = load float* %lA_addr_190, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6624 'load' 'lA_load_189' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_812 : Operation 6625 [1/1] (0.00ns)   --->   "%tmp_24_189 = or i16 %tmp_19, 190" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6625 'or' 'tmp_24_189' <Predicate = true> <Delay = 0.00>
ST_812 : Operation 6626 [1/1] (0.00ns)   --->   "%tmp_25_189 = zext i16 %tmp_24_189 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6626 'zext' 'tmp_25_189' <Predicate = true> <Delay = 0.00>
ST_812 : Operation 6627 [1/1] (0.00ns)   --->   "%lA_addr_191 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_189" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6627 'getelementptr' 'lA_addr_191' <Predicate = true> <Delay = 0.00>
ST_812 : Operation 6628 [2/2] (1.23ns)   --->   "%lA_load_190 = load float* %lA_addr_191, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6628 'load' 'lA_load_190' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_812 : Operation 6629 [1/1] (0.00ns)   --->   "%tmp_24_190 = or i16 %tmp_19, 191" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6629 'or' 'tmp_24_190' <Predicate = true> <Delay = 0.00>
ST_812 : Operation 6630 [1/1] (0.00ns)   --->   "%tmp_25_190 = zext i16 %tmp_24_190 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6630 'zext' 'tmp_25_190' <Predicate = true> <Delay = 0.00>
ST_812 : Operation 6631 [1/1] (0.00ns)   --->   "%lA_addr_192 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_190" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6631 'getelementptr' 'lA_addr_192' <Predicate = true> <Delay = 0.00>
ST_812 : Operation 6632 [2/2] (1.23ns)   --->   "%lA_load_191 = load float* %lA_addr_192, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6632 'load' 'lA_load_191' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 813 <SV = 407> <Delay = 7.01>
ST_813 : Operation 6633 [2/4] (6.43ns)   --->   "%tmp_29_65 = fadd float %tmp_29_64, %tmp_28_65" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6633 'fadd' 'tmp_29_65' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_813 : Operation 6634 [1/1] (1.23ns)   --->   "store float %tmp_27_173, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 174), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6634 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_813 : Operation 6635 [1/1] (1.23ns)   --->   "store float %tmp_27_174, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 175), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6635 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_813 : Operation 6636 [1/4] (6.43ns)   --->   "%tmp_27_175 = fadd float %ls_load_177, %tmp_26_175" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6636 'fadd' 'tmp_27_175' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_813 : Operation 6637 [1/4] (6.43ns)   --->   "%tmp_27_176 = fadd float %ls_load_178, %tmp_26_176" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6637 'fadd' 'tmp_27_176' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_813 : Operation 6638 [2/4] (6.43ns)   --->   "%tmp_27_177 = fadd float %ls_load_179, %tmp_26_177" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6638 'fadd' 'tmp_27_177' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_813 : Operation 6639 [2/4] (6.43ns)   --->   "%tmp_27_178 = fadd float %ls_load_180, %tmp_26_178" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6639 'fadd' 'tmp_27_178' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_813 : Operation 6640 [3/4] (6.43ns)   --->   "%tmp_27_179 = fadd float %ls_load_181, %tmp_26_179" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6640 'fadd' 'tmp_27_179' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_813 : Operation 6641 [3/4] (6.43ns)   --->   "%tmp_27_180 = fadd float %ls_load_182, %tmp_26_180" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6641 'fadd' 'tmp_27_180' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_813 : Operation 6642 [4/4] (6.43ns)   --->   "%tmp_27_181 = fadd float %ls_load_183, %tmp_26_181" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6642 'fadd' 'tmp_27_181' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_813 : Operation 6643 [4/4] (6.43ns)   --->   "%tmp_27_182 = fadd float %ls_load_184, %tmp_26_182" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6643 'fadd' 'tmp_27_182' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_813 : Operation 6644 [1/3] (7.01ns)   --->   "%tmp_26_183 = fmul float %lr_load, %lA_load_184" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6644 'fmul' 'tmp_26_183' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_813 : Operation 6645 [1/3] (7.01ns)   --->   "%tmp_28_183 = fmul float %lA_load_184, %lp_load_184" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6645 'fmul' 'tmp_28_183' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_813 : Operation 6646 [1/3] (7.01ns)   --->   "%tmp_26_184 = fmul float %lr_load, %lA_load_185" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6646 'fmul' 'tmp_26_184' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_813 : Operation 6647 [1/3] (7.01ns)   --->   "%tmp_28_184 = fmul float %lA_load_185, %lp_load_185" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6647 'fmul' 'tmp_28_184' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_813 : Operation 6648 [2/3] (7.01ns)   --->   "%tmp_26_185 = fmul float %lr_load, %lA_load_186" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6648 'fmul' 'tmp_26_185' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_813 : Operation 6649 [2/3] (7.01ns)   --->   "%tmp_28_185 = fmul float %lA_load_186, %lp_load_186" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6649 'fmul' 'tmp_28_185' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_813 : Operation 6650 [2/3] (7.01ns)   --->   "%tmp_26_186 = fmul float %lr_load, %lA_load_187" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6650 'fmul' 'tmp_26_186' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_813 : Operation 6651 [2/3] (7.01ns)   --->   "%tmp_28_186 = fmul float %lA_load_187, %lp_load_187" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6651 'fmul' 'tmp_28_186' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_813 : Operation 6652 [3/3] (7.01ns)   --->   "%tmp_26_187 = fmul float %lr_load, %lA_load_188" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6652 'fmul' 'tmp_26_187' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_813 : Operation 6653 [3/3] (7.01ns)   --->   "%tmp_28_187 = fmul float %lA_load_188, %lp_load_188" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6653 'fmul' 'tmp_28_187' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_813 : Operation 6654 [3/3] (7.01ns)   --->   "%tmp_26_188 = fmul float %lr_load, %lA_load_189" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6654 'fmul' 'tmp_26_188' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_813 : Operation 6655 [3/3] (7.01ns)   --->   "%tmp_28_188 = fmul float %lA_load_189, %lp_load_189" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6655 'fmul' 'tmp_28_188' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_813 : Operation 6656 [1/2] (1.23ns)   --->   "%lA_load_190 = load float* %lA_addr_191, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6656 'load' 'lA_load_190' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_813 : Operation 6657 [1/2] (1.23ns)   --->   "%lA_load_191 = load float* %lA_addr_192, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6657 'load' 'lA_load_191' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_813 : Operation 6658 [1/1] (0.00ns)   --->   "%tmp_24_191 = or i16 %tmp_19, 192" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6658 'or' 'tmp_24_191' <Predicate = true> <Delay = 0.00>
ST_813 : Operation 6659 [1/1] (0.00ns)   --->   "%tmp_25_191 = zext i16 %tmp_24_191 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6659 'zext' 'tmp_25_191' <Predicate = true> <Delay = 0.00>
ST_813 : Operation 6660 [1/1] (0.00ns)   --->   "%lA_addr_193 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_191" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6660 'getelementptr' 'lA_addr_193' <Predicate = true> <Delay = 0.00>
ST_813 : Operation 6661 [2/2] (1.23ns)   --->   "%lA_load_192 = load float* %lA_addr_193, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6661 'load' 'lA_load_192' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_813 : Operation 6662 [1/1] (0.00ns)   --->   "%tmp_24_192 = or i16 %tmp_19, 193" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6662 'or' 'tmp_24_192' <Predicate = true> <Delay = 0.00>
ST_813 : Operation 6663 [1/1] (0.00ns)   --->   "%tmp_25_192 = zext i16 %tmp_24_192 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6663 'zext' 'tmp_25_192' <Predicate = true> <Delay = 0.00>
ST_813 : Operation 6664 [1/1] (0.00ns)   --->   "%lA_addr_194 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_192" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6664 'getelementptr' 'lA_addr_194' <Predicate = true> <Delay = 0.00>
ST_813 : Operation 6665 [2/2] (1.23ns)   --->   "%lA_load_193 = load float* %lA_addr_194, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6665 'load' 'lA_load_193' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 814 <SV = 408> <Delay = 7.01>
ST_814 : Operation 6666 [1/4] (6.43ns)   --->   "%tmp_29_65 = fadd float %tmp_29_64, %tmp_28_65" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6666 'fadd' 'tmp_29_65' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_814 : Operation 6667 [1/1] (1.23ns)   --->   "store float %tmp_27_175, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 176), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6667 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_814 : Operation 6668 [1/1] (1.23ns)   --->   "store float %tmp_27_176, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 177), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6668 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_814 : Operation 6669 [1/4] (6.43ns)   --->   "%tmp_27_177 = fadd float %ls_load_179, %tmp_26_177" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6669 'fadd' 'tmp_27_177' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_814 : Operation 6670 [1/4] (6.43ns)   --->   "%tmp_27_178 = fadd float %ls_load_180, %tmp_26_178" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6670 'fadd' 'tmp_27_178' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_814 : Operation 6671 [2/4] (6.43ns)   --->   "%tmp_27_179 = fadd float %ls_load_181, %tmp_26_179" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6671 'fadd' 'tmp_27_179' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_814 : Operation 6672 [2/4] (6.43ns)   --->   "%tmp_27_180 = fadd float %ls_load_182, %tmp_26_180" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6672 'fadd' 'tmp_27_180' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_814 : Operation 6673 [3/4] (6.43ns)   --->   "%tmp_27_181 = fadd float %ls_load_183, %tmp_26_181" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6673 'fadd' 'tmp_27_181' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_814 : Operation 6674 [3/4] (6.43ns)   --->   "%tmp_27_182 = fadd float %ls_load_184, %tmp_26_182" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6674 'fadd' 'tmp_27_182' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_814 : Operation 6675 [4/4] (6.43ns)   --->   "%tmp_27_183 = fadd float %ls_load_185, %tmp_26_183" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6675 'fadd' 'tmp_27_183' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_814 : Operation 6676 [4/4] (6.43ns)   --->   "%tmp_27_184 = fadd float %ls_load_186, %tmp_26_184" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6676 'fadd' 'tmp_27_184' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_814 : Operation 6677 [1/3] (7.01ns)   --->   "%tmp_26_185 = fmul float %lr_load, %lA_load_186" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6677 'fmul' 'tmp_26_185' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_814 : Operation 6678 [1/3] (7.01ns)   --->   "%tmp_28_185 = fmul float %lA_load_186, %lp_load_186" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6678 'fmul' 'tmp_28_185' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_814 : Operation 6679 [1/3] (7.01ns)   --->   "%tmp_26_186 = fmul float %lr_load, %lA_load_187" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6679 'fmul' 'tmp_26_186' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_814 : Operation 6680 [1/3] (7.01ns)   --->   "%tmp_28_186 = fmul float %lA_load_187, %lp_load_187" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6680 'fmul' 'tmp_28_186' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_814 : Operation 6681 [2/3] (7.01ns)   --->   "%tmp_26_187 = fmul float %lr_load, %lA_load_188" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6681 'fmul' 'tmp_26_187' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_814 : Operation 6682 [2/3] (7.01ns)   --->   "%tmp_28_187 = fmul float %lA_load_188, %lp_load_188" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6682 'fmul' 'tmp_28_187' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_814 : Operation 6683 [2/3] (7.01ns)   --->   "%tmp_26_188 = fmul float %lr_load, %lA_load_189" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6683 'fmul' 'tmp_26_188' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_814 : Operation 6684 [2/3] (7.01ns)   --->   "%tmp_28_188 = fmul float %lA_load_189, %lp_load_189" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6684 'fmul' 'tmp_28_188' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_814 : Operation 6685 [3/3] (7.01ns)   --->   "%tmp_26_189 = fmul float %lr_load, %lA_load_190" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6685 'fmul' 'tmp_26_189' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_814 : Operation 6686 [3/3] (7.01ns)   --->   "%tmp_28_189 = fmul float %lA_load_190, %lp_load_190" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6686 'fmul' 'tmp_28_189' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_814 : Operation 6687 [3/3] (7.01ns)   --->   "%tmp_26_190 = fmul float %lr_load, %lA_load_191" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6687 'fmul' 'tmp_26_190' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_814 : Operation 6688 [3/3] (7.01ns)   --->   "%tmp_28_190 = fmul float %lA_load_191, %lp_load_191" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6688 'fmul' 'tmp_28_190' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_814 : Operation 6689 [1/2] (1.23ns)   --->   "%lA_load_192 = load float* %lA_addr_193, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6689 'load' 'lA_load_192' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_814 : Operation 6690 [1/2] (1.23ns)   --->   "%lA_load_193 = load float* %lA_addr_194, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6690 'load' 'lA_load_193' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_814 : Operation 6691 [1/1] (0.00ns)   --->   "%tmp_24_193 = or i16 %tmp_19, 194" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6691 'or' 'tmp_24_193' <Predicate = true> <Delay = 0.00>
ST_814 : Operation 6692 [1/1] (0.00ns)   --->   "%tmp_25_193 = zext i16 %tmp_24_193 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6692 'zext' 'tmp_25_193' <Predicate = true> <Delay = 0.00>
ST_814 : Operation 6693 [1/1] (0.00ns)   --->   "%lA_addr_195 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_193" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6693 'getelementptr' 'lA_addr_195' <Predicate = true> <Delay = 0.00>
ST_814 : Operation 6694 [2/2] (1.23ns)   --->   "%lA_load_194 = load float* %lA_addr_195, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6694 'load' 'lA_load_194' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_814 : Operation 6695 [1/1] (0.00ns)   --->   "%tmp_24_194 = or i16 %tmp_19, 195" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6695 'or' 'tmp_24_194' <Predicate = true> <Delay = 0.00>
ST_814 : Operation 6696 [1/1] (0.00ns)   --->   "%tmp_25_194 = zext i16 %tmp_24_194 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6696 'zext' 'tmp_25_194' <Predicate = true> <Delay = 0.00>
ST_814 : Operation 6697 [1/1] (0.00ns)   --->   "%lA_addr_196 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_194" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6697 'getelementptr' 'lA_addr_196' <Predicate = true> <Delay = 0.00>
ST_814 : Operation 6698 [2/2] (1.23ns)   --->   "%lA_load_195 = load float* %lA_addr_196, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6698 'load' 'lA_load_195' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 815 <SV = 409> <Delay = 7.01>
ST_815 : Operation 6699 [4/4] (6.43ns)   --->   "%tmp_29_66 = fadd float %tmp_29_65, %tmp_28_66" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6699 'fadd' 'tmp_29_66' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_815 : Operation 6700 [1/1] (1.23ns)   --->   "store float %tmp_27_177, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 178), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6700 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_815 : Operation 6701 [1/1] (1.23ns)   --->   "store float %tmp_27_178, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 179), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6701 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_815 : Operation 6702 [1/4] (6.43ns)   --->   "%tmp_27_179 = fadd float %ls_load_181, %tmp_26_179" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6702 'fadd' 'tmp_27_179' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_815 : Operation 6703 [1/4] (6.43ns)   --->   "%tmp_27_180 = fadd float %ls_load_182, %tmp_26_180" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6703 'fadd' 'tmp_27_180' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_815 : Operation 6704 [2/4] (6.43ns)   --->   "%tmp_27_181 = fadd float %ls_load_183, %tmp_26_181" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6704 'fadd' 'tmp_27_181' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_815 : Operation 6705 [2/4] (6.43ns)   --->   "%tmp_27_182 = fadd float %ls_load_184, %tmp_26_182" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6705 'fadd' 'tmp_27_182' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_815 : Operation 6706 [3/4] (6.43ns)   --->   "%tmp_27_183 = fadd float %ls_load_185, %tmp_26_183" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6706 'fadd' 'tmp_27_183' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_815 : Operation 6707 [3/4] (6.43ns)   --->   "%tmp_27_184 = fadd float %ls_load_186, %tmp_26_184" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6707 'fadd' 'tmp_27_184' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_815 : Operation 6708 [4/4] (6.43ns)   --->   "%tmp_27_185 = fadd float %ls_load_187, %tmp_26_185" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6708 'fadd' 'tmp_27_185' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_815 : Operation 6709 [4/4] (6.43ns)   --->   "%tmp_27_186 = fadd float %ls_load_188, %tmp_26_186" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6709 'fadd' 'tmp_27_186' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_815 : Operation 6710 [1/3] (7.01ns)   --->   "%tmp_26_187 = fmul float %lr_load, %lA_load_188" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6710 'fmul' 'tmp_26_187' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_815 : Operation 6711 [1/3] (7.01ns)   --->   "%tmp_28_187 = fmul float %lA_load_188, %lp_load_188" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6711 'fmul' 'tmp_28_187' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_815 : Operation 6712 [1/3] (7.01ns)   --->   "%tmp_26_188 = fmul float %lr_load, %lA_load_189" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6712 'fmul' 'tmp_26_188' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_815 : Operation 6713 [1/3] (7.01ns)   --->   "%tmp_28_188 = fmul float %lA_load_189, %lp_load_189" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6713 'fmul' 'tmp_28_188' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_815 : Operation 6714 [2/3] (7.01ns)   --->   "%tmp_26_189 = fmul float %lr_load, %lA_load_190" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6714 'fmul' 'tmp_26_189' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_815 : Operation 6715 [2/3] (7.01ns)   --->   "%tmp_28_189 = fmul float %lA_load_190, %lp_load_190" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6715 'fmul' 'tmp_28_189' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_815 : Operation 6716 [2/3] (7.01ns)   --->   "%tmp_26_190 = fmul float %lr_load, %lA_load_191" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6716 'fmul' 'tmp_26_190' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_815 : Operation 6717 [2/3] (7.01ns)   --->   "%tmp_28_190 = fmul float %lA_load_191, %lp_load_191" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6717 'fmul' 'tmp_28_190' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_815 : Operation 6718 [3/3] (7.01ns)   --->   "%tmp_26_191 = fmul float %lr_load, %lA_load_192" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6718 'fmul' 'tmp_26_191' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_815 : Operation 6719 [3/3] (7.01ns)   --->   "%tmp_28_191 = fmul float %lA_load_192, %lp_load_192" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6719 'fmul' 'tmp_28_191' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_815 : Operation 6720 [3/3] (7.01ns)   --->   "%tmp_26_192 = fmul float %lr_load, %lA_load_193" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6720 'fmul' 'tmp_26_192' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_815 : Operation 6721 [3/3] (7.01ns)   --->   "%tmp_28_192 = fmul float %lA_load_193, %lp_load_193" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6721 'fmul' 'tmp_28_192' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_815 : Operation 6722 [1/2] (1.23ns)   --->   "%lA_load_194 = load float* %lA_addr_195, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6722 'load' 'lA_load_194' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_815 : Operation 6723 [1/2] (1.23ns)   --->   "%lA_load_195 = load float* %lA_addr_196, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6723 'load' 'lA_load_195' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_815 : Operation 6724 [1/1] (0.00ns)   --->   "%tmp_24_195 = or i16 %tmp_19, 196" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6724 'or' 'tmp_24_195' <Predicate = true> <Delay = 0.00>
ST_815 : Operation 6725 [1/1] (0.00ns)   --->   "%tmp_25_195 = zext i16 %tmp_24_195 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6725 'zext' 'tmp_25_195' <Predicate = true> <Delay = 0.00>
ST_815 : Operation 6726 [1/1] (0.00ns)   --->   "%lA_addr_197 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_195" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6726 'getelementptr' 'lA_addr_197' <Predicate = true> <Delay = 0.00>
ST_815 : Operation 6727 [2/2] (1.23ns)   --->   "%lA_load_196 = load float* %lA_addr_197, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6727 'load' 'lA_load_196' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_815 : Operation 6728 [1/1] (0.00ns)   --->   "%tmp_24_196 = or i16 %tmp_19, 197" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6728 'or' 'tmp_24_196' <Predicate = true> <Delay = 0.00>
ST_815 : Operation 6729 [1/1] (0.00ns)   --->   "%tmp_25_196 = zext i16 %tmp_24_196 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6729 'zext' 'tmp_25_196' <Predicate = true> <Delay = 0.00>
ST_815 : Operation 6730 [1/1] (0.00ns)   --->   "%lA_addr_198 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_196" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6730 'getelementptr' 'lA_addr_198' <Predicate = true> <Delay = 0.00>
ST_815 : Operation 6731 [2/2] (1.23ns)   --->   "%lA_load_197 = load float* %lA_addr_198, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6731 'load' 'lA_load_197' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 816 <SV = 410> <Delay = 7.01>
ST_816 : Operation 6732 [3/4] (6.43ns)   --->   "%tmp_29_66 = fadd float %tmp_29_65, %tmp_28_66" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6732 'fadd' 'tmp_29_66' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_816 : Operation 6733 [1/1] (1.23ns)   --->   "store float %tmp_27_179, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 180), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6733 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_816 : Operation 6734 [1/1] (1.23ns)   --->   "store float %tmp_27_180, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 181), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6734 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_816 : Operation 6735 [1/4] (6.43ns)   --->   "%tmp_27_181 = fadd float %ls_load_183, %tmp_26_181" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6735 'fadd' 'tmp_27_181' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_816 : Operation 6736 [1/4] (6.43ns)   --->   "%tmp_27_182 = fadd float %ls_load_184, %tmp_26_182" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6736 'fadd' 'tmp_27_182' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_816 : Operation 6737 [2/4] (6.43ns)   --->   "%tmp_27_183 = fadd float %ls_load_185, %tmp_26_183" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6737 'fadd' 'tmp_27_183' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_816 : Operation 6738 [2/4] (6.43ns)   --->   "%tmp_27_184 = fadd float %ls_load_186, %tmp_26_184" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6738 'fadd' 'tmp_27_184' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_816 : Operation 6739 [3/4] (6.43ns)   --->   "%tmp_27_185 = fadd float %ls_load_187, %tmp_26_185" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6739 'fadd' 'tmp_27_185' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_816 : Operation 6740 [3/4] (6.43ns)   --->   "%tmp_27_186 = fadd float %ls_load_188, %tmp_26_186" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6740 'fadd' 'tmp_27_186' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_816 : Operation 6741 [4/4] (6.43ns)   --->   "%tmp_27_187 = fadd float %ls_load_189, %tmp_26_187" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6741 'fadd' 'tmp_27_187' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_816 : Operation 6742 [4/4] (6.43ns)   --->   "%tmp_27_188 = fadd float %ls_load_190, %tmp_26_188" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6742 'fadd' 'tmp_27_188' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_816 : Operation 6743 [1/3] (7.01ns)   --->   "%tmp_26_189 = fmul float %lr_load, %lA_load_190" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6743 'fmul' 'tmp_26_189' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_816 : Operation 6744 [1/3] (7.01ns)   --->   "%tmp_28_189 = fmul float %lA_load_190, %lp_load_190" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6744 'fmul' 'tmp_28_189' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_816 : Operation 6745 [1/3] (7.01ns)   --->   "%tmp_26_190 = fmul float %lr_load, %lA_load_191" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6745 'fmul' 'tmp_26_190' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_816 : Operation 6746 [1/3] (7.01ns)   --->   "%tmp_28_190 = fmul float %lA_load_191, %lp_load_191" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6746 'fmul' 'tmp_28_190' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_816 : Operation 6747 [2/3] (7.01ns)   --->   "%tmp_26_191 = fmul float %lr_load, %lA_load_192" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6747 'fmul' 'tmp_26_191' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_816 : Operation 6748 [2/3] (7.01ns)   --->   "%tmp_28_191 = fmul float %lA_load_192, %lp_load_192" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6748 'fmul' 'tmp_28_191' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_816 : Operation 6749 [2/3] (7.01ns)   --->   "%tmp_26_192 = fmul float %lr_load, %lA_load_193" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6749 'fmul' 'tmp_26_192' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_816 : Operation 6750 [2/3] (7.01ns)   --->   "%tmp_28_192 = fmul float %lA_load_193, %lp_load_193" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6750 'fmul' 'tmp_28_192' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_816 : Operation 6751 [3/3] (7.01ns)   --->   "%tmp_26_193 = fmul float %lr_load, %lA_load_194" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6751 'fmul' 'tmp_26_193' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_816 : Operation 6752 [3/3] (7.01ns)   --->   "%tmp_28_193 = fmul float %lA_load_194, %lp_load_194" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6752 'fmul' 'tmp_28_193' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_816 : Operation 6753 [3/3] (7.01ns)   --->   "%tmp_26_194 = fmul float %lr_load, %lA_load_195" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6753 'fmul' 'tmp_26_194' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_816 : Operation 6754 [3/3] (7.01ns)   --->   "%tmp_28_194 = fmul float %lA_load_195, %lp_load_195" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6754 'fmul' 'tmp_28_194' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_816 : Operation 6755 [1/2] (1.23ns)   --->   "%lA_load_196 = load float* %lA_addr_197, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6755 'load' 'lA_load_196' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_816 : Operation 6756 [1/2] (1.23ns)   --->   "%lA_load_197 = load float* %lA_addr_198, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6756 'load' 'lA_load_197' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_816 : Operation 6757 [1/1] (0.00ns)   --->   "%tmp_24_197 = or i16 %tmp_19, 198" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6757 'or' 'tmp_24_197' <Predicate = true> <Delay = 0.00>
ST_816 : Operation 6758 [1/1] (0.00ns)   --->   "%tmp_25_197 = zext i16 %tmp_24_197 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6758 'zext' 'tmp_25_197' <Predicate = true> <Delay = 0.00>
ST_816 : Operation 6759 [1/1] (0.00ns)   --->   "%lA_addr_199 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_197" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6759 'getelementptr' 'lA_addr_199' <Predicate = true> <Delay = 0.00>
ST_816 : Operation 6760 [2/2] (1.23ns)   --->   "%lA_load_198 = load float* %lA_addr_199, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6760 'load' 'lA_load_198' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_816 : Operation 6761 [1/1] (0.00ns)   --->   "%tmp_24_198 = or i16 %tmp_19, 199" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6761 'or' 'tmp_24_198' <Predicate = true> <Delay = 0.00>
ST_816 : Operation 6762 [1/1] (0.00ns)   --->   "%tmp_25_198 = zext i16 %tmp_24_198 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6762 'zext' 'tmp_25_198' <Predicate = true> <Delay = 0.00>
ST_816 : Operation 6763 [1/1] (0.00ns)   --->   "%lA_addr_200 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_198" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6763 'getelementptr' 'lA_addr_200' <Predicate = true> <Delay = 0.00>
ST_816 : Operation 6764 [2/2] (1.23ns)   --->   "%lA_load_199 = load float* %lA_addr_200, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6764 'load' 'lA_load_199' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 817 <SV = 411> <Delay = 7.01>
ST_817 : Operation 6765 [2/4] (6.43ns)   --->   "%tmp_29_66 = fadd float %tmp_29_65, %tmp_28_66" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6765 'fadd' 'tmp_29_66' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_817 : Operation 6766 [1/1] (1.23ns)   --->   "store float %tmp_27_181, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 182), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6766 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_817 : Operation 6767 [1/1] (1.23ns)   --->   "store float %tmp_27_182, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 183), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6767 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_817 : Operation 6768 [1/4] (6.43ns)   --->   "%tmp_27_183 = fadd float %ls_load_185, %tmp_26_183" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6768 'fadd' 'tmp_27_183' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_817 : Operation 6769 [1/4] (6.43ns)   --->   "%tmp_27_184 = fadd float %ls_load_186, %tmp_26_184" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6769 'fadd' 'tmp_27_184' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_817 : Operation 6770 [2/4] (6.43ns)   --->   "%tmp_27_185 = fadd float %ls_load_187, %tmp_26_185" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6770 'fadd' 'tmp_27_185' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_817 : Operation 6771 [2/4] (6.43ns)   --->   "%tmp_27_186 = fadd float %ls_load_188, %tmp_26_186" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6771 'fadd' 'tmp_27_186' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_817 : Operation 6772 [3/4] (6.43ns)   --->   "%tmp_27_187 = fadd float %ls_load_189, %tmp_26_187" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6772 'fadd' 'tmp_27_187' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_817 : Operation 6773 [3/4] (6.43ns)   --->   "%tmp_27_188 = fadd float %ls_load_190, %tmp_26_188" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6773 'fadd' 'tmp_27_188' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_817 : Operation 6774 [4/4] (6.43ns)   --->   "%tmp_27_189 = fadd float %ls_load_191, %tmp_26_189" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6774 'fadd' 'tmp_27_189' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_817 : Operation 6775 [4/4] (6.43ns)   --->   "%tmp_27_190 = fadd float %ls_load_192, %tmp_26_190" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6775 'fadd' 'tmp_27_190' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_817 : Operation 6776 [1/3] (7.01ns)   --->   "%tmp_26_191 = fmul float %lr_load, %lA_load_192" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6776 'fmul' 'tmp_26_191' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_817 : Operation 6777 [1/3] (7.01ns)   --->   "%tmp_28_191 = fmul float %lA_load_192, %lp_load_192" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6777 'fmul' 'tmp_28_191' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_817 : Operation 6778 [1/3] (7.01ns)   --->   "%tmp_26_192 = fmul float %lr_load, %lA_load_193" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6778 'fmul' 'tmp_26_192' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_817 : Operation 6779 [1/3] (7.01ns)   --->   "%tmp_28_192 = fmul float %lA_load_193, %lp_load_193" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6779 'fmul' 'tmp_28_192' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_817 : Operation 6780 [2/3] (7.01ns)   --->   "%tmp_26_193 = fmul float %lr_load, %lA_load_194" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6780 'fmul' 'tmp_26_193' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_817 : Operation 6781 [2/3] (7.01ns)   --->   "%tmp_28_193 = fmul float %lA_load_194, %lp_load_194" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6781 'fmul' 'tmp_28_193' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_817 : Operation 6782 [2/3] (7.01ns)   --->   "%tmp_26_194 = fmul float %lr_load, %lA_load_195" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6782 'fmul' 'tmp_26_194' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_817 : Operation 6783 [2/3] (7.01ns)   --->   "%tmp_28_194 = fmul float %lA_load_195, %lp_load_195" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6783 'fmul' 'tmp_28_194' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_817 : Operation 6784 [3/3] (7.01ns)   --->   "%tmp_26_195 = fmul float %lr_load, %lA_load_196" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6784 'fmul' 'tmp_26_195' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_817 : Operation 6785 [3/3] (7.01ns)   --->   "%tmp_28_195 = fmul float %lA_load_196, %lp_load_196" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6785 'fmul' 'tmp_28_195' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_817 : Operation 6786 [3/3] (7.01ns)   --->   "%tmp_26_196 = fmul float %lr_load, %lA_load_197" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6786 'fmul' 'tmp_26_196' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_817 : Operation 6787 [3/3] (7.01ns)   --->   "%tmp_28_196 = fmul float %lA_load_197, %lp_load_197" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6787 'fmul' 'tmp_28_196' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_817 : Operation 6788 [1/2] (1.23ns)   --->   "%lA_load_198 = load float* %lA_addr_199, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6788 'load' 'lA_load_198' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_817 : Operation 6789 [1/2] (1.23ns)   --->   "%lA_load_199 = load float* %lA_addr_200, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6789 'load' 'lA_load_199' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_817 : Operation 6790 [1/1] (0.00ns)   --->   "%tmp_24_199 = or i16 %tmp_19, 200" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6790 'or' 'tmp_24_199' <Predicate = true> <Delay = 0.00>
ST_817 : Operation 6791 [1/1] (0.00ns)   --->   "%tmp_25_199 = zext i16 %tmp_24_199 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6791 'zext' 'tmp_25_199' <Predicate = true> <Delay = 0.00>
ST_817 : Operation 6792 [1/1] (0.00ns)   --->   "%lA_addr_201 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_199" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6792 'getelementptr' 'lA_addr_201' <Predicate = true> <Delay = 0.00>
ST_817 : Operation 6793 [2/2] (1.23ns)   --->   "%lA_load_200 = load float* %lA_addr_201, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6793 'load' 'lA_load_200' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_817 : Operation 6794 [1/1] (0.00ns)   --->   "%tmp_24_200 = or i16 %tmp_19, 201" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6794 'or' 'tmp_24_200' <Predicate = true> <Delay = 0.00>
ST_817 : Operation 6795 [1/1] (0.00ns)   --->   "%tmp_25_200 = zext i16 %tmp_24_200 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6795 'zext' 'tmp_25_200' <Predicate = true> <Delay = 0.00>
ST_817 : Operation 6796 [1/1] (0.00ns)   --->   "%lA_addr_202 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_200" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6796 'getelementptr' 'lA_addr_202' <Predicate = true> <Delay = 0.00>
ST_817 : Operation 6797 [2/2] (1.23ns)   --->   "%lA_load_201 = load float* %lA_addr_202, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6797 'load' 'lA_load_201' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 818 <SV = 412> <Delay = 7.01>
ST_818 : Operation 6798 [1/4] (6.43ns)   --->   "%tmp_29_66 = fadd float %tmp_29_65, %tmp_28_66" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6798 'fadd' 'tmp_29_66' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_818 : Operation 6799 [1/1] (1.23ns)   --->   "store float %tmp_27_183, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 184), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6799 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_818 : Operation 6800 [1/1] (1.23ns)   --->   "store float %tmp_27_184, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 185), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6800 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_818 : Operation 6801 [1/4] (6.43ns)   --->   "%tmp_27_185 = fadd float %ls_load_187, %tmp_26_185" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6801 'fadd' 'tmp_27_185' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_818 : Operation 6802 [1/4] (6.43ns)   --->   "%tmp_27_186 = fadd float %ls_load_188, %tmp_26_186" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6802 'fadd' 'tmp_27_186' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_818 : Operation 6803 [2/4] (6.43ns)   --->   "%tmp_27_187 = fadd float %ls_load_189, %tmp_26_187" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6803 'fadd' 'tmp_27_187' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_818 : Operation 6804 [2/4] (6.43ns)   --->   "%tmp_27_188 = fadd float %ls_load_190, %tmp_26_188" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6804 'fadd' 'tmp_27_188' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_818 : Operation 6805 [3/4] (6.43ns)   --->   "%tmp_27_189 = fadd float %ls_load_191, %tmp_26_189" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6805 'fadd' 'tmp_27_189' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_818 : Operation 6806 [3/4] (6.43ns)   --->   "%tmp_27_190 = fadd float %ls_load_192, %tmp_26_190" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6806 'fadd' 'tmp_27_190' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_818 : Operation 6807 [4/4] (6.43ns)   --->   "%tmp_27_191 = fadd float %ls_load_193, %tmp_26_191" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6807 'fadd' 'tmp_27_191' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_818 : Operation 6808 [4/4] (6.43ns)   --->   "%tmp_27_192 = fadd float %ls_load_194, %tmp_26_192" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6808 'fadd' 'tmp_27_192' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_818 : Operation 6809 [1/3] (7.01ns)   --->   "%tmp_26_193 = fmul float %lr_load, %lA_load_194" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6809 'fmul' 'tmp_26_193' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_818 : Operation 6810 [1/3] (7.01ns)   --->   "%tmp_28_193 = fmul float %lA_load_194, %lp_load_194" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6810 'fmul' 'tmp_28_193' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_818 : Operation 6811 [1/3] (7.01ns)   --->   "%tmp_26_194 = fmul float %lr_load, %lA_load_195" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6811 'fmul' 'tmp_26_194' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_818 : Operation 6812 [1/3] (7.01ns)   --->   "%tmp_28_194 = fmul float %lA_load_195, %lp_load_195" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6812 'fmul' 'tmp_28_194' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_818 : Operation 6813 [2/3] (7.01ns)   --->   "%tmp_26_195 = fmul float %lr_load, %lA_load_196" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6813 'fmul' 'tmp_26_195' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_818 : Operation 6814 [2/3] (7.01ns)   --->   "%tmp_28_195 = fmul float %lA_load_196, %lp_load_196" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6814 'fmul' 'tmp_28_195' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_818 : Operation 6815 [2/3] (7.01ns)   --->   "%tmp_26_196 = fmul float %lr_load, %lA_load_197" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6815 'fmul' 'tmp_26_196' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_818 : Operation 6816 [2/3] (7.01ns)   --->   "%tmp_28_196 = fmul float %lA_load_197, %lp_load_197" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6816 'fmul' 'tmp_28_196' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_818 : Operation 6817 [3/3] (7.01ns)   --->   "%tmp_26_197 = fmul float %lr_load, %lA_load_198" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6817 'fmul' 'tmp_26_197' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_818 : Operation 6818 [3/3] (7.01ns)   --->   "%tmp_28_197 = fmul float %lA_load_198, %lp_load_198" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6818 'fmul' 'tmp_28_197' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_818 : Operation 6819 [3/3] (7.01ns)   --->   "%tmp_26_198 = fmul float %lr_load, %lA_load_199" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6819 'fmul' 'tmp_26_198' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_818 : Operation 6820 [3/3] (7.01ns)   --->   "%tmp_28_198 = fmul float %lA_load_199, %lp_load_199" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6820 'fmul' 'tmp_28_198' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_818 : Operation 6821 [1/2] (1.23ns)   --->   "%lA_load_200 = load float* %lA_addr_201, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6821 'load' 'lA_load_200' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_818 : Operation 6822 [1/2] (1.23ns)   --->   "%lA_load_201 = load float* %lA_addr_202, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6822 'load' 'lA_load_201' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_818 : Operation 6823 [1/1] (0.00ns)   --->   "%tmp_24_201 = or i16 %tmp_19, 202" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6823 'or' 'tmp_24_201' <Predicate = true> <Delay = 0.00>
ST_818 : Operation 6824 [1/1] (0.00ns)   --->   "%tmp_25_201 = zext i16 %tmp_24_201 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6824 'zext' 'tmp_25_201' <Predicate = true> <Delay = 0.00>
ST_818 : Operation 6825 [1/1] (0.00ns)   --->   "%lA_addr_203 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_201" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6825 'getelementptr' 'lA_addr_203' <Predicate = true> <Delay = 0.00>
ST_818 : Operation 6826 [2/2] (1.23ns)   --->   "%lA_load_202 = load float* %lA_addr_203, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6826 'load' 'lA_load_202' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_818 : Operation 6827 [1/1] (0.00ns)   --->   "%tmp_24_202 = or i16 %tmp_19, 203" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6827 'or' 'tmp_24_202' <Predicate = true> <Delay = 0.00>
ST_818 : Operation 6828 [1/1] (0.00ns)   --->   "%tmp_25_202 = zext i16 %tmp_24_202 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6828 'zext' 'tmp_25_202' <Predicate = true> <Delay = 0.00>
ST_818 : Operation 6829 [1/1] (0.00ns)   --->   "%lA_addr_204 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_202" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6829 'getelementptr' 'lA_addr_204' <Predicate = true> <Delay = 0.00>
ST_818 : Operation 6830 [2/2] (1.23ns)   --->   "%lA_load_203 = load float* %lA_addr_204, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6830 'load' 'lA_load_203' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 819 <SV = 413> <Delay = 7.01>
ST_819 : Operation 6831 [4/4] (6.43ns)   --->   "%tmp_29_67 = fadd float %tmp_29_66, %tmp_28_67" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6831 'fadd' 'tmp_29_67' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_819 : Operation 6832 [1/1] (1.23ns)   --->   "store float %tmp_27_185, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 186), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6832 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_819 : Operation 6833 [1/1] (1.23ns)   --->   "store float %tmp_27_186, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 187), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6833 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_819 : Operation 6834 [1/4] (6.43ns)   --->   "%tmp_27_187 = fadd float %ls_load_189, %tmp_26_187" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6834 'fadd' 'tmp_27_187' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_819 : Operation 6835 [1/4] (6.43ns)   --->   "%tmp_27_188 = fadd float %ls_load_190, %tmp_26_188" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6835 'fadd' 'tmp_27_188' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_819 : Operation 6836 [2/4] (6.43ns)   --->   "%tmp_27_189 = fadd float %ls_load_191, %tmp_26_189" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6836 'fadd' 'tmp_27_189' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_819 : Operation 6837 [2/4] (6.43ns)   --->   "%tmp_27_190 = fadd float %ls_load_192, %tmp_26_190" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6837 'fadd' 'tmp_27_190' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_819 : Operation 6838 [3/4] (6.43ns)   --->   "%tmp_27_191 = fadd float %ls_load_193, %tmp_26_191" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6838 'fadd' 'tmp_27_191' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_819 : Operation 6839 [3/4] (6.43ns)   --->   "%tmp_27_192 = fadd float %ls_load_194, %tmp_26_192" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6839 'fadd' 'tmp_27_192' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_819 : Operation 6840 [4/4] (6.43ns)   --->   "%tmp_27_193 = fadd float %ls_load_195, %tmp_26_193" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6840 'fadd' 'tmp_27_193' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_819 : Operation 6841 [4/4] (6.43ns)   --->   "%tmp_27_194 = fadd float %ls_load_196, %tmp_26_194" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6841 'fadd' 'tmp_27_194' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_819 : Operation 6842 [1/3] (7.01ns)   --->   "%tmp_26_195 = fmul float %lr_load, %lA_load_196" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6842 'fmul' 'tmp_26_195' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_819 : Operation 6843 [1/3] (7.01ns)   --->   "%tmp_28_195 = fmul float %lA_load_196, %lp_load_196" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6843 'fmul' 'tmp_28_195' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_819 : Operation 6844 [1/3] (7.01ns)   --->   "%tmp_26_196 = fmul float %lr_load, %lA_load_197" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6844 'fmul' 'tmp_26_196' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_819 : Operation 6845 [1/3] (7.01ns)   --->   "%tmp_28_196 = fmul float %lA_load_197, %lp_load_197" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6845 'fmul' 'tmp_28_196' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_819 : Operation 6846 [2/3] (7.01ns)   --->   "%tmp_26_197 = fmul float %lr_load, %lA_load_198" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6846 'fmul' 'tmp_26_197' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_819 : Operation 6847 [2/3] (7.01ns)   --->   "%tmp_28_197 = fmul float %lA_load_198, %lp_load_198" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6847 'fmul' 'tmp_28_197' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_819 : Operation 6848 [2/3] (7.01ns)   --->   "%tmp_26_198 = fmul float %lr_load, %lA_load_199" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6848 'fmul' 'tmp_26_198' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_819 : Operation 6849 [2/3] (7.01ns)   --->   "%tmp_28_198 = fmul float %lA_load_199, %lp_load_199" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6849 'fmul' 'tmp_28_198' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_819 : Operation 6850 [3/3] (7.01ns)   --->   "%tmp_26_199 = fmul float %lr_load, %lA_load_200" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6850 'fmul' 'tmp_26_199' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_819 : Operation 6851 [3/3] (7.01ns)   --->   "%tmp_28_199 = fmul float %lA_load_200, %lp_load_200" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6851 'fmul' 'tmp_28_199' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_819 : Operation 6852 [3/3] (7.01ns)   --->   "%tmp_26_200 = fmul float %lr_load, %lA_load_201" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6852 'fmul' 'tmp_26_200' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_819 : Operation 6853 [3/3] (7.01ns)   --->   "%tmp_28_200 = fmul float %lA_load_201, %lp_load_201" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6853 'fmul' 'tmp_28_200' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_819 : Operation 6854 [1/2] (1.23ns)   --->   "%lA_load_202 = load float* %lA_addr_203, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6854 'load' 'lA_load_202' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_819 : Operation 6855 [1/2] (1.23ns)   --->   "%lA_load_203 = load float* %lA_addr_204, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6855 'load' 'lA_load_203' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_819 : Operation 6856 [1/1] (0.00ns)   --->   "%tmp_24_203 = or i16 %tmp_19, 204" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6856 'or' 'tmp_24_203' <Predicate = true> <Delay = 0.00>
ST_819 : Operation 6857 [1/1] (0.00ns)   --->   "%tmp_25_203 = zext i16 %tmp_24_203 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6857 'zext' 'tmp_25_203' <Predicate = true> <Delay = 0.00>
ST_819 : Operation 6858 [1/1] (0.00ns)   --->   "%lA_addr_205 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_203" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6858 'getelementptr' 'lA_addr_205' <Predicate = true> <Delay = 0.00>
ST_819 : Operation 6859 [2/2] (1.23ns)   --->   "%lA_load_204 = load float* %lA_addr_205, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6859 'load' 'lA_load_204' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_819 : Operation 6860 [1/1] (0.00ns)   --->   "%tmp_24_204 = or i16 %tmp_19, 205" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6860 'or' 'tmp_24_204' <Predicate = true> <Delay = 0.00>
ST_819 : Operation 6861 [1/1] (0.00ns)   --->   "%tmp_25_204 = zext i16 %tmp_24_204 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6861 'zext' 'tmp_25_204' <Predicate = true> <Delay = 0.00>
ST_819 : Operation 6862 [1/1] (0.00ns)   --->   "%lA_addr_206 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_204" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6862 'getelementptr' 'lA_addr_206' <Predicate = true> <Delay = 0.00>
ST_819 : Operation 6863 [2/2] (1.23ns)   --->   "%lA_load_205 = load float* %lA_addr_206, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6863 'load' 'lA_load_205' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 820 <SV = 414> <Delay = 7.01>
ST_820 : Operation 6864 [3/4] (6.43ns)   --->   "%tmp_29_67 = fadd float %tmp_29_66, %tmp_28_67" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6864 'fadd' 'tmp_29_67' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_820 : Operation 6865 [1/1] (1.23ns)   --->   "store float %tmp_27_187, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 188), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6865 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_820 : Operation 6866 [1/1] (1.23ns)   --->   "store float %tmp_27_188, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 189), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6866 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_820 : Operation 6867 [1/4] (6.43ns)   --->   "%tmp_27_189 = fadd float %ls_load_191, %tmp_26_189" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6867 'fadd' 'tmp_27_189' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_820 : Operation 6868 [1/4] (6.43ns)   --->   "%tmp_27_190 = fadd float %ls_load_192, %tmp_26_190" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6868 'fadd' 'tmp_27_190' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_820 : Operation 6869 [2/4] (6.43ns)   --->   "%tmp_27_191 = fadd float %ls_load_193, %tmp_26_191" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6869 'fadd' 'tmp_27_191' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_820 : Operation 6870 [2/4] (6.43ns)   --->   "%tmp_27_192 = fadd float %ls_load_194, %tmp_26_192" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6870 'fadd' 'tmp_27_192' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_820 : Operation 6871 [3/4] (6.43ns)   --->   "%tmp_27_193 = fadd float %ls_load_195, %tmp_26_193" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6871 'fadd' 'tmp_27_193' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_820 : Operation 6872 [3/4] (6.43ns)   --->   "%tmp_27_194 = fadd float %ls_load_196, %tmp_26_194" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6872 'fadd' 'tmp_27_194' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_820 : Operation 6873 [4/4] (6.43ns)   --->   "%tmp_27_195 = fadd float %ls_load_197, %tmp_26_195" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6873 'fadd' 'tmp_27_195' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_820 : Operation 6874 [4/4] (6.43ns)   --->   "%tmp_27_196 = fadd float %ls_load_198, %tmp_26_196" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6874 'fadd' 'tmp_27_196' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_820 : Operation 6875 [1/3] (7.01ns)   --->   "%tmp_26_197 = fmul float %lr_load, %lA_load_198" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6875 'fmul' 'tmp_26_197' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_820 : Operation 6876 [1/3] (7.01ns)   --->   "%tmp_28_197 = fmul float %lA_load_198, %lp_load_198" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6876 'fmul' 'tmp_28_197' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_820 : Operation 6877 [1/3] (7.01ns)   --->   "%tmp_26_198 = fmul float %lr_load, %lA_load_199" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6877 'fmul' 'tmp_26_198' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_820 : Operation 6878 [1/3] (7.01ns)   --->   "%tmp_28_198 = fmul float %lA_load_199, %lp_load_199" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6878 'fmul' 'tmp_28_198' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_820 : Operation 6879 [2/3] (7.01ns)   --->   "%tmp_26_199 = fmul float %lr_load, %lA_load_200" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6879 'fmul' 'tmp_26_199' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_820 : Operation 6880 [2/3] (7.01ns)   --->   "%tmp_28_199 = fmul float %lA_load_200, %lp_load_200" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6880 'fmul' 'tmp_28_199' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_820 : Operation 6881 [2/3] (7.01ns)   --->   "%tmp_26_200 = fmul float %lr_load, %lA_load_201" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6881 'fmul' 'tmp_26_200' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_820 : Operation 6882 [2/3] (7.01ns)   --->   "%tmp_28_200 = fmul float %lA_load_201, %lp_load_201" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6882 'fmul' 'tmp_28_200' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_820 : Operation 6883 [3/3] (7.01ns)   --->   "%tmp_26_201 = fmul float %lr_load, %lA_load_202" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6883 'fmul' 'tmp_26_201' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_820 : Operation 6884 [3/3] (7.01ns)   --->   "%tmp_28_201 = fmul float %lA_load_202, %lp_load_202" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6884 'fmul' 'tmp_28_201' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_820 : Operation 6885 [3/3] (7.01ns)   --->   "%tmp_26_202 = fmul float %lr_load, %lA_load_203" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6885 'fmul' 'tmp_26_202' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_820 : Operation 6886 [3/3] (7.01ns)   --->   "%tmp_28_202 = fmul float %lA_load_203, %lp_load_203" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6886 'fmul' 'tmp_28_202' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_820 : Operation 6887 [1/2] (1.23ns)   --->   "%lA_load_204 = load float* %lA_addr_205, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6887 'load' 'lA_load_204' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_820 : Operation 6888 [1/2] (1.23ns)   --->   "%lA_load_205 = load float* %lA_addr_206, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6888 'load' 'lA_load_205' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_820 : Operation 6889 [1/1] (0.00ns)   --->   "%tmp_24_205 = or i16 %tmp_19, 206" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6889 'or' 'tmp_24_205' <Predicate = true> <Delay = 0.00>
ST_820 : Operation 6890 [1/1] (0.00ns)   --->   "%tmp_25_205 = zext i16 %tmp_24_205 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6890 'zext' 'tmp_25_205' <Predicate = true> <Delay = 0.00>
ST_820 : Operation 6891 [1/1] (0.00ns)   --->   "%lA_addr_207 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_205" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6891 'getelementptr' 'lA_addr_207' <Predicate = true> <Delay = 0.00>
ST_820 : Operation 6892 [2/2] (1.23ns)   --->   "%lA_load_206 = load float* %lA_addr_207, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6892 'load' 'lA_load_206' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_820 : Operation 6893 [1/1] (0.00ns)   --->   "%tmp_24_206 = or i16 %tmp_19, 207" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6893 'or' 'tmp_24_206' <Predicate = true> <Delay = 0.00>
ST_820 : Operation 6894 [1/1] (0.00ns)   --->   "%tmp_25_206 = zext i16 %tmp_24_206 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6894 'zext' 'tmp_25_206' <Predicate = true> <Delay = 0.00>
ST_820 : Operation 6895 [1/1] (0.00ns)   --->   "%lA_addr_208 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_206" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6895 'getelementptr' 'lA_addr_208' <Predicate = true> <Delay = 0.00>
ST_820 : Operation 6896 [2/2] (1.23ns)   --->   "%lA_load_207 = load float* %lA_addr_208, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6896 'load' 'lA_load_207' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 821 <SV = 415> <Delay = 7.01>
ST_821 : Operation 6897 [2/4] (6.43ns)   --->   "%tmp_29_67 = fadd float %tmp_29_66, %tmp_28_67" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6897 'fadd' 'tmp_29_67' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_821 : Operation 6898 [1/1] (1.23ns)   --->   "store float %tmp_27_189, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 190), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6898 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_821 : Operation 6899 [1/1] (1.23ns)   --->   "store float %tmp_27_190, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 191), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6899 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_821 : Operation 6900 [1/4] (6.43ns)   --->   "%tmp_27_191 = fadd float %ls_load_193, %tmp_26_191" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6900 'fadd' 'tmp_27_191' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_821 : Operation 6901 [1/4] (6.43ns)   --->   "%tmp_27_192 = fadd float %ls_load_194, %tmp_26_192" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6901 'fadd' 'tmp_27_192' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_821 : Operation 6902 [2/4] (6.43ns)   --->   "%tmp_27_193 = fadd float %ls_load_195, %tmp_26_193" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6902 'fadd' 'tmp_27_193' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_821 : Operation 6903 [2/4] (6.43ns)   --->   "%tmp_27_194 = fadd float %ls_load_196, %tmp_26_194" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6903 'fadd' 'tmp_27_194' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_821 : Operation 6904 [3/4] (6.43ns)   --->   "%tmp_27_195 = fadd float %ls_load_197, %tmp_26_195" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6904 'fadd' 'tmp_27_195' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_821 : Operation 6905 [3/4] (6.43ns)   --->   "%tmp_27_196 = fadd float %ls_load_198, %tmp_26_196" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6905 'fadd' 'tmp_27_196' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_821 : Operation 6906 [4/4] (6.43ns)   --->   "%tmp_27_197 = fadd float %ls_load_199, %tmp_26_197" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6906 'fadd' 'tmp_27_197' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_821 : Operation 6907 [4/4] (6.43ns)   --->   "%tmp_27_198 = fadd float %ls_load_200, %tmp_26_198" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6907 'fadd' 'tmp_27_198' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_821 : Operation 6908 [1/3] (7.01ns)   --->   "%tmp_26_199 = fmul float %lr_load, %lA_load_200" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6908 'fmul' 'tmp_26_199' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_821 : Operation 6909 [1/3] (7.01ns)   --->   "%tmp_28_199 = fmul float %lA_load_200, %lp_load_200" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6909 'fmul' 'tmp_28_199' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_821 : Operation 6910 [1/3] (7.01ns)   --->   "%tmp_26_200 = fmul float %lr_load, %lA_load_201" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6910 'fmul' 'tmp_26_200' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_821 : Operation 6911 [1/3] (7.01ns)   --->   "%tmp_28_200 = fmul float %lA_load_201, %lp_load_201" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6911 'fmul' 'tmp_28_200' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_821 : Operation 6912 [2/3] (7.01ns)   --->   "%tmp_26_201 = fmul float %lr_load, %lA_load_202" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6912 'fmul' 'tmp_26_201' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_821 : Operation 6913 [2/3] (7.01ns)   --->   "%tmp_28_201 = fmul float %lA_load_202, %lp_load_202" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6913 'fmul' 'tmp_28_201' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_821 : Operation 6914 [2/3] (7.01ns)   --->   "%tmp_26_202 = fmul float %lr_load, %lA_load_203" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6914 'fmul' 'tmp_26_202' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_821 : Operation 6915 [2/3] (7.01ns)   --->   "%tmp_28_202 = fmul float %lA_load_203, %lp_load_203" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6915 'fmul' 'tmp_28_202' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_821 : Operation 6916 [3/3] (7.01ns)   --->   "%tmp_26_203 = fmul float %lr_load, %lA_load_204" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6916 'fmul' 'tmp_26_203' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_821 : Operation 6917 [3/3] (7.01ns)   --->   "%tmp_28_203 = fmul float %lA_load_204, %lp_load_204" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6917 'fmul' 'tmp_28_203' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_821 : Operation 6918 [3/3] (7.01ns)   --->   "%tmp_26_204 = fmul float %lr_load, %lA_load_205" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6918 'fmul' 'tmp_26_204' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_821 : Operation 6919 [3/3] (7.01ns)   --->   "%tmp_28_204 = fmul float %lA_load_205, %lp_load_205" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6919 'fmul' 'tmp_28_204' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_821 : Operation 6920 [1/2] (1.23ns)   --->   "%lA_load_206 = load float* %lA_addr_207, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6920 'load' 'lA_load_206' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_821 : Operation 6921 [1/2] (1.23ns)   --->   "%lA_load_207 = load float* %lA_addr_208, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6921 'load' 'lA_load_207' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_821 : Operation 6922 [1/1] (0.00ns)   --->   "%tmp_24_207 = or i16 %tmp_19, 208" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6922 'or' 'tmp_24_207' <Predicate = true> <Delay = 0.00>
ST_821 : Operation 6923 [1/1] (0.00ns)   --->   "%tmp_25_207 = zext i16 %tmp_24_207 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6923 'zext' 'tmp_25_207' <Predicate = true> <Delay = 0.00>
ST_821 : Operation 6924 [1/1] (0.00ns)   --->   "%lA_addr_209 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_207" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6924 'getelementptr' 'lA_addr_209' <Predicate = true> <Delay = 0.00>
ST_821 : Operation 6925 [2/2] (1.23ns)   --->   "%lA_load_208 = load float* %lA_addr_209, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6925 'load' 'lA_load_208' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_821 : Operation 6926 [1/1] (0.00ns)   --->   "%tmp_24_208 = or i16 %tmp_19, 209" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6926 'or' 'tmp_24_208' <Predicate = true> <Delay = 0.00>
ST_821 : Operation 6927 [1/1] (0.00ns)   --->   "%tmp_25_208 = zext i16 %tmp_24_208 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6927 'zext' 'tmp_25_208' <Predicate = true> <Delay = 0.00>
ST_821 : Operation 6928 [1/1] (0.00ns)   --->   "%lA_addr_210 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_208" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6928 'getelementptr' 'lA_addr_210' <Predicate = true> <Delay = 0.00>
ST_821 : Operation 6929 [2/2] (1.23ns)   --->   "%lA_load_209 = load float* %lA_addr_210, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6929 'load' 'lA_load_209' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 822 <SV = 416> <Delay = 7.01>
ST_822 : Operation 6930 [1/4] (6.43ns)   --->   "%tmp_29_67 = fadd float %tmp_29_66, %tmp_28_67" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6930 'fadd' 'tmp_29_67' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_822 : Operation 6931 [1/1] (1.23ns)   --->   "store float %tmp_27_191, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 192), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6931 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_822 : Operation 6932 [1/1] (1.23ns)   --->   "store float %tmp_27_192, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 193), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6932 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_822 : Operation 6933 [1/4] (6.43ns)   --->   "%tmp_27_193 = fadd float %ls_load_195, %tmp_26_193" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6933 'fadd' 'tmp_27_193' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_822 : Operation 6934 [1/4] (6.43ns)   --->   "%tmp_27_194 = fadd float %ls_load_196, %tmp_26_194" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6934 'fadd' 'tmp_27_194' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_822 : Operation 6935 [2/4] (6.43ns)   --->   "%tmp_27_195 = fadd float %ls_load_197, %tmp_26_195" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6935 'fadd' 'tmp_27_195' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_822 : Operation 6936 [2/4] (6.43ns)   --->   "%tmp_27_196 = fadd float %ls_load_198, %tmp_26_196" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6936 'fadd' 'tmp_27_196' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_822 : Operation 6937 [3/4] (6.43ns)   --->   "%tmp_27_197 = fadd float %ls_load_199, %tmp_26_197" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6937 'fadd' 'tmp_27_197' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_822 : Operation 6938 [3/4] (6.43ns)   --->   "%tmp_27_198 = fadd float %ls_load_200, %tmp_26_198" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6938 'fadd' 'tmp_27_198' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_822 : Operation 6939 [4/4] (6.43ns)   --->   "%tmp_27_199 = fadd float %ls_load_201, %tmp_26_199" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6939 'fadd' 'tmp_27_199' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_822 : Operation 6940 [4/4] (6.43ns)   --->   "%tmp_27_200 = fadd float %ls_load_202, %tmp_26_200" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6940 'fadd' 'tmp_27_200' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_822 : Operation 6941 [1/3] (7.01ns)   --->   "%tmp_26_201 = fmul float %lr_load, %lA_load_202" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6941 'fmul' 'tmp_26_201' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_822 : Operation 6942 [1/3] (7.01ns)   --->   "%tmp_28_201 = fmul float %lA_load_202, %lp_load_202" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6942 'fmul' 'tmp_28_201' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_822 : Operation 6943 [1/3] (7.01ns)   --->   "%tmp_26_202 = fmul float %lr_load, %lA_load_203" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6943 'fmul' 'tmp_26_202' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_822 : Operation 6944 [1/3] (7.01ns)   --->   "%tmp_28_202 = fmul float %lA_load_203, %lp_load_203" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6944 'fmul' 'tmp_28_202' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_822 : Operation 6945 [2/3] (7.01ns)   --->   "%tmp_26_203 = fmul float %lr_load, %lA_load_204" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6945 'fmul' 'tmp_26_203' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_822 : Operation 6946 [2/3] (7.01ns)   --->   "%tmp_28_203 = fmul float %lA_load_204, %lp_load_204" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6946 'fmul' 'tmp_28_203' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_822 : Operation 6947 [2/3] (7.01ns)   --->   "%tmp_26_204 = fmul float %lr_load, %lA_load_205" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6947 'fmul' 'tmp_26_204' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_822 : Operation 6948 [2/3] (7.01ns)   --->   "%tmp_28_204 = fmul float %lA_load_205, %lp_load_205" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6948 'fmul' 'tmp_28_204' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_822 : Operation 6949 [3/3] (7.01ns)   --->   "%tmp_26_205 = fmul float %lr_load, %lA_load_206" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6949 'fmul' 'tmp_26_205' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_822 : Operation 6950 [3/3] (7.01ns)   --->   "%tmp_28_205 = fmul float %lA_load_206, %lp_load_206" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6950 'fmul' 'tmp_28_205' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_822 : Operation 6951 [3/3] (7.01ns)   --->   "%tmp_26_206 = fmul float %lr_load, %lA_load_207" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6951 'fmul' 'tmp_26_206' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_822 : Operation 6952 [3/3] (7.01ns)   --->   "%tmp_28_206 = fmul float %lA_load_207, %lp_load_207" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6952 'fmul' 'tmp_28_206' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_822 : Operation 6953 [1/2] (1.23ns)   --->   "%lA_load_208 = load float* %lA_addr_209, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6953 'load' 'lA_load_208' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_822 : Operation 6954 [1/2] (1.23ns)   --->   "%lA_load_209 = load float* %lA_addr_210, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6954 'load' 'lA_load_209' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_822 : Operation 6955 [1/1] (0.00ns)   --->   "%tmp_24_209 = or i16 %tmp_19, 210" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6955 'or' 'tmp_24_209' <Predicate = true> <Delay = 0.00>
ST_822 : Operation 6956 [1/1] (0.00ns)   --->   "%tmp_25_209 = zext i16 %tmp_24_209 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6956 'zext' 'tmp_25_209' <Predicate = true> <Delay = 0.00>
ST_822 : Operation 6957 [1/1] (0.00ns)   --->   "%lA_addr_211 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_209" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6957 'getelementptr' 'lA_addr_211' <Predicate = true> <Delay = 0.00>
ST_822 : Operation 6958 [2/2] (1.23ns)   --->   "%lA_load_210 = load float* %lA_addr_211, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6958 'load' 'lA_load_210' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_822 : Operation 6959 [1/1] (0.00ns)   --->   "%tmp_24_210 = or i16 %tmp_19, 211" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6959 'or' 'tmp_24_210' <Predicate = true> <Delay = 0.00>
ST_822 : Operation 6960 [1/1] (0.00ns)   --->   "%tmp_25_210 = zext i16 %tmp_24_210 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6960 'zext' 'tmp_25_210' <Predicate = true> <Delay = 0.00>
ST_822 : Operation 6961 [1/1] (0.00ns)   --->   "%lA_addr_212 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_210" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6961 'getelementptr' 'lA_addr_212' <Predicate = true> <Delay = 0.00>
ST_822 : Operation 6962 [2/2] (1.23ns)   --->   "%lA_load_211 = load float* %lA_addr_212, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6962 'load' 'lA_load_211' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 823 <SV = 417> <Delay = 7.01>
ST_823 : Operation 6963 [4/4] (6.43ns)   --->   "%tmp_29_68 = fadd float %tmp_29_67, %tmp_28_68" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6963 'fadd' 'tmp_29_68' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_823 : Operation 6964 [1/1] (1.23ns)   --->   "store float %tmp_27_193, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 194), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6964 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_823 : Operation 6965 [1/1] (1.23ns)   --->   "store float %tmp_27_194, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 195), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6965 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_823 : Operation 6966 [1/4] (6.43ns)   --->   "%tmp_27_195 = fadd float %ls_load_197, %tmp_26_195" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6966 'fadd' 'tmp_27_195' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_823 : Operation 6967 [1/4] (6.43ns)   --->   "%tmp_27_196 = fadd float %ls_load_198, %tmp_26_196" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6967 'fadd' 'tmp_27_196' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_823 : Operation 6968 [2/4] (6.43ns)   --->   "%tmp_27_197 = fadd float %ls_load_199, %tmp_26_197" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6968 'fadd' 'tmp_27_197' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_823 : Operation 6969 [2/4] (6.43ns)   --->   "%tmp_27_198 = fadd float %ls_load_200, %tmp_26_198" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6969 'fadd' 'tmp_27_198' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_823 : Operation 6970 [3/4] (6.43ns)   --->   "%tmp_27_199 = fadd float %ls_load_201, %tmp_26_199" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6970 'fadd' 'tmp_27_199' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_823 : Operation 6971 [3/4] (6.43ns)   --->   "%tmp_27_200 = fadd float %ls_load_202, %tmp_26_200" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6971 'fadd' 'tmp_27_200' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_823 : Operation 6972 [4/4] (6.43ns)   --->   "%tmp_27_201 = fadd float %ls_load_203, %tmp_26_201" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6972 'fadd' 'tmp_27_201' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_823 : Operation 6973 [4/4] (6.43ns)   --->   "%tmp_27_202 = fadd float %ls_load_204, %tmp_26_202" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6973 'fadd' 'tmp_27_202' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_823 : Operation 6974 [1/3] (7.01ns)   --->   "%tmp_26_203 = fmul float %lr_load, %lA_load_204" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6974 'fmul' 'tmp_26_203' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_823 : Operation 6975 [1/3] (7.01ns)   --->   "%tmp_28_203 = fmul float %lA_load_204, %lp_load_204" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6975 'fmul' 'tmp_28_203' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_823 : Operation 6976 [1/3] (7.01ns)   --->   "%tmp_26_204 = fmul float %lr_load, %lA_load_205" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6976 'fmul' 'tmp_26_204' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_823 : Operation 6977 [1/3] (7.01ns)   --->   "%tmp_28_204 = fmul float %lA_load_205, %lp_load_205" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6977 'fmul' 'tmp_28_204' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_823 : Operation 6978 [2/3] (7.01ns)   --->   "%tmp_26_205 = fmul float %lr_load, %lA_load_206" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6978 'fmul' 'tmp_26_205' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_823 : Operation 6979 [2/3] (7.01ns)   --->   "%tmp_28_205 = fmul float %lA_load_206, %lp_load_206" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6979 'fmul' 'tmp_28_205' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_823 : Operation 6980 [2/3] (7.01ns)   --->   "%tmp_26_206 = fmul float %lr_load, %lA_load_207" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6980 'fmul' 'tmp_26_206' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_823 : Operation 6981 [2/3] (7.01ns)   --->   "%tmp_28_206 = fmul float %lA_load_207, %lp_load_207" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6981 'fmul' 'tmp_28_206' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_823 : Operation 6982 [3/3] (7.01ns)   --->   "%tmp_26_207 = fmul float %lr_load, %lA_load_208" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6982 'fmul' 'tmp_26_207' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_823 : Operation 6983 [3/3] (7.01ns)   --->   "%tmp_28_207 = fmul float %lA_load_208, %lp_load_208" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6983 'fmul' 'tmp_28_207' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_823 : Operation 6984 [3/3] (7.01ns)   --->   "%tmp_26_208 = fmul float %lr_load, %lA_load_209" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6984 'fmul' 'tmp_26_208' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_823 : Operation 6985 [3/3] (7.01ns)   --->   "%tmp_28_208 = fmul float %lA_load_209, %lp_load_209" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6985 'fmul' 'tmp_28_208' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_823 : Operation 6986 [1/2] (1.23ns)   --->   "%lA_load_210 = load float* %lA_addr_211, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6986 'load' 'lA_load_210' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_823 : Operation 6987 [1/2] (1.23ns)   --->   "%lA_load_211 = load float* %lA_addr_212, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6987 'load' 'lA_load_211' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_823 : Operation 6988 [1/1] (0.00ns)   --->   "%tmp_24_211 = or i16 %tmp_19, 212" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6988 'or' 'tmp_24_211' <Predicate = true> <Delay = 0.00>
ST_823 : Operation 6989 [1/1] (0.00ns)   --->   "%tmp_25_211 = zext i16 %tmp_24_211 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6989 'zext' 'tmp_25_211' <Predicate = true> <Delay = 0.00>
ST_823 : Operation 6990 [1/1] (0.00ns)   --->   "%lA_addr_213 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_211" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6990 'getelementptr' 'lA_addr_213' <Predicate = true> <Delay = 0.00>
ST_823 : Operation 6991 [2/2] (1.23ns)   --->   "%lA_load_212 = load float* %lA_addr_213, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6991 'load' 'lA_load_212' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_823 : Operation 6992 [1/1] (0.00ns)   --->   "%tmp_24_212 = or i16 %tmp_19, 213" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6992 'or' 'tmp_24_212' <Predicate = true> <Delay = 0.00>
ST_823 : Operation 6993 [1/1] (0.00ns)   --->   "%tmp_25_212 = zext i16 %tmp_24_212 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6993 'zext' 'tmp_25_212' <Predicate = true> <Delay = 0.00>
ST_823 : Operation 6994 [1/1] (0.00ns)   --->   "%lA_addr_214 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_212" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6994 'getelementptr' 'lA_addr_214' <Predicate = true> <Delay = 0.00>
ST_823 : Operation 6995 [2/2] (1.23ns)   --->   "%lA_load_213 = load float* %lA_addr_214, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6995 'load' 'lA_load_213' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 824 <SV = 418> <Delay = 7.01>
ST_824 : Operation 6996 [3/4] (6.43ns)   --->   "%tmp_29_68 = fadd float %tmp_29_67, %tmp_28_68" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 6996 'fadd' 'tmp_29_68' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_824 : Operation 6997 [1/1] (1.23ns)   --->   "store float %tmp_27_195, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 196), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6997 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_824 : Operation 6998 [1/1] (1.23ns)   --->   "store float %tmp_27_196, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 197), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6998 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_824 : Operation 6999 [1/4] (6.43ns)   --->   "%tmp_27_197 = fadd float %ls_load_199, %tmp_26_197" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 6999 'fadd' 'tmp_27_197' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_824 : Operation 7000 [1/4] (6.43ns)   --->   "%tmp_27_198 = fadd float %ls_load_200, %tmp_26_198" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7000 'fadd' 'tmp_27_198' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_824 : Operation 7001 [2/4] (6.43ns)   --->   "%tmp_27_199 = fadd float %ls_load_201, %tmp_26_199" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7001 'fadd' 'tmp_27_199' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_824 : Operation 7002 [2/4] (6.43ns)   --->   "%tmp_27_200 = fadd float %ls_load_202, %tmp_26_200" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7002 'fadd' 'tmp_27_200' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_824 : Operation 7003 [3/4] (6.43ns)   --->   "%tmp_27_201 = fadd float %ls_load_203, %tmp_26_201" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7003 'fadd' 'tmp_27_201' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_824 : Operation 7004 [3/4] (6.43ns)   --->   "%tmp_27_202 = fadd float %ls_load_204, %tmp_26_202" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7004 'fadd' 'tmp_27_202' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_824 : Operation 7005 [4/4] (6.43ns)   --->   "%tmp_27_203 = fadd float %ls_load_205, %tmp_26_203" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7005 'fadd' 'tmp_27_203' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_824 : Operation 7006 [4/4] (6.43ns)   --->   "%tmp_27_204 = fadd float %ls_load_206, %tmp_26_204" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7006 'fadd' 'tmp_27_204' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_824 : Operation 7007 [1/3] (7.01ns)   --->   "%tmp_26_205 = fmul float %lr_load, %lA_load_206" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7007 'fmul' 'tmp_26_205' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_824 : Operation 7008 [1/3] (7.01ns)   --->   "%tmp_28_205 = fmul float %lA_load_206, %lp_load_206" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7008 'fmul' 'tmp_28_205' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_824 : Operation 7009 [1/3] (7.01ns)   --->   "%tmp_26_206 = fmul float %lr_load, %lA_load_207" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7009 'fmul' 'tmp_26_206' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_824 : Operation 7010 [1/3] (7.01ns)   --->   "%tmp_28_206 = fmul float %lA_load_207, %lp_load_207" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7010 'fmul' 'tmp_28_206' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_824 : Operation 7011 [2/3] (7.01ns)   --->   "%tmp_26_207 = fmul float %lr_load, %lA_load_208" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7011 'fmul' 'tmp_26_207' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_824 : Operation 7012 [2/3] (7.01ns)   --->   "%tmp_28_207 = fmul float %lA_load_208, %lp_load_208" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7012 'fmul' 'tmp_28_207' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_824 : Operation 7013 [2/3] (7.01ns)   --->   "%tmp_26_208 = fmul float %lr_load, %lA_load_209" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7013 'fmul' 'tmp_26_208' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_824 : Operation 7014 [2/3] (7.01ns)   --->   "%tmp_28_208 = fmul float %lA_load_209, %lp_load_209" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7014 'fmul' 'tmp_28_208' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_824 : Operation 7015 [3/3] (7.01ns)   --->   "%tmp_26_209 = fmul float %lr_load, %lA_load_210" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7015 'fmul' 'tmp_26_209' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_824 : Operation 7016 [3/3] (7.01ns)   --->   "%tmp_28_209 = fmul float %lA_load_210, %lp_load_210" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7016 'fmul' 'tmp_28_209' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_824 : Operation 7017 [3/3] (7.01ns)   --->   "%tmp_26_210 = fmul float %lr_load, %lA_load_211" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7017 'fmul' 'tmp_26_210' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_824 : Operation 7018 [3/3] (7.01ns)   --->   "%tmp_28_210 = fmul float %lA_load_211, %lp_load_211" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7018 'fmul' 'tmp_28_210' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_824 : Operation 7019 [1/2] (1.23ns)   --->   "%lA_load_212 = load float* %lA_addr_213, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7019 'load' 'lA_load_212' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_824 : Operation 7020 [1/2] (1.23ns)   --->   "%lA_load_213 = load float* %lA_addr_214, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7020 'load' 'lA_load_213' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_824 : Operation 7021 [1/1] (0.00ns)   --->   "%tmp_24_213 = or i16 %tmp_19, 214" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7021 'or' 'tmp_24_213' <Predicate = true> <Delay = 0.00>
ST_824 : Operation 7022 [1/1] (0.00ns)   --->   "%tmp_25_213 = zext i16 %tmp_24_213 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7022 'zext' 'tmp_25_213' <Predicate = true> <Delay = 0.00>
ST_824 : Operation 7023 [1/1] (0.00ns)   --->   "%lA_addr_215 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_213" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7023 'getelementptr' 'lA_addr_215' <Predicate = true> <Delay = 0.00>
ST_824 : Operation 7024 [2/2] (1.23ns)   --->   "%lA_load_214 = load float* %lA_addr_215, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7024 'load' 'lA_load_214' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_824 : Operation 7025 [1/1] (0.00ns)   --->   "%tmp_24_214 = or i16 %tmp_19, 215" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7025 'or' 'tmp_24_214' <Predicate = true> <Delay = 0.00>
ST_824 : Operation 7026 [1/1] (0.00ns)   --->   "%tmp_25_214 = zext i16 %tmp_24_214 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7026 'zext' 'tmp_25_214' <Predicate = true> <Delay = 0.00>
ST_824 : Operation 7027 [1/1] (0.00ns)   --->   "%lA_addr_216 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_214" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7027 'getelementptr' 'lA_addr_216' <Predicate = true> <Delay = 0.00>
ST_824 : Operation 7028 [2/2] (1.23ns)   --->   "%lA_load_215 = load float* %lA_addr_216, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7028 'load' 'lA_load_215' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 825 <SV = 419> <Delay = 7.01>
ST_825 : Operation 7029 [2/4] (6.43ns)   --->   "%tmp_29_68 = fadd float %tmp_29_67, %tmp_28_68" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7029 'fadd' 'tmp_29_68' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_825 : Operation 7030 [1/1] (1.23ns)   --->   "store float %tmp_27_197, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 198), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7030 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_825 : Operation 7031 [1/1] (1.23ns)   --->   "store float %tmp_27_198, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 199), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7031 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_825 : Operation 7032 [1/4] (6.43ns)   --->   "%tmp_27_199 = fadd float %ls_load_201, %tmp_26_199" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7032 'fadd' 'tmp_27_199' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_825 : Operation 7033 [1/4] (6.43ns)   --->   "%tmp_27_200 = fadd float %ls_load_202, %tmp_26_200" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7033 'fadd' 'tmp_27_200' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_825 : Operation 7034 [2/4] (6.43ns)   --->   "%tmp_27_201 = fadd float %ls_load_203, %tmp_26_201" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7034 'fadd' 'tmp_27_201' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_825 : Operation 7035 [2/4] (6.43ns)   --->   "%tmp_27_202 = fadd float %ls_load_204, %tmp_26_202" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7035 'fadd' 'tmp_27_202' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_825 : Operation 7036 [3/4] (6.43ns)   --->   "%tmp_27_203 = fadd float %ls_load_205, %tmp_26_203" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7036 'fadd' 'tmp_27_203' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_825 : Operation 7037 [3/4] (6.43ns)   --->   "%tmp_27_204 = fadd float %ls_load_206, %tmp_26_204" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7037 'fadd' 'tmp_27_204' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_825 : Operation 7038 [4/4] (6.43ns)   --->   "%tmp_27_205 = fadd float %ls_load_207, %tmp_26_205" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7038 'fadd' 'tmp_27_205' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_825 : Operation 7039 [4/4] (6.43ns)   --->   "%tmp_27_206 = fadd float %ls_load_208, %tmp_26_206" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7039 'fadd' 'tmp_27_206' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_825 : Operation 7040 [1/3] (7.01ns)   --->   "%tmp_26_207 = fmul float %lr_load, %lA_load_208" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7040 'fmul' 'tmp_26_207' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_825 : Operation 7041 [1/3] (7.01ns)   --->   "%tmp_28_207 = fmul float %lA_load_208, %lp_load_208" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7041 'fmul' 'tmp_28_207' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_825 : Operation 7042 [1/3] (7.01ns)   --->   "%tmp_26_208 = fmul float %lr_load, %lA_load_209" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7042 'fmul' 'tmp_26_208' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_825 : Operation 7043 [1/3] (7.01ns)   --->   "%tmp_28_208 = fmul float %lA_load_209, %lp_load_209" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7043 'fmul' 'tmp_28_208' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_825 : Operation 7044 [2/3] (7.01ns)   --->   "%tmp_26_209 = fmul float %lr_load, %lA_load_210" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7044 'fmul' 'tmp_26_209' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_825 : Operation 7045 [2/3] (7.01ns)   --->   "%tmp_28_209 = fmul float %lA_load_210, %lp_load_210" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7045 'fmul' 'tmp_28_209' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_825 : Operation 7046 [2/3] (7.01ns)   --->   "%tmp_26_210 = fmul float %lr_load, %lA_load_211" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7046 'fmul' 'tmp_26_210' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_825 : Operation 7047 [2/3] (7.01ns)   --->   "%tmp_28_210 = fmul float %lA_load_211, %lp_load_211" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7047 'fmul' 'tmp_28_210' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_825 : Operation 7048 [3/3] (7.01ns)   --->   "%tmp_26_211 = fmul float %lr_load, %lA_load_212" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7048 'fmul' 'tmp_26_211' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_825 : Operation 7049 [3/3] (7.01ns)   --->   "%tmp_28_211 = fmul float %lA_load_212, %lp_load_212" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7049 'fmul' 'tmp_28_211' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_825 : Operation 7050 [3/3] (7.01ns)   --->   "%tmp_26_212 = fmul float %lr_load, %lA_load_213" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7050 'fmul' 'tmp_26_212' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_825 : Operation 7051 [3/3] (7.01ns)   --->   "%tmp_28_212 = fmul float %lA_load_213, %lp_load_213" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7051 'fmul' 'tmp_28_212' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_825 : Operation 7052 [1/2] (1.23ns)   --->   "%lA_load_214 = load float* %lA_addr_215, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7052 'load' 'lA_load_214' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_825 : Operation 7053 [1/2] (1.23ns)   --->   "%lA_load_215 = load float* %lA_addr_216, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7053 'load' 'lA_load_215' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_825 : Operation 7054 [1/1] (0.00ns)   --->   "%tmp_24_215 = or i16 %tmp_19, 216" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7054 'or' 'tmp_24_215' <Predicate = true> <Delay = 0.00>
ST_825 : Operation 7055 [1/1] (0.00ns)   --->   "%tmp_25_215 = zext i16 %tmp_24_215 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7055 'zext' 'tmp_25_215' <Predicate = true> <Delay = 0.00>
ST_825 : Operation 7056 [1/1] (0.00ns)   --->   "%lA_addr_217 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_215" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7056 'getelementptr' 'lA_addr_217' <Predicate = true> <Delay = 0.00>
ST_825 : Operation 7057 [2/2] (1.23ns)   --->   "%lA_load_216 = load float* %lA_addr_217, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7057 'load' 'lA_load_216' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_825 : Operation 7058 [1/1] (0.00ns)   --->   "%tmp_24_216 = or i16 %tmp_19, 217" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7058 'or' 'tmp_24_216' <Predicate = true> <Delay = 0.00>
ST_825 : Operation 7059 [1/1] (0.00ns)   --->   "%tmp_25_216 = zext i16 %tmp_24_216 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7059 'zext' 'tmp_25_216' <Predicate = true> <Delay = 0.00>
ST_825 : Operation 7060 [1/1] (0.00ns)   --->   "%lA_addr_218 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_216" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7060 'getelementptr' 'lA_addr_218' <Predicate = true> <Delay = 0.00>
ST_825 : Operation 7061 [2/2] (1.23ns)   --->   "%lA_load_217 = load float* %lA_addr_218, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7061 'load' 'lA_load_217' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 826 <SV = 420> <Delay = 7.01>
ST_826 : Operation 7062 [1/4] (6.43ns)   --->   "%tmp_29_68 = fadd float %tmp_29_67, %tmp_28_68" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7062 'fadd' 'tmp_29_68' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_826 : Operation 7063 [1/1] (1.23ns)   --->   "store float %tmp_27_199, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 200), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7063 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_826 : Operation 7064 [1/1] (1.23ns)   --->   "store float %tmp_27_200, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 201), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7064 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_826 : Operation 7065 [1/4] (6.43ns)   --->   "%tmp_27_201 = fadd float %ls_load_203, %tmp_26_201" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7065 'fadd' 'tmp_27_201' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_826 : Operation 7066 [1/4] (6.43ns)   --->   "%tmp_27_202 = fadd float %ls_load_204, %tmp_26_202" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7066 'fadd' 'tmp_27_202' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_826 : Operation 7067 [2/4] (6.43ns)   --->   "%tmp_27_203 = fadd float %ls_load_205, %tmp_26_203" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7067 'fadd' 'tmp_27_203' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_826 : Operation 7068 [2/4] (6.43ns)   --->   "%tmp_27_204 = fadd float %ls_load_206, %tmp_26_204" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7068 'fadd' 'tmp_27_204' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_826 : Operation 7069 [3/4] (6.43ns)   --->   "%tmp_27_205 = fadd float %ls_load_207, %tmp_26_205" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7069 'fadd' 'tmp_27_205' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_826 : Operation 7070 [3/4] (6.43ns)   --->   "%tmp_27_206 = fadd float %ls_load_208, %tmp_26_206" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7070 'fadd' 'tmp_27_206' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_826 : Operation 7071 [4/4] (6.43ns)   --->   "%tmp_27_207 = fadd float %ls_load_209, %tmp_26_207" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7071 'fadd' 'tmp_27_207' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_826 : Operation 7072 [4/4] (6.43ns)   --->   "%tmp_27_208 = fadd float %ls_load_210, %tmp_26_208" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7072 'fadd' 'tmp_27_208' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_826 : Operation 7073 [1/3] (7.01ns)   --->   "%tmp_26_209 = fmul float %lr_load, %lA_load_210" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7073 'fmul' 'tmp_26_209' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_826 : Operation 7074 [1/3] (7.01ns)   --->   "%tmp_28_209 = fmul float %lA_load_210, %lp_load_210" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7074 'fmul' 'tmp_28_209' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_826 : Operation 7075 [1/3] (7.01ns)   --->   "%tmp_26_210 = fmul float %lr_load, %lA_load_211" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7075 'fmul' 'tmp_26_210' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_826 : Operation 7076 [1/3] (7.01ns)   --->   "%tmp_28_210 = fmul float %lA_load_211, %lp_load_211" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7076 'fmul' 'tmp_28_210' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_826 : Operation 7077 [2/3] (7.01ns)   --->   "%tmp_26_211 = fmul float %lr_load, %lA_load_212" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7077 'fmul' 'tmp_26_211' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_826 : Operation 7078 [2/3] (7.01ns)   --->   "%tmp_28_211 = fmul float %lA_load_212, %lp_load_212" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7078 'fmul' 'tmp_28_211' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_826 : Operation 7079 [2/3] (7.01ns)   --->   "%tmp_26_212 = fmul float %lr_load, %lA_load_213" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7079 'fmul' 'tmp_26_212' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_826 : Operation 7080 [2/3] (7.01ns)   --->   "%tmp_28_212 = fmul float %lA_load_213, %lp_load_213" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7080 'fmul' 'tmp_28_212' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_826 : Operation 7081 [3/3] (7.01ns)   --->   "%tmp_26_213 = fmul float %lr_load, %lA_load_214" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7081 'fmul' 'tmp_26_213' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_826 : Operation 7082 [3/3] (7.01ns)   --->   "%tmp_28_213 = fmul float %lA_load_214, %lp_load_214" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7082 'fmul' 'tmp_28_213' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_826 : Operation 7083 [3/3] (7.01ns)   --->   "%tmp_26_214 = fmul float %lr_load, %lA_load_215" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7083 'fmul' 'tmp_26_214' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_826 : Operation 7084 [3/3] (7.01ns)   --->   "%tmp_28_214 = fmul float %lA_load_215, %lp_load_215" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7084 'fmul' 'tmp_28_214' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_826 : Operation 7085 [1/2] (1.23ns)   --->   "%lA_load_216 = load float* %lA_addr_217, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7085 'load' 'lA_load_216' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_826 : Operation 7086 [1/2] (1.23ns)   --->   "%lA_load_217 = load float* %lA_addr_218, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7086 'load' 'lA_load_217' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_826 : Operation 7087 [1/1] (0.00ns)   --->   "%tmp_24_217 = or i16 %tmp_19, 218" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7087 'or' 'tmp_24_217' <Predicate = true> <Delay = 0.00>
ST_826 : Operation 7088 [1/1] (0.00ns)   --->   "%tmp_25_217 = zext i16 %tmp_24_217 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7088 'zext' 'tmp_25_217' <Predicate = true> <Delay = 0.00>
ST_826 : Operation 7089 [1/1] (0.00ns)   --->   "%lA_addr_219 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_217" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7089 'getelementptr' 'lA_addr_219' <Predicate = true> <Delay = 0.00>
ST_826 : Operation 7090 [2/2] (1.23ns)   --->   "%lA_load_218 = load float* %lA_addr_219, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7090 'load' 'lA_load_218' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_826 : Operation 7091 [1/1] (0.00ns)   --->   "%tmp_24_218 = or i16 %tmp_19, 219" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7091 'or' 'tmp_24_218' <Predicate = true> <Delay = 0.00>
ST_826 : Operation 7092 [1/1] (0.00ns)   --->   "%tmp_25_218 = zext i16 %tmp_24_218 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7092 'zext' 'tmp_25_218' <Predicate = true> <Delay = 0.00>
ST_826 : Operation 7093 [1/1] (0.00ns)   --->   "%lA_addr_220 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_218" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7093 'getelementptr' 'lA_addr_220' <Predicate = true> <Delay = 0.00>
ST_826 : Operation 7094 [2/2] (1.23ns)   --->   "%lA_load_219 = load float* %lA_addr_220, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7094 'load' 'lA_load_219' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 827 <SV = 421> <Delay = 7.01>
ST_827 : Operation 7095 [4/4] (6.43ns)   --->   "%tmp_29_69 = fadd float %tmp_29_68, %tmp_28_69" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7095 'fadd' 'tmp_29_69' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_827 : Operation 7096 [1/1] (1.23ns)   --->   "store float %tmp_27_201, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 202), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7096 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_827 : Operation 7097 [1/1] (1.23ns)   --->   "store float %tmp_27_202, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 203), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7097 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_827 : Operation 7098 [1/4] (6.43ns)   --->   "%tmp_27_203 = fadd float %ls_load_205, %tmp_26_203" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7098 'fadd' 'tmp_27_203' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_827 : Operation 7099 [1/4] (6.43ns)   --->   "%tmp_27_204 = fadd float %ls_load_206, %tmp_26_204" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7099 'fadd' 'tmp_27_204' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_827 : Operation 7100 [2/4] (6.43ns)   --->   "%tmp_27_205 = fadd float %ls_load_207, %tmp_26_205" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7100 'fadd' 'tmp_27_205' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_827 : Operation 7101 [2/4] (6.43ns)   --->   "%tmp_27_206 = fadd float %ls_load_208, %tmp_26_206" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7101 'fadd' 'tmp_27_206' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_827 : Operation 7102 [3/4] (6.43ns)   --->   "%tmp_27_207 = fadd float %ls_load_209, %tmp_26_207" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7102 'fadd' 'tmp_27_207' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_827 : Operation 7103 [3/4] (6.43ns)   --->   "%tmp_27_208 = fadd float %ls_load_210, %tmp_26_208" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7103 'fadd' 'tmp_27_208' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_827 : Operation 7104 [4/4] (6.43ns)   --->   "%tmp_27_209 = fadd float %ls_load_211, %tmp_26_209" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7104 'fadd' 'tmp_27_209' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_827 : Operation 7105 [4/4] (6.43ns)   --->   "%tmp_27_210 = fadd float %ls_load_212, %tmp_26_210" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7105 'fadd' 'tmp_27_210' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_827 : Operation 7106 [1/3] (7.01ns)   --->   "%tmp_26_211 = fmul float %lr_load, %lA_load_212" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7106 'fmul' 'tmp_26_211' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_827 : Operation 7107 [1/3] (7.01ns)   --->   "%tmp_28_211 = fmul float %lA_load_212, %lp_load_212" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7107 'fmul' 'tmp_28_211' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_827 : Operation 7108 [1/3] (7.01ns)   --->   "%tmp_26_212 = fmul float %lr_load, %lA_load_213" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7108 'fmul' 'tmp_26_212' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_827 : Operation 7109 [1/3] (7.01ns)   --->   "%tmp_28_212 = fmul float %lA_load_213, %lp_load_213" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7109 'fmul' 'tmp_28_212' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_827 : Operation 7110 [2/3] (7.01ns)   --->   "%tmp_26_213 = fmul float %lr_load, %lA_load_214" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7110 'fmul' 'tmp_26_213' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_827 : Operation 7111 [2/3] (7.01ns)   --->   "%tmp_28_213 = fmul float %lA_load_214, %lp_load_214" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7111 'fmul' 'tmp_28_213' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_827 : Operation 7112 [2/3] (7.01ns)   --->   "%tmp_26_214 = fmul float %lr_load, %lA_load_215" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7112 'fmul' 'tmp_26_214' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_827 : Operation 7113 [2/3] (7.01ns)   --->   "%tmp_28_214 = fmul float %lA_load_215, %lp_load_215" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7113 'fmul' 'tmp_28_214' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_827 : Operation 7114 [3/3] (7.01ns)   --->   "%tmp_26_215 = fmul float %lr_load, %lA_load_216" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7114 'fmul' 'tmp_26_215' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_827 : Operation 7115 [3/3] (7.01ns)   --->   "%tmp_28_215 = fmul float %lA_load_216, %lp_load_216" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7115 'fmul' 'tmp_28_215' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_827 : Operation 7116 [3/3] (7.01ns)   --->   "%tmp_26_216 = fmul float %lr_load, %lA_load_217" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7116 'fmul' 'tmp_26_216' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_827 : Operation 7117 [3/3] (7.01ns)   --->   "%tmp_28_216 = fmul float %lA_load_217, %lp_load_217" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7117 'fmul' 'tmp_28_216' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_827 : Operation 7118 [1/2] (1.23ns)   --->   "%lA_load_218 = load float* %lA_addr_219, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7118 'load' 'lA_load_218' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_827 : Operation 7119 [1/2] (1.23ns)   --->   "%lA_load_219 = load float* %lA_addr_220, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7119 'load' 'lA_load_219' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_827 : Operation 7120 [1/1] (0.00ns)   --->   "%tmp_24_219 = or i16 %tmp_19, 220" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7120 'or' 'tmp_24_219' <Predicate = true> <Delay = 0.00>
ST_827 : Operation 7121 [1/1] (0.00ns)   --->   "%tmp_25_219 = zext i16 %tmp_24_219 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7121 'zext' 'tmp_25_219' <Predicate = true> <Delay = 0.00>
ST_827 : Operation 7122 [1/1] (0.00ns)   --->   "%lA_addr_221 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_219" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7122 'getelementptr' 'lA_addr_221' <Predicate = true> <Delay = 0.00>
ST_827 : Operation 7123 [2/2] (1.23ns)   --->   "%lA_load_220 = load float* %lA_addr_221, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7123 'load' 'lA_load_220' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_827 : Operation 7124 [1/1] (0.00ns)   --->   "%tmp_24_220 = or i16 %tmp_19, 221" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7124 'or' 'tmp_24_220' <Predicate = true> <Delay = 0.00>
ST_827 : Operation 7125 [1/1] (0.00ns)   --->   "%tmp_25_220 = zext i16 %tmp_24_220 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7125 'zext' 'tmp_25_220' <Predicate = true> <Delay = 0.00>
ST_827 : Operation 7126 [1/1] (0.00ns)   --->   "%lA_addr_222 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_220" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7126 'getelementptr' 'lA_addr_222' <Predicate = true> <Delay = 0.00>
ST_827 : Operation 7127 [2/2] (1.23ns)   --->   "%lA_load_221 = load float* %lA_addr_222, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7127 'load' 'lA_load_221' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 828 <SV = 422> <Delay = 7.01>
ST_828 : Operation 7128 [3/4] (6.43ns)   --->   "%tmp_29_69 = fadd float %tmp_29_68, %tmp_28_69" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7128 'fadd' 'tmp_29_69' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_828 : Operation 7129 [1/1] (1.23ns)   --->   "store float %tmp_27_203, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 204), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7129 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_828 : Operation 7130 [1/1] (1.23ns)   --->   "store float %tmp_27_204, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 205), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7130 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_828 : Operation 7131 [1/4] (6.43ns)   --->   "%tmp_27_205 = fadd float %ls_load_207, %tmp_26_205" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7131 'fadd' 'tmp_27_205' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_828 : Operation 7132 [1/4] (6.43ns)   --->   "%tmp_27_206 = fadd float %ls_load_208, %tmp_26_206" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7132 'fadd' 'tmp_27_206' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_828 : Operation 7133 [2/4] (6.43ns)   --->   "%tmp_27_207 = fadd float %ls_load_209, %tmp_26_207" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7133 'fadd' 'tmp_27_207' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_828 : Operation 7134 [2/4] (6.43ns)   --->   "%tmp_27_208 = fadd float %ls_load_210, %tmp_26_208" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7134 'fadd' 'tmp_27_208' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_828 : Operation 7135 [3/4] (6.43ns)   --->   "%tmp_27_209 = fadd float %ls_load_211, %tmp_26_209" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7135 'fadd' 'tmp_27_209' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_828 : Operation 7136 [3/4] (6.43ns)   --->   "%tmp_27_210 = fadd float %ls_load_212, %tmp_26_210" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7136 'fadd' 'tmp_27_210' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_828 : Operation 7137 [4/4] (6.43ns)   --->   "%tmp_27_211 = fadd float %ls_load_213, %tmp_26_211" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7137 'fadd' 'tmp_27_211' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_828 : Operation 7138 [4/4] (6.43ns)   --->   "%tmp_27_212 = fadd float %ls_load_214, %tmp_26_212" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7138 'fadd' 'tmp_27_212' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_828 : Operation 7139 [1/3] (7.01ns)   --->   "%tmp_26_213 = fmul float %lr_load, %lA_load_214" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7139 'fmul' 'tmp_26_213' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_828 : Operation 7140 [1/3] (7.01ns)   --->   "%tmp_28_213 = fmul float %lA_load_214, %lp_load_214" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7140 'fmul' 'tmp_28_213' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_828 : Operation 7141 [1/3] (7.01ns)   --->   "%tmp_26_214 = fmul float %lr_load, %lA_load_215" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7141 'fmul' 'tmp_26_214' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_828 : Operation 7142 [1/3] (7.01ns)   --->   "%tmp_28_214 = fmul float %lA_load_215, %lp_load_215" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7142 'fmul' 'tmp_28_214' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_828 : Operation 7143 [2/3] (7.01ns)   --->   "%tmp_26_215 = fmul float %lr_load, %lA_load_216" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7143 'fmul' 'tmp_26_215' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_828 : Operation 7144 [2/3] (7.01ns)   --->   "%tmp_28_215 = fmul float %lA_load_216, %lp_load_216" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7144 'fmul' 'tmp_28_215' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_828 : Operation 7145 [2/3] (7.01ns)   --->   "%tmp_26_216 = fmul float %lr_load, %lA_load_217" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7145 'fmul' 'tmp_26_216' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_828 : Operation 7146 [2/3] (7.01ns)   --->   "%tmp_28_216 = fmul float %lA_load_217, %lp_load_217" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7146 'fmul' 'tmp_28_216' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_828 : Operation 7147 [3/3] (7.01ns)   --->   "%tmp_26_217 = fmul float %lr_load, %lA_load_218" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7147 'fmul' 'tmp_26_217' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_828 : Operation 7148 [3/3] (7.01ns)   --->   "%tmp_28_217 = fmul float %lA_load_218, %lp_load_218" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7148 'fmul' 'tmp_28_217' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_828 : Operation 7149 [3/3] (7.01ns)   --->   "%tmp_26_218 = fmul float %lr_load, %lA_load_219" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7149 'fmul' 'tmp_26_218' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_828 : Operation 7150 [3/3] (7.01ns)   --->   "%tmp_28_218 = fmul float %lA_load_219, %lp_load_219" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7150 'fmul' 'tmp_28_218' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_828 : Operation 7151 [1/2] (1.23ns)   --->   "%lA_load_220 = load float* %lA_addr_221, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7151 'load' 'lA_load_220' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_828 : Operation 7152 [1/2] (1.23ns)   --->   "%lA_load_221 = load float* %lA_addr_222, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7152 'load' 'lA_load_221' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_828 : Operation 7153 [1/1] (0.00ns)   --->   "%tmp_24_221 = or i16 %tmp_19, 222" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7153 'or' 'tmp_24_221' <Predicate = true> <Delay = 0.00>
ST_828 : Operation 7154 [1/1] (0.00ns)   --->   "%tmp_25_221 = zext i16 %tmp_24_221 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7154 'zext' 'tmp_25_221' <Predicate = true> <Delay = 0.00>
ST_828 : Operation 7155 [1/1] (0.00ns)   --->   "%lA_addr_223 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_221" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7155 'getelementptr' 'lA_addr_223' <Predicate = true> <Delay = 0.00>
ST_828 : Operation 7156 [2/2] (1.23ns)   --->   "%lA_load_222 = load float* %lA_addr_223, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7156 'load' 'lA_load_222' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_828 : Operation 7157 [1/1] (0.00ns)   --->   "%tmp_24_222 = or i16 %tmp_19, 223" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7157 'or' 'tmp_24_222' <Predicate = true> <Delay = 0.00>
ST_828 : Operation 7158 [1/1] (0.00ns)   --->   "%tmp_25_222 = zext i16 %tmp_24_222 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7158 'zext' 'tmp_25_222' <Predicate = true> <Delay = 0.00>
ST_828 : Operation 7159 [1/1] (0.00ns)   --->   "%lA_addr_224 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_222" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7159 'getelementptr' 'lA_addr_224' <Predicate = true> <Delay = 0.00>
ST_828 : Operation 7160 [2/2] (1.23ns)   --->   "%lA_load_223 = load float* %lA_addr_224, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7160 'load' 'lA_load_223' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 829 <SV = 423> <Delay = 7.01>
ST_829 : Operation 7161 [2/4] (6.43ns)   --->   "%tmp_29_69 = fadd float %tmp_29_68, %tmp_28_69" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7161 'fadd' 'tmp_29_69' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_829 : Operation 7162 [1/1] (1.23ns)   --->   "store float %tmp_27_205, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 206), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7162 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_829 : Operation 7163 [1/1] (1.23ns)   --->   "store float %tmp_27_206, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 207), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7163 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_829 : Operation 7164 [1/4] (6.43ns)   --->   "%tmp_27_207 = fadd float %ls_load_209, %tmp_26_207" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7164 'fadd' 'tmp_27_207' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_829 : Operation 7165 [1/4] (6.43ns)   --->   "%tmp_27_208 = fadd float %ls_load_210, %tmp_26_208" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7165 'fadd' 'tmp_27_208' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_829 : Operation 7166 [2/4] (6.43ns)   --->   "%tmp_27_209 = fadd float %ls_load_211, %tmp_26_209" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7166 'fadd' 'tmp_27_209' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_829 : Operation 7167 [2/4] (6.43ns)   --->   "%tmp_27_210 = fadd float %ls_load_212, %tmp_26_210" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7167 'fadd' 'tmp_27_210' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_829 : Operation 7168 [3/4] (6.43ns)   --->   "%tmp_27_211 = fadd float %ls_load_213, %tmp_26_211" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7168 'fadd' 'tmp_27_211' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_829 : Operation 7169 [3/4] (6.43ns)   --->   "%tmp_27_212 = fadd float %ls_load_214, %tmp_26_212" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7169 'fadd' 'tmp_27_212' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_829 : Operation 7170 [4/4] (6.43ns)   --->   "%tmp_27_213 = fadd float %ls_load_215, %tmp_26_213" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7170 'fadd' 'tmp_27_213' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_829 : Operation 7171 [4/4] (6.43ns)   --->   "%tmp_27_214 = fadd float %ls_load_216, %tmp_26_214" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7171 'fadd' 'tmp_27_214' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_829 : Operation 7172 [1/3] (7.01ns)   --->   "%tmp_26_215 = fmul float %lr_load, %lA_load_216" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7172 'fmul' 'tmp_26_215' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_829 : Operation 7173 [1/3] (7.01ns)   --->   "%tmp_28_215 = fmul float %lA_load_216, %lp_load_216" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7173 'fmul' 'tmp_28_215' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_829 : Operation 7174 [1/3] (7.01ns)   --->   "%tmp_26_216 = fmul float %lr_load, %lA_load_217" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7174 'fmul' 'tmp_26_216' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_829 : Operation 7175 [1/3] (7.01ns)   --->   "%tmp_28_216 = fmul float %lA_load_217, %lp_load_217" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7175 'fmul' 'tmp_28_216' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_829 : Operation 7176 [2/3] (7.01ns)   --->   "%tmp_26_217 = fmul float %lr_load, %lA_load_218" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7176 'fmul' 'tmp_26_217' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_829 : Operation 7177 [2/3] (7.01ns)   --->   "%tmp_28_217 = fmul float %lA_load_218, %lp_load_218" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7177 'fmul' 'tmp_28_217' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_829 : Operation 7178 [2/3] (7.01ns)   --->   "%tmp_26_218 = fmul float %lr_load, %lA_load_219" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7178 'fmul' 'tmp_26_218' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_829 : Operation 7179 [2/3] (7.01ns)   --->   "%tmp_28_218 = fmul float %lA_load_219, %lp_load_219" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7179 'fmul' 'tmp_28_218' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_829 : Operation 7180 [3/3] (7.01ns)   --->   "%tmp_26_219 = fmul float %lr_load, %lA_load_220" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7180 'fmul' 'tmp_26_219' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_829 : Operation 7181 [3/3] (7.01ns)   --->   "%tmp_28_219 = fmul float %lA_load_220, %lp_load_220" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7181 'fmul' 'tmp_28_219' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_829 : Operation 7182 [3/3] (7.01ns)   --->   "%tmp_26_220 = fmul float %lr_load, %lA_load_221" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7182 'fmul' 'tmp_26_220' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_829 : Operation 7183 [3/3] (7.01ns)   --->   "%tmp_28_220 = fmul float %lA_load_221, %lp_load_221" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7183 'fmul' 'tmp_28_220' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_829 : Operation 7184 [1/2] (1.23ns)   --->   "%lA_load_222 = load float* %lA_addr_223, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7184 'load' 'lA_load_222' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_829 : Operation 7185 [1/2] (1.23ns)   --->   "%lA_load_223 = load float* %lA_addr_224, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7185 'load' 'lA_load_223' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_829 : Operation 7186 [1/1] (0.00ns)   --->   "%tmp_24_223 = or i16 %tmp_19, 224" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7186 'or' 'tmp_24_223' <Predicate = true> <Delay = 0.00>
ST_829 : Operation 7187 [1/1] (0.00ns)   --->   "%tmp_25_223 = zext i16 %tmp_24_223 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7187 'zext' 'tmp_25_223' <Predicate = true> <Delay = 0.00>
ST_829 : Operation 7188 [1/1] (0.00ns)   --->   "%lA_addr_225 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_223" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7188 'getelementptr' 'lA_addr_225' <Predicate = true> <Delay = 0.00>
ST_829 : Operation 7189 [2/2] (1.23ns)   --->   "%lA_load_224 = load float* %lA_addr_225, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7189 'load' 'lA_load_224' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_829 : Operation 7190 [1/1] (0.00ns)   --->   "%tmp_24_224 = or i16 %tmp_19, 225" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7190 'or' 'tmp_24_224' <Predicate = true> <Delay = 0.00>
ST_829 : Operation 7191 [1/1] (0.00ns)   --->   "%tmp_25_224 = zext i16 %tmp_24_224 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7191 'zext' 'tmp_25_224' <Predicate = true> <Delay = 0.00>
ST_829 : Operation 7192 [1/1] (0.00ns)   --->   "%lA_addr_226 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_224" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7192 'getelementptr' 'lA_addr_226' <Predicate = true> <Delay = 0.00>
ST_829 : Operation 7193 [2/2] (1.23ns)   --->   "%lA_load_225 = load float* %lA_addr_226, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7193 'load' 'lA_load_225' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 830 <SV = 424> <Delay = 7.01>
ST_830 : Operation 7194 [1/4] (6.43ns)   --->   "%tmp_29_69 = fadd float %tmp_29_68, %tmp_28_69" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7194 'fadd' 'tmp_29_69' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_830 : Operation 7195 [1/1] (1.23ns)   --->   "store float %tmp_27_207, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 208), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7195 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_830 : Operation 7196 [1/1] (1.23ns)   --->   "store float %tmp_27_208, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 209), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7196 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_830 : Operation 7197 [1/4] (6.43ns)   --->   "%tmp_27_209 = fadd float %ls_load_211, %tmp_26_209" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7197 'fadd' 'tmp_27_209' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_830 : Operation 7198 [1/4] (6.43ns)   --->   "%tmp_27_210 = fadd float %ls_load_212, %tmp_26_210" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7198 'fadd' 'tmp_27_210' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_830 : Operation 7199 [2/4] (6.43ns)   --->   "%tmp_27_211 = fadd float %ls_load_213, %tmp_26_211" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7199 'fadd' 'tmp_27_211' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_830 : Operation 7200 [2/4] (6.43ns)   --->   "%tmp_27_212 = fadd float %ls_load_214, %tmp_26_212" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7200 'fadd' 'tmp_27_212' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_830 : Operation 7201 [3/4] (6.43ns)   --->   "%tmp_27_213 = fadd float %ls_load_215, %tmp_26_213" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7201 'fadd' 'tmp_27_213' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_830 : Operation 7202 [3/4] (6.43ns)   --->   "%tmp_27_214 = fadd float %ls_load_216, %tmp_26_214" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7202 'fadd' 'tmp_27_214' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_830 : Operation 7203 [4/4] (6.43ns)   --->   "%tmp_27_215 = fadd float %ls_load_217, %tmp_26_215" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7203 'fadd' 'tmp_27_215' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_830 : Operation 7204 [4/4] (6.43ns)   --->   "%tmp_27_216 = fadd float %ls_load_218, %tmp_26_216" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7204 'fadd' 'tmp_27_216' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_830 : Operation 7205 [1/3] (7.01ns)   --->   "%tmp_26_217 = fmul float %lr_load, %lA_load_218" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7205 'fmul' 'tmp_26_217' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_830 : Operation 7206 [1/3] (7.01ns)   --->   "%tmp_28_217 = fmul float %lA_load_218, %lp_load_218" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7206 'fmul' 'tmp_28_217' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_830 : Operation 7207 [1/3] (7.01ns)   --->   "%tmp_26_218 = fmul float %lr_load, %lA_load_219" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7207 'fmul' 'tmp_26_218' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_830 : Operation 7208 [1/3] (7.01ns)   --->   "%tmp_28_218 = fmul float %lA_load_219, %lp_load_219" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7208 'fmul' 'tmp_28_218' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_830 : Operation 7209 [2/3] (7.01ns)   --->   "%tmp_26_219 = fmul float %lr_load, %lA_load_220" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7209 'fmul' 'tmp_26_219' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_830 : Operation 7210 [2/3] (7.01ns)   --->   "%tmp_28_219 = fmul float %lA_load_220, %lp_load_220" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7210 'fmul' 'tmp_28_219' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_830 : Operation 7211 [2/3] (7.01ns)   --->   "%tmp_26_220 = fmul float %lr_load, %lA_load_221" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7211 'fmul' 'tmp_26_220' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_830 : Operation 7212 [2/3] (7.01ns)   --->   "%tmp_28_220 = fmul float %lA_load_221, %lp_load_221" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7212 'fmul' 'tmp_28_220' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_830 : Operation 7213 [3/3] (7.01ns)   --->   "%tmp_26_221 = fmul float %lr_load, %lA_load_222" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7213 'fmul' 'tmp_26_221' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_830 : Operation 7214 [3/3] (7.01ns)   --->   "%tmp_28_221 = fmul float %lA_load_222, %lp_load_222" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7214 'fmul' 'tmp_28_221' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_830 : Operation 7215 [3/3] (7.01ns)   --->   "%tmp_26_222 = fmul float %lr_load, %lA_load_223" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7215 'fmul' 'tmp_26_222' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_830 : Operation 7216 [3/3] (7.01ns)   --->   "%tmp_28_222 = fmul float %lA_load_223, %lp_load_223" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7216 'fmul' 'tmp_28_222' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_830 : Operation 7217 [1/2] (1.23ns)   --->   "%lA_load_224 = load float* %lA_addr_225, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7217 'load' 'lA_load_224' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_830 : Operation 7218 [1/2] (1.23ns)   --->   "%lA_load_225 = load float* %lA_addr_226, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7218 'load' 'lA_load_225' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_830 : Operation 7219 [1/1] (0.00ns)   --->   "%tmp_24_225 = or i16 %tmp_19, 226" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7219 'or' 'tmp_24_225' <Predicate = true> <Delay = 0.00>
ST_830 : Operation 7220 [1/1] (0.00ns)   --->   "%tmp_25_225 = zext i16 %tmp_24_225 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7220 'zext' 'tmp_25_225' <Predicate = true> <Delay = 0.00>
ST_830 : Operation 7221 [1/1] (0.00ns)   --->   "%lA_addr_227 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_225" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7221 'getelementptr' 'lA_addr_227' <Predicate = true> <Delay = 0.00>
ST_830 : Operation 7222 [2/2] (1.23ns)   --->   "%lA_load_226 = load float* %lA_addr_227, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7222 'load' 'lA_load_226' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_830 : Operation 7223 [1/1] (0.00ns)   --->   "%tmp_24_226 = or i16 %tmp_19, 227" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7223 'or' 'tmp_24_226' <Predicate = true> <Delay = 0.00>
ST_830 : Operation 7224 [1/1] (0.00ns)   --->   "%tmp_25_226 = zext i16 %tmp_24_226 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7224 'zext' 'tmp_25_226' <Predicate = true> <Delay = 0.00>
ST_830 : Operation 7225 [1/1] (0.00ns)   --->   "%lA_addr_228 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_226" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7225 'getelementptr' 'lA_addr_228' <Predicate = true> <Delay = 0.00>
ST_830 : Operation 7226 [2/2] (1.23ns)   --->   "%lA_load_227 = load float* %lA_addr_228, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7226 'load' 'lA_load_227' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 831 <SV = 425> <Delay = 7.01>
ST_831 : Operation 7227 [4/4] (6.43ns)   --->   "%tmp_29_70 = fadd float %tmp_29_69, %tmp_28_70" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7227 'fadd' 'tmp_29_70' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_831 : Operation 7228 [1/1] (1.23ns)   --->   "store float %tmp_27_209, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 210), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7228 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_831 : Operation 7229 [1/1] (1.23ns)   --->   "store float %tmp_27_210, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 211), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7229 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_831 : Operation 7230 [1/4] (6.43ns)   --->   "%tmp_27_211 = fadd float %ls_load_213, %tmp_26_211" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7230 'fadd' 'tmp_27_211' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_831 : Operation 7231 [1/4] (6.43ns)   --->   "%tmp_27_212 = fadd float %ls_load_214, %tmp_26_212" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7231 'fadd' 'tmp_27_212' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_831 : Operation 7232 [2/4] (6.43ns)   --->   "%tmp_27_213 = fadd float %ls_load_215, %tmp_26_213" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7232 'fadd' 'tmp_27_213' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_831 : Operation 7233 [2/4] (6.43ns)   --->   "%tmp_27_214 = fadd float %ls_load_216, %tmp_26_214" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7233 'fadd' 'tmp_27_214' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_831 : Operation 7234 [3/4] (6.43ns)   --->   "%tmp_27_215 = fadd float %ls_load_217, %tmp_26_215" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7234 'fadd' 'tmp_27_215' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_831 : Operation 7235 [3/4] (6.43ns)   --->   "%tmp_27_216 = fadd float %ls_load_218, %tmp_26_216" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7235 'fadd' 'tmp_27_216' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_831 : Operation 7236 [4/4] (6.43ns)   --->   "%tmp_27_217 = fadd float %ls_load_219, %tmp_26_217" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7236 'fadd' 'tmp_27_217' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_831 : Operation 7237 [4/4] (6.43ns)   --->   "%tmp_27_218 = fadd float %ls_load_220, %tmp_26_218" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7237 'fadd' 'tmp_27_218' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_831 : Operation 7238 [1/3] (7.01ns)   --->   "%tmp_26_219 = fmul float %lr_load, %lA_load_220" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7238 'fmul' 'tmp_26_219' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_831 : Operation 7239 [1/3] (7.01ns)   --->   "%tmp_28_219 = fmul float %lA_load_220, %lp_load_220" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7239 'fmul' 'tmp_28_219' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_831 : Operation 7240 [1/3] (7.01ns)   --->   "%tmp_26_220 = fmul float %lr_load, %lA_load_221" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7240 'fmul' 'tmp_26_220' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_831 : Operation 7241 [1/3] (7.01ns)   --->   "%tmp_28_220 = fmul float %lA_load_221, %lp_load_221" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7241 'fmul' 'tmp_28_220' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_831 : Operation 7242 [2/3] (7.01ns)   --->   "%tmp_26_221 = fmul float %lr_load, %lA_load_222" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7242 'fmul' 'tmp_26_221' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_831 : Operation 7243 [2/3] (7.01ns)   --->   "%tmp_28_221 = fmul float %lA_load_222, %lp_load_222" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7243 'fmul' 'tmp_28_221' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_831 : Operation 7244 [2/3] (7.01ns)   --->   "%tmp_26_222 = fmul float %lr_load, %lA_load_223" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7244 'fmul' 'tmp_26_222' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_831 : Operation 7245 [2/3] (7.01ns)   --->   "%tmp_28_222 = fmul float %lA_load_223, %lp_load_223" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7245 'fmul' 'tmp_28_222' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_831 : Operation 7246 [3/3] (7.01ns)   --->   "%tmp_26_223 = fmul float %lr_load, %lA_load_224" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7246 'fmul' 'tmp_26_223' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_831 : Operation 7247 [3/3] (7.01ns)   --->   "%tmp_28_223 = fmul float %lA_load_224, %lp_load_224" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7247 'fmul' 'tmp_28_223' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_831 : Operation 7248 [3/3] (7.01ns)   --->   "%tmp_26_224 = fmul float %lr_load, %lA_load_225" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7248 'fmul' 'tmp_26_224' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_831 : Operation 7249 [3/3] (7.01ns)   --->   "%tmp_28_224 = fmul float %lA_load_225, %lp_load_225" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7249 'fmul' 'tmp_28_224' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_831 : Operation 7250 [1/2] (1.23ns)   --->   "%lA_load_226 = load float* %lA_addr_227, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7250 'load' 'lA_load_226' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_831 : Operation 7251 [1/2] (1.23ns)   --->   "%lA_load_227 = load float* %lA_addr_228, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7251 'load' 'lA_load_227' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_831 : Operation 7252 [1/1] (0.00ns)   --->   "%tmp_24_227 = or i16 %tmp_19, 228" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7252 'or' 'tmp_24_227' <Predicate = true> <Delay = 0.00>
ST_831 : Operation 7253 [1/1] (0.00ns)   --->   "%tmp_25_227 = zext i16 %tmp_24_227 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7253 'zext' 'tmp_25_227' <Predicate = true> <Delay = 0.00>
ST_831 : Operation 7254 [1/1] (0.00ns)   --->   "%lA_addr_229 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_227" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7254 'getelementptr' 'lA_addr_229' <Predicate = true> <Delay = 0.00>
ST_831 : Operation 7255 [2/2] (1.23ns)   --->   "%lA_load_228 = load float* %lA_addr_229, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7255 'load' 'lA_load_228' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_831 : Operation 7256 [1/1] (0.00ns)   --->   "%tmp_24_228 = or i16 %tmp_19, 229" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7256 'or' 'tmp_24_228' <Predicate = true> <Delay = 0.00>
ST_831 : Operation 7257 [1/1] (0.00ns)   --->   "%tmp_25_228 = zext i16 %tmp_24_228 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7257 'zext' 'tmp_25_228' <Predicate = true> <Delay = 0.00>
ST_831 : Operation 7258 [1/1] (0.00ns)   --->   "%lA_addr_230 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_228" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7258 'getelementptr' 'lA_addr_230' <Predicate = true> <Delay = 0.00>
ST_831 : Operation 7259 [2/2] (1.23ns)   --->   "%lA_load_229 = load float* %lA_addr_230, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7259 'load' 'lA_load_229' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 832 <SV = 426> <Delay = 7.01>
ST_832 : Operation 7260 [3/4] (6.43ns)   --->   "%tmp_29_70 = fadd float %tmp_29_69, %tmp_28_70" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7260 'fadd' 'tmp_29_70' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_832 : Operation 7261 [1/1] (1.23ns)   --->   "store float %tmp_27_211, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 212), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7261 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_832 : Operation 7262 [1/1] (1.23ns)   --->   "store float %tmp_27_212, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 213), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7262 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_832 : Operation 7263 [1/4] (6.43ns)   --->   "%tmp_27_213 = fadd float %ls_load_215, %tmp_26_213" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7263 'fadd' 'tmp_27_213' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_832 : Operation 7264 [1/4] (6.43ns)   --->   "%tmp_27_214 = fadd float %ls_load_216, %tmp_26_214" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7264 'fadd' 'tmp_27_214' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_832 : Operation 7265 [2/4] (6.43ns)   --->   "%tmp_27_215 = fadd float %ls_load_217, %tmp_26_215" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7265 'fadd' 'tmp_27_215' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_832 : Operation 7266 [2/4] (6.43ns)   --->   "%tmp_27_216 = fadd float %ls_load_218, %tmp_26_216" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7266 'fadd' 'tmp_27_216' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_832 : Operation 7267 [3/4] (6.43ns)   --->   "%tmp_27_217 = fadd float %ls_load_219, %tmp_26_217" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7267 'fadd' 'tmp_27_217' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_832 : Operation 7268 [3/4] (6.43ns)   --->   "%tmp_27_218 = fadd float %ls_load_220, %tmp_26_218" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7268 'fadd' 'tmp_27_218' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_832 : Operation 7269 [4/4] (6.43ns)   --->   "%tmp_27_219 = fadd float %ls_load_221, %tmp_26_219" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7269 'fadd' 'tmp_27_219' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_832 : Operation 7270 [4/4] (6.43ns)   --->   "%tmp_27_220 = fadd float %ls_load_222, %tmp_26_220" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7270 'fadd' 'tmp_27_220' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_832 : Operation 7271 [1/3] (7.01ns)   --->   "%tmp_26_221 = fmul float %lr_load, %lA_load_222" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7271 'fmul' 'tmp_26_221' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_832 : Operation 7272 [1/3] (7.01ns)   --->   "%tmp_28_221 = fmul float %lA_load_222, %lp_load_222" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7272 'fmul' 'tmp_28_221' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_832 : Operation 7273 [1/3] (7.01ns)   --->   "%tmp_26_222 = fmul float %lr_load, %lA_load_223" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7273 'fmul' 'tmp_26_222' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_832 : Operation 7274 [1/3] (7.01ns)   --->   "%tmp_28_222 = fmul float %lA_load_223, %lp_load_223" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7274 'fmul' 'tmp_28_222' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_832 : Operation 7275 [2/3] (7.01ns)   --->   "%tmp_26_223 = fmul float %lr_load, %lA_load_224" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7275 'fmul' 'tmp_26_223' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_832 : Operation 7276 [2/3] (7.01ns)   --->   "%tmp_28_223 = fmul float %lA_load_224, %lp_load_224" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7276 'fmul' 'tmp_28_223' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_832 : Operation 7277 [2/3] (7.01ns)   --->   "%tmp_26_224 = fmul float %lr_load, %lA_load_225" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7277 'fmul' 'tmp_26_224' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_832 : Operation 7278 [2/3] (7.01ns)   --->   "%tmp_28_224 = fmul float %lA_load_225, %lp_load_225" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7278 'fmul' 'tmp_28_224' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_832 : Operation 7279 [3/3] (7.01ns)   --->   "%tmp_26_225 = fmul float %lr_load, %lA_load_226" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7279 'fmul' 'tmp_26_225' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_832 : Operation 7280 [3/3] (7.01ns)   --->   "%tmp_28_225 = fmul float %lA_load_226, %lp_load_226" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7280 'fmul' 'tmp_28_225' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_832 : Operation 7281 [3/3] (7.01ns)   --->   "%tmp_26_226 = fmul float %lr_load, %lA_load_227" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7281 'fmul' 'tmp_26_226' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_832 : Operation 7282 [3/3] (7.01ns)   --->   "%tmp_28_226 = fmul float %lA_load_227, %lp_load_227" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7282 'fmul' 'tmp_28_226' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_832 : Operation 7283 [1/2] (1.23ns)   --->   "%lA_load_228 = load float* %lA_addr_229, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7283 'load' 'lA_load_228' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_832 : Operation 7284 [1/2] (1.23ns)   --->   "%lA_load_229 = load float* %lA_addr_230, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7284 'load' 'lA_load_229' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_832 : Operation 7285 [1/1] (0.00ns)   --->   "%tmp_24_229 = or i16 %tmp_19, 230" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7285 'or' 'tmp_24_229' <Predicate = true> <Delay = 0.00>
ST_832 : Operation 7286 [1/1] (0.00ns)   --->   "%tmp_25_229 = zext i16 %tmp_24_229 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7286 'zext' 'tmp_25_229' <Predicate = true> <Delay = 0.00>
ST_832 : Operation 7287 [1/1] (0.00ns)   --->   "%lA_addr_231 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_229" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7287 'getelementptr' 'lA_addr_231' <Predicate = true> <Delay = 0.00>
ST_832 : Operation 7288 [2/2] (1.23ns)   --->   "%lA_load_230 = load float* %lA_addr_231, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7288 'load' 'lA_load_230' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_832 : Operation 7289 [1/1] (0.00ns)   --->   "%tmp_24_230 = or i16 %tmp_19, 231" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7289 'or' 'tmp_24_230' <Predicate = true> <Delay = 0.00>
ST_832 : Operation 7290 [1/1] (0.00ns)   --->   "%tmp_25_230 = zext i16 %tmp_24_230 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7290 'zext' 'tmp_25_230' <Predicate = true> <Delay = 0.00>
ST_832 : Operation 7291 [1/1] (0.00ns)   --->   "%lA_addr_232 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_230" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7291 'getelementptr' 'lA_addr_232' <Predicate = true> <Delay = 0.00>
ST_832 : Operation 7292 [2/2] (1.23ns)   --->   "%lA_load_231 = load float* %lA_addr_232, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7292 'load' 'lA_load_231' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 833 <SV = 427> <Delay = 7.01>
ST_833 : Operation 7293 [2/4] (6.43ns)   --->   "%tmp_29_70 = fadd float %tmp_29_69, %tmp_28_70" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7293 'fadd' 'tmp_29_70' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_833 : Operation 7294 [1/1] (1.23ns)   --->   "store float %tmp_27_213, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 214), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7294 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_833 : Operation 7295 [1/1] (1.23ns)   --->   "store float %tmp_27_214, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 215), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7295 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_833 : Operation 7296 [1/4] (6.43ns)   --->   "%tmp_27_215 = fadd float %ls_load_217, %tmp_26_215" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7296 'fadd' 'tmp_27_215' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_833 : Operation 7297 [1/4] (6.43ns)   --->   "%tmp_27_216 = fadd float %ls_load_218, %tmp_26_216" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7297 'fadd' 'tmp_27_216' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_833 : Operation 7298 [2/4] (6.43ns)   --->   "%tmp_27_217 = fadd float %ls_load_219, %tmp_26_217" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7298 'fadd' 'tmp_27_217' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_833 : Operation 7299 [2/4] (6.43ns)   --->   "%tmp_27_218 = fadd float %ls_load_220, %tmp_26_218" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7299 'fadd' 'tmp_27_218' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_833 : Operation 7300 [3/4] (6.43ns)   --->   "%tmp_27_219 = fadd float %ls_load_221, %tmp_26_219" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7300 'fadd' 'tmp_27_219' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_833 : Operation 7301 [3/4] (6.43ns)   --->   "%tmp_27_220 = fadd float %ls_load_222, %tmp_26_220" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7301 'fadd' 'tmp_27_220' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_833 : Operation 7302 [4/4] (6.43ns)   --->   "%tmp_27_221 = fadd float %ls_load_223, %tmp_26_221" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7302 'fadd' 'tmp_27_221' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_833 : Operation 7303 [4/4] (6.43ns)   --->   "%tmp_27_222 = fadd float %ls_load_224, %tmp_26_222" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7303 'fadd' 'tmp_27_222' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_833 : Operation 7304 [1/3] (7.01ns)   --->   "%tmp_26_223 = fmul float %lr_load, %lA_load_224" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7304 'fmul' 'tmp_26_223' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_833 : Operation 7305 [1/3] (7.01ns)   --->   "%tmp_28_223 = fmul float %lA_load_224, %lp_load_224" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7305 'fmul' 'tmp_28_223' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_833 : Operation 7306 [1/3] (7.01ns)   --->   "%tmp_26_224 = fmul float %lr_load, %lA_load_225" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7306 'fmul' 'tmp_26_224' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_833 : Operation 7307 [1/3] (7.01ns)   --->   "%tmp_28_224 = fmul float %lA_load_225, %lp_load_225" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7307 'fmul' 'tmp_28_224' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_833 : Operation 7308 [2/3] (7.01ns)   --->   "%tmp_26_225 = fmul float %lr_load, %lA_load_226" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7308 'fmul' 'tmp_26_225' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_833 : Operation 7309 [2/3] (7.01ns)   --->   "%tmp_28_225 = fmul float %lA_load_226, %lp_load_226" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7309 'fmul' 'tmp_28_225' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_833 : Operation 7310 [2/3] (7.01ns)   --->   "%tmp_26_226 = fmul float %lr_load, %lA_load_227" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7310 'fmul' 'tmp_26_226' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_833 : Operation 7311 [2/3] (7.01ns)   --->   "%tmp_28_226 = fmul float %lA_load_227, %lp_load_227" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7311 'fmul' 'tmp_28_226' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_833 : Operation 7312 [3/3] (7.01ns)   --->   "%tmp_26_227 = fmul float %lr_load, %lA_load_228" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7312 'fmul' 'tmp_26_227' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_833 : Operation 7313 [3/3] (7.01ns)   --->   "%tmp_28_227 = fmul float %lA_load_228, %lp_load_228" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7313 'fmul' 'tmp_28_227' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_833 : Operation 7314 [3/3] (7.01ns)   --->   "%tmp_26_228 = fmul float %lr_load, %lA_load_229" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7314 'fmul' 'tmp_26_228' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_833 : Operation 7315 [3/3] (7.01ns)   --->   "%tmp_28_228 = fmul float %lA_load_229, %lp_load_229" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7315 'fmul' 'tmp_28_228' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_833 : Operation 7316 [1/2] (1.23ns)   --->   "%lA_load_230 = load float* %lA_addr_231, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7316 'load' 'lA_load_230' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_833 : Operation 7317 [1/2] (1.23ns)   --->   "%lA_load_231 = load float* %lA_addr_232, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7317 'load' 'lA_load_231' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_833 : Operation 7318 [1/1] (0.00ns)   --->   "%tmp_24_231 = or i16 %tmp_19, 232" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7318 'or' 'tmp_24_231' <Predicate = true> <Delay = 0.00>
ST_833 : Operation 7319 [1/1] (0.00ns)   --->   "%tmp_25_231 = zext i16 %tmp_24_231 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7319 'zext' 'tmp_25_231' <Predicate = true> <Delay = 0.00>
ST_833 : Operation 7320 [1/1] (0.00ns)   --->   "%lA_addr_233 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_231" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7320 'getelementptr' 'lA_addr_233' <Predicate = true> <Delay = 0.00>
ST_833 : Operation 7321 [2/2] (1.23ns)   --->   "%lA_load_232 = load float* %lA_addr_233, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7321 'load' 'lA_load_232' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_833 : Operation 7322 [1/1] (0.00ns)   --->   "%tmp_24_232 = or i16 %tmp_19, 233" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7322 'or' 'tmp_24_232' <Predicate = true> <Delay = 0.00>
ST_833 : Operation 7323 [1/1] (0.00ns)   --->   "%tmp_25_232 = zext i16 %tmp_24_232 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7323 'zext' 'tmp_25_232' <Predicate = true> <Delay = 0.00>
ST_833 : Operation 7324 [1/1] (0.00ns)   --->   "%lA_addr_234 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_232" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7324 'getelementptr' 'lA_addr_234' <Predicate = true> <Delay = 0.00>
ST_833 : Operation 7325 [2/2] (1.23ns)   --->   "%lA_load_233 = load float* %lA_addr_234, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7325 'load' 'lA_load_233' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 834 <SV = 428> <Delay = 7.01>
ST_834 : Operation 7326 [1/4] (6.43ns)   --->   "%tmp_29_70 = fadd float %tmp_29_69, %tmp_28_70" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7326 'fadd' 'tmp_29_70' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_834 : Operation 7327 [1/1] (1.23ns)   --->   "store float %tmp_27_215, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 216), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7327 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_834 : Operation 7328 [1/1] (1.23ns)   --->   "store float %tmp_27_216, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 217), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7328 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_834 : Operation 7329 [1/4] (6.43ns)   --->   "%tmp_27_217 = fadd float %ls_load_219, %tmp_26_217" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7329 'fadd' 'tmp_27_217' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_834 : Operation 7330 [1/4] (6.43ns)   --->   "%tmp_27_218 = fadd float %ls_load_220, %tmp_26_218" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7330 'fadd' 'tmp_27_218' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_834 : Operation 7331 [2/4] (6.43ns)   --->   "%tmp_27_219 = fadd float %ls_load_221, %tmp_26_219" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7331 'fadd' 'tmp_27_219' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_834 : Operation 7332 [2/4] (6.43ns)   --->   "%tmp_27_220 = fadd float %ls_load_222, %tmp_26_220" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7332 'fadd' 'tmp_27_220' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_834 : Operation 7333 [3/4] (6.43ns)   --->   "%tmp_27_221 = fadd float %ls_load_223, %tmp_26_221" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7333 'fadd' 'tmp_27_221' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_834 : Operation 7334 [3/4] (6.43ns)   --->   "%tmp_27_222 = fadd float %ls_load_224, %tmp_26_222" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7334 'fadd' 'tmp_27_222' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_834 : Operation 7335 [4/4] (6.43ns)   --->   "%tmp_27_223 = fadd float %ls_load_225, %tmp_26_223" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7335 'fadd' 'tmp_27_223' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_834 : Operation 7336 [4/4] (6.43ns)   --->   "%tmp_27_224 = fadd float %ls_load_226, %tmp_26_224" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7336 'fadd' 'tmp_27_224' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_834 : Operation 7337 [1/3] (7.01ns)   --->   "%tmp_26_225 = fmul float %lr_load, %lA_load_226" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7337 'fmul' 'tmp_26_225' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_834 : Operation 7338 [1/3] (7.01ns)   --->   "%tmp_28_225 = fmul float %lA_load_226, %lp_load_226" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7338 'fmul' 'tmp_28_225' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_834 : Operation 7339 [1/3] (7.01ns)   --->   "%tmp_26_226 = fmul float %lr_load, %lA_load_227" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7339 'fmul' 'tmp_26_226' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_834 : Operation 7340 [1/3] (7.01ns)   --->   "%tmp_28_226 = fmul float %lA_load_227, %lp_load_227" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7340 'fmul' 'tmp_28_226' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_834 : Operation 7341 [2/3] (7.01ns)   --->   "%tmp_26_227 = fmul float %lr_load, %lA_load_228" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7341 'fmul' 'tmp_26_227' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_834 : Operation 7342 [2/3] (7.01ns)   --->   "%tmp_28_227 = fmul float %lA_load_228, %lp_load_228" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7342 'fmul' 'tmp_28_227' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_834 : Operation 7343 [2/3] (7.01ns)   --->   "%tmp_26_228 = fmul float %lr_load, %lA_load_229" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7343 'fmul' 'tmp_26_228' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_834 : Operation 7344 [2/3] (7.01ns)   --->   "%tmp_28_228 = fmul float %lA_load_229, %lp_load_229" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7344 'fmul' 'tmp_28_228' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_834 : Operation 7345 [3/3] (7.01ns)   --->   "%tmp_26_229 = fmul float %lr_load, %lA_load_230" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7345 'fmul' 'tmp_26_229' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_834 : Operation 7346 [3/3] (7.01ns)   --->   "%tmp_28_229 = fmul float %lA_load_230, %lp_load_230" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7346 'fmul' 'tmp_28_229' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_834 : Operation 7347 [3/3] (7.01ns)   --->   "%tmp_26_230 = fmul float %lr_load, %lA_load_231" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7347 'fmul' 'tmp_26_230' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_834 : Operation 7348 [3/3] (7.01ns)   --->   "%tmp_28_230 = fmul float %lA_load_231, %lp_load_231" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7348 'fmul' 'tmp_28_230' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_834 : Operation 7349 [1/2] (1.23ns)   --->   "%lA_load_232 = load float* %lA_addr_233, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7349 'load' 'lA_load_232' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_834 : Operation 7350 [1/2] (1.23ns)   --->   "%lA_load_233 = load float* %lA_addr_234, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7350 'load' 'lA_load_233' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_834 : Operation 7351 [1/1] (0.00ns)   --->   "%tmp_24_233 = or i16 %tmp_19, 234" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7351 'or' 'tmp_24_233' <Predicate = true> <Delay = 0.00>
ST_834 : Operation 7352 [1/1] (0.00ns)   --->   "%tmp_25_233 = zext i16 %tmp_24_233 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7352 'zext' 'tmp_25_233' <Predicate = true> <Delay = 0.00>
ST_834 : Operation 7353 [1/1] (0.00ns)   --->   "%lA_addr_235 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_233" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7353 'getelementptr' 'lA_addr_235' <Predicate = true> <Delay = 0.00>
ST_834 : Operation 7354 [2/2] (1.23ns)   --->   "%lA_load_234 = load float* %lA_addr_235, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7354 'load' 'lA_load_234' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_834 : Operation 7355 [1/1] (0.00ns)   --->   "%tmp_24_234 = or i16 %tmp_19, 235" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7355 'or' 'tmp_24_234' <Predicate = true> <Delay = 0.00>
ST_834 : Operation 7356 [1/1] (0.00ns)   --->   "%tmp_25_234 = zext i16 %tmp_24_234 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7356 'zext' 'tmp_25_234' <Predicate = true> <Delay = 0.00>
ST_834 : Operation 7357 [1/1] (0.00ns)   --->   "%lA_addr_236 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_234" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7357 'getelementptr' 'lA_addr_236' <Predicate = true> <Delay = 0.00>
ST_834 : Operation 7358 [2/2] (1.23ns)   --->   "%lA_load_235 = load float* %lA_addr_236, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7358 'load' 'lA_load_235' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 835 <SV = 429> <Delay = 7.01>
ST_835 : Operation 7359 [4/4] (6.43ns)   --->   "%tmp_29_71 = fadd float %tmp_29_70, %tmp_28_71" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7359 'fadd' 'tmp_29_71' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_835 : Operation 7360 [1/1] (1.23ns)   --->   "store float %tmp_27_217, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 218), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7360 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_835 : Operation 7361 [1/1] (1.23ns)   --->   "store float %tmp_27_218, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 219), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7361 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_835 : Operation 7362 [1/4] (6.43ns)   --->   "%tmp_27_219 = fadd float %ls_load_221, %tmp_26_219" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7362 'fadd' 'tmp_27_219' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_835 : Operation 7363 [1/4] (6.43ns)   --->   "%tmp_27_220 = fadd float %ls_load_222, %tmp_26_220" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7363 'fadd' 'tmp_27_220' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_835 : Operation 7364 [2/4] (6.43ns)   --->   "%tmp_27_221 = fadd float %ls_load_223, %tmp_26_221" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7364 'fadd' 'tmp_27_221' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_835 : Operation 7365 [2/4] (6.43ns)   --->   "%tmp_27_222 = fadd float %ls_load_224, %tmp_26_222" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7365 'fadd' 'tmp_27_222' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_835 : Operation 7366 [3/4] (6.43ns)   --->   "%tmp_27_223 = fadd float %ls_load_225, %tmp_26_223" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7366 'fadd' 'tmp_27_223' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_835 : Operation 7367 [3/4] (6.43ns)   --->   "%tmp_27_224 = fadd float %ls_load_226, %tmp_26_224" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7367 'fadd' 'tmp_27_224' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_835 : Operation 7368 [4/4] (6.43ns)   --->   "%tmp_27_225 = fadd float %ls_load_227, %tmp_26_225" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7368 'fadd' 'tmp_27_225' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_835 : Operation 7369 [4/4] (6.43ns)   --->   "%tmp_27_226 = fadd float %ls_load_228, %tmp_26_226" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7369 'fadd' 'tmp_27_226' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_835 : Operation 7370 [1/3] (7.01ns)   --->   "%tmp_26_227 = fmul float %lr_load, %lA_load_228" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7370 'fmul' 'tmp_26_227' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_835 : Operation 7371 [1/3] (7.01ns)   --->   "%tmp_28_227 = fmul float %lA_load_228, %lp_load_228" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7371 'fmul' 'tmp_28_227' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_835 : Operation 7372 [1/3] (7.01ns)   --->   "%tmp_26_228 = fmul float %lr_load, %lA_load_229" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7372 'fmul' 'tmp_26_228' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_835 : Operation 7373 [1/3] (7.01ns)   --->   "%tmp_28_228 = fmul float %lA_load_229, %lp_load_229" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7373 'fmul' 'tmp_28_228' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_835 : Operation 7374 [2/3] (7.01ns)   --->   "%tmp_26_229 = fmul float %lr_load, %lA_load_230" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7374 'fmul' 'tmp_26_229' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_835 : Operation 7375 [2/3] (7.01ns)   --->   "%tmp_28_229 = fmul float %lA_load_230, %lp_load_230" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7375 'fmul' 'tmp_28_229' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_835 : Operation 7376 [2/3] (7.01ns)   --->   "%tmp_26_230 = fmul float %lr_load, %lA_load_231" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7376 'fmul' 'tmp_26_230' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_835 : Operation 7377 [2/3] (7.01ns)   --->   "%tmp_28_230 = fmul float %lA_load_231, %lp_load_231" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7377 'fmul' 'tmp_28_230' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_835 : Operation 7378 [3/3] (7.01ns)   --->   "%tmp_26_231 = fmul float %lr_load, %lA_load_232" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7378 'fmul' 'tmp_26_231' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_835 : Operation 7379 [3/3] (7.01ns)   --->   "%tmp_28_231 = fmul float %lA_load_232, %lp_load_232" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7379 'fmul' 'tmp_28_231' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_835 : Operation 7380 [3/3] (7.01ns)   --->   "%tmp_26_232 = fmul float %lr_load, %lA_load_233" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7380 'fmul' 'tmp_26_232' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_835 : Operation 7381 [3/3] (7.01ns)   --->   "%tmp_28_232 = fmul float %lA_load_233, %lp_load_233" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7381 'fmul' 'tmp_28_232' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_835 : Operation 7382 [1/2] (1.23ns)   --->   "%lA_load_234 = load float* %lA_addr_235, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7382 'load' 'lA_load_234' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_835 : Operation 7383 [1/2] (1.23ns)   --->   "%lA_load_235 = load float* %lA_addr_236, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7383 'load' 'lA_load_235' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_835 : Operation 7384 [1/1] (0.00ns)   --->   "%tmp_24_235 = or i16 %tmp_19, 236" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7384 'or' 'tmp_24_235' <Predicate = true> <Delay = 0.00>
ST_835 : Operation 7385 [1/1] (0.00ns)   --->   "%tmp_25_235 = zext i16 %tmp_24_235 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7385 'zext' 'tmp_25_235' <Predicate = true> <Delay = 0.00>
ST_835 : Operation 7386 [1/1] (0.00ns)   --->   "%lA_addr_237 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_235" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7386 'getelementptr' 'lA_addr_237' <Predicate = true> <Delay = 0.00>
ST_835 : Operation 7387 [2/2] (1.23ns)   --->   "%lA_load_236 = load float* %lA_addr_237, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7387 'load' 'lA_load_236' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_835 : Operation 7388 [1/1] (0.00ns)   --->   "%tmp_24_236 = or i16 %tmp_19, 237" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7388 'or' 'tmp_24_236' <Predicate = true> <Delay = 0.00>
ST_835 : Operation 7389 [1/1] (0.00ns)   --->   "%tmp_25_236 = zext i16 %tmp_24_236 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7389 'zext' 'tmp_25_236' <Predicate = true> <Delay = 0.00>
ST_835 : Operation 7390 [1/1] (0.00ns)   --->   "%lA_addr_238 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_236" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7390 'getelementptr' 'lA_addr_238' <Predicate = true> <Delay = 0.00>
ST_835 : Operation 7391 [2/2] (1.23ns)   --->   "%lA_load_237 = load float* %lA_addr_238, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7391 'load' 'lA_load_237' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 836 <SV = 430> <Delay = 7.01>
ST_836 : Operation 7392 [3/4] (6.43ns)   --->   "%tmp_29_71 = fadd float %tmp_29_70, %tmp_28_71" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7392 'fadd' 'tmp_29_71' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_836 : Operation 7393 [1/1] (1.23ns)   --->   "store float %tmp_27_219, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 220), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7393 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_836 : Operation 7394 [1/1] (1.23ns)   --->   "store float %tmp_27_220, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 221), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7394 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_836 : Operation 7395 [1/4] (6.43ns)   --->   "%tmp_27_221 = fadd float %ls_load_223, %tmp_26_221" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7395 'fadd' 'tmp_27_221' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_836 : Operation 7396 [1/4] (6.43ns)   --->   "%tmp_27_222 = fadd float %ls_load_224, %tmp_26_222" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7396 'fadd' 'tmp_27_222' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_836 : Operation 7397 [2/4] (6.43ns)   --->   "%tmp_27_223 = fadd float %ls_load_225, %tmp_26_223" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7397 'fadd' 'tmp_27_223' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_836 : Operation 7398 [2/4] (6.43ns)   --->   "%tmp_27_224 = fadd float %ls_load_226, %tmp_26_224" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7398 'fadd' 'tmp_27_224' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_836 : Operation 7399 [3/4] (6.43ns)   --->   "%tmp_27_225 = fadd float %ls_load_227, %tmp_26_225" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7399 'fadd' 'tmp_27_225' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_836 : Operation 7400 [3/4] (6.43ns)   --->   "%tmp_27_226 = fadd float %ls_load_228, %tmp_26_226" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7400 'fadd' 'tmp_27_226' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_836 : Operation 7401 [4/4] (6.43ns)   --->   "%tmp_27_227 = fadd float %ls_load_229, %tmp_26_227" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7401 'fadd' 'tmp_27_227' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_836 : Operation 7402 [4/4] (6.43ns)   --->   "%tmp_27_228 = fadd float %ls_load_230, %tmp_26_228" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7402 'fadd' 'tmp_27_228' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_836 : Operation 7403 [1/3] (7.01ns)   --->   "%tmp_26_229 = fmul float %lr_load, %lA_load_230" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7403 'fmul' 'tmp_26_229' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_836 : Operation 7404 [1/3] (7.01ns)   --->   "%tmp_28_229 = fmul float %lA_load_230, %lp_load_230" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7404 'fmul' 'tmp_28_229' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_836 : Operation 7405 [1/3] (7.01ns)   --->   "%tmp_26_230 = fmul float %lr_load, %lA_load_231" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7405 'fmul' 'tmp_26_230' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_836 : Operation 7406 [1/3] (7.01ns)   --->   "%tmp_28_230 = fmul float %lA_load_231, %lp_load_231" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7406 'fmul' 'tmp_28_230' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_836 : Operation 7407 [2/3] (7.01ns)   --->   "%tmp_26_231 = fmul float %lr_load, %lA_load_232" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7407 'fmul' 'tmp_26_231' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_836 : Operation 7408 [2/3] (7.01ns)   --->   "%tmp_28_231 = fmul float %lA_load_232, %lp_load_232" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7408 'fmul' 'tmp_28_231' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_836 : Operation 7409 [2/3] (7.01ns)   --->   "%tmp_26_232 = fmul float %lr_load, %lA_load_233" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7409 'fmul' 'tmp_26_232' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_836 : Operation 7410 [2/3] (7.01ns)   --->   "%tmp_28_232 = fmul float %lA_load_233, %lp_load_233" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7410 'fmul' 'tmp_28_232' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_836 : Operation 7411 [3/3] (7.01ns)   --->   "%tmp_26_233 = fmul float %lr_load, %lA_load_234" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7411 'fmul' 'tmp_26_233' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_836 : Operation 7412 [3/3] (7.01ns)   --->   "%tmp_28_233 = fmul float %lA_load_234, %lp_load_234" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7412 'fmul' 'tmp_28_233' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_836 : Operation 7413 [3/3] (7.01ns)   --->   "%tmp_26_234 = fmul float %lr_load, %lA_load_235" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7413 'fmul' 'tmp_26_234' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_836 : Operation 7414 [3/3] (7.01ns)   --->   "%tmp_28_234 = fmul float %lA_load_235, %lp_load_235" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7414 'fmul' 'tmp_28_234' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_836 : Operation 7415 [1/2] (1.23ns)   --->   "%lA_load_236 = load float* %lA_addr_237, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7415 'load' 'lA_load_236' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_836 : Operation 7416 [1/2] (1.23ns)   --->   "%lA_load_237 = load float* %lA_addr_238, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7416 'load' 'lA_load_237' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_836 : Operation 7417 [1/1] (0.00ns)   --->   "%tmp_24_237 = or i16 %tmp_19, 238" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7417 'or' 'tmp_24_237' <Predicate = true> <Delay = 0.00>
ST_836 : Operation 7418 [1/1] (0.00ns)   --->   "%tmp_25_237 = zext i16 %tmp_24_237 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7418 'zext' 'tmp_25_237' <Predicate = true> <Delay = 0.00>
ST_836 : Operation 7419 [1/1] (0.00ns)   --->   "%lA_addr_239 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_237" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7419 'getelementptr' 'lA_addr_239' <Predicate = true> <Delay = 0.00>
ST_836 : Operation 7420 [2/2] (1.23ns)   --->   "%lA_load_238 = load float* %lA_addr_239, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7420 'load' 'lA_load_238' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_836 : Operation 7421 [1/1] (0.00ns)   --->   "%tmp_24_238 = or i16 %tmp_19, 239" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7421 'or' 'tmp_24_238' <Predicate = true> <Delay = 0.00>
ST_836 : Operation 7422 [1/1] (0.00ns)   --->   "%tmp_25_238 = zext i16 %tmp_24_238 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7422 'zext' 'tmp_25_238' <Predicate = true> <Delay = 0.00>
ST_836 : Operation 7423 [1/1] (0.00ns)   --->   "%lA_addr_240 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_238" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7423 'getelementptr' 'lA_addr_240' <Predicate = true> <Delay = 0.00>
ST_836 : Operation 7424 [2/2] (1.23ns)   --->   "%lA_load_239 = load float* %lA_addr_240, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7424 'load' 'lA_load_239' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 837 <SV = 431> <Delay = 7.01>
ST_837 : Operation 7425 [2/4] (6.43ns)   --->   "%tmp_29_71 = fadd float %tmp_29_70, %tmp_28_71" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7425 'fadd' 'tmp_29_71' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_837 : Operation 7426 [1/1] (1.23ns)   --->   "store float %tmp_27_221, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 222), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7426 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_837 : Operation 7427 [1/1] (1.23ns)   --->   "store float %tmp_27_222, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 223), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7427 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_837 : Operation 7428 [1/4] (6.43ns)   --->   "%tmp_27_223 = fadd float %ls_load_225, %tmp_26_223" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7428 'fadd' 'tmp_27_223' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_837 : Operation 7429 [1/4] (6.43ns)   --->   "%tmp_27_224 = fadd float %ls_load_226, %tmp_26_224" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7429 'fadd' 'tmp_27_224' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_837 : Operation 7430 [2/4] (6.43ns)   --->   "%tmp_27_225 = fadd float %ls_load_227, %tmp_26_225" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7430 'fadd' 'tmp_27_225' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_837 : Operation 7431 [2/4] (6.43ns)   --->   "%tmp_27_226 = fadd float %ls_load_228, %tmp_26_226" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7431 'fadd' 'tmp_27_226' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_837 : Operation 7432 [3/4] (6.43ns)   --->   "%tmp_27_227 = fadd float %ls_load_229, %tmp_26_227" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7432 'fadd' 'tmp_27_227' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_837 : Operation 7433 [3/4] (6.43ns)   --->   "%tmp_27_228 = fadd float %ls_load_230, %tmp_26_228" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7433 'fadd' 'tmp_27_228' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_837 : Operation 7434 [4/4] (6.43ns)   --->   "%tmp_27_229 = fadd float %ls_load_231, %tmp_26_229" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7434 'fadd' 'tmp_27_229' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_837 : Operation 7435 [4/4] (6.43ns)   --->   "%tmp_27_230 = fadd float %ls_load_232, %tmp_26_230" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7435 'fadd' 'tmp_27_230' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_837 : Operation 7436 [1/3] (7.01ns)   --->   "%tmp_26_231 = fmul float %lr_load, %lA_load_232" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7436 'fmul' 'tmp_26_231' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_837 : Operation 7437 [1/3] (7.01ns)   --->   "%tmp_28_231 = fmul float %lA_load_232, %lp_load_232" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7437 'fmul' 'tmp_28_231' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_837 : Operation 7438 [1/3] (7.01ns)   --->   "%tmp_26_232 = fmul float %lr_load, %lA_load_233" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7438 'fmul' 'tmp_26_232' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_837 : Operation 7439 [1/3] (7.01ns)   --->   "%tmp_28_232 = fmul float %lA_load_233, %lp_load_233" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7439 'fmul' 'tmp_28_232' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_837 : Operation 7440 [2/3] (7.01ns)   --->   "%tmp_26_233 = fmul float %lr_load, %lA_load_234" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7440 'fmul' 'tmp_26_233' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_837 : Operation 7441 [2/3] (7.01ns)   --->   "%tmp_28_233 = fmul float %lA_load_234, %lp_load_234" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7441 'fmul' 'tmp_28_233' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_837 : Operation 7442 [2/3] (7.01ns)   --->   "%tmp_26_234 = fmul float %lr_load, %lA_load_235" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7442 'fmul' 'tmp_26_234' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_837 : Operation 7443 [2/3] (7.01ns)   --->   "%tmp_28_234 = fmul float %lA_load_235, %lp_load_235" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7443 'fmul' 'tmp_28_234' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_837 : Operation 7444 [3/3] (7.01ns)   --->   "%tmp_26_235 = fmul float %lr_load, %lA_load_236" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7444 'fmul' 'tmp_26_235' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_837 : Operation 7445 [3/3] (7.01ns)   --->   "%tmp_28_235 = fmul float %lA_load_236, %lp_load_236" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7445 'fmul' 'tmp_28_235' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_837 : Operation 7446 [3/3] (7.01ns)   --->   "%tmp_26_236 = fmul float %lr_load, %lA_load_237" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7446 'fmul' 'tmp_26_236' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_837 : Operation 7447 [3/3] (7.01ns)   --->   "%tmp_28_236 = fmul float %lA_load_237, %lp_load_237" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7447 'fmul' 'tmp_28_236' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_837 : Operation 7448 [1/2] (1.23ns)   --->   "%lA_load_238 = load float* %lA_addr_239, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7448 'load' 'lA_load_238' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_837 : Operation 7449 [1/2] (1.23ns)   --->   "%lA_load_239 = load float* %lA_addr_240, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7449 'load' 'lA_load_239' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_837 : Operation 7450 [1/1] (0.00ns)   --->   "%tmp_24_239 = or i16 %tmp_19, 240" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7450 'or' 'tmp_24_239' <Predicate = true> <Delay = 0.00>
ST_837 : Operation 7451 [1/1] (0.00ns)   --->   "%tmp_25_239 = zext i16 %tmp_24_239 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7451 'zext' 'tmp_25_239' <Predicate = true> <Delay = 0.00>
ST_837 : Operation 7452 [1/1] (0.00ns)   --->   "%lA_addr_241 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_239" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7452 'getelementptr' 'lA_addr_241' <Predicate = true> <Delay = 0.00>
ST_837 : Operation 7453 [2/2] (1.23ns)   --->   "%lA_load_240 = load float* %lA_addr_241, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7453 'load' 'lA_load_240' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_837 : Operation 7454 [1/1] (0.00ns)   --->   "%tmp_24_240 = or i16 %tmp_19, 241" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7454 'or' 'tmp_24_240' <Predicate = true> <Delay = 0.00>
ST_837 : Operation 7455 [1/1] (0.00ns)   --->   "%tmp_25_240 = zext i16 %tmp_24_240 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7455 'zext' 'tmp_25_240' <Predicate = true> <Delay = 0.00>
ST_837 : Operation 7456 [1/1] (0.00ns)   --->   "%lA_addr_242 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_240" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7456 'getelementptr' 'lA_addr_242' <Predicate = true> <Delay = 0.00>
ST_837 : Operation 7457 [2/2] (1.23ns)   --->   "%lA_load_241 = load float* %lA_addr_242, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7457 'load' 'lA_load_241' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 838 <SV = 432> <Delay = 7.01>
ST_838 : Operation 7458 [1/4] (6.43ns)   --->   "%tmp_29_71 = fadd float %tmp_29_70, %tmp_28_71" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7458 'fadd' 'tmp_29_71' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_838 : Operation 7459 [1/1] (1.23ns)   --->   "store float %tmp_27_223, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 224), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7459 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_838 : Operation 7460 [1/1] (1.23ns)   --->   "store float %tmp_27_224, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 225), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7460 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_838 : Operation 7461 [1/4] (6.43ns)   --->   "%tmp_27_225 = fadd float %ls_load_227, %tmp_26_225" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7461 'fadd' 'tmp_27_225' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_838 : Operation 7462 [1/4] (6.43ns)   --->   "%tmp_27_226 = fadd float %ls_load_228, %tmp_26_226" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7462 'fadd' 'tmp_27_226' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_838 : Operation 7463 [2/4] (6.43ns)   --->   "%tmp_27_227 = fadd float %ls_load_229, %tmp_26_227" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7463 'fadd' 'tmp_27_227' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_838 : Operation 7464 [2/4] (6.43ns)   --->   "%tmp_27_228 = fadd float %ls_load_230, %tmp_26_228" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7464 'fadd' 'tmp_27_228' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_838 : Operation 7465 [3/4] (6.43ns)   --->   "%tmp_27_229 = fadd float %ls_load_231, %tmp_26_229" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7465 'fadd' 'tmp_27_229' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_838 : Operation 7466 [3/4] (6.43ns)   --->   "%tmp_27_230 = fadd float %ls_load_232, %tmp_26_230" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7466 'fadd' 'tmp_27_230' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_838 : Operation 7467 [4/4] (6.43ns)   --->   "%tmp_27_231 = fadd float %ls_load_233, %tmp_26_231" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7467 'fadd' 'tmp_27_231' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_838 : Operation 7468 [4/4] (6.43ns)   --->   "%tmp_27_232 = fadd float %ls_load_234, %tmp_26_232" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7468 'fadd' 'tmp_27_232' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_838 : Operation 7469 [1/3] (7.01ns)   --->   "%tmp_26_233 = fmul float %lr_load, %lA_load_234" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7469 'fmul' 'tmp_26_233' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_838 : Operation 7470 [1/3] (7.01ns)   --->   "%tmp_28_233 = fmul float %lA_load_234, %lp_load_234" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7470 'fmul' 'tmp_28_233' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_838 : Operation 7471 [1/3] (7.01ns)   --->   "%tmp_26_234 = fmul float %lr_load, %lA_load_235" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7471 'fmul' 'tmp_26_234' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_838 : Operation 7472 [1/3] (7.01ns)   --->   "%tmp_28_234 = fmul float %lA_load_235, %lp_load_235" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7472 'fmul' 'tmp_28_234' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_838 : Operation 7473 [2/3] (7.01ns)   --->   "%tmp_26_235 = fmul float %lr_load, %lA_load_236" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7473 'fmul' 'tmp_26_235' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_838 : Operation 7474 [2/3] (7.01ns)   --->   "%tmp_28_235 = fmul float %lA_load_236, %lp_load_236" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7474 'fmul' 'tmp_28_235' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_838 : Operation 7475 [2/3] (7.01ns)   --->   "%tmp_26_236 = fmul float %lr_load, %lA_load_237" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7475 'fmul' 'tmp_26_236' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_838 : Operation 7476 [2/3] (7.01ns)   --->   "%tmp_28_236 = fmul float %lA_load_237, %lp_load_237" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7476 'fmul' 'tmp_28_236' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_838 : Operation 7477 [3/3] (7.01ns)   --->   "%tmp_26_237 = fmul float %lr_load, %lA_load_238" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7477 'fmul' 'tmp_26_237' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_838 : Operation 7478 [3/3] (7.01ns)   --->   "%tmp_28_237 = fmul float %lA_load_238, %lp_load_238" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7478 'fmul' 'tmp_28_237' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_838 : Operation 7479 [3/3] (7.01ns)   --->   "%tmp_26_238 = fmul float %lr_load, %lA_load_239" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7479 'fmul' 'tmp_26_238' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_838 : Operation 7480 [3/3] (7.01ns)   --->   "%tmp_28_238 = fmul float %lA_load_239, %lp_load_239" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7480 'fmul' 'tmp_28_238' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_838 : Operation 7481 [1/2] (1.23ns)   --->   "%lA_load_240 = load float* %lA_addr_241, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7481 'load' 'lA_load_240' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_838 : Operation 7482 [1/2] (1.23ns)   --->   "%lA_load_241 = load float* %lA_addr_242, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7482 'load' 'lA_load_241' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_838 : Operation 7483 [1/1] (0.00ns)   --->   "%tmp_24_241 = or i16 %tmp_19, 242" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7483 'or' 'tmp_24_241' <Predicate = true> <Delay = 0.00>
ST_838 : Operation 7484 [1/1] (0.00ns)   --->   "%tmp_25_241 = zext i16 %tmp_24_241 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7484 'zext' 'tmp_25_241' <Predicate = true> <Delay = 0.00>
ST_838 : Operation 7485 [1/1] (0.00ns)   --->   "%lA_addr_243 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_241" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7485 'getelementptr' 'lA_addr_243' <Predicate = true> <Delay = 0.00>
ST_838 : Operation 7486 [2/2] (1.23ns)   --->   "%lA_load_242 = load float* %lA_addr_243, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7486 'load' 'lA_load_242' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_838 : Operation 7487 [1/1] (0.00ns)   --->   "%tmp_24_242 = or i16 %tmp_19, 243" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7487 'or' 'tmp_24_242' <Predicate = true> <Delay = 0.00>
ST_838 : Operation 7488 [1/1] (0.00ns)   --->   "%tmp_25_242 = zext i16 %tmp_24_242 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7488 'zext' 'tmp_25_242' <Predicate = true> <Delay = 0.00>
ST_838 : Operation 7489 [1/1] (0.00ns)   --->   "%lA_addr_244 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_242" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7489 'getelementptr' 'lA_addr_244' <Predicate = true> <Delay = 0.00>
ST_838 : Operation 7490 [2/2] (1.23ns)   --->   "%lA_load_243 = load float* %lA_addr_244, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7490 'load' 'lA_load_243' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 839 <SV = 433> <Delay = 7.01>
ST_839 : Operation 7491 [4/4] (6.43ns)   --->   "%tmp_29_72 = fadd float %tmp_29_71, %tmp_28_72" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7491 'fadd' 'tmp_29_72' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_839 : Operation 7492 [1/1] (1.23ns)   --->   "store float %tmp_27_225, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 226), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7492 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_839 : Operation 7493 [1/1] (1.23ns)   --->   "store float %tmp_27_226, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 227), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7493 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_839 : Operation 7494 [1/4] (6.43ns)   --->   "%tmp_27_227 = fadd float %ls_load_229, %tmp_26_227" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7494 'fadd' 'tmp_27_227' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_839 : Operation 7495 [1/4] (6.43ns)   --->   "%tmp_27_228 = fadd float %ls_load_230, %tmp_26_228" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7495 'fadd' 'tmp_27_228' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_839 : Operation 7496 [2/4] (6.43ns)   --->   "%tmp_27_229 = fadd float %ls_load_231, %tmp_26_229" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7496 'fadd' 'tmp_27_229' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_839 : Operation 7497 [2/4] (6.43ns)   --->   "%tmp_27_230 = fadd float %ls_load_232, %tmp_26_230" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7497 'fadd' 'tmp_27_230' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_839 : Operation 7498 [3/4] (6.43ns)   --->   "%tmp_27_231 = fadd float %ls_load_233, %tmp_26_231" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7498 'fadd' 'tmp_27_231' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_839 : Operation 7499 [3/4] (6.43ns)   --->   "%tmp_27_232 = fadd float %ls_load_234, %tmp_26_232" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7499 'fadd' 'tmp_27_232' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_839 : Operation 7500 [4/4] (6.43ns)   --->   "%tmp_27_233 = fadd float %ls_load_235, %tmp_26_233" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7500 'fadd' 'tmp_27_233' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_839 : Operation 7501 [4/4] (6.43ns)   --->   "%tmp_27_234 = fadd float %ls_load_236, %tmp_26_234" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7501 'fadd' 'tmp_27_234' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_839 : Operation 7502 [1/3] (7.01ns)   --->   "%tmp_26_235 = fmul float %lr_load, %lA_load_236" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7502 'fmul' 'tmp_26_235' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_839 : Operation 7503 [1/3] (7.01ns)   --->   "%tmp_28_235 = fmul float %lA_load_236, %lp_load_236" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7503 'fmul' 'tmp_28_235' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_839 : Operation 7504 [1/3] (7.01ns)   --->   "%tmp_26_236 = fmul float %lr_load, %lA_load_237" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7504 'fmul' 'tmp_26_236' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_839 : Operation 7505 [1/3] (7.01ns)   --->   "%tmp_28_236 = fmul float %lA_load_237, %lp_load_237" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7505 'fmul' 'tmp_28_236' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_839 : Operation 7506 [2/3] (7.01ns)   --->   "%tmp_26_237 = fmul float %lr_load, %lA_load_238" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7506 'fmul' 'tmp_26_237' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_839 : Operation 7507 [2/3] (7.01ns)   --->   "%tmp_28_237 = fmul float %lA_load_238, %lp_load_238" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7507 'fmul' 'tmp_28_237' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_839 : Operation 7508 [2/3] (7.01ns)   --->   "%tmp_26_238 = fmul float %lr_load, %lA_load_239" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7508 'fmul' 'tmp_26_238' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_839 : Operation 7509 [2/3] (7.01ns)   --->   "%tmp_28_238 = fmul float %lA_load_239, %lp_load_239" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7509 'fmul' 'tmp_28_238' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_839 : Operation 7510 [3/3] (7.01ns)   --->   "%tmp_26_239 = fmul float %lr_load, %lA_load_240" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7510 'fmul' 'tmp_26_239' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_839 : Operation 7511 [3/3] (7.01ns)   --->   "%tmp_28_239 = fmul float %lA_load_240, %lp_load_240" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7511 'fmul' 'tmp_28_239' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_839 : Operation 7512 [3/3] (7.01ns)   --->   "%tmp_26_240 = fmul float %lr_load, %lA_load_241" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7512 'fmul' 'tmp_26_240' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_839 : Operation 7513 [3/3] (7.01ns)   --->   "%tmp_28_240 = fmul float %lA_load_241, %lp_load_241" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7513 'fmul' 'tmp_28_240' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_839 : Operation 7514 [1/2] (1.23ns)   --->   "%lA_load_242 = load float* %lA_addr_243, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7514 'load' 'lA_load_242' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_839 : Operation 7515 [1/2] (1.23ns)   --->   "%lA_load_243 = load float* %lA_addr_244, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7515 'load' 'lA_load_243' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_839 : Operation 7516 [1/1] (0.00ns)   --->   "%tmp_24_243 = or i16 %tmp_19, 244" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7516 'or' 'tmp_24_243' <Predicate = true> <Delay = 0.00>
ST_839 : Operation 7517 [1/1] (0.00ns)   --->   "%tmp_25_243 = zext i16 %tmp_24_243 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7517 'zext' 'tmp_25_243' <Predicate = true> <Delay = 0.00>
ST_839 : Operation 7518 [1/1] (0.00ns)   --->   "%lA_addr_245 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_243" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7518 'getelementptr' 'lA_addr_245' <Predicate = true> <Delay = 0.00>
ST_839 : Operation 7519 [2/2] (1.23ns)   --->   "%lA_load_244 = load float* %lA_addr_245, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7519 'load' 'lA_load_244' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_839 : Operation 7520 [1/1] (0.00ns)   --->   "%tmp_24_244 = or i16 %tmp_19, 245" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7520 'or' 'tmp_24_244' <Predicate = true> <Delay = 0.00>
ST_839 : Operation 7521 [1/1] (0.00ns)   --->   "%tmp_25_244 = zext i16 %tmp_24_244 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7521 'zext' 'tmp_25_244' <Predicate = true> <Delay = 0.00>
ST_839 : Operation 7522 [1/1] (0.00ns)   --->   "%lA_addr_246 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_244" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7522 'getelementptr' 'lA_addr_246' <Predicate = true> <Delay = 0.00>
ST_839 : Operation 7523 [2/2] (1.23ns)   --->   "%lA_load_245 = load float* %lA_addr_246, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7523 'load' 'lA_load_245' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 840 <SV = 434> <Delay = 7.01>
ST_840 : Operation 7524 [3/4] (6.43ns)   --->   "%tmp_29_72 = fadd float %tmp_29_71, %tmp_28_72" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7524 'fadd' 'tmp_29_72' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_840 : Operation 7525 [1/1] (1.23ns)   --->   "store float %tmp_27_227, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 228), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7525 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_840 : Operation 7526 [1/1] (1.23ns)   --->   "store float %tmp_27_228, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 229), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7526 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_840 : Operation 7527 [1/4] (6.43ns)   --->   "%tmp_27_229 = fadd float %ls_load_231, %tmp_26_229" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7527 'fadd' 'tmp_27_229' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_840 : Operation 7528 [1/4] (6.43ns)   --->   "%tmp_27_230 = fadd float %ls_load_232, %tmp_26_230" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7528 'fadd' 'tmp_27_230' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_840 : Operation 7529 [2/4] (6.43ns)   --->   "%tmp_27_231 = fadd float %ls_load_233, %tmp_26_231" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7529 'fadd' 'tmp_27_231' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_840 : Operation 7530 [2/4] (6.43ns)   --->   "%tmp_27_232 = fadd float %ls_load_234, %tmp_26_232" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7530 'fadd' 'tmp_27_232' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_840 : Operation 7531 [3/4] (6.43ns)   --->   "%tmp_27_233 = fadd float %ls_load_235, %tmp_26_233" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7531 'fadd' 'tmp_27_233' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_840 : Operation 7532 [3/4] (6.43ns)   --->   "%tmp_27_234 = fadd float %ls_load_236, %tmp_26_234" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7532 'fadd' 'tmp_27_234' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_840 : Operation 7533 [4/4] (6.43ns)   --->   "%tmp_27_235 = fadd float %ls_load_237, %tmp_26_235" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7533 'fadd' 'tmp_27_235' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_840 : Operation 7534 [4/4] (6.43ns)   --->   "%tmp_27_236 = fadd float %ls_load_238, %tmp_26_236" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7534 'fadd' 'tmp_27_236' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_840 : Operation 7535 [1/3] (7.01ns)   --->   "%tmp_26_237 = fmul float %lr_load, %lA_load_238" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7535 'fmul' 'tmp_26_237' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_840 : Operation 7536 [1/3] (7.01ns)   --->   "%tmp_28_237 = fmul float %lA_load_238, %lp_load_238" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7536 'fmul' 'tmp_28_237' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_840 : Operation 7537 [1/3] (7.01ns)   --->   "%tmp_26_238 = fmul float %lr_load, %lA_load_239" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7537 'fmul' 'tmp_26_238' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_840 : Operation 7538 [1/3] (7.01ns)   --->   "%tmp_28_238 = fmul float %lA_load_239, %lp_load_239" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7538 'fmul' 'tmp_28_238' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_840 : Operation 7539 [2/3] (7.01ns)   --->   "%tmp_26_239 = fmul float %lr_load, %lA_load_240" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7539 'fmul' 'tmp_26_239' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_840 : Operation 7540 [2/3] (7.01ns)   --->   "%tmp_28_239 = fmul float %lA_load_240, %lp_load_240" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7540 'fmul' 'tmp_28_239' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_840 : Operation 7541 [2/3] (7.01ns)   --->   "%tmp_26_240 = fmul float %lr_load, %lA_load_241" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7541 'fmul' 'tmp_26_240' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_840 : Operation 7542 [2/3] (7.01ns)   --->   "%tmp_28_240 = fmul float %lA_load_241, %lp_load_241" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7542 'fmul' 'tmp_28_240' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_840 : Operation 7543 [3/3] (7.01ns)   --->   "%tmp_26_241 = fmul float %lr_load, %lA_load_242" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7543 'fmul' 'tmp_26_241' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_840 : Operation 7544 [3/3] (7.01ns)   --->   "%tmp_28_241 = fmul float %lA_load_242, %lp_load_242" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7544 'fmul' 'tmp_28_241' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_840 : Operation 7545 [3/3] (7.01ns)   --->   "%tmp_26_242 = fmul float %lr_load, %lA_load_243" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7545 'fmul' 'tmp_26_242' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_840 : Operation 7546 [3/3] (7.01ns)   --->   "%tmp_28_242 = fmul float %lA_load_243, %lp_load_243" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7546 'fmul' 'tmp_28_242' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_840 : Operation 7547 [1/2] (1.23ns)   --->   "%lA_load_244 = load float* %lA_addr_245, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7547 'load' 'lA_load_244' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_840 : Operation 7548 [1/2] (1.23ns)   --->   "%lA_load_245 = load float* %lA_addr_246, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7548 'load' 'lA_load_245' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_840 : Operation 7549 [1/1] (0.00ns)   --->   "%tmp_24_245 = or i16 %tmp_19, 246" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7549 'or' 'tmp_24_245' <Predicate = true> <Delay = 0.00>
ST_840 : Operation 7550 [1/1] (0.00ns)   --->   "%tmp_25_245 = zext i16 %tmp_24_245 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7550 'zext' 'tmp_25_245' <Predicate = true> <Delay = 0.00>
ST_840 : Operation 7551 [1/1] (0.00ns)   --->   "%lA_addr_247 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_245" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7551 'getelementptr' 'lA_addr_247' <Predicate = true> <Delay = 0.00>
ST_840 : Operation 7552 [2/2] (1.23ns)   --->   "%lA_load_246 = load float* %lA_addr_247, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7552 'load' 'lA_load_246' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_840 : Operation 7553 [1/1] (0.00ns)   --->   "%tmp_24_246 = or i16 %tmp_19, 247" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7553 'or' 'tmp_24_246' <Predicate = true> <Delay = 0.00>
ST_840 : Operation 7554 [1/1] (0.00ns)   --->   "%tmp_25_246 = zext i16 %tmp_24_246 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7554 'zext' 'tmp_25_246' <Predicate = true> <Delay = 0.00>
ST_840 : Operation 7555 [1/1] (0.00ns)   --->   "%lA_addr_248 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_246" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7555 'getelementptr' 'lA_addr_248' <Predicate = true> <Delay = 0.00>
ST_840 : Operation 7556 [2/2] (1.23ns)   --->   "%lA_load_247 = load float* %lA_addr_248, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7556 'load' 'lA_load_247' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 841 <SV = 435> <Delay = 7.01>
ST_841 : Operation 7557 [2/4] (6.43ns)   --->   "%tmp_29_72 = fadd float %tmp_29_71, %tmp_28_72" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7557 'fadd' 'tmp_29_72' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_841 : Operation 7558 [1/1] (1.23ns)   --->   "store float %tmp_27_229, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 230), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7558 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_841 : Operation 7559 [1/1] (1.23ns)   --->   "store float %tmp_27_230, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 231), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7559 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_841 : Operation 7560 [1/4] (6.43ns)   --->   "%tmp_27_231 = fadd float %ls_load_233, %tmp_26_231" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7560 'fadd' 'tmp_27_231' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_841 : Operation 7561 [1/4] (6.43ns)   --->   "%tmp_27_232 = fadd float %ls_load_234, %tmp_26_232" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7561 'fadd' 'tmp_27_232' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_841 : Operation 7562 [2/4] (6.43ns)   --->   "%tmp_27_233 = fadd float %ls_load_235, %tmp_26_233" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7562 'fadd' 'tmp_27_233' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_841 : Operation 7563 [2/4] (6.43ns)   --->   "%tmp_27_234 = fadd float %ls_load_236, %tmp_26_234" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7563 'fadd' 'tmp_27_234' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_841 : Operation 7564 [3/4] (6.43ns)   --->   "%tmp_27_235 = fadd float %ls_load_237, %tmp_26_235" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7564 'fadd' 'tmp_27_235' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_841 : Operation 7565 [3/4] (6.43ns)   --->   "%tmp_27_236 = fadd float %ls_load_238, %tmp_26_236" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7565 'fadd' 'tmp_27_236' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_841 : Operation 7566 [4/4] (6.43ns)   --->   "%tmp_27_237 = fadd float %ls_load_239, %tmp_26_237" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7566 'fadd' 'tmp_27_237' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_841 : Operation 7567 [4/4] (6.43ns)   --->   "%tmp_27_238 = fadd float %ls_load_240, %tmp_26_238" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7567 'fadd' 'tmp_27_238' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_841 : Operation 7568 [1/3] (7.01ns)   --->   "%tmp_26_239 = fmul float %lr_load, %lA_load_240" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7568 'fmul' 'tmp_26_239' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_841 : Operation 7569 [1/3] (7.01ns)   --->   "%tmp_28_239 = fmul float %lA_load_240, %lp_load_240" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7569 'fmul' 'tmp_28_239' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_841 : Operation 7570 [1/3] (7.01ns)   --->   "%tmp_26_240 = fmul float %lr_load, %lA_load_241" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7570 'fmul' 'tmp_26_240' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_841 : Operation 7571 [1/3] (7.01ns)   --->   "%tmp_28_240 = fmul float %lA_load_241, %lp_load_241" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7571 'fmul' 'tmp_28_240' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_841 : Operation 7572 [2/3] (7.01ns)   --->   "%tmp_26_241 = fmul float %lr_load, %lA_load_242" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7572 'fmul' 'tmp_26_241' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_841 : Operation 7573 [2/3] (7.01ns)   --->   "%tmp_28_241 = fmul float %lA_load_242, %lp_load_242" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7573 'fmul' 'tmp_28_241' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_841 : Operation 7574 [2/3] (7.01ns)   --->   "%tmp_26_242 = fmul float %lr_load, %lA_load_243" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7574 'fmul' 'tmp_26_242' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_841 : Operation 7575 [2/3] (7.01ns)   --->   "%tmp_28_242 = fmul float %lA_load_243, %lp_load_243" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7575 'fmul' 'tmp_28_242' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_841 : Operation 7576 [3/3] (7.01ns)   --->   "%tmp_26_243 = fmul float %lr_load, %lA_load_244" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7576 'fmul' 'tmp_26_243' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_841 : Operation 7577 [3/3] (7.01ns)   --->   "%tmp_28_243 = fmul float %lA_load_244, %lp_load_244" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7577 'fmul' 'tmp_28_243' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_841 : Operation 7578 [3/3] (7.01ns)   --->   "%tmp_26_244 = fmul float %lr_load, %lA_load_245" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7578 'fmul' 'tmp_26_244' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_841 : Operation 7579 [3/3] (7.01ns)   --->   "%tmp_28_244 = fmul float %lA_load_245, %lp_load_245" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7579 'fmul' 'tmp_28_244' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_841 : Operation 7580 [1/2] (1.23ns)   --->   "%lA_load_246 = load float* %lA_addr_247, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7580 'load' 'lA_load_246' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_841 : Operation 7581 [1/2] (1.23ns)   --->   "%lA_load_247 = load float* %lA_addr_248, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7581 'load' 'lA_load_247' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_841 : Operation 7582 [1/1] (0.00ns)   --->   "%tmp_24_247 = or i16 %tmp_19, 248" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7582 'or' 'tmp_24_247' <Predicate = true> <Delay = 0.00>
ST_841 : Operation 7583 [1/1] (0.00ns)   --->   "%tmp_25_247 = zext i16 %tmp_24_247 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7583 'zext' 'tmp_25_247' <Predicate = true> <Delay = 0.00>
ST_841 : Operation 7584 [1/1] (0.00ns)   --->   "%lA_addr_249 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_247" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7584 'getelementptr' 'lA_addr_249' <Predicate = true> <Delay = 0.00>
ST_841 : Operation 7585 [2/2] (1.23ns)   --->   "%lA_load_248 = load float* %lA_addr_249, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7585 'load' 'lA_load_248' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_841 : Operation 7586 [1/1] (0.00ns)   --->   "%tmp_24_248 = or i16 %tmp_19, 249" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7586 'or' 'tmp_24_248' <Predicate = true> <Delay = 0.00>
ST_841 : Operation 7587 [1/1] (0.00ns)   --->   "%tmp_25_248 = zext i16 %tmp_24_248 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7587 'zext' 'tmp_25_248' <Predicate = true> <Delay = 0.00>
ST_841 : Operation 7588 [1/1] (0.00ns)   --->   "%lA_addr_250 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_248" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7588 'getelementptr' 'lA_addr_250' <Predicate = true> <Delay = 0.00>
ST_841 : Operation 7589 [2/2] (1.23ns)   --->   "%lA_load_249 = load float* %lA_addr_250, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7589 'load' 'lA_load_249' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 842 <SV = 436> <Delay = 7.01>
ST_842 : Operation 7590 [1/4] (6.43ns)   --->   "%tmp_29_72 = fadd float %tmp_29_71, %tmp_28_72" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7590 'fadd' 'tmp_29_72' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_842 : Operation 7591 [1/1] (1.23ns)   --->   "store float %tmp_27_231, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 232), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7591 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_842 : Operation 7592 [1/1] (1.23ns)   --->   "store float %tmp_27_232, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 233), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7592 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_842 : Operation 7593 [1/4] (6.43ns)   --->   "%tmp_27_233 = fadd float %ls_load_235, %tmp_26_233" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7593 'fadd' 'tmp_27_233' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_842 : Operation 7594 [1/4] (6.43ns)   --->   "%tmp_27_234 = fadd float %ls_load_236, %tmp_26_234" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7594 'fadd' 'tmp_27_234' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_842 : Operation 7595 [2/4] (6.43ns)   --->   "%tmp_27_235 = fadd float %ls_load_237, %tmp_26_235" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7595 'fadd' 'tmp_27_235' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_842 : Operation 7596 [2/4] (6.43ns)   --->   "%tmp_27_236 = fadd float %ls_load_238, %tmp_26_236" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7596 'fadd' 'tmp_27_236' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_842 : Operation 7597 [3/4] (6.43ns)   --->   "%tmp_27_237 = fadd float %ls_load_239, %tmp_26_237" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7597 'fadd' 'tmp_27_237' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_842 : Operation 7598 [3/4] (6.43ns)   --->   "%tmp_27_238 = fadd float %ls_load_240, %tmp_26_238" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7598 'fadd' 'tmp_27_238' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_842 : Operation 7599 [4/4] (6.43ns)   --->   "%tmp_27_239 = fadd float %ls_load_241, %tmp_26_239" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7599 'fadd' 'tmp_27_239' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_842 : Operation 7600 [4/4] (6.43ns)   --->   "%tmp_27_240 = fadd float %ls_load_242, %tmp_26_240" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7600 'fadd' 'tmp_27_240' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_842 : Operation 7601 [1/3] (7.01ns)   --->   "%tmp_26_241 = fmul float %lr_load, %lA_load_242" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7601 'fmul' 'tmp_26_241' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_842 : Operation 7602 [1/3] (7.01ns)   --->   "%tmp_28_241 = fmul float %lA_load_242, %lp_load_242" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7602 'fmul' 'tmp_28_241' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_842 : Operation 7603 [1/3] (7.01ns)   --->   "%tmp_26_242 = fmul float %lr_load, %lA_load_243" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7603 'fmul' 'tmp_26_242' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_842 : Operation 7604 [1/3] (7.01ns)   --->   "%tmp_28_242 = fmul float %lA_load_243, %lp_load_243" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7604 'fmul' 'tmp_28_242' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_842 : Operation 7605 [2/3] (7.01ns)   --->   "%tmp_26_243 = fmul float %lr_load, %lA_load_244" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7605 'fmul' 'tmp_26_243' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_842 : Operation 7606 [2/3] (7.01ns)   --->   "%tmp_28_243 = fmul float %lA_load_244, %lp_load_244" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7606 'fmul' 'tmp_28_243' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_842 : Operation 7607 [2/3] (7.01ns)   --->   "%tmp_26_244 = fmul float %lr_load, %lA_load_245" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7607 'fmul' 'tmp_26_244' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_842 : Operation 7608 [2/3] (7.01ns)   --->   "%tmp_28_244 = fmul float %lA_load_245, %lp_load_245" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7608 'fmul' 'tmp_28_244' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_842 : Operation 7609 [3/3] (7.01ns)   --->   "%tmp_26_245 = fmul float %lr_load, %lA_load_246" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7609 'fmul' 'tmp_26_245' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_842 : Operation 7610 [3/3] (7.01ns)   --->   "%tmp_28_245 = fmul float %lA_load_246, %lp_load_246" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7610 'fmul' 'tmp_28_245' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_842 : Operation 7611 [3/3] (7.01ns)   --->   "%tmp_26_246 = fmul float %lr_load, %lA_load_247" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7611 'fmul' 'tmp_26_246' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_842 : Operation 7612 [3/3] (7.01ns)   --->   "%tmp_28_246 = fmul float %lA_load_247, %lp_load_247" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7612 'fmul' 'tmp_28_246' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_842 : Operation 7613 [1/2] (1.23ns)   --->   "%lA_load_248 = load float* %lA_addr_249, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7613 'load' 'lA_load_248' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_842 : Operation 7614 [1/2] (1.23ns)   --->   "%lA_load_249 = load float* %lA_addr_250, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7614 'load' 'lA_load_249' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_842 : Operation 7615 [1/1] (0.00ns)   --->   "%tmp_24_249 = or i16 %tmp_19, 250" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7615 'or' 'tmp_24_249' <Predicate = true> <Delay = 0.00>
ST_842 : Operation 7616 [1/1] (0.00ns)   --->   "%tmp_25_249 = zext i16 %tmp_24_249 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7616 'zext' 'tmp_25_249' <Predicate = true> <Delay = 0.00>
ST_842 : Operation 7617 [1/1] (0.00ns)   --->   "%lA_addr_251 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_249" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7617 'getelementptr' 'lA_addr_251' <Predicate = true> <Delay = 0.00>
ST_842 : Operation 7618 [2/2] (1.23ns)   --->   "%lA_load_250 = load float* %lA_addr_251, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7618 'load' 'lA_load_250' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_842 : Operation 7619 [1/1] (0.00ns)   --->   "%tmp_24_250 = or i16 %tmp_19, 251" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7619 'or' 'tmp_24_250' <Predicate = true> <Delay = 0.00>
ST_842 : Operation 7620 [1/1] (0.00ns)   --->   "%tmp_25_250 = zext i16 %tmp_24_250 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7620 'zext' 'tmp_25_250' <Predicate = true> <Delay = 0.00>
ST_842 : Operation 7621 [1/1] (0.00ns)   --->   "%lA_addr_252 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_250" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7621 'getelementptr' 'lA_addr_252' <Predicate = true> <Delay = 0.00>
ST_842 : Operation 7622 [2/2] (1.23ns)   --->   "%lA_load_251 = load float* %lA_addr_252, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7622 'load' 'lA_load_251' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 843 <SV = 437> <Delay = 7.01>
ST_843 : Operation 7623 [4/4] (6.43ns)   --->   "%tmp_29_73 = fadd float %tmp_29_72, %tmp_28_73" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7623 'fadd' 'tmp_29_73' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_843 : Operation 7624 [1/1] (1.23ns)   --->   "store float %tmp_27_233, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 234), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7624 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_843 : Operation 7625 [1/1] (1.23ns)   --->   "store float %tmp_27_234, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 235), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7625 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_843 : Operation 7626 [1/4] (6.43ns)   --->   "%tmp_27_235 = fadd float %ls_load_237, %tmp_26_235" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7626 'fadd' 'tmp_27_235' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_843 : Operation 7627 [1/4] (6.43ns)   --->   "%tmp_27_236 = fadd float %ls_load_238, %tmp_26_236" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7627 'fadd' 'tmp_27_236' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_843 : Operation 7628 [2/4] (6.43ns)   --->   "%tmp_27_237 = fadd float %ls_load_239, %tmp_26_237" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7628 'fadd' 'tmp_27_237' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_843 : Operation 7629 [2/4] (6.43ns)   --->   "%tmp_27_238 = fadd float %ls_load_240, %tmp_26_238" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7629 'fadd' 'tmp_27_238' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_843 : Operation 7630 [3/4] (6.43ns)   --->   "%tmp_27_239 = fadd float %ls_load_241, %tmp_26_239" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7630 'fadd' 'tmp_27_239' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_843 : Operation 7631 [3/4] (6.43ns)   --->   "%tmp_27_240 = fadd float %ls_load_242, %tmp_26_240" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7631 'fadd' 'tmp_27_240' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_843 : Operation 7632 [4/4] (6.43ns)   --->   "%tmp_27_241 = fadd float %ls_load_243, %tmp_26_241" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7632 'fadd' 'tmp_27_241' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_843 : Operation 7633 [4/4] (6.43ns)   --->   "%tmp_27_242 = fadd float %ls_load_244, %tmp_26_242" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7633 'fadd' 'tmp_27_242' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_843 : Operation 7634 [1/3] (7.01ns)   --->   "%tmp_26_243 = fmul float %lr_load, %lA_load_244" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7634 'fmul' 'tmp_26_243' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_843 : Operation 7635 [1/3] (7.01ns)   --->   "%tmp_28_243 = fmul float %lA_load_244, %lp_load_244" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7635 'fmul' 'tmp_28_243' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_843 : Operation 7636 [1/3] (7.01ns)   --->   "%tmp_26_244 = fmul float %lr_load, %lA_load_245" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7636 'fmul' 'tmp_26_244' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_843 : Operation 7637 [1/3] (7.01ns)   --->   "%tmp_28_244 = fmul float %lA_load_245, %lp_load_245" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7637 'fmul' 'tmp_28_244' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_843 : Operation 7638 [2/3] (7.01ns)   --->   "%tmp_26_245 = fmul float %lr_load, %lA_load_246" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7638 'fmul' 'tmp_26_245' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_843 : Operation 7639 [2/3] (7.01ns)   --->   "%tmp_28_245 = fmul float %lA_load_246, %lp_load_246" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7639 'fmul' 'tmp_28_245' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_843 : Operation 7640 [2/3] (7.01ns)   --->   "%tmp_26_246 = fmul float %lr_load, %lA_load_247" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7640 'fmul' 'tmp_26_246' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_843 : Operation 7641 [2/3] (7.01ns)   --->   "%tmp_28_246 = fmul float %lA_load_247, %lp_load_247" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7641 'fmul' 'tmp_28_246' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_843 : Operation 7642 [3/3] (7.01ns)   --->   "%tmp_26_247 = fmul float %lr_load, %lA_load_248" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7642 'fmul' 'tmp_26_247' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_843 : Operation 7643 [3/3] (7.01ns)   --->   "%tmp_28_247 = fmul float %lA_load_248, %lp_load_248" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7643 'fmul' 'tmp_28_247' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_843 : Operation 7644 [3/3] (7.01ns)   --->   "%tmp_26_248 = fmul float %lr_load, %lA_load_249" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7644 'fmul' 'tmp_26_248' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_843 : Operation 7645 [3/3] (7.01ns)   --->   "%tmp_28_248 = fmul float %lA_load_249, %lp_load_249" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7645 'fmul' 'tmp_28_248' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_843 : Operation 7646 [1/2] (1.23ns)   --->   "%lA_load_250 = load float* %lA_addr_251, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7646 'load' 'lA_load_250' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_843 : Operation 7647 [1/2] (1.23ns)   --->   "%lA_load_251 = load float* %lA_addr_252, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7647 'load' 'lA_load_251' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_843 : Operation 7648 [1/1] (0.00ns)   --->   "%tmp_24_251 = or i16 %tmp_19, 252" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7648 'or' 'tmp_24_251' <Predicate = true> <Delay = 0.00>
ST_843 : Operation 7649 [1/1] (0.00ns)   --->   "%tmp_25_251 = zext i16 %tmp_24_251 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7649 'zext' 'tmp_25_251' <Predicate = true> <Delay = 0.00>
ST_843 : Operation 7650 [1/1] (0.00ns)   --->   "%lA_addr_253 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_251" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7650 'getelementptr' 'lA_addr_253' <Predicate = true> <Delay = 0.00>
ST_843 : Operation 7651 [2/2] (1.23ns)   --->   "%lA_load_252 = load float* %lA_addr_253, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7651 'load' 'lA_load_252' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_843 : Operation 7652 [1/1] (0.00ns)   --->   "%tmp_24_252 = or i16 %tmp_19, 253" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7652 'or' 'tmp_24_252' <Predicate = true> <Delay = 0.00>
ST_843 : Operation 7653 [1/1] (0.00ns)   --->   "%tmp_25_252 = zext i16 %tmp_24_252 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7653 'zext' 'tmp_25_252' <Predicate = true> <Delay = 0.00>
ST_843 : Operation 7654 [1/1] (0.00ns)   --->   "%lA_addr_254 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_252" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7654 'getelementptr' 'lA_addr_254' <Predicate = true> <Delay = 0.00>
ST_843 : Operation 7655 [2/2] (1.23ns)   --->   "%lA_load_253 = load float* %lA_addr_254, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7655 'load' 'lA_load_253' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 844 <SV = 438> <Delay = 7.01>
ST_844 : Operation 7656 [3/4] (6.43ns)   --->   "%tmp_29_73 = fadd float %tmp_29_72, %tmp_28_73" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7656 'fadd' 'tmp_29_73' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_844 : Operation 7657 [1/1] (1.23ns)   --->   "store float %tmp_27_235, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 236), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7657 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_844 : Operation 7658 [1/1] (1.23ns)   --->   "store float %tmp_27_236, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 237), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7658 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_844 : Operation 7659 [1/4] (6.43ns)   --->   "%tmp_27_237 = fadd float %ls_load_239, %tmp_26_237" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7659 'fadd' 'tmp_27_237' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_844 : Operation 7660 [1/4] (6.43ns)   --->   "%tmp_27_238 = fadd float %ls_load_240, %tmp_26_238" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7660 'fadd' 'tmp_27_238' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_844 : Operation 7661 [2/4] (6.43ns)   --->   "%tmp_27_239 = fadd float %ls_load_241, %tmp_26_239" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7661 'fadd' 'tmp_27_239' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_844 : Operation 7662 [2/4] (6.43ns)   --->   "%tmp_27_240 = fadd float %ls_load_242, %tmp_26_240" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7662 'fadd' 'tmp_27_240' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_844 : Operation 7663 [3/4] (6.43ns)   --->   "%tmp_27_241 = fadd float %ls_load_243, %tmp_26_241" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7663 'fadd' 'tmp_27_241' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_844 : Operation 7664 [3/4] (6.43ns)   --->   "%tmp_27_242 = fadd float %ls_load_244, %tmp_26_242" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7664 'fadd' 'tmp_27_242' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_844 : Operation 7665 [4/4] (6.43ns)   --->   "%tmp_27_243 = fadd float %ls_load_245, %tmp_26_243" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7665 'fadd' 'tmp_27_243' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_844 : Operation 7666 [4/4] (6.43ns)   --->   "%tmp_27_244 = fadd float %ls_load_246, %tmp_26_244" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7666 'fadd' 'tmp_27_244' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_844 : Operation 7667 [1/3] (7.01ns)   --->   "%tmp_26_245 = fmul float %lr_load, %lA_load_246" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7667 'fmul' 'tmp_26_245' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_844 : Operation 7668 [1/3] (7.01ns)   --->   "%tmp_28_245 = fmul float %lA_load_246, %lp_load_246" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7668 'fmul' 'tmp_28_245' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_844 : Operation 7669 [1/3] (7.01ns)   --->   "%tmp_26_246 = fmul float %lr_load, %lA_load_247" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7669 'fmul' 'tmp_26_246' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_844 : Operation 7670 [1/3] (7.01ns)   --->   "%tmp_28_246 = fmul float %lA_load_247, %lp_load_247" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7670 'fmul' 'tmp_28_246' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_844 : Operation 7671 [2/3] (7.01ns)   --->   "%tmp_26_247 = fmul float %lr_load, %lA_load_248" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7671 'fmul' 'tmp_26_247' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_844 : Operation 7672 [2/3] (7.01ns)   --->   "%tmp_28_247 = fmul float %lA_load_248, %lp_load_248" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7672 'fmul' 'tmp_28_247' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_844 : Operation 7673 [2/3] (7.01ns)   --->   "%tmp_26_248 = fmul float %lr_load, %lA_load_249" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7673 'fmul' 'tmp_26_248' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_844 : Operation 7674 [2/3] (7.01ns)   --->   "%tmp_28_248 = fmul float %lA_load_249, %lp_load_249" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7674 'fmul' 'tmp_28_248' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_844 : Operation 7675 [3/3] (7.01ns)   --->   "%tmp_26_249 = fmul float %lr_load, %lA_load_250" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7675 'fmul' 'tmp_26_249' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_844 : Operation 7676 [3/3] (7.01ns)   --->   "%tmp_28_249 = fmul float %lA_load_250, %lp_load_250" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7676 'fmul' 'tmp_28_249' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_844 : Operation 7677 [3/3] (7.01ns)   --->   "%tmp_26_250 = fmul float %lr_load, %lA_load_251" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7677 'fmul' 'tmp_26_250' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_844 : Operation 7678 [3/3] (7.01ns)   --->   "%tmp_28_250 = fmul float %lA_load_251, %lp_load_251" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7678 'fmul' 'tmp_28_250' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_844 : Operation 7679 [1/2] (1.23ns)   --->   "%lA_load_252 = load float* %lA_addr_253, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7679 'load' 'lA_load_252' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_844 : Operation 7680 [1/2] (1.23ns)   --->   "%lA_load_253 = load float* %lA_addr_254, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7680 'load' 'lA_load_253' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_844 : Operation 7681 [1/1] (0.00ns)   --->   "%tmp_24_253 = or i16 %tmp_19, 254" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7681 'or' 'tmp_24_253' <Predicate = true> <Delay = 0.00>
ST_844 : Operation 7682 [1/1] (0.00ns)   --->   "%tmp_25_253 = zext i16 %tmp_24_253 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7682 'zext' 'tmp_25_253' <Predicate = true> <Delay = 0.00>
ST_844 : Operation 7683 [1/1] (0.00ns)   --->   "%lA_addr_255 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_253" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7683 'getelementptr' 'lA_addr_255' <Predicate = true> <Delay = 0.00>
ST_844 : Operation 7684 [2/2] (1.23ns)   --->   "%lA_load_254 = load float* %lA_addr_255, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7684 'load' 'lA_load_254' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_844 : Operation 7685 [1/1] (0.00ns)   --->   "%tmp_24_254 = or i16 %tmp_19, 255" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7685 'or' 'tmp_24_254' <Predicate = true> <Delay = 0.00>
ST_844 : Operation 7686 [1/1] (0.00ns)   --->   "%tmp_25_254 = zext i16 %tmp_24_254 to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7686 'zext' 'tmp_25_254' <Predicate = true> <Delay = 0.00>
ST_844 : Operation 7687 [1/1] (0.00ns)   --->   "%lA_addr_256 = getelementptr inbounds [65536 x float]* @lA, i64 0, i64 %tmp_25_254" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7687 'getelementptr' 'lA_addr_256' <Predicate = true> <Delay = 0.00>
ST_844 : Operation 7688 [2/2] (1.23ns)   --->   "%lA_load_255 = load float* %lA_addr_256, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7688 'load' 'lA_load_255' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 845 <SV = 439> <Delay = 7.01>
ST_845 : Operation 7689 [2/4] (6.43ns)   --->   "%tmp_29_73 = fadd float %tmp_29_72, %tmp_28_73" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7689 'fadd' 'tmp_29_73' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_845 : Operation 7690 [1/1] (1.23ns)   --->   "store float %tmp_27_237, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 238), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7690 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_845 : Operation 7691 [1/1] (1.23ns)   --->   "store float %tmp_27_238, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 239), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7691 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_845 : Operation 7692 [1/4] (6.43ns)   --->   "%tmp_27_239 = fadd float %ls_load_241, %tmp_26_239" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7692 'fadd' 'tmp_27_239' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_845 : Operation 7693 [1/4] (6.43ns)   --->   "%tmp_27_240 = fadd float %ls_load_242, %tmp_26_240" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7693 'fadd' 'tmp_27_240' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_845 : Operation 7694 [2/4] (6.43ns)   --->   "%tmp_27_241 = fadd float %ls_load_243, %tmp_26_241" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7694 'fadd' 'tmp_27_241' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_845 : Operation 7695 [2/4] (6.43ns)   --->   "%tmp_27_242 = fadd float %ls_load_244, %tmp_26_242" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7695 'fadd' 'tmp_27_242' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_845 : Operation 7696 [3/4] (6.43ns)   --->   "%tmp_27_243 = fadd float %ls_load_245, %tmp_26_243" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7696 'fadd' 'tmp_27_243' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_845 : Operation 7697 [3/4] (6.43ns)   --->   "%tmp_27_244 = fadd float %ls_load_246, %tmp_26_244" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7697 'fadd' 'tmp_27_244' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_845 : Operation 7698 [4/4] (6.43ns)   --->   "%tmp_27_245 = fadd float %ls_load_247, %tmp_26_245" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7698 'fadd' 'tmp_27_245' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_845 : Operation 7699 [4/4] (6.43ns)   --->   "%tmp_27_246 = fadd float %ls_load_248, %tmp_26_246" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7699 'fadd' 'tmp_27_246' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_845 : Operation 7700 [1/3] (7.01ns)   --->   "%tmp_26_247 = fmul float %lr_load, %lA_load_248" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7700 'fmul' 'tmp_26_247' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_845 : Operation 7701 [1/3] (7.01ns)   --->   "%tmp_28_247 = fmul float %lA_load_248, %lp_load_248" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7701 'fmul' 'tmp_28_247' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_845 : Operation 7702 [1/3] (7.01ns)   --->   "%tmp_26_248 = fmul float %lr_load, %lA_load_249" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7702 'fmul' 'tmp_26_248' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_845 : Operation 7703 [1/3] (7.01ns)   --->   "%tmp_28_248 = fmul float %lA_load_249, %lp_load_249" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7703 'fmul' 'tmp_28_248' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_845 : Operation 7704 [2/3] (7.01ns)   --->   "%tmp_26_249 = fmul float %lr_load, %lA_load_250" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7704 'fmul' 'tmp_26_249' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_845 : Operation 7705 [2/3] (7.01ns)   --->   "%tmp_28_249 = fmul float %lA_load_250, %lp_load_250" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7705 'fmul' 'tmp_28_249' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_845 : Operation 7706 [2/3] (7.01ns)   --->   "%tmp_26_250 = fmul float %lr_load, %lA_load_251" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7706 'fmul' 'tmp_26_250' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_845 : Operation 7707 [2/3] (7.01ns)   --->   "%tmp_28_250 = fmul float %lA_load_251, %lp_load_251" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7707 'fmul' 'tmp_28_250' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_845 : Operation 7708 [3/3] (7.01ns)   --->   "%tmp_26_251 = fmul float %lr_load, %lA_load_252" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7708 'fmul' 'tmp_26_251' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_845 : Operation 7709 [3/3] (7.01ns)   --->   "%tmp_28_251 = fmul float %lA_load_252, %lp_load_252" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7709 'fmul' 'tmp_28_251' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_845 : Operation 7710 [3/3] (7.01ns)   --->   "%tmp_26_252 = fmul float %lr_load, %lA_load_253" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7710 'fmul' 'tmp_26_252' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_845 : Operation 7711 [3/3] (7.01ns)   --->   "%tmp_28_252 = fmul float %lA_load_253, %lp_load_253" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7711 'fmul' 'tmp_28_252' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_845 : Operation 7712 [1/2] (1.23ns)   --->   "%lA_load_254 = load float* %lA_addr_255, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7712 'load' 'lA_load_254' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_845 : Operation 7713 [1/2] (1.23ns)   --->   "%lA_load_255 = load float* %lA_addr_256, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7713 'load' 'lA_load_255' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 846 <SV = 440> <Delay = 7.01>
ST_846 : Operation 7714 [1/4] (6.43ns)   --->   "%tmp_29_73 = fadd float %tmp_29_72, %tmp_28_73" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7714 'fadd' 'tmp_29_73' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_846 : Operation 7715 [1/1] (1.23ns)   --->   "store float %tmp_27_239, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 240), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7715 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_846 : Operation 7716 [1/1] (1.23ns)   --->   "store float %tmp_27_240, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 241), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7716 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_846 : Operation 7717 [1/4] (6.43ns)   --->   "%tmp_27_241 = fadd float %ls_load_243, %tmp_26_241" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7717 'fadd' 'tmp_27_241' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_846 : Operation 7718 [1/4] (6.43ns)   --->   "%tmp_27_242 = fadd float %ls_load_244, %tmp_26_242" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7718 'fadd' 'tmp_27_242' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_846 : Operation 7719 [2/4] (6.43ns)   --->   "%tmp_27_243 = fadd float %ls_load_245, %tmp_26_243" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7719 'fadd' 'tmp_27_243' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_846 : Operation 7720 [2/4] (6.43ns)   --->   "%tmp_27_244 = fadd float %ls_load_246, %tmp_26_244" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7720 'fadd' 'tmp_27_244' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_846 : Operation 7721 [3/4] (6.43ns)   --->   "%tmp_27_245 = fadd float %ls_load_247, %tmp_26_245" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7721 'fadd' 'tmp_27_245' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_846 : Operation 7722 [3/4] (6.43ns)   --->   "%tmp_27_246 = fadd float %ls_load_248, %tmp_26_246" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7722 'fadd' 'tmp_27_246' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_846 : Operation 7723 [4/4] (6.43ns)   --->   "%tmp_27_247 = fadd float %ls_load_249, %tmp_26_247" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7723 'fadd' 'tmp_27_247' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_846 : Operation 7724 [4/4] (6.43ns)   --->   "%tmp_27_248 = fadd float %ls_load_250, %tmp_26_248" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7724 'fadd' 'tmp_27_248' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_846 : Operation 7725 [1/3] (7.01ns)   --->   "%tmp_26_249 = fmul float %lr_load, %lA_load_250" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7725 'fmul' 'tmp_26_249' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_846 : Operation 7726 [1/3] (7.01ns)   --->   "%tmp_28_249 = fmul float %lA_load_250, %lp_load_250" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7726 'fmul' 'tmp_28_249' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_846 : Operation 7727 [1/3] (7.01ns)   --->   "%tmp_26_250 = fmul float %lr_load, %lA_load_251" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7727 'fmul' 'tmp_26_250' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_846 : Operation 7728 [1/3] (7.01ns)   --->   "%tmp_28_250 = fmul float %lA_load_251, %lp_load_251" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7728 'fmul' 'tmp_28_250' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_846 : Operation 7729 [2/3] (7.01ns)   --->   "%tmp_26_251 = fmul float %lr_load, %lA_load_252" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7729 'fmul' 'tmp_26_251' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_846 : Operation 7730 [2/3] (7.01ns)   --->   "%tmp_28_251 = fmul float %lA_load_252, %lp_load_252" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7730 'fmul' 'tmp_28_251' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_846 : Operation 7731 [2/3] (7.01ns)   --->   "%tmp_26_252 = fmul float %lr_load, %lA_load_253" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7731 'fmul' 'tmp_26_252' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_846 : Operation 7732 [2/3] (7.01ns)   --->   "%tmp_28_252 = fmul float %lA_load_253, %lp_load_253" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7732 'fmul' 'tmp_28_252' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_846 : Operation 7733 [3/3] (7.01ns)   --->   "%tmp_26_253 = fmul float %lr_load, %lA_load_254" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7733 'fmul' 'tmp_26_253' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_846 : Operation 7734 [3/3] (7.01ns)   --->   "%tmp_28_253 = fmul float %lA_load_254, %lp_load_254" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7734 'fmul' 'tmp_28_253' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_846 : Operation 7735 [3/3] (7.01ns)   --->   "%tmp_26_254 = fmul float %lr_load, %lA_load_255" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7735 'fmul' 'tmp_26_254' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_846 : Operation 7736 [3/3] (7.01ns)   --->   "%tmp_28_254 = fmul float %lA_load_255, %lp_load_255" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7736 'fmul' 'tmp_28_254' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 847 <SV = 441> <Delay = 7.01>
ST_847 : Operation 7737 [4/4] (6.43ns)   --->   "%tmp_29_74 = fadd float %tmp_29_73, %tmp_28_74" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7737 'fadd' 'tmp_29_74' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_847 : Operation 7738 [1/1] (1.23ns)   --->   "store float %tmp_27_241, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 242), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7738 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_847 : Operation 7739 [1/1] (1.23ns)   --->   "store float %tmp_27_242, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 243), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7739 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_847 : Operation 7740 [1/4] (6.43ns)   --->   "%tmp_27_243 = fadd float %ls_load_245, %tmp_26_243" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7740 'fadd' 'tmp_27_243' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_847 : Operation 7741 [1/4] (6.43ns)   --->   "%tmp_27_244 = fadd float %ls_load_246, %tmp_26_244" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7741 'fadd' 'tmp_27_244' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_847 : Operation 7742 [2/4] (6.43ns)   --->   "%tmp_27_245 = fadd float %ls_load_247, %tmp_26_245" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7742 'fadd' 'tmp_27_245' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_847 : Operation 7743 [2/4] (6.43ns)   --->   "%tmp_27_246 = fadd float %ls_load_248, %tmp_26_246" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7743 'fadd' 'tmp_27_246' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_847 : Operation 7744 [3/4] (6.43ns)   --->   "%tmp_27_247 = fadd float %ls_load_249, %tmp_26_247" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7744 'fadd' 'tmp_27_247' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_847 : Operation 7745 [3/4] (6.43ns)   --->   "%tmp_27_248 = fadd float %ls_load_250, %tmp_26_248" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7745 'fadd' 'tmp_27_248' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_847 : Operation 7746 [4/4] (6.43ns)   --->   "%tmp_27_249 = fadd float %ls_load_251, %tmp_26_249" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7746 'fadd' 'tmp_27_249' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_847 : Operation 7747 [4/4] (6.43ns)   --->   "%tmp_27_250 = fadd float %ls_load_252, %tmp_26_250" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7747 'fadd' 'tmp_27_250' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_847 : Operation 7748 [1/3] (7.01ns)   --->   "%tmp_26_251 = fmul float %lr_load, %lA_load_252" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7748 'fmul' 'tmp_26_251' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_847 : Operation 7749 [1/3] (7.01ns)   --->   "%tmp_28_251 = fmul float %lA_load_252, %lp_load_252" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7749 'fmul' 'tmp_28_251' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_847 : Operation 7750 [1/3] (7.01ns)   --->   "%tmp_26_252 = fmul float %lr_load, %lA_load_253" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7750 'fmul' 'tmp_26_252' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_847 : Operation 7751 [1/3] (7.01ns)   --->   "%tmp_28_252 = fmul float %lA_load_253, %lp_load_253" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7751 'fmul' 'tmp_28_252' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_847 : Operation 7752 [2/3] (7.01ns)   --->   "%tmp_26_253 = fmul float %lr_load, %lA_load_254" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7752 'fmul' 'tmp_26_253' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_847 : Operation 7753 [2/3] (7.01ns)   --->   "%tmp_28_253 = fmul float %lA_load_254, %lp_load_254" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7753 'fmul' 'tmp_28_253' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_847 : Operation 7754 [2/3] (7.01ns)   --->   "%tmp_26_254 = fmul float %lr_load, %lA_load_255" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7754 'fmul' 'tmp_26_254' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_847 : Operation 7755 [2/3] (7.01ns)   --->   "%tmp_28_254 = fmul float %lA_load_255, %lp_load_255" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7755 'fmul' 'tmp_28_254' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 848 <SV = 442> <Delay = 7.01>
ST_848 : Operation 7756 [3/4] (6.43ns)   --->   "%tmp_29_74 = fadd float %tmp_29_73, %tmp_28_74" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7756 'fadd' 'tmp_29_74' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_848 : Operation 7757 [1/1] (1.23ns)   --->   "store float %tmp_27_243, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 244), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7757 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_848 : Operation 7758 [1/1] (1.23ns)   --->   "store float %tmp_27_244, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 245), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7758 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_848 : Operation 7759 [1/4] (6.43ns)   --->   "%tmp_27_245 = fadd float %ls_load_247, %tmp_26_245" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7759 'fadd' 'tmp_27_245' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_848 : Operation 7760 [1/4] (6.43ns)   --->   "%tmp_27_246 = fadd float %ls_load_248, %tmp_26_246" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7760 'fadd' 'tmp_27_246' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_848 : Operation 7761 [2/4] (6.43ns)   --->   "%tmp_27_247 = fadd float %ls_load_249, %tmp_26_247" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7761 'fadd' 'tmp_27_247' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_848 : Operation 7762 [2/4] (6.43ns)   --->   "%tmp_27_248 = fadd float %ls_load_250, %tmp_26_248" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7762 'fadd' 'tmp_27_248' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_848 : Operation 7763 [3/4] (6.43ns)   --->   "%tmp_27_249 = fadd float %ls_load_251, %tmp_26_249" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7763 'fadd' 'tmp_27_249' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_848 : Operation 7764 [3/4] (6.43ns)   --->   "%tmp_27_250 = fadd float %ls_load_252, %tmp_26_250" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7764 'fadd' 'tmp_27_250' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_848 : Operation 7765 [4/4] (6.43ns)   --->   "%tmp_27_251 = fadd float %ls_load_253, %tmp_26_251" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7765 'fadd' 'tmp_27_251' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_848 : Operation 7766 [4/4] (6.43ns)   --->   "%tmp_27_252 = fadd float %ls_load_254, %tmp_26_252" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7766 'fadd' 'tmp_27_252' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_848 : Operation 7767 [1/3] (7.01ns)   --->   "%tmp_26_253 = fmul float %lr_load, %lA_load_254" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7767 'fmul' 'tmp_26_253' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_848 : Operation 7768 [1/3] (7.01ns)   --->   "%tmp_28_253 = fmul float %lA_load_254, %lp_load_254" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7768 'fmul' 'tmp_28_253' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_848 : Operation 7769 [1/3] (7.01ns)   --->   "%tmp_26_254 = fmul float %lr_load, %lA_load_255" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7769 'fmul' 'tmp_26_254' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_848 : Operation 7770 [1/3] (7.01ns)   --->   "%tmp_28_254 = fmul float %lA_load_255, %lp_load_255" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7770 'fmul' 'tmp_28_254' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 849 <SV = 443> <Delay = 6.43>
ST_849 : Operation 7771 [2/4] (6.43ns)   --->   "%tmp_29_74 = fadd float %tmp_29_73, %tmp_28_74" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7771 'fadd' 'tmp_29_74' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_849 : Operation 7772 [1/1] (1.23ns)   --->   "store float %tmp_27_245, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 246), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7772 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_849 : Operation 7773 [1/1] (1.23ns)   --->   "store float %tmp_27_246, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 247), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7773 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_849 : Operation 7774 [1/4] (6.43ns)   --->   "%tmp_27_247 = fadd float %ls_load_249, %tmp_26_247" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7774 'fadd' 'tmp_27_247' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_849 : Operation 7775 [1/4] (6.43ns)   --->   "%tmp_27_248 = fadd float %ls_load_250, %tmp_26_248" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7775 'fadd' 'tmp_27_248' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_849 : Operation 7776 [2/4] (6.43ns)   --->   "%tmp_27_249 = fadd float %ls_load_251, %tmp_26_249" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7776 'fadd' 'tmp_27_249' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_849 : Operation 7777 [2/4] (6.43ns)   --->   "%tmp_27_250 = fadd float %ls_load_252, %tmp_26_250" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7777 'fadd' 'tmp_27_250' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_849 : Operation 7778 [3/4] (6.43ns)   --->   "%tmp_27_251 = fadd float %ls_load_253, %tmp_26_251" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7778 'fadd' 'tmp_27_251' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_849 : Operation 7779 [3/4] (6.43ns)   --->   "%tmp_27_252 = fadd float %ls_load_254, %tmp_26_252" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7779 'fadd' 'tmp_27_252' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_849 : Operation 7780 [4/4] (6.43ns)   --->   "%tmp_27_253 = fadd float %ls_load_255, %tmp_26_253" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7780 'fadd' 'tmp_27_253' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_849 : Operation 7781 [4/4] (6.43ns)   --->   "%tmp_27_254 = fadd float %ls_load_256, %tmp_26_254" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7781 'fadd' 'tmp_27_254' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 850 <SV = 444> <Delay = 6.43>
ST_850 : Operation 7782 [1/4] (6.43ns)   --->   "%tmp_29_74 = fadd float %tmp_29_73, %tmp_28_74" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7782 'fadd' 'tmp_29_74' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_850 : Operation 7783 [1/1] (1.23ns)   --->   "store float %tmp_27_247, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 248), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7783 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_850 : Operation 7784 [1/1] (1.23ns)   --->   "store float %tmp_27_248, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 249), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7784 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_850 : Operation 7785 [1/4] (6.43ns)   --->   "%tmp_27_249 = fadd float %ls_load_251, %tmp_26_249" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7785 'fadd' 'tmp_27_249' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_850 : Operation 7786 [1/4] (6.43ns)   --->   "%tmp_27_250 = fadd float %ls_load_252, %tmp_26_250" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7786 'fadd' 'tmp_27_250' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_850 : Operation 7787 [2/4] (6.43ns)   --->   "%tmp_27_251 = fadd float %ls_load_253, %tmp_26_251" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7787 'fadd' 'tmp_27_251' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_850 : Operation 7788 [2/4] (6.43ns)   --->   "%tmp_27_252 = fadd float %ls_load_254, %tmp_26_252" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7788 'fadd' 'tmp_27_252' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_850 : Operation 7789 [3/4] (6.43ns)   --->   "%tmp_27_253 = fadd float %ls_load_255, %tmp_26_253" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7789 'fadd' 'tmp_27_253' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_850 : Operation 7790 [3/4] (6.43ns)   --->   "%tmp_27_254 = fadd float %ls_load_256, %tmp_26_254" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7790 'fadd' 'tmp_27_254' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 851 <SV = 445> <Delay = 6.43>
ST_851 : Operation 7791 [4/4] (6.43ns)   --->   "%tmp_29_75 = fadd float %tmp_29_74, %tmp_28_75" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7791 'fadd' 'tmp_29_75' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_851 : Operation 7792 [1/1] (1.23ns)   --->   "store float %tmp_27_249, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 250), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7792 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_851 : Operation 7793 [1/1] (1.23ns)   --->   "store float %tmp_27_250, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 251), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7793 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_851 : Operation 7794 [1/4] (6.43ns)   --->   "%tmp_27_251 = fadd float %ls_load_253, %tmp_26_251" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7794 'fadd' 'tmp_27_251' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_851 : Operation 7795 [1/4] (6.43ns)   --->   "%tmp_27_252 = fadd float %ls_load_254, %tmp_26_252" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7795 'fadd' 'tmp_27_252' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_851 : Operation 7796 [2/4] (6.43ns)   --->   "%tmp_27_253 = fadd float %ls_load_255, %tmp_26_253" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7796 'fadd' 'tmp_27_253' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_851 : Operation 7797 [2/4] (6.43ns)   --->   "%tmp_27_254 = fadd float %ls_load_256, %tmp_26_254" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7797 'fadd' 'tmp_27_254' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 852 <SV = 446> <Delay = 6.43>
ST_852 : Operation 7798 [3/4] (6.43ns)   --->   "%tmp_29_75 = fadd float %tmp_29_74, %tmp_28_75" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7798 'fadd' 'tmp_29_75' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_852 : Operation 7799 [1/1] (1.23ns)   --->   "store float %tmp_27_251, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 252), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7799 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_852 : Operation 7800 [1/1] (1.23ns)   --->   "store float %tmp_27_252, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 253), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7800 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_852 : Operation 7801 [1/4] (6.43ns)   --->   "%tmp_27_253 = fadd float %ls_load_255, %tmp_26_253" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7801 'fadd' 'tmp_27_253' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_852 : Operation 7802 [1/4] (6.43ns)   --->   "%tmp_27_254 = fadd float %ls_load_256, %tmp_26_254" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7802 'fadd' 'tmp_27_254' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 853 <SV = 447> <Delay = 6.43>
ST_853 : Operation 7803 [2/4] (6.43ns)   --->   "%tmp_29_75 = fadd float %tmp_29_74, %tmp_28_75" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7803 'fadd' 'tmp_29_75' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_853 : Operation 7804 [1/1] (1.23ns)   --->   "store float %tmp_27_253, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 254), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7804 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_853 : Operation 7805 [1/1] (1.23ns)   --->   "store float %tmp_27_254, float* getelementptr inbounds ([256 x float]* @ls, i64 0, i64 255), align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33]   --->   Operation 7805 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 854 <SV = 448> <Delay = 6.43>
ST_854 : Operation 7806 [1/4] (6.43ns)   --->   "%tmp_29_75 = fadd float %tmp_29_74, %tmp_28_75" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7806 'fadd' 'tmp_29_75' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 855 <SV = 449> <Delay = 6.43>
ST_855 : Operation 7807 [4/4] (6.43ns)   --->   "%tmp_29_76 = fadd float %tmp_29_75, %tmp_28_76" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7807 'fadd' 'tmp_29_76' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 856 <SV = 450> <Delay = 6.43>
ST_856 : Operation 7808 [3/4] (6.43ns)   --->   "%tmp_29_76 = fadd float %tmp_29_75, %tmp_28_76" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7808 'fadd' 'tmp_29_76' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 857 <SV = 451> <Delay = 6.43>
ST_857 : Operation 7809 [2/4] (6.43ns)   --->   "%tmp_29_76 = fadd float %tmp_29_75, %tmp_28_76" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7809 'fadd' 'tmp_29_76' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 858 <SV = 452> <Delay = 6.43>
ST_858 : Operation 7810 [1/4] (6.43ns)   --->   "%tmp_29_76 = fadd float %tmp_29_75, %tmp_28_76" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7810 'fadd' 'tmp_29_76' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 859 <SV = 453> <Delay = 6.43>
ST_859 : Operation 7811 [4/4] (6.43ns)   --->   "%tmp_29_77 = fadd float %tmp_29_76, %tmp_28_77" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7811 'fadd' 'tmp_29_77' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 860 <SV = 454> <Delay = 6.43>
ST_860 : Operation 7812 [3/4] (6.43ns)   --->   "%tmp_29_77 = fadd float %tmp_29_76, %tmp_28_77" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7812 'fadd' 'tmp_29_77' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 861 <SV = 455> <Delay = 6.43>
ST_861 : Operation 7813 [2/4] (6.43ns)   --->   "%tmp_29_77 = fadd float %tmp_29_76, %tmp_28_77" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7813 'fadd' 'tmp_29_77' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 862 <SV = 456> <Delay = 6.43>
ST_862 : Operation 7814 [1/4] (6.43ns)   --->   "%tmp_29_77 = fadd float %tmp_29_76, %tmp_28_77" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7814 'fadd' 'tmp_29_77' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 863 <SV = 457> <Delay = 6.43>
ST_863 : Operation 7815 [4/4] (6.43ns)   --->   "%tmp_29_78 = fadd float %tmp_29_77, %tmp_28_78" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7815 'fadd' 'tmp_29_78' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 864 <SV = 458> <Delay = 6.43>
ST_864 : Operation 7816 [3/4] (6.43ns)   --->   "%tmp_29_78 = fadd float %tmp_29_77, %tmp_28_78" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7816 'fadd' 'tmp_29_78' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 865 <SV = 459> <Delay = 6.43>
ST_865 : Operation 7817 [2/4] (6.43ns)   --->   "%tmp_29_78 = fadd float %tmp_29_77, %tmp_28_78" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7817 'fadd' 'tmp_29_78' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 866 <SV = 460> <Delay = 6.43>
ST_866 : Operation 7818 [1/4] (6.43ns)   --->   "%tmp_29_78 = fadd float %tmp_29_77, %tmp_28_78" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7818 'fadd' 'tmp_29_78' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 867 <SV = 461> <Delay = 6.43>
ST_867 : Operation 7819 [4/4] (6.43ns)   --->   "%tmp_29_79 = fadd float %tmp_29_78, %tmp_28_79" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7819 'fadd' 'tmp_29_79' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 868 <SV = 462> <Delay = 6.43>
ST_868 : Operation 7820 [3/4] (6.43ns)   --->   "%tmp_29_79 = fadd float %tmp_29_78, %tmp_28_79" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7820 'fadd' 'tmp_29_79' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 869 <SV = 463> <Delay = 6.43>
ST_869 : Operation 7821 [2/4] (6.43ns)   --->   "%tmp_29_79 = fadd float %tmp_29_78, %tmp_28_79" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7821 'fadd' 'tmp_29_79' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 870 <SV = 464> <Delay = 6.43>
ST_870 : Operation 7822 [1/4] (6.43ns)   --->   "%tmp_29_79 = fadd float %tmp_29_78, %tmp_28_79" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7822 'fadd' 'tmp_29_79' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 871 <SV = 465> <Delay = 6.43>
ST_871 : Operation 7823 [4/4] (6.43ns)   --->   "%tmp_29_80 = fadd float %tmp_29_79, %tmp_28_80" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7823 'fadd' 'tmp_29_80' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 872 <SV = 466> <Delay = 6.43>
ST_872 : Operation 7824 [3/4] (6.43ns)   --->   "%tmp_29_80 = fadd float %tmp_29_79, %tmp_28_80" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7824 'fadd' 'tmp_29_80' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 873 <SV = 467> <Delay = 6.43>
ST_873 : Operation 7825 [2/4] (6.43ns)   --->   "%tmp_29_80 = fadd float %tmp_29_79, %tmp_28_80" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7825 'fadd' 'tmp_29_80' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 874 <SV = 468> <Delay = 6.43>
ST_874 : Operation 7826 [1/4] (6.43ns)   --->   "%tmp_29_80 = fadd float %tmp_29_79, %tmp_28_80" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7826 'fadd' 'tmp_29_80' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 875 <SV = 469> <Delay = 6.43>
ST_875 : Operation 7827 [4/4] (6.43ns)   --->   "%tmp_29_81 = fadd float %tmp_29_80, %tmp_28_81" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7827 'fadd' 'tmp_29_81' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 876 <SV = 470> <Delay = 6.43>
ST_876 : Operation 7828 [3/4] (6.43ns)   --->   "%tmp_29_81 = fadd float %tmp_29_80, %tmp_28_81" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7828 'fadd' 'tmp_29_81' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 877 <SV = 471> <Delay = 6.43>
ST_877 : Operation 7829 [2/4] (6.43ns)   --->   "%tmp_29_81 = fadd float %tmp_29_80, %tmp_28_81" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7829 'fadd' 'tmp_29_81' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 878 <SV = 472> <Delay = 6.43>
ST_878 : Operation 7830 [1/4] (6.43ns)   --->   "%tmp_29_81 = fadd float %tmp_29_80, %tmp_28_81" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7830 'fadd' 'tmp_29_81' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 879 <SV = 473> <Delay = 6.43>
ST_879 : Operation 7831 [4/4] (6.43ns)   --->   "%tmp_29_82 = fadd float %tmp_29_81, %tmp_28_82" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7831 'fadd' 'tmp_29_82' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 880 <SV = 474> <Delay = 6.43>
ST_880 : Operation 7832 [3/4] (6.43ns)   --->   "%tmp_29_82 = fadd float %tmp_29_81, %tmp_28_82" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7832 'fadd' 'tmp_29_82' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 881 <SV = 475> <Delay = 6.43>
ST_881 : Operation 7833 [2/4] (6.43ns)   --->   "%tmp_29_82 = fadd float %tmp_29_81, %tmp_28_82" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7833 'fadd' 'tmp_29_82' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 882 <SV = 476> <Delay = 6.43>
ST_882 : Operation 7834 [1/4] (6.43ns)   --->   "%tmp_29_82 = fadd float %tmp_29_81, %tmp_28_82" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7834 'fadd' 'tmp_29_82' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 883 <SV = 477> <Delay = 6.43>
ST_883 : Operation 7835 [4/4] (6.43ns)   --->   "%tmp_29_83 = fadd float %tmp_29_82, %tmp_28_83" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7835 'fadd' 'tmp_29_83' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 884 <SV = 478> <Delay = 6.43>
ST_884 : Operation 7836 [3/4] (6.43ns)   --->   "%tmp_29_83 = fadd float %tmp_29_82, %tmp_28_83" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7836 'fadd' 'tmp_29_83' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 885 <SV = 479> <Delay = 6.43>
ST_885 : Operation 7837 [2/4] (6.43ns)   --->   "%tmp_29_83 = fadd float %tmp_29_82, %tmp_28_83" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7837 'fadd' 'tmp_29_83' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 886 <SV = 480> <Delay = 6.43>
ST_886 : Operation 7838 [1/4] (6.43ns)   --->   "%tmp_29_83 = fadd float %tmp_29_82, %tmp_28_83" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7838 'fadd' 'tmp_29_83' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 887 <SV = 481> <Delay = 6.43>
ST_887 : Operation 7839 [4/4] (6.43ns)   --->   "%tmp_29_84 = fadd float %tmp_29_83, %tmp_28_84" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7839 'fadd' 'tmp_29_84' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 888 <SV = 482> <Delay = 6.43>
ST_888 : Operation 7840 [3/4] (6.43ns)   --->   "%tmp_29_84 = fadd float %tmp_29_83, %tmp_28_84" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7840 'fadd' 'tmp_29_84' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 889 <SV = 483> <Delay = 6.43>
ST_889 : Operation 7841 [2/4] (6.43ns)   --->   "%tmp_29_84 = fadd float %tmp_29_83, %tmp_28_84" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7841 'fadd' 'tmp_29_84' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 890 <SV = 484> <Delay = 6.43>
ST_890 : Operation 7842 [1/4] (6.43ns)   --->   "%tmp_29_84 = fadd float %tmp_29_83, %tmp_28_84" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7842 'fadd' 'tmp_29_84' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 891 <SV = 485> <Delay = 6.43>
ST_891 : Operation 7843 [4/4] (6.43ns)   --->   "%tmp_29_85 = fadd float %tmp_29_84, %tmp_28_85" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7843 'fadd' 'tmp_29_85' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 892 <SV = 486> <Delay = 6.43>
ST_892 : Operation 7844 [3/4] (6.43ns)   --->   "%tmp_29_85 = fadd float %tmp_29_84, %tmp_28_85" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7844 'fadd' 'tmp_29_85' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 893 <SV = 487> <Delay = 6.43>
ST_893 : Operation 7845 [2/4] (6.43ns)   --->   "%tmp_29_85 = fadd float %tmp_29_84, %tmp_28_85" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7845 'fadd' 'tmp_29_85' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 894 <SV = 488> <Delay = 6.43>
ST_894 : Operation 7846 [1/4] (6.43ns)   --->   "%tmp_29_85 = fadd float %tmp_29_84, %tmp_28_85" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7846 'fadd' 'tmp_29_85' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 895 <SV = 489> <Delay = 6.43>
ST_895 : Operation 7847 [4/4] (6.43ns)   --->   "%tmp_29_86 = fadd float %tmp_29_85, %tmp_28_86" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7847 'fadd' 'tmp_29_86' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 896 <SV = 490> <Delay = 6.43>
ST_896 : Operation 7848 [3/4] (6.43ns)   --->   "%tmp_29_86 = fadd float %tmp_29_85, %tmp_28_86" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7848 'fadd' 'tmp_29_86' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 897 <SV = 491> <Delay = 6.43>
ST_897 : Operation 7849 [2/4] (6.43ns)   --->   "%tmp_29_86 = fadd float %tmp_29_85, %tmp_28_86" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7849 'fadd' 'tmp_29_86' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 898 <SV = 492> <Delay = 6.43>
ST_898 : Operation 7850 [1/4] (6.43ns)   --->   "%tmp_29_86 = fadd float %tmp_29_85, %tmp_28_86" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7850 'fadd' 'tmp_29_86' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 899 <SV = 493> <Delay = 6.43>
ST_899 : Operation 7851 [4/4] (6.43ns)   --->   "%tmp_29_87 = fadd float %tmp_29_86, %tmp_28_87" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7851 'fadd' 'tmp_29_87' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 900 <SV = 494> <Delay = 6.43>
ST_900 : Operation 7852 [3/4] (6.43ns)   --->   "%tmp_29_87 = fadd float %tmp_29_86, %tmp_28_87" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7852 'fadd' 'tmp_29_87' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 901 <SV = 495> <Delay = 6.43>
ST_901 : Operation 7853 [2/4] (6.43ns)   --->   "%tmp_29_87 = fadd float %tmp_29_86, %tmp_28_87" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7853 'fadd' 'tmp_29_87' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 902 <SV = 496> <Delay = 6.43>
ST_902 : Operation 7854 [1/4] (6.43ns)   --->   "%tmp_29_87 = fadd float %tmp_29_86, %tmp_28_87" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7854 'fadd' 'tmp_29_87' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 903 <SV = 497> <Delay = 6.43>
ST_903 : Operation 7855 [4/4] (6.43ns)   --->   "%tmp_29_88 = fadd float %tmp_29_87, %tmp_28_88" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7855 'fadd' 'tmp_29_88' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 904 <SV = 498> <Delay = 6.43>
ST_904 : Operation 7856 [3/4] (6.43ns)   --->   "%tmp_29_88 = fadd float %tmp_29_87, %tmp_28_88" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7856 'fadd' 'tmp_29_88' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 905 <SV = 499> <Delay = 6.43>
ST_905 : Operation 7857 [2/4] (6.43ns)   --->   "%tmp_29_88 = fadd float %tmp_29_87, %tmp_28_88" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7857 'fadd' 'tmp_29_88' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 906 <SV = 500> <Delay = 6.43>
ST_906 : Operation 7858 [1/4] (6.43ns)   --->   "%tmp_29_88 = fadd float %tmp_29_87, %tmp_28_88" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7858 'fadd' 'tmp_29_88' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 907 <SV = 501> <Delay = 6.43>
ST_907 : Operation 7859 [4/4] (6.43ns)   --->   "%tmp_29_89 = fadd float %tmp_29_88, %tmp_28_89" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7859 'fadd' 'tmp_29_89' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 908 <SV = 502> <Delay = 6.43>
ST_908 : Operation 7860 [3/4] (6.43ns)   --->   "%tmp_29_89 = fadd float %tmp_29_88, %tmp_28_89" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7860 'fadd' 'tmp_29_89' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 909 <SV = 503> <Delay = 6.43>
ST_909 : Operation 7861 [2/4] (6.43ns)   --->   "%tmp_29_89 = fadd float %tmp_29_88, %tmp_28_89" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7861 'fadd' 'tmp_29_89' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 910 <SV = 504> <Delay = 6.43>
ST_910 : Operation 7862 [1/4] (6.43ns)   --->   "%tmp_29_89 = fadd float %tmp_29_88, %tmp_28_89" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7862 'fadd' 'tmp_29_89' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 911 <SV = 505> <Delay = 6.43>
ST_911 : Operation 7863 [4/4] (6.43ns)   --->   "%tmp_29_90 = fadd float %tmp_29_89, %tmp_28_90" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7863 'fadd' 'tmp_29_90' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 912 <SV = 506> <Delay = 6.43>
ST_912 : Operation 7864 [3/4] (6.43ns)   --->   "%tmp_29_90 = fadd float %tmp_29_89, %tmp_28_90" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7864 'fadd' 'tmp_29_90' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 913 <SV = 507> <Delay = 6.43>
ST_913 : Operation 7865 [2/4] (6.43ns)   --->   "%tmp_29_90 = fadd float %tmp_29_89, %tmp_28_90" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7865 'fadd' 'tmp_29_90' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 914 <SV = 508> <Delay = 6.43>
ST_914 : Operation 7866 [1/4] (6.43ns)   --->   "%tmp_29_90 = fadd float %tmp_29_89, %tmp_28_90" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7866 'fadd' 'tmp_29_90' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 915 <SV = 509> <Delay = 6.43>
ST_915 : Operation 7867 [4/4] (6.43ns)   --->   "%tmp_29_91 = fadd float %tmp_29_90, %tmp_28_91" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7867 'fadd' 'tmp_29_91' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 916 <SV = 510> <Delay = 6.43>
ST_916 : Operation 7868 [3/4] (6.43ns)   --->   "%tmp_29_91 = fadd float %tmp_29_90, %tmp_28_91" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7868 'fadd' 'tmp_29_91' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 917 <SV = 511> <Delay = 6.43>
ST_917 : Operation 7869 [2/4] (6.43ns)   --->   "%tmp_29_91 = fadd float %tmp_29_90, %tmp_28_91" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7869 'fadd' 'tmp_29_91' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 918 <SV = 512> <Delay = 6.43>
ST_918 : Operation 7870 [1/4] (6.43ns)   --->   "%tmp_29_91 = fadd float %tmp_29_90, %tmp_28_91" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7870 'fadd' 'tmp_29_91' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 919 <SV = 513> <Delay = 6.43>
ST_919 : Operation 7871 [4/4] (6.43ns)   --->   "%tmp_29_92 = fadd float %tmp_29_91, %tmp_28_92" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7871 'fadd' 'tmp_29_92' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 920 <SV = 514> <Delay = 6.43>
ST_920 : Operation 7872 [3/4] (6.43ns)   --->   "%tmp_29_92 = fadd float %tmp_29_91, %tmp_28_92" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7872 'fadd' 'tmp_29_92' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 921 <SV = 515> <Delay = 6.43>
ST_921 : Operation 7873 [2/4] (6.43ns)   --->   "%tmp_29_92 = fadd float %tmp_29_91, %tmp_28_92" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7873 'fadd' 'tmp_29_92' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 922 <SV = 516> <Delay = 6.43>
ST_922 : Operation 7874 [1/4] (6.43ns)   --->   "%tmp_29_92 = fadd float %tmp_29_91, %tmp_28_92" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7874 'fadd' 'tmp_29_92' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 923 <SV = 517> <Delay = 6.43>
ST_923 : Operation 7875 [4/4] (6.43ns)   --->   "%tmp_29_93 = fadd float %tmp_29_92, %tmp_28_93" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7875 'fadd' 'tmp_29_93' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 924 <SV = 518> <Delay = 6.43>
ST_924 : Operation 7876 [3/4] (6.43ns)   --->   "%tmp_29_93 = fadd float %tmp_29_92, %tmp_28_93" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7876 'fadd' 'tmp_29_93' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 925 <SV = 519> <Delay = 6.43>
ST_925 : Operation 7877 [2/4] (6.43ns)   --->   "%tmp_29_93 = fadd float %tmp_29_92, %tmp_28_93" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7877 'fadd' 'tmp_29_93' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 926 <SV = 520> <Delay = 6.43>
ST_926 : Operation 7878 [1/4] (6.43ns)   --->   "%tmp_29_93 = fadd float %tmp_29_92, %tmp_28_93" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7878 'fadd' 'tmp_29_93' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 927 <SV = 521> <Delay = 6.43>
ST_927 : Operation 7879 [4/4] (6.43ns)   --->   "%tmp_29_94 = fadd float %tmp_29_93, %tmp_28_94" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7879 'fadd' 'tmp_29_94' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 928 <SV = 522> <Delay = 6.43>
ST_928 : Operation 7880 [3/4] (6.43ns)   --->   "%tmp_29_94 = fadd float %tmp_29_93, %tmp_28_94" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7880 'fadd' 'tmp_29_94' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 929 <SV = 523> <Delay = 6.43>
ST_929 : Operation 7881 [2/4] (6.43ns)   --->   "%tmp_29_94 = fadd float %tmp_29_93, %tmp_28_94" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7881 'fadd' 'tmp_29_94' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 930 <SV = 524> <Delay = 6.43>
ST_930 : Operation 7882 [1/4] (6.43ns)   --->   "%tmp_29_94 = fadd float %tmp_29_93, %tmp_28_94" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7882 'fadd' 'tmp_29_94' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 931 <SV = 525> <Delay = 6.43>
ST_931 : Operation 7883 [4/4] (6.43ns)   --->   "%tmp_29_95 = fadd float %tmp_29_94, %tmp_28_95" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7883 'fadd' 'tmp_29_95' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 932 <SV = 526> <Delay = 6.43>
ST_932 : Operation 7884 [3/4] (6.43ns)   --->   "%tmp_29_95 = fadd float %tmp_29_94, %tmp_28_95" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7884 'fadd' 'tmp_29_95' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 933 <SV = 527> <Delay = 6.43>
ST_933 : Operation 7885 [2/4] (6.43ns)   --->   "%tmp_29_95 = fadd float %tmp_29_94, %tmp_28_95" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7885 'fadd' 'tmp_29_95' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 934 <SV = 528> <Delay = 6.43>
ST_934 : Operation 7886 [1/4] (6.43ns)   --->   "%tmp_29_95 = fadd float %tmp_29_94, %tmp_28_95" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7886 'fadd' 'tmp_29_95' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 935 <SV = 529> <Delay = 6.43>
ST_935 : Operation 7887 [4/4] (6.43ns)   --->   "%tmp_29_96 = fadd float %tmp_29_95, %tmp_28_96" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7887 'fadd' 'tmp_29_96' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 936 <SV = 530> <Delay = 6.43>
ST_936 : Operation 7888 [3/4] (6.43ns)   --->   "%tmp_29_96 = fadd float %tmp_29_95, %tmp_28_96" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7888 'fadd' 'tmp_29_96' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 937 <SV = 531> <Delay = 6.43>
ST_937 : Operation 7889 [2/4] (6.43ns)   --->   "%tmp_29_96 = fadd float %tmp_29_95, %tmp_28_96" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7889 'fadd' 'tmp_29_96' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 938 <SV = 532> <Delay = 6.43>
ST_938 : Operation 7890 [1/4] (6.43ns)   --->   "%tmp_29_96 = fadd float %tmp_29_95, %tmp_28_96" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7890 'fadd' 'tmp_29_96' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 939 <SV = 533> <Delay = 6.43>
ST_939 : Operation 7891 [4/4] (6.43ns)   --->   "%tmp_29_97 = fadd float %tmp_29_96, %tmp_28_97" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7891 'fadd' 'tmp_29_97' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 940 <SV = 534> <Delay = 6.43>
ST_940 : Operation 7892 [3/4] (6.43ns)   --->   "%tmp_29_97 = fadd float %tmp_29_96, %tmp_28_97" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7892 'fadd' 'tmp_29_97' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 941 <SV = 535> <Delay = 6.43>
ST_941 : Operation 7893 [2/4] (6.43ns)   --->   "%tmp_29_97 = fadd float %tmp_29_96, %tmp_28_97" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7893 'fadd' 'tmp_29_97' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 942 <SV = 536> <Delay = 6.43>
ST_942 : Operation 7894 [1/4] (6.43ns)   --->   "%tmp_29_97 = fadd float %tmp_29_96, %tmp_28_97" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7894 'fadd' 'tmp_29_97' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 943 <SV = 537> <Delay = 6.43>
ST_943 : Operation 7895 [4/4] (6.43ns)   --->   "%tmp_29_98 = fadd float %tmp_29_97, %tmp_28_98" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7895 'fadd' 'tmp_29_98' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 944 <SV = 538> <Delay = 6.43>
ST_944 : Operation 7896 [3/4] (6.43ns)   --->   "%tmp_29_98 = fadd float %tmp_29_97, %tmp_28_98" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7896 'fadd' 'tmp_29_98' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 945 <SV = 539> <Delay = 6.43>
ST_945 : Operation 7897 [2/4] (6.43ns)   --->   "%tmp_29_98 = fadd float %tmp_29_97, %tmp_28_98" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7897 'fadd' 'tmp_29_98' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 946 <SV = 540> <Delay = 6.43>
ST_946 : Operation 7898 [1/4] (6.43ns)   --->   "%tmp_29_98 = fadd float %tmp_29_97, %tmp_28_98" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7898 'fadd' 'tmp_29_98' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 947 <SV = 541> <Delay = 6.43>
ST_947 : Operation 7899 [4/4] (6.43ns)   --->   "%tmp_29_99 = fadd float %tmp_29_98, %tmp_28_99" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7899 'fadd' 'tmp_29_99' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 948 <SV = 542> <Delay = 6.43>
ST_948 : Operation 7900 [3/4] (6.43ns)   --->   "%tmp_29_99 = fadd float %tmp_29_98, %tmp_28_99" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7900 'fadd' 'tmp_29_99' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 949 <SV = 543> <Delay = 6.43>
ST_949 : Operation 7901 [2/4] (6.43ns)   --->   "%tmp_29_99 = fadd float %tmp_29_98, %tmp_28_99" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7901 'fadd' 'tmp_29_99' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 950 <SV = 544> <Delay = 6.43>
ST_950 : Operation 7902 [1/4] (6.43ns)   --->   "%tmp_29_99 = fadd float %tmp_29_98, %tmp_28_99" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7902 'fadd' 'tmp_29_99' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 951 <SV = 545> <Delay = 6.43>
ST_951 : Operation 7903 [4/4] (6.43ns)   --->   "%tmp_29_100 = fadd float %tmp_29_99, %tmp_28_100" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7903 'fadd' 'tmp_29_100' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 952 <SV = 546> <Delay = 6.43>
ST_952 : Operation 7904 [3/4] (6.43ns)   --->   "%tmp_29_100 = fadd float %tmp_29_99, %tmp_28_100" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7904 'fadd' 'tmp_29_100' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 953 <SV = 547> <Delay = 6.43>
ST_953 : Operation 7905 [2/4] (6.43ns)   --->   "%tmp_29_100 = fadd float %tmp_29_99, %tmp_28_100" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7905 'fadd' 'tmp_29_100' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 954 <SV = 548> <Delay = 6.43>
ST_954 : Operation 7906 [1/4] (6.43ns)   --->   "%tmp_29_100 = fadd float %tmp_29_99, %tmp_28_100" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7906 'fadd' 'tmp_29_100' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 955 <SV = 549> <Delay = 6.43>
ST_955 : Operation 7907 [4/4] (6.43ns)   --->   "%tmp_29_101 = fadd float %tmp_29_100, %tmp_28_101" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7907 'fadd' 'tmp_29_101' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 956 <SV = 550> <Delay = 6.43>
ST_956 : Operation 7908 [3/4] (6.43ns)   --->   "%tmp_29_101 = fadd float %tmp_29_100, %tmp_28_101" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7908 'fadd' 'tmp_29_101' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 957 <SV = 551> <Delay = 6.43>
ST_957 : Operation 7909 [2/4] (6.43ns)   --->   "%tmp_29_101 = fadd float %tmp_29_100, %tmp_28_101" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7909 'fadd' 'tmp_29_101' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 958 <SV = 552> <Delay = 6.43>
ST_958 : Operation 7910 [1/4] (6.43ns)   --->   "%tmp_29_101 = fadd float %tmp_29_100, %tmp_28_101" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7910 'fadd' 'tmp_29_101' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 959 <SV = 553> <Delay = 6.43>
ST_959 : Operation 7911 [4/4] (6.43ns)   --->   "%tmp_29_102 = fadd float %tmp_29_101, %tmp_28_102" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7911 'fadd' 'tmp_29_102' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 960 <SV = 554> <Delay = 6.43>
ST_960 : Operation 7912 [3/4] (6.43ns)   --->   "%tmp_29_102 = fadd float %tmp_29_101, %tmp_28_102" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7912 'fadd' 'tmp_29_102' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 961 <SV = 555> <Delay = 6.43>
ST_961 : Operation 7913 [2/4] (6.43ns)   --->   "%tmp_29_102 = fadd float %tmp_29_101, %tmp_28_102" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7913 'fadd' 'tmp_29_102' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 962 <SV = 556> <Delay = 6.43>
ST_962 : Operation 7914 [1/4] (6.43ns)   --->   "%tmp_29_102 = fadd float %tmp_29_101, %tmp_28_102" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7914 'fadd' 'tmp_29_102' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 963 <SV = 557> <Delay = 6.43>
ST_963 : Operation 7915 [4/4] (6.43ns)   --->   "%tmp_29_103 = fadd float %tmp_29_102, %tmp_28_103" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7915 'fadd' 'tmp_29_103' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 964 <SV = 558> <Delay = 6.43>
ST_964 : Operation 7916 [3/4] (6.43ns)   --->   "%tmp_29_103 = fadd float %tmp_29_102, %tmp_28_103" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7916 'fadd' 'tmp_29_103' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 965 <SV = 559> <Delay = 6.43>
ST_965 : Operation 7917 [2/4] (6.43ns)   --->   "%tmp_29_103 = fadd float %tmp_29_102, %tmp_28_103" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7917 'fadd' 'tmp_29_103' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 966 <SV = 560> <Delay = 6.43>
ST_966 : Operation 7918 [1/4] (6.43ns)   --->   "%tmp_29_103 = fadd float %tmp_29_102, %tmp_28_103" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7918 'fadd' 'tmp_29_103' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 967 <SV = 561> <Delay = 6.43>
ST_967 : Operation 7919 [4/4] (6.43ns)   --->   "%tmp_29_104 = fadd float %tmp_29_103, %tmp_28_104" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7919 'fadd' 'tmp_29_104' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 968 <SV = 562> <Delay = 6.43>
ST_968 : Operation 7920 [3/4] (6.43ns)   --->   "%tmp_29_104 = fadd float %tmp_29_103, %tmp_28_104" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7920 'fadd' 'tmp_29_104' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 969 <SV = 563> <Delay = 6.43>
ST_969 : Operation 7921 [2/4] (6.43ns)   --->   "%tmp_29_104 = fadd float %tmp_29_103, %tmp_28_104" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7921 'fadd' 'tmp_29_104' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 970 <SV = 564> <Delay = 6.43>
ST_970 : Operation 7922 [1/4] (6.43ns)   --->   "%tmp_29_104 = fadd float %tmp_29_103, %tmp_28_104" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7922 'fadd' 'tmp_29_104' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 971 <SV = 565> <Delay = 6.43>
ST_971 : Operation 7923 [4/4] (6.43ns)   --->   "%tmp_29_105 = fadd float %tmp_29_104, %tmp_28_105" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7923 'fadd' 'tmp_29_105' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 972 <SV = 566> <Delay = 6.43>
ST_972 : Operation 7924 [3/4] (6.43ns)   --->   "%tmp_29_105 = fadd float %tmp_29_104, %tmp_28_105" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7924 'fadd' 'tmp_29_105' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 973 <SV = 567> <Delay = 6.43>
ST_973 : Operation 7925 [2/4] (6.43ns)   --->   "%tmp_29_105 = fadd float %tmp_29_104, %tmp_28_105" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7925 'fadd' 'tmp_29_105' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 974 <SV = 568> <Delay = 6.43>
ST_974 : Operation 7926 [1/4] (6.43ns)   --->   "%tmp_29_105 = fadd float %tmp_29_104, %tmp_28_105" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7926 'fadd' 'tmp_29_105' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 975 <SV = 569> <Delay = 6.43>
ST_975 : Operation 7927 [4/4] (6.43ns)   --->   "%tmp_29_106 = fadd float %tmp_29_105, %tmp_28_106" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7927 'fadd' 'tmp_29_106' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 976 <SV = 570> <Delay = 6.43>
ST_976 : Operation 7928 [3/4] (6.43ns)   --->   "%tmp_29_106 = fadd float %tmp_29_105, %tmp_28_106" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7928 'fadd' 'tmp_29_106' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 977 <SV = 571> <Delay = 6.43>
ST_977 : Operation 7929 [2/4] (6.43ns)   --->   "%tmp_29_106 = fadd float %tmp_29_105, %tmp_28_106" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7929 'fadd' 'tmp_29_106' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 978 <SV = 572> <Delay = 6.43>
ST_978 : Operation 7930 [1/4] (6.43ns)   --->   "%tmp_29_106 = fadd float %tmp_29_105, %tmp_28_106" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7930 'fadd' 'tmp_29_106' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 979 <SV = 573> <Delay = 6.43>
ST_979 : Operation 7931 [4/4] (6.43ns)   --->   "%tmp_29_107 = fadd float %tmp_29_106, %tmp_28_107" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7931 'fadd' 'tmp_29_107' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 980 <SV = 574> <Delay = 6.43>
ST_980 : Operation 7932 [3/4] (6.43ns)   --->   "%tmp_29_107 = fadd float %tmp_29_106, %tmp_28_107" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7932 'fadd' 'tmp_29_107' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 981 <SV = 575> <Delay = 6.43>
ST_981 : Operation 7933 [2/4] (6.43ns)   --->   "%tmp_29_107 = fadd float %tmp_29_106, %tmp_28_107" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7933 'fadd' 'tmp_29_107' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 982 <SV = 576> <Delay = 6.43>
ST_982 : Operation 7934 [1/4] (6.43ns)   --->   "%tmp_29_107 = fadd float %tmp_29_106, %tmp_28_107" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7934 'fadd' 'tmp_29_107' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 983 <SV = 577> <Delay = 6.43>
ST_983 : Operation 7935 [4/4] (6.43ns)   --->   "%tmp_29_108 = fadd float %tmp_29_107, %tmp_28_108" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7935 'fadd' 'tmp_29_108' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 984 <SV = 578> <Delay = 6.43>
ST_984 : Operation 7936 [3/4] (6.43ns)   --->   "%tmp_29_108 = fadd float %tmp_29_107, %tmp_28_108" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7936 'fadd' 'tmp_29_108' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 985 <SV = 579> <Delay = 6.43>
ST_985 : Operation 7937 [2/4] (6.43ns)   --->   "%tmp_29_108 = fadd float %tmp_29_107, %tmp_28_108" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7937 'fadd' 'tmp_29_108' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 986 <SV = 580> <Delay = 6.43>
ST_986 : Operation 7938 [1/4] (6.43ns)   --->   "%tmp_29_108 = fadd float %tmp_29_107, %tmp_28_108" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7938 'fadd' 'tmp_29_108' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 987 <SV = 581> <Delay = 6.43>
ST_987 : Operation 7939 [4/4] (6.43ns)   --->   "%tmp_29_109 = fadd float %tmp_29_108, %tmp_28_109" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7939 'fadd' 'tmp_29_109' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 988 <SV = 582> <Delay = 6.43>
ST_988 : Operation 7940 [3/4] (6.43ns)   --->   "%tmp_29_109 = fadd float %tmp_29_108, %tmp_28_109" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7940 'fadd' 'tmp_29_109' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 989 <SV = 583> <Delay = 6.43>
ST_989 : Operation 7941 [2/4] (6.43ns)   --->   "%tmp_29_109 = fadd float %tmp_29_108, %tmp_28_109" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7941 'fadd' 'tmp_29_109' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 990 <SV = 584> <Delay = 6.43>
ST_990 : Operation 7942 [1/4] (6.43ns)   --->   "%tmp_29_109 = fadd float %tmp_29_108, %tmp_28_109" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7942 'fadd' 'tmp_29_109' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 991 <SV = 585> <Delay = 6.43>
ST_991 : Operation 7943 [4/4] (6.43ns)   --->   "%tmp_29_110 = fadd float %tmp_29_109, %tmp_28_110" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7943 'fadd' 'tmp_29_110' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 992 <SV = 586> <Delay = 6.43>
ST_992 : Operation 7944 [3/4] (6.43ns)   --->   "%tmp_29_110 = fadd float %tmp_29_109, %tmp_28_110" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7944 'fadd' 'tmp_29_110' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 993 <SV = 587> <Delay = 6.43>
ST_993 : Operation 7945 [2/4] (6.43ns)   --->   "%tmp_29_110 = fadd float %tmp_29_109, %tmp_28_110" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7945 'fadd' 'tmp_29_110' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 994 <SV = 588> <Delay = 6.43>
ST_994 : Operation 7946 [1/4] (6.43ns)   --->   "%tmp_29_110 = fadd float %tmp_29_109, %tmp_28_110" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7946 'fadd' 'tmp_29_110' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 995 <SV = 589> <Delay = 6.43>
ST_995 : Operation 7947 [4/4] (6.43ns)   --->   "%tmp_29_111 = fadd float %tmp_29_110, %tmp_28_111" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7947 'fadd' 'tmp_29_111' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 996 <SV = 590> <Delay = 6.43>
ST_996 : Operation 7948 [3/4] (6.43ns)   --->   "%tmp_29_111 = fadd float %tmp_29_110, %tmp_28_111" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7948 'fadd' 'tmp_29_111' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 997 <SV = 591> <Delay = 6.43>
ST_997 : Operation 7949 [2/4] (6.43ns)   --->   "%tmp_29_111 = fadd float %tmp_29_110, %tmp_28_111" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7949 'fadd' 'tmp_29_111' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 998 <SV = 592> <Delay = 6.43>
ST_998 : Operation 7950 [1/4] (6.43ns)   --->   "%tmp_29_111 = fadd float %tmp_29_110, %tmp_28_111" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7950 'fadd' 'tmp_29_111' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 999 <SV = 593> <Delay = 6.43>
ST_999 : Operation 7951 [4/4] (6.43ns)   --->   "%tmp_29_112 = fadd float %tmp_29_111, %tmp_28_112" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7951 'fadd' 'tmp_29_112' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1000 <SV = 594> <Delay = 6.43>
ST_1000 : Operation 7952 [3/4] (6.43ns)   --->   "%tmp_29_112 = fadd float %tmp_29_111, %tmp_28_112" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7952 'fadd' 'tmp_29_112' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1001 <SV = 595> <Delay = 6.43>
ST_1001 : Operation 7953 [2/4] (6.43ns)   --->   "%tmp_29_112 = fadd float %tmp_29_111, %tmp_28_112" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7953 'fadd' 'tmp_29_112' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1002 <SV = 596> <Delay = 6.43>
ST_1002 : Operation 7954 [1/4] (6.43ns)   --->   "%tmp_29_112 = fadd float %tmp_29_111, %tmp_28_112" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7954 'fadd' 'tmp_29_112' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1003 <SV = 597> <Delay = 6.43>
ST_1003 : Operation 7955 [4/4] (6.43ns)   --->   "%tmp_29_113 = fadd float %tmp_29_112, %tmp_28_113" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7955 'fadd' 'tmp_29_113' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1004 <SV = 598> <Delay = 6.43>
ST_1004 : Operation 7956 [3/4] (6.43ns)   --->   "%tmp_29_113 = fadd float %tmp_29_112, %tmp_28_113" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7956 'fadd' 'tmp_29_113' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1005 <SV = 599> <Delay = 6.43>
ST_1005 : Operation 7957 [2/4] (6.43ns)   --->   "%tmp_29_113 = fadd float %tmp_29_112, %tmp_28_113" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7957 'fadd' 'tmp_29_113' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1006 <SV = 600> <Delay = 6.43>
ST_1006 : Operation 7958 [1/4] (6.43ns)   --->   "%tmp_29_113 = fadd float %tmp_29_112, %tmp_28_113" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7958 'fadd' 'tmp_29_113' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1007 <SV = 601> <Delay = 6.43>
ST_1007 : Operation 7959 [4/4] (6.43ns)   --->   "%tmp_29_114 = fadd float %tmp_29_113, %tmp_28_114" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7959 'fadd' 'tmp_29_114' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1008 <SV = 602> <Delay = 6.43>
ST_1008 : Operation 7960 [3/4] (6.43ns)   --->   "%tmp_29_114 = fadd float %tmp_29_113, %tmp_28_114" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7960 'fadd' 'tmp_29_114' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1009 <SV = 603> <Delay = 6.43>
ST_1009 : Operation 7961 [2/4] (6.43ns)   --->   "%tmp_29_114 = fadd float %tmp_29_113, %tmp_28_114" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7961 'fadd' 'tmp_29_114' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1010 <SV = 604> <Delay = 6.43>
ST_1010 : Operation 7962 [1/4] (6.43ns)   --->   "%tmp_29_114 = fadd float %tmp_29_113, %tmp_28_114" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7962 'fadd' 'tmp_29_114' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1011 <SV = 605> <Delay = 6.43>
ST_1011 : Operation 7963 [4/4] (6.43ns)   --->   "%tmp_29_115 = fadd float %tmp_29_114, %tmp_28_115" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7963 'fadd' 'tmp_29_115' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1012 <SV = 606> <Delay = 6.43>
ST_1012 : Operation 7964 [3/4] (6.43ns)   --->   "%tmp_29_115 = fadd float %tmp_29_114, %tmp_28_115" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7964 'fadd' 'tmp_29_115' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1013 <SV = 607> <Delay = 6.43>
ST_1013 : Operation 7965 [2/4] (6.43ns)   --->   "%tmp_29_115 = fadd float %tmp_29_114, %tmp_28_115" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7965 'fadd' 'tmp_29_115' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1014 <SV = 608> <Delay = 6.43>
ST_1014 : Operation 7966 [1/4] (6.43ns)   --->   "%tmp_29_115 = fadd float %tmp_29_114, %tmp_28_115" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7966 'fadd' 'tmp_29_115' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1015 <SV = 609> <Delay = 6.43>
ST_1015 : Operation 7967 [4/4] (6.43ns)   --->   "%tmp_29_116 = fadd float %tmp_29_115, %tmp_28_116" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7967 'fadd' 'tmp_29_116' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1016 <SV = 610> <Delay = 6.43>
ST_1016 : Operation 7968 [3/4] (6.43ns)   --->   "%tmp_29_116 = fadd float %tmp_29_115, %tmp_28_116" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7968 'fadd' 'tmp_29_116' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1017 <SV = 611> <Delay = 6.43>
ST_1017 : Operation 7969 [2/4] (6.43ns)   --->   "%tmp_29_116 = fadd float %tmp_29_115, %tmp_28_116" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7969 'fadd' 'tmp_29_116' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1018 <SV = 612> <Delay = 6.43>
ST_1018 : Operation 7970 [1/4] (6.43ns)   --->   "%tmp_29_116 = fadd float %tmp_29_115, %tmp_28_116" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7970 'fadd' 'tmp_29_116' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1019 <SV = 613> <Delay = 6.43>
ST_1019 : Operation 7971 [4/4] (6.43ns)   --->   "%tmp_29_117 = fadd float %tmp_29_116, %tmp_28_117" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7971 'fadd' 'tmp_29_117' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1020 <SV = 614> <Delay = 6.43>
ST_1020 : Operation 7972 [3/4] (6.43ns)   --->   "%tmp_29_117 = fadd float %tmp_29_116, %tmp_28_117" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7972 'fadd' 'tmp_29_117' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1021 <SV = 615> <Delay = 6.43>
ST_1021 : Operation 7973 [2/4] (6.43ns)   --->   "%tmp_29_117 = fadd float %tmp_29_116, %tmp_28_117" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7973 'fadd' 'tmp_29_117' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1022 <SV = 616> <Delay = 6.43>
ST_1022 : Operation 7974 [1/4] (6.43ns)   --->   "%tmp_29_117 = fadd float %tmp_29_116, %tmp_28_117" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7974 'fadd' 'tmp_29_117' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1023 <SV = 617> <Delay = 6.43>
ST_1023 : Operation 7975 [4/4] (6.43ns)   --->   "%tmp_29_118 = fadd float %tmp_29_117, %tmp_28_118" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7975 'fadd' 'tmp_29_118' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1024 <SV = 618> <Delay = 6.43>
ST_1024 : Operation 7976 [3/4] (6.43ns)   --->   "%tmp_29_118 = fadd float %tmp_29_117, %tmp_28_118" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7976 'fadd' 'tmp_29_118' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1025 <SV = 619> <Delay = 6.43>
ST_1025 : Operation 7977 [2/4] (6.43ns)   --->   "%tmp_29_118 = fadd float %tmp_29_117, %tmp_28_118" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7977 'fadd' 'tmp_29_118' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1026 <SV = 620> <Delay = 6.43>
ST_1026 : Operation 7978 [1/4] (6.43ns)   --->   "%tmp_29_118 = fadd float %tmp_29_117, %tmp_28_118" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7978 'fadd' 'tmp_29_118' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1027 <SV = 621> <Delay = 6.43>
ST_1027 : Operation 7979 [4/4] (6.43ns)   --->   "%tmp_29_119 = fadd float %tmp_29_118, %tmp_28_119" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7979 'fadd' 'tmp_29_119' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1028 <SV = 622> <Delay = 6.43>
ST_1028 : Operation 7980 [3/4] (6.43ns)   --->   "%tmp_29_119 = fadd float %tmp_29_118, %tmp_28_119" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7980 'fadd' 'tmp_29_119' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1029 <SV = 623> <Delay = 6.43>
ST_1029 : Operation 7981 [2/4] (6.43ns)   --->   "%tmp_29_119 = fadd float %tmp_29_118, %tmp_28_119" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7981 'fadd' 'tmp_29_119' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1030 <SV = 624> <Delay = 6.43>
ST_1030 : Operation 7982 [1/4] (6.43ns)   --->   "%tmp_29_119 = fadd float %tmp_29_118, %tmp_28_119" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7982 'fadd' 'tmp_29_119' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1031 <SV = 625> <Delay = 6.43>
ST_1031 : Operation 7983 [4/4] (6.43ns)   --->   "%tmp_29_120 = fadd float %tmp_29_119, %tmp_28_120" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7983 'fadd' 'tmp_29_120' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1032 <SV = 626> <Delay = 6.43>
ST_1032 : Operation 7984 [3/4] (6.43ns)   --->   "%tmp_29_120 = fadd float %tmp_29_119, %tmp_28_120" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7984 'fadd' 'tmp_29_120' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1033 <SV = 627> <Delay = 6.43>
ST_1033 : Operation 7985 [2/4] (6.43ns)   --->   "%tmp_29_120 = fadd float %tmp_29_119, %tmp_28_120" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7985 'fadd' 'tmp_29_120' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1034 <SV = 628> <Delay = 6.43>
ST_1034 : Operation 7986 [1/4] (6.43ns)   --->   "%tmp_29_120 = fadd float %tmp_29_119, %tmp_28_120" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7986 'fadd' 'tmp_29_120' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1035 <SV = 629> <Delay = 6.43>
ST_1035 : Operation 7987 [4/4] (6.43ns)   --->   "%tmp_29_121 = fadd float %tmp_29_120, %tmp_28_121" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7987 'fadd' 'tmp_29_121' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1036 <SV = 630> <Delay = 6.43>
ST_1036 : Operation 7988 [3/4] (6.43ns)   --->   "%tmp_29_121 = fadd float %tmp_29_120, %tmp_28_121" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7988 'fadd' 'tmp_29_121' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1037 <SV = 631> <Delay = 6.43>
ST_1037 : Operation 7989 [2/4] (6.43ns)   --->   "%tmp_29_121 = fadd float %tmp_29_120, %tmp_28_121" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7989 'fadd' 'tmp_29_121' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1038 <SV = 632> <Delay = 6.43>
ST_1038 : Operation 7990 [1/4] (6.43ns)   --->   "%tmp_29_121 = fadd float %tmp_29_120, %tmp_28_121" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7990 'fadd' 'tmp_29_121' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1039 <SV = 633> <Delay = 6.43>
ST_1039 : Operation 7991 [4/4] (6.43ns)   --->   "%tmp_29_122 = fadd float %tmp_29_121, %tmp_28_122" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7991 'fadd' 'tmp_29_122' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1040 <SV = 634> <Delay = 6.43>
ST_1040 : Operation 7992 [3/4] (6.43ns)   --->   "%tmp_29_122 = fadd float %tmp_29_121, %tmp_28_122" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7992 'fadd' 'tmp_29_122' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1041 <SV = 635> <Delay = 6.43>
ST_1041 : Operation 7993 [2/4] (6.43ns)   --->   "%tmp_29_122 = fadd float %tmp_29_121, %tmp_28_122" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7993 'fadd' 'tmp_29_122' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1042 <SV = 636> <Delay = 6.43>
ST_1042 : Operation 7994 [1/4] (6.43ns)   --->   "%tmp_29_122 = fadd float %tmp_29_121, %tmp_28_122" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7994 'fadd' 'tmp_29_122' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1043 <SV = 637> <Delay = 6.43>
ST_1043 : Operation 7995 [4/4] (6.43ns)   --->   "%tmp_29_123 = fadd float %tmp_29_122, %tmp_28_123" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7995 'fadd' 'tmp_29_123' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1044 <SV = 638> <Delay = 6.43>
ST_1044 : Operation 7996 [3/4] (6.43ns)   --->   "%tmp_29_123 = fadd float %tmp_29_122, %tmp_28_123" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7996 'fadd' 'tmp_29_123' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1045 <SV = 639> <Delay = 6.43>
ST_1045 : Operation 7997 [2/4] (6.43ns)   --->   "%tmp_29_123 = fadd float %tmp_29_122, %tmp_28_123" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7997 'fadd' 'tmp_29_123' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1046 <SV = 640> <Delay = 6.43>
ST_1046 : Operation 7998 [1/4] (6.43ns)   --->   "%tmp_29_123 = fadd float %tmp_29_122, %tmp_28_123" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7998 'fadd' 'tmp_29_123' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1047 <SV = 641> <Delay = 6.43>
ST_1047 : Operation 7999 [4/4] (6.43ns)   --->   "%tmp_29_124 = fadd float %tmp_29_123, %tmp_28_124" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 7999 'fadd' 'tmp_29_124' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1048 <SV = 642> <Delay = 6.43>
ST_1048 : Operation 8000 [3/4] (6.43ns)   --->   "%tmp_29_124 = fadd float %tmp_29_123, %tmp_28_124" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8000 'fadd' 'tmp_29_124' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1049 <SV = 643> <Delay = 6.43>
ST_1049 : Operation 8001 [2/4] (6.43ns)   --->   "%tmp_29_124 = fadd float %tmp_29_123, %tmp_28_124" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8001 'fadd' 'tmp_29_124' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1050 <SV = 644> <Delay = 6.43>
ST_1050 : Operation 8002 [1/4] (6.43ns)   --->   "%tmp_29_124 = fadd float %tmp_29_123, %tmp_28_124" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8002 'fadd' 'tmp_29_124' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1051 <SV = 645> <Delay = 6.43>
ST_1051 : Operation 8003 [4/4] (6.43ns)   --->   "%tmp_29_125 = fadd float %tmp_29_124, %tmp_28_125" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8003 'fadd' 'tmp_29_125' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1052 <SV = 646> <Delay = 6.43>
ST_1052 : Operation 8004 [3/4] (6.43ns)   --->   "%tmp_29_125 = fadd float %tmp_29_124, %tmp_28_125" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8004 'fadd' 'tmp_29_125' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1053 <SV = 647> <Delay = 6.43>
ST_1053 : Operation 8005 [2/4] (6.43ns)   --->   "%tmp_29_125 = fadd float %tmp_29_124, %tmp_28_125" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8005 'fadd' 'tmp_29_125' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1054 <SV = 648> <Delay = 6.43>
ST_1054 : Operation 8006 [1/4] (6.43ns)   --->   "%tmp_29_125 = fadd float %tmp_29_124, %tmp_28_125" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8006 'fadd' 'tmp_29_125' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1055 <SV = 649> <Delay = 6.43>
ST_1055 : Operation 8007 [4/4] (6.43ns)   --->   "%tmp_29_126 = fadd float %tmp_29_125, %tmp_28_126" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8007 'fadd' 'tmp_29_126' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1056 <SV = 650> <Delay = 6.43>
ST_1056 : Operation 8008 [3/4] (6.43ns)   --->   "%tmp_29_126 = fadd float %tmp_29_125, %tmp_28_126" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8008 'fadd' 'tmp_29_126' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1057 <SV = 651> <Delay = 6.43>
ST_1057 : Operation 8009 [2/4] (6.43ns)   --->   "%tmp_29_126 = fadd float %tmp_29_125, %tmp_28_126" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8009 'fadd' 'tmp_29_126' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1058 <SV = 652> <Delay = 6.43>
ST_1058 : Operation 8010 [1/4] (6.43ns)   --->   "%tmp_29_126 = fadd float %tmp_29_125, %tmp_28_126" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8010 'fadd' 'tmp_29_126' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1059 <SV = 653> <Delay = 6.43>
ST_1059 : Operation 8011 [4/4] (6.43ns)   --->   "%tmp_29_127 = fadd float %tmp_29_126, %tmp_28_127" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8011 'fadd' 'tmp_29_127' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1060 <SV = 654> <Delay = 6.43>
ST_1060 : Operation 8012 [3/4] (6.43ns)   --->   "%tmp_29_127 = fadd float %tmp_29_126, %tmp_28_127" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8012 'fadd' 'tmp_29_127' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1061 <SV = 655> <Delay = 6.43>
ST_1061 : Operation 8013 [2/4] (6.43ns)   --->   "%tmp_29_127 = fadd float %tmp_29_126, %tmp_28_127" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8013 'fadd' 'tmp_29_127' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1062 <SV = 656> <Delay = 6.43>
ST_1062 : Operation 8014 [1/4] (6.43ns)   --->   "%tmp_29_127 = fadd float %tmp_29_126, %tmp_28_127" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8014 'fadd' 'tmp_29_127' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1063 <SV = 657> <Delay = 6.43>
ST_1063 : Operation 8015 [4/4] (6.43ns)   --->   "%tmp_29_128 = fadd float %tmp_29_127, %tmp_28_128" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8015 'fadd' 'tmp_29_128' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1064 <SV = 658> <Delay = 6.43>
ST_1064 : Operation 8016 [3/4] (6.43ns)   --->   "%tmp_29_128 = fadd float %tmp_29_127, %tmp_28_128" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8016 'fadd' 'tmp_29_128' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1065 <SV = 659> <Delay = 6.43>
ST_1065 : Operation 8017 [2/4] (6.43ns)   --->   "%tmp_29_128 = fadd float %tmp_29_127, %tmp_28_128" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8017 'fadd' 'tmp_29_128' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1066 <SV = 660> <Delay = 6.43>
ST_1066 : Operation 8018 [1/4] (6.43ns)   --->   "%tmp_29_128 = fadd float %tmp_29_127, %tmp_28_128" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8018 'fadd' 'tmp_29_128' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1067 <SV = 661> <Delay = 6.43>
ST_1067 : Operation 8019 [4/4] (6.43ns)   --->   "%tmp_29_129 = fadd float %tmp_29_128, %tmp_28_129" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8019 'fadd' 'tmp_29_129' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1068 <SV = 662> <Delay = 6.43>
ST_1068 : Operation 8020 [3/4] (6.43ns)   --->   "%tmp_29_129 = fadd float %tmp_29_128, %tmp_28_129" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8020 'fadd' 'tmp_29_129' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1069 <SV = 663> <Delay = 6.43>
ST_1069 : Operation 8021 [2/4] (6.43ns)   --->   "%tmp_29_129 = fadd float %tmp_29_128, %tmp_28_129" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8021 'fadd' 'tmp_29_129' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1070 <SV = 664> <Delay = 6.43>
ST_1070 : Operation 8022 [1/4] (6.43ns)   --->   "%tmp_29_129 = fadd float %tmp_29_128, %tmp_28_129" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8022 'fadd' 'tmp_29_129' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1071 <SV = 665> <Delay = 6.43>
ST_1071 : Operation 8023 [4/4] (6.43ns)   --->   "%tmp_29_130 = fadd float %tmp_29_129, %tmp_28_130" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8023 'fadd' 'tmp_29_130' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1072 <SV = 666> <Delay = 6.43>
ST_1072 : Operation 8024 [3/4] (6.43ns)   --->   "%tmp_29_130 = fadd float %tmp_29_129, %tmp_28_130" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8024 'fadd' 'tmp_29_130' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1073 <SV = 667> <Delay = 6.43>
ST_1073 : Operation 8025 [2/4] (6.43ns)   --->   "%tmp_29_130 = fadd float %tmp_29_129, %tmp_28_130" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8025 'fadd' 'tmp_29_130' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1074 <SV = 668> <Delay = 6.43>
ST_1074 : Operation 8026 [1/4] (6.43ns)   --->   "%tmp_29_130 = fadd float %tmp_29_129, %tmp_28_130" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8026 'fadd' 'tmp_29_130' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1075 <SV = 669> <Delay = 6.43>
ST_1075 : Operation 8027 [4/4] (6.43ns)   --->   "%tmp_29_131 = fadd float %tmp_29_130, %tmp_28_131" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8027 'fadd' 'tmp_29_131' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1076 <SV = 670> <Delay = 6.43>
ST_1076 : Operation 8028 [3/4] (6.43ns)   --->   "%tmp_29_131 = fadd float %tmp_29_130, %tmp_28_131" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8028 'fadd' 'tmp_29_131' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1077 <SV = 671> <Delay = 6.43>
ST_1077 : Operation 8029 [2/4] (6.43ns)   --->   "%tmp_29_131 = fadd float %tmp_29_130, %tmp_28_131" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8029 'fadd' 'tmp_29_131' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1078 <SV = 672> <Delay = 6.43>
ST_1078 : Operation 8030 [1/4] (6.43ns)   --->   "%tmp_29_131 = fadd float %tmp_29_130, %tmp_28_131" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8030 'fadd' 'tmp_29_131' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1079 <SV = 673> <Delay = 6.43>
ST_1079 : Operation 8031 [4/4] (6.43ns)   --->   "%tmp_29_132 = fadd float %tmp_29_131, %tmp_28_132" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8031 'fadd' 'tmp_29_132' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1080 <SV = 674> <Delay = 6.43>
ST_1080 : Operation 8032 [3/4] (6.43ns)   --->   "%tmp_29_132 = fadd float %tmp_29_131, %tmp_28_132" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8032 'fadd' 'tmp_29_132' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1081 <SV = 675> <Delay = 6.43>
ST_1081 : Operation 8033 [2/4] (6.43ns)   --->   "%tmp_29_132 = fadd float %tmp_29_131, %tmp_28_132" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8033 'fadd' 'tmp_29_132' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1082 <SV = 676> <Delay = 6.43>
ST_1082 : Operation 8034 [1/4] (6.43ns)   --->   "%tmp_29_132 = fadd float %tmp_29_131, %tmp_28_132" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8034 'fadd' 'tmp_29_132' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1083 <SV = 677> <Delay = 6.43>
ST_1083 : Operation 8035 [4/4] (6.43ns)   --->   "%tmp_29_133 = fadd float %tmp_29_132, %tmp_28_133" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8035 'fadd' 'tmp_29_133' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1084 <SV = 678> <Delay = 6.43>
ST_1084 : Operation 8036 [3/4] (6.43ns)   --->   "%tmp_29_133 = fadd float %tmp_29_132, %tmp_28_133" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8036 'fadd' 'tmp_29_133' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1085 <SV = 679> <Delay = 6.43>
ST_1085 : Operation 8037 [2/4] (6.43ns)   --->   "%tmp_29_133 = fadd float %tmp_29_132, %tmp_28_133" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8037 'fadd' 'tmp_29_133' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1086 <SV = 680> <Delay = 6.43>
ST_1086 : Operation 8038 [1/4] (6.43ns)   --->   "%tmp_29_133 = fadd float %tmp_29_132, %tmp_28_133" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8038 'fadd' 'tmp_29_133' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1087 <SV = 681> <Delay = 6.43>
ST_1087 : Operation 8039 [4/4] (6.43ns)   --->   "%tmp_29_134 = fadd float %tmp_29_133, %tmp_28_134" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8039 'fadd' 'tmp_29_134' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1088 <SV = 682> <Delay = 6.43>
ST_1088 : Operation 8040 [3/4] (6.43ns)   --->   "%tmp_29_134 = fadd float %tmp_29_133, %tmp_28_134" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8040 'fadd' 'tmp_29_134' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1089 <SV = 683> <Delay = 6.43>
ST_1089 : Operation 8041 [2/4] (6.43ns)   --->   "%tmp_29_134 = fadd float %tmp_29_133, %tmp_28_134" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8041 'fadd' 'tmp_29_134' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1090 <SV = 684> <Delay = 6.43>
ST_1090 : Operation 8042 [1/4] (6.43ns)   --->   "%tmp_29_134 = fadd float %tmp_29_133, %tmp_28_134" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8042 'fadd' 'tmp_29_134' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1091 <SV = 685> <Delay = 6.43>
ST_1091 : Operation 8043 [4/4] (6.43ns)   --->   "%tmp_29_135 = fadd float %tmp_29_134, %tmp_28_135" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8043 'fadd' 'tmp_29_135' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1092 <SV = 686> <Delay = 6.43>
ST_1092 : Operation 8044 [3/4] (6.43ns)   --->   "%tmp_29_135 = fadd float %tmp_29_134, %tmp_28_135" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8044 'fadd' 'tmp_29_135' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1093 <SV = 687> <Delay = 6.43>
ST_1093 : Operation 8045 [2/4] (6.43ns)   --->   "%tmp_29_135 = fadd float %tmp_29_134, %tmp_28_135" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8045 'fadd' 'tmp_29_135' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1094 <SV = 688> <Delay = 6.43>
ST_1094 : Operation 8046 [1/4] (6.43ns)   --->   "%tmp_29_135 = fadd float %tmp_29_134, %tmp_28_135" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8046 'fadd' 'tmp_29_135' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1095 <SV = 689> <Delay = 6.43>
ST_1095 : Operation 8047 [4/4] (6.43ns)   --->   "%tmp_29_136 = fadd float %tmp_29_135, %tmp_28_136" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8047 'fadd' 'tmp_29_136' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1096 <SV = 690> <Delay = 6.43>
ST_1096 : Operation 8048 [3/4] (6.43ns)   --->   "%tmp_29_136 = fadd float %tmp_29_135, %tmp_28_136" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8048 'fadd' 'tmp_29_136' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1097 <SV = 691> <Delay = 6.43>
ST_1097 : Operation 8049 [2/4] (6.43ns)   --->   "%tmp_29_136 = fadd float %tmp_29_135, %tmp_28_136" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8049 'fadd' 'tmp_29_136' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1098 <SV = 692> <Delay = 6.43>
ST_1098 : Operation 8050 [1/4] (6.43ns)   --->   "%tmp_29_136 = fadd float %tmp_29_135, %tmp_28_136" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8050 'fadd' 'tmp_29_136' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1099 <SV = 693> <Delay = 6.43>
ST_1099 : Operation 8051 [4/4] (6.43ns)   --->   "%tmp_29_137 = fadd float %tmp_29_136, %tmp_28_137" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8051 'fadd' 'tmp_29_137' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1100 <SV = 694> <Delay = 6.43>
ST_1100 : Operation 8052 [3/4] (6.43ns)   --->   "%tmp_29_137 = fadd float %tmp_29_136, %tmp_28_137" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8052 'fadd' 'tmp_29_137' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1101 <SV = 695> <Delay = 6.43>
ST_1101 : Operation 8053 [2/4] (6.43ns)   --->   "%tmp_29_137 = fadd float %tmp_29_136, %tmp_28_137" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8053 'fadd' 'tmp_29_137' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1102 <SV = 696> <Delay = 6.43>
ST_1102 : Operation 8054 [1/4] (6.43ns)   --->   "%tmp_29_137 = fadd float %tmp_29_136, %tmp_28_137" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8054 'fadd' 'tmp_29_137' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1103 <SV = 697> <Delay = 6.43>
ST_1103 : Operation 8055 [4/4] (6.43ns)   --->   "%tmp_29_138 = fadd float %tmp_29_137, %tmp_28_138" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8055 'fadd' 'tmp_29_138' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1104 <SV = 698> <Delay = 6.43>
ST_1104 : Operation 8056 [3/4] (6.43ns)   --->   "%tmp_29_138 = fadd float %tmp_29_137, %tmp_28_138" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8056 'fadd' 'tmp_29_138' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1105 <SV = 699> <Delay = 6.43>
ST_1105 : Operation 8057 [2/4] (6.43ns)   --->   "%tmp_29_138 = fadd float %tmp_29_137, %tmp_28_138" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8057 'fadd' 'tmp_29_138' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1106 <SV = 700> <Delay = 6.43>
ST_1106 : Operation 8058 [1/4] (6.43ns)   --->   "%tmp_29_138 = fadd float %tmp_29_137, %tmp_28_138" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8058 'fadd' 'tmp_29_138' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1107 <SV = 701> <Delay = 6.43>
ST_1107 : Operation 8059 [4/4] (6.43ns)   --->   "%tmp_29_139 = fadd float %tmp_29_138, %tmp_28_139" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8059 'fadd' 'tmp_29_139' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1108 <SV = 702> <Delay = 6.43>
ST_1108 : Operation 8060 [3/4] (6.43ns)   --->   "%tmp_29_139 = fadd float %tmp_29_138, %tmp_28_139" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8060 'fadd' 'tmp_29_139' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1109 <SV = 703> <Delay = 6.43>
ST_1109 : Operation 8061 [2/4] (6.43ns)   --->   "%tmp_29_139 = fadd float %tmp_29_138, %tmp_28_139" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8061 'fadd' 'tmp_29_139' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1110 <SV = 704> <Delay = 6.43>
ST_1110 : Operation 8062 [1/4] (6.43ns)   --->   "%tmp_29_139 = fadd float %tmp_29_138, %tmp_28_139" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8062 'fadd' 'tmp_29_139' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1111 <SV = 705> <Delay = 6.43>
ST_1111 : Operation 8063 [4/4] (6.43ns)   --->   "%tmp_29_140 = fadd float %tmp_29_139, %tmp_28_140" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8063 'fadd' 'tmp_29_140' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1112 <SV = 706> <Delay = 6.43>
ST_1112 : Operation 8064 [3/4] (6.43ns)   --->   "%tmp_29_140 = fadd float %tmp_29_139, %tmp_28_140" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8064 'fadd' 'tmp_29_140' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1113 <SV = 707> <Delay = 6.43>
ST_1113 : Operation 8065 [2/4] (6.43ns)   --->   "%tmp_29_140 = fadd float %tmp_29_139, %tmp_28_140" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8065 'fadd' 'tmp_29_140' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1114 <SV = 708> <Delay = 6.43>
ST_1114 : Operation 8066 [1/4] (6.43ns)   --->   "%tmp_29_140 = fadd float %tmp_29_139, %tmp_28_140" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8066 'fadd' 'tmp_29_140' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1115 <SV = 709> <Delay = 6.43>
ST_1115 : Operation 8067 [4/4] (6.43ns)   --->   "%tmp_29_141 = fadd float %tmp_29_140, %tmp_28_141" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8067 'fadd' 'tmp_29_141' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1116 <SV = 710> <Delay = 6.43>
ST_1116 : Operation 8068 [3/4] (6.43ns)   --->   "%tmp_29_141 = fadd float %tmp_29_140, %tmp_28_141" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8068 'fadd' 'tmp_29_141' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1117 <SV = 711> <Delay = 6.43>
ST_1117 : Operation 8069 [2/4] (6.43ns)   --->   "%tmp_29_141 = fadd float %tmp_29_140, %tmp_28_141" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8069 'fadd' 'tmp_29_141' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1118 <SV = 712> <Delay = 6.43>
ST_1118 : Operation 8070 [1/4] (6.43ns)   --->   "%tmp_29_141 = fadd float %tmp_29_140, %tmp_28_141" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8070 'fadd' 'tmp_29_141' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1119 <SV = 713> <Delay = 6.43>
ST_1119 : Operation 8071 [4/4] (6.43ns)   --->   "%tmp_29_142 = fadd float %tmp_29_141, %tmp_28_142" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8071 'fadd' 'tmp_29_142' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1120 <SV = 714> <Delay = 6.43>
ST_1120 : Operation 8072 [3/4] (6.43ns)   --->   "%tmp_29_142 = fadd float %tmp_29_141, %tmp_28_142" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8072 'fadd' 'tmp_29_142' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1121 <SV = 715> <Delay = 6.43>
ST_1121 : Operation 8073 [2/4] (6.43ns)   --->   "%tmp_29_142 = fadd float %tmp_29_141, %tmp_28_142" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8073 'fadd' 'tmp_29_142' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1122 <SV = 716> <Delay = 6.43>
ST_1122 : Operation 8074 [1/4] (6.43ns)   --->   "%tmp_29_142 = fadd float %tmp_29_141, %tmp_28_142" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8074 'fadd' 'tmp_29_142' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1123 <SV = 717> <Delay = 6.43>
ST_1123 : Operation 8075 [4/4] (6.43ns)   --->   "%tmp_29_143 = fadd float %tmp_29_142, %tmp_28_143" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8075 'fadd' 'tmp_29_143' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1124 <SV = 718> <Delay = 6.43>
ST_1124 : Operation 8076 [3/4] (6.43ns)   --->   "%tmp_29_143 = fadd float %tmp_29_142, %tmp_28_143" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8076 'fadd' 'tmp_29_143' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1125 <SV = 719> <Delay = 6.43>
ST_1125 : Operation 8077 [2/4] (6.43ns)   --->   "%tmp_29_143 = fadd float %tmp_29_142, %tmp_28_143" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8077 'fadd' 'tmp_29_143' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1126 <SV = 720> <Delay = 6.43>
ST_1126 : Operation 8078 [1/4] (6.43ns)   --->   "%tmp_29_143 = fadd float %tmp_29_142, %tmp_28_143" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8078 'fadd' 'tmp_29_143' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1127 <SV = 721> <Delay = 6.43>
ST_1127 : Operation 8079 [4/4] (6.43ns)   --->   "%tmp_29_144 = fadd float %tmp_29_143, %tmp_28_144" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8079 'fadd' 'tmp_29_144' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1128 <SV = 722> <Delay = 6.43>
ST_1128 : Operation 8080 [3/4] (6.43ns)   --->   "%tmp_29_144 = fadd float %tmp_29_143, %tmp_28_144" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8080 'fadd' 'tmp_29_144' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1129 <SV = 723> <Delay = 6.43>
ST_1129 : Operation 8081 [2/4] (6.43ns)   --->   "%tmp_29_144 = fadd float %tmp_29_143, %tmp_28_144" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8081 'fadd' 'tmp_29_144' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1130 <SV = 724> <Delay = 6.43>
ST_1130 : Operation 8082 [1/4] (6.43ns)   --->   "%tmp_29_144 = fadd float %tmp_29_143, %tmp_28_144" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8082 'fadd' 'tmp_29_144' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1131 <SV = 725> <Delay = 6.43>
ST_1131 : Operation 8083 [4/4] (6.43ns)   --->   "%tmp_29_145 = fadd float %tmp_29_144, %tmp_28_145" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8083 'fadd' 'tmp_29_145' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1132 <SV = 726> <Delay = 6.43>
ST_1132 : Operation 8084 [3/4] (6.43ns)   --->   "%tmp_29_145 = fadd float %tmp_29_144, %tmp_28_145" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8084 'fadd' 'tmp_29_145' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1133 <SV = 727> <Delay = 6.43>
ST_1133 : Operation 8085 [2/4] (6.43ns)   --->   "%tmp_29_145 = fadd float %tmp_29_144, %tmp_28_145" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8085 'fadd' 'tmp_29_145' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1134 <SV = 728> <Delay = 6.43>
ST_1134 : Operation 8086 [1/4] (6.43ns)   --->   "%tmp_29_145 = fadd float %tmp_29_144, %tmp_28_145" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8086 'fadd' 'tmp_29_145' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1135 <SV = 729> <Delay = 6.43>
ST_1135 : Operation 8087 [4/4] (6.43ns)   --->   "%tmp_29_146 = fadd float %tmp_29_145, %tmp_28_146" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8087 'fadd' 'tmp_29_146' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1136 <SV = 730> <Delay = 6.43>
ST_1136 : Operation 8088 [3/4] (6.43ns)   --->   "%tmp_29_146 = fadd float %tmp_29_145, %tmp_28_146" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8088 'fadd' 'tmp_29_146' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1137 <SV = 731> <Delay = 6.43>
ST_1137 : Operation 8089 [2/4] (6.43ns)   --->   "%tmp_29_146 = fadd float %tmp_29_145, %tmp_28_146" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8089 'fadd' 'tmp_29_146' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1138 <SV = 732> <Delay = 6.43>
ST_1138 : Operation 8090 [1/4] (6.43ns)   --->   "%tmp_29_146 = fadd float %tmp_29_145, %tmp_28_146" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8090 'fadd' 'tmp_29_146' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1139 <SV = 733> <Delay = 6.43>
ST_1139 : Operation 8091 [4/4] (6.43ns)   --->   "%tmp_29_147 = fadd float %tmp_29_146, %tmp_28_147" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8091 'fadd' 'tmp_29_147' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1140 <SV = 734> <Delay = 6.43>
ST_1140 : Operation 8092 [3/4] (6.43ns)   --->   "%tmp_29_147 = fadd float %tmp_29_146, %tmp_28_147" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8092 'fadd' 'tmp_29_147' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1141 <SV = 735> <Delay = 6.43>
ST_1141 : Operation 8093 [2/4] (6.43ns)   --->   "%tmp_29_147 = fadd float %tmp_29_146, %tmp_28_147" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8093 'fadd' 'tmp_29_147' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1142 <SV = 736> <Delay = 6.43>
ST_1142 : Operation 8094 [1/4] (6.43ns)   --->   "%tmp_29_147 = fadd float %tmp_29_146, %tmp_28_147" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8094 'fadd' 'tmp_29_147' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1143 <SV = 737> <Delay = 6.43>
ST_1143 : Operation 8095 [4/4] (6.43ns)   --->   "%tmp_29_148 = fadd float %tmp_29_147, %tmp_28_148" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8095 'fadd' 'tmp_29_148' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1144 <SV = 738> <Delay = 6.43>
ST_1144 : Operation 8096 [3/4] (6.43ns)   --->   "%tmp_29_148 = fadd float %tmp_29_147, %tmp_28_148" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8096 'fadd' 'tmp_29_148' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1145 <SV = 739> <Delay = 6.43>
ST_1145 : Operation 8097 [2/4] (6.43ns)   --->   "%tmp_29_148 = fadd float %tmp_29_147, %tmp_28_148" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8097 'fadd' 'tmp_29_148' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1146 <SV = 740> <Delay = 6.43>
ST_1146 : Operation 8098 [1/4] (6.43ns)   --->   "%tmp_29_148 = fadd float %tmp_29_147, %tmp_28_148" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8098 'fadd' 'tmp_29_148' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1147 <SV = 741> <Delay = 6.43>
ST_1147 : Operation 8099 [4/4] (6.43ns)   --->   "%tmp_29_149 = fadd float %tmp_29_148, %tmp_28_149" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8099 'fadd' 'tmp_29_149' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1148 <SV = 742> <Delay = 6.43>
ST_1148 : Operation 8100 [3/4] (6.43ns)   --->   "%tmp_29_149 = fadd float %tmp_29_148, %tmp_28_149" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8100 'fadd' 'tmp_29_149' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1149 <SV = 743> <Delay = 6.43>
ST_1149 : Operation 8101 [2/4] (6.43ns)   --->   "%tmp_29_149 = fadd float %tmp_29_148, %tmp_28_149" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8101 'fadd' 'tmp_29_149' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1150 <SV = 744> <Delay = 6.43>
ST_1150 : Operation 8102 [1/4] (6.43ns)   --->   "%tmp_29_149 = fadd float %tmp_29_148, %tmp_28_149" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8102 'fadd' 'tmp_29_149' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1151 <SV = 745> <Delay = 6.43>
ST_1151 : Operation 8103 [4/4] (6.43ns)   --->   "%tmp_29_150 = fadd float %tmp_29_149, %tmp_28_150" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8103 'fadd' 'tmp_29_150' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1152 <SV = 746> <Delay = 6.43>
ST_1152 : Operation 8104 [3/4] (6.43ns)   --->   "%tmp_29_150 = fadd float %tmp_29_149, %tmp_28_150" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8104 'fadd' 'tmp_29_150' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1153 <SV = 747> <Delay = 6.43>
ST_1153 : Operation 8105 [2/4] (6.43ns)   --->   "%tmp_29_150 = fadd float %tmp_29_149, %tmp_28_150" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8105 'fadd' 'tmp_29_150' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1154 <SV = 748> <Delay = 6.43>
ST_1154 : Operation 8106 [1/4] (6.43ns)   --->   "%tmp_29_150 = fadd float %tmp_29_149, %tmp_28_150" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8106 'fadd' 'tmp_29_150' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1155 <SV = 749> <Delay = 6.43>
ST_1155 : Operation 8107 [4/4] (6.43ns)   --->   "%tmp_29_151 = fadd float %tmp_29_150, %tmp_28_151" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8107 'fadd' 'tmp_29_151' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1156 <SV = 750> <Delay = 6.43>
ST_1156 : Operation 8108 [3/4] (6.43ns)   --->   "%tmp_29_151 = fadd float %tmp_29_150, %tmp_28_151" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8108 'fadd' 'tmp_29_151' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1157 <SV = 751> <Delay = 6.43>
ST_1157 : Operation 8109 [2/4] (6.43ns)   --->   "%tmp_29_151 = fadd float %tmp_29_150, %tmp_28_151" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8109 'fadd' 'tmp_29_151' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1158 <SV = 752> <Delay = 6.43>
ST_1158 : Operation 8110 [1/4] (6.43ns)   --->   "%tmp_29_151 = fadd float %tmp_29_150, %tmp_28_151" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8110 'fadd' 'tmp_29_151' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1159 <SV = 753> <Delay = 6.43>
ST_1159 : Operation 8111 [4/4] (6.43ns)   --->   "%tmp_29_152 = fadd float %tmp_29_151, %tmp_28_152" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8111 'fadd' 'tmp_29_152' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1160 <SV = 754> <Delay = 6.43>
ST_1160 : Operation 8112 [3/4] (6.43ns)   --->   "%tmp_29_152 = fadd float %tmp_29_151, %tmp_28_152" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8112 'fadd' 'tmp_29_152' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1161 <SV = 755> <Delay = 6.43>
ST_1161 : Operation 8113 [2/4] (6.43ns)   --->   "%tmp_29_152 = fadd float %tmp_29_151, %tmp_28_152" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8113 'fadd' 'tmp_29_152' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1162 <SV = 756> <Delay = 6.43>
ST_1162 : Operation 8114 [1/4] (6.43ns)   --->   "%tmp_29_152 = fadd float %tmp_29_151, %tmp_28_152" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8114 'fadd' 'tmp_29_152' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1163 <SV = 757> <Delay = 6.43>
ST_1163 : Operation 8115 [4/4] (6.43ns)   --->   "%tmp_29_153 = fadd float %tmp_29_152, %tmp_28_153" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8115 'fadd' 'tmp_29_153' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1164 <SV = 758> <Delay = 6.43>
ST_1164 : Operation 8116 [3/4] (6.43ns)   --->   "%tmp_29_153 = fadd float %tmp_29_152, %tmp_28_153" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8116 'fadd' 'tmp_29_153' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1165 <SV = 759> <Delay = 6.43>
ST_1165 : Operation 8117 [2/4] (6.43ns)   --->   "%tmp_29_153 = fadd float %tmp_29_152, %tmp_28_153" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8117 'fadd' 'tmp_29_153' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1166 <SV = 760> <Delay = 6.43>
ST_1166 : Operation 8118 [1/4] (6.43ns)   --->   "%tmp_29_153 = fadd float %tmp_29_152, %tmp_28_153" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8118 'fadd' 'tmp_29_153' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1167 <SV = 761> <Delay = 6.43>
ST_1167 : Operation 8119 [4/4] (6.43ns)   --->   "%tmp_29_154 = fadd float %tmp_29_153, %tmp_28_154" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8119 'fadd' 'tmp_29_154' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1168 <SV = 762> <Delay = 6.43>
ST_1168 : Operation 8120 [3/4] (6.43ns)   --->   "%tmp_29_154 = fadd float %tmp_29_153, %tmp_28_154" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8120 'fadd' 'tmp_29_154' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1169 <SV = 763> <Delay = 6.43>
ST_1169 : Operation 8121 [2/4] (6.43ns)   --->   "%tmp_29_154 = fadd float %tmp_29_153, %tmp_28_154" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8121 'fadd' 'tmp_29_154' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1170 <SV = 764> <Delay = 6.43>
ST_1170 : Operation 8122 [1/4] (6.43ns)   --->   "%tmp_29_154 = fadd float %tmp_29_153, %tmp_28_154" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8122 'fadd' 'tmp_29_154' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1171 <SV = 765> <Delay = 6.43>
ST_1171 : Operation 8123 [4/4] (6.43ns)   --->   "%tmp_29_155 = fadd float %tmp_29_154, %tmp_28_155" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8123 'fadd' 'tmp_29_155' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1172 <SV = 766> <Delay = 6.43>
ST_1172 : Operation 8124 [3/4] (6.43ns)   --->   "%tmp_29_155 = fadd float %tmp_29_154, %tmp_28_155" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8124 'fadd' 'tmp_29_155' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1173 <SV = 767> <Delay = 6.43>
ST_1173 : Operation 8125 [2/4] (6.43ns)   --->   "%tmp_29_155 = fadd float %tmp_29_154, %tmp_28_155" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8125 'fadd' 'tmp_29_155' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1174 <SV = 768> <Delay = 6.43>
ST_1174 : Operation 8126 [1/4] (6.43ns)   --->   "%tmp_29_155 = fadd float %tmp_29_154, %tmp_28_155" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8126 'fadd' 'tmp_29_155' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1175 <SV = 769> <Delay = 6.43>
ST_1175 : Operation 8127 [4/4] (6.43ns)   --->   "%tmp_29_156 = fadd float %tmp_29_155, %tmp_28_156" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8127 'fadd' 'tmp_29_156' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1176 <SV = 770> <Delay = 6.43>
ST_1176 : Operation 8128 [3/4] (6.43ns)   --->   "%tmp_29_156 = fadd float %tmp_29_155, %tmp_28_156" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8128 'fadd' 'tmp_29_156' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1177 <SV = 771> <Delay = 6.43>
ST_1177 : Operation 8129 [2/4] (6.43ns)   --->   "%tmp_29_156 = fadd float %tmp_29_155, %tmp_28_156" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8129 'fadd' 'tmp_29_156' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1178 <SV = 772> <Delay = 6.43>
ST_1178 : Operation 8130 [1/4] (6.43ns)   --->   "%tmp_29_156 = fadd float %tmp_29_155, %tmp_28_156" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8130 'fadd' 'tmp_29_156' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1179 <SV = 773> <Delay = 6.43>
ST_1179 : Operation 8131 [4/4] (6.43ns)   --->   "%tmp_29_157 = fadd float %tmp_29_156, %tmp_28_157" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8131 'fadd' 'tmp_29_157' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1180 <SV = 774> <Delay = 6.43>
ST_1180 : Operation 8132 [3/4] (6.43ns)   --->   "%tmp_29_157 = fadd float %tmp_29_156, %tmp_28_157" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8132 'fadd' 'tmp_29_157' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1181 <SV = 775> <Delay = 6.43>
ST_1181 : Operation 8133 [2/4] (6.43ns)   --->   "%tmp_29_157 = fadd float %tmp_29_156, %tmp_28_157" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8133 'fadd' 'tmp_29_157' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1182 <SV = 776> <Delay = 6.43>
ST_1182 : Operation 8134 [1/4] (6.43ns)   --->   "%tmp_29_157 = fadd float %tmp_29_156, %tmp_28_157" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8134 'fadd' 'tmp_29_157' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1183 <SV = 777> <Delay = 6.43>
ST_1183 : Operation 8135 [4/4] (6.43ns)   --->   "%tmp_29_158 = fadd float %tmp_29_157, %tmp_28_158" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8135 'fadd' 'tmp_29_158' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1184 <SV = 778> <Delay = 6.43>
ST_1184 : Operation 8136 [3/4] (6.43ns)   --->   "%tmp_29_158 = fadd float %tmp_29_157, %tmp_28_158" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8136 'fadd' 'tmp_29_158' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1185 <SV = 779> <Delay = 6.43>
ST_1185 : Operation 8137 [2/4] (6.43ns)   --->   "%tmp_29_158 = fadd float %tmp_29_157, %tmp_28_158" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8137 'fadd' 'tmp_29_158' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1186 <SV = 780> <Delay = 6.43>
ST_1186 : Operation 8138 [1/4] (6.43ns)   --->   "%tmp_29_158 = fadd float %tmp_29_157, %tmp_28_158" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8138 'fadd' 'tmp_29_158' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1187 <SV = 781> <Delay = 6.43>
ST_1187 : Operation 8139 [4/4] (6.43ns)   --->   "%tmp_29_159 = fadd float %tmp_29_158, %tmp_28_159" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8139 'fadd' 'tmp_29_159' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1188 <SV = 782> <Delay = 6.43>
ST_1188 : Operation 8140 [3/4] (6.43ns)   --->   "%tmp_29_159 = fadd float %tmp_29_158, %tmp_28_159" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8140 'fadd' 'tmp_29_159' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1189 <SV = 783> <Delay = 6.43>
ST_1189 : Operation 8141 [2/4] (6.43ns)   --->   "%tmp_29_159 = fadd float %tmp_29_158, %tmp_28_159" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8141 'fadd' 'tmp_29_159' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1190 <SV = 784> <Delay = 6.43>
ST_1190 : Operation 8142 [1/4] (6.43ns)   --->   "%tmp_29_159 = fadd float %tmp_29_158, %tmp_28_159" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8142 'fadd' 'tmp_29_159' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1191 <SV = 785> <Delay = 6.43>
ST_1191 : Operation 8143 [4/4] (6.43ns)   --->   "%tmp_29_160 = fadd float %tmp_29_159, %tmp_28_160" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8143 'fadd' 'tmp_29_160' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1192 <SV = 786> <Delay = 6.43>
ST_1192 : Operation 8144 [3/4] (6.43ns)   --->   "%tmp_29_160 = fadd float %tmp_29_159, %tmp_28_160" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8144 'fadd' 'tmp_29_160' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1193 <SV = 787> <Delay = 6.43>
ST_1193 : Operation 8145 [2/4] (6.43ns)   --->   "%tmp_29_160 = fadd float %tmp_29_159, %tmp_28_160" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8145 'fadd' 'tmp_29_160' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1194 <SV = 788> <Delay = 6.43>
ST_1194 : Operation 8146 [1/4] (6.43ns)   --->   "%tmp_29_160 = fadd float %tmp_29_159, %tmp_28_160" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8146 'fadd' 'tmp_29_160' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1195 <SV = 789> <Delay = 6.43>
ST_1195 : Operation 8147 [4/4] (6.43ns)   --->   "%tmp_29_161 = fadd float %tmp_29_160, %tmp_28_161" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8147 'fadd' 'tmp_29_161' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1196 <SV = 790> <Delay = 6.43>
ST_1196 : Operation 8148 [3/4] (6.43ns)   --->   "%tmp_29_161 = fadd float %tmp_29_160, %tmp_28_161" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8148 'fadd' 'tmp_29_161' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1197 <SV = 791> <Delay = 6.43>
ST_1197 : Operation 8149 [2/4] (6.43ns)   --->   "%tmp_29_161 = fadd float %tmp_29_160, %tmp_28_161" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8149 'fadd' 'tmp_29_161' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1198 <SV = 792> <Delay = 6.43>
ST_1198 : Operation 8150 [1/4] (6.43ns)   --->   "%tmp_29_161 = fadd float %tmp_29_160, %tmp_28_161" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8150 'fadd' 'tmp_29_161' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1199 <SV = 793> <Delay = 6.43>
ST_1199 : Operation 8151 [4/4] (6.43ns)   --->   "%tmp_29_162 = fadd float %tmp_29_161, %tmp_28_162" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8151 'fadd' 'tmp_29_162' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1200 <SV = 794> <Delay = 6.43>
ST_1200 : Operation 8152 [3/4] (6.43ns)   --->   "%tmp_29_162 = fadd float %tmp_29_161, %tmp_28_162" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8152 'fadd' 'tmp_29_162' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1201 <SV = 795> <Delay = 6.43>
ST_1201 : Operation 8153 [2/4] (6.43ns)   --->   "%tmp_29_162 = fadd float %tmp_29_161, %tmp_28_162" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8153 'fadd' 'tmp_29_162' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1202 <SV = 796> <Delay = 6.43>
ST_1202 : Operation 8154 [1/4] (6.43ns)   --->   "%tmp_29_162 = fadd float %tmp_29_161, %tmp_28_162" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8154 'fadd' 'tmp_29_162' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1203 <SV = 797> <Delay = 6.43>
ST_1203 : Operation 8155 [4/4] (6.43ns)   --->   "%tmp_29_163 = fadd float %tmp_29_162, %tmp_28_163" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8155 'fadd' 'tmp_29_163' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1204 <SV = 798> <Delay = 6.43>
ST_1204 : Operation 8156 [3/4] (6.43ns)   --->   "%tmp_29_163 = fadd float %tmp_29_162, %tmp_28_163" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8156 'fadd' 'tmp_29_163' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1205 <SV = 799> <Delay = 6.43>
ST_1205 : Operation 8157 [2/4] (6.43ns)   --->   "%tmp_29_163 = fadd float %tmp_29_162, %tmp_28_163" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8157 'fadd' 'tmp_29_163' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1206 <SV = 800> <Delay = 6.43>
ST_1206 : Operation 8158 [1/4] (6.43ns)   --->   "%tmp_29_163 = fadd float %tmp_29_162, %tmp_28_163" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8158 'fadd' 'tmp_29_163' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1207 <SV = 801> <Delay = 6.43>
ST_1207 : Operation 8159 [4/4] (6.43ns)   --->   "%tmp_29_164 = fadd float %tmp_29_163, %tmp_28_164" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8159 'fadd' 'tmp_29_164' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1208 <SV = 802> <Delay = 6.43>
ST_1208 : Operation 8160 [3/4] (6.43ns)   --->   "%tmp_29_164 = fadd float %tmp_29_163, %tmp_28_164" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8160 'fadd' 'tmp_29_164' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1209 <SV = 803> <Delay = 6.43>
ST_1209 : Operation 8161 [2/4] (6.43ns)   --->   "%tmp_29_164 = fadd float %tmp_29_163, %tmp_28_164" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8161 'fadd' 'tmp_29_164' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1210 <SV = 804> <Delay = 6.43>
ST_1210 : Operation 8162 [1/4] (6.43ns)   --->   "%tmp_29_164 = fadd float %tmp_29_163, %tmp_28_164" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8162 'fadd' 'tmp_29_164' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1211 <SV = 805> <Delay = 6.43>
ST_1211 : Operation 8163 [4/4] (6.43ns)   --->   "%tmp_29_165 = fadd float %tmp_29_164, %tmp_28_165" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8163 'fadd' 'tmp_29_165' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1212 <SV = 806> <Delay = 6.43>
ST_1212 : Operation 8164 [3/4] (6.43ns)   --->   "%tmp_29_165 = fadd float %tmp_29_164, %tmp_28_165" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8164 'fadd' 'tmp_29_165' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1213 <SV = 807> <Delay = 6.43>
ST_1213 : Operation 8165 [2/4] (6.43ns)   --->   "%tmp_29_165 = fadd float %tmp_29_164, %tmp_28_165" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8165 'fadd' 'tmp_29_165' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1214 <SV = 808> <Delay = 6.43>
ST_1214 : Operation 8166 [1/4] (6.43ns)   --->   "%tmp_29_165 = fadd float %tmp_29_164, %tmp_28_165" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8166 'fadd' 'tmp_29_165' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1215 <SV = 809> <Delay = 6.43>
ST_1215 : Operation 8167 [4/4] (6.43ns)   --->   "%tmp_29_166 = fadd float %tmp_29_165, %tmp_28_166" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8167 'fadd' 'tmp_29_166' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1216 <SV = 810> <Delay = 6.43>
ST_1216 : Operation 8168 [3/4] (6.43ns)   --->   "%tmp_29_166 = fadd float %tmp_29_165, %tmp_28_166" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8168 'fadd' 'tmp_29_166' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1217 <SV = 811> <Delay = 6.43>
ST_1217 : Operation 8169 [2/4] (6.43ns)   --->   "%tmp_29_166 = fadd float %tmp_29_165, %tmp_28_166" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8169 'fadd' 'tmp_29_166' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1218 <SV = 812> <Delay = 6.43>
ST_1218 : Operation 8170 [1/4] (6.43ns)   --->   "%tmp_29_166 = fadd float %tmp_29_165, %tmp_28_166" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8170 'fadd' 'tmp_29_166' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1219 <SV = 813> <Delay = 6.43>
ST_1219 : Operation 8171 [4/4] (6.43ns)   --->   "%tmp_29_167 = fadd float %tmp_29_166, %tmp_28_167" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8171 'fadd' 'tmp_29_167' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1220 <SV = 814> <Delay = 6.43>
ST_1220 : Operation 8172 [3/4] (6.43ns)   --->   "%tmp_29_167 = fadd float %tmp_29_166, %tmp_28_167" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8172 'fadd' 'tmp_29_167' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1221 <SV = 815> <Delay = 6.43>
ST_1221 : Operation 8173 [2/4] (6.43ns)   --->   "%tmp_29_167 = fadd float %tmp_29_166, %tmp_28_167" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8173 'fadd' 'tmp_29_167' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1222 <SV = 816> <Delay = 6.43>
ST_1222 : Operation 8174 [1/4] (6.43ns)   --->   "%tmp_29_167 = fadd float %tmp_29_166, %tmp_28_167" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8174 'fadd' 'tmp_29_167' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1223 <SV = 817> <Delay = 6.43>
ST_1223 : Operation 8175 [4/4] (6.43ns)   --->   "%tmp_29_168 = fadd float %tmp_29_167, %tmp_28_168" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8175 'fadd' 'tmp_29_168' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1224 <SV = 818> <Delay = 6.43>
ST_1224 : Operation 8176 [3/4] (6.43ns)   --->   "%tmp_29_168 = fadd float %tmp_29_167, %tmp_28_168" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8176 'fadd' 'tmp_29_168' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1225 <SV = 819> <Delay = 6.43>
ST_1225 : Operation 8177 [2/4] (6.43ns)   --->   "%tmp_29_168 = fadd float %tmp_29_167, %tmp_28_168" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8177 'fadd' 'tmp_29_168' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1226 <SV = 820> <Delay = 6.43>
ST_1226 : Operation 8178 [1/4] (6.43ns)   --->   "%tmp_29_168 = fadd float %tmp_29_167, %tmp_28_168" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8178 'fadd' 'tmp_29_168' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1227 <SV = 821> <Delay = 6.43>
ST_1227 : Operation 8179 [4/4] (6.43ns)   --->   "%tmp_29_169 = fadd float %tmp_29_168, %tmp_28_169" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8179 'fadd' 'tmp_29_169' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1228 <SV = 822> <Delay = 6.43>
ST_1228 : Operation 8180 [3/4] (6.43ns)   --->   "%tmp_29_169 = fadd float %tmp_29_168, %tmp_28_169" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8180 'fadd' 'tmp_29_169' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1229 <SV = 823> <Delay = 6.43>
ST_1229 : Operation 8181 [2/4] (6.43ns)   --->   "%tmp_29_169 = fadd float %tmp_29_168, %tmp_28_169" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8181 'fadd' 'tmp_29_169' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1230 <SV = 824> <Delay = 6.43>
ST_1230 : Operation 8182 [1/4] (6.43ns)   --->   "%tmp_29_169 = fadd float %tmp_29_168, %tmp_28_169" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8182 'fadd' 'tmp_29_169' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1231 <SV = 825> <Delay = 6.43>
ST_1231 : Operation 8183 [4/4] (6.43ns)   --->   "%tmp_29_170 = fadd float %tmp_29_169, %tmp_28_170" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8183 'fadd' 'tmp_29_170' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1232 <SV = 826> <Delay = 6.43>
ST_1232 : Operation 8184 [3/4] (6.43ns)   --->   "%tmp_29_170 = fadd float %tmp_29_169, %tmp_28_170" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8184 'fadd' 'tmp_29_170' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1233 <SV = 827> <Delay = 6.43>
ST_1233 : Operation 8185 [2/4] (6.43ns)   --->   "%tmp_29_170 = fadd float %tmp_29_169, %tmp_28_170" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8185 'fadd' 'tmp_29_170' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1234 <SV = 828> <Delay = 6.43>
ST_1234 : Operation 8186 [1/4] (6.43ns)   --->   "%tmp_29_170 = fadd float %tmp_29_169, %tmp_28_170" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8186 'fadd' 'tmp_29_170' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1235 <SV = 829> <Delay = 6.43>
ST_1235 : Operation 8187 [4/4] (6.43ns)   --->   "%tmp_29_171 = fadd float %tmp_29_170, %tmp_28_171" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8187 'fadd' 'tmp_29_171' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1236 <SV = 830> <Delay = 6.43>
ST_1236 : Operation 8188 [3/4] (6.43ns)   --->   "%tmp_29_171 = fadd float %tmp_29_170, %tmp_28_171" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8188 'fadd' 'tmp_29_171' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1237 <SV = 831> <Delay = 6.43>
ST_1237 : Operation 8189 [2/4] (6.43ns)   --->   "%tmp_29_171 = fadd float %tmp_29_170, %tmp_28_171" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8189 'fadd' 'tmp_29_171' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1238 <SV = 832> <Delay = 6.43>
ST_1238 : Operation 8190 [1/4] (6.43ns)   --->   "%tmp_29_171 = fadd float %tmp_29_170, %tmp_28_171" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8190 'fadd' 'tmp_29_171' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1239 <SV = 833> <Delay = 6.43>
ST_1239 : Operation 8191 [4/4] (6.43ns)   --->   "%tmp_29_172 = fadd float %tmp_29_171, %tmp_28_172" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8191 'fadd' 'tmp_29_172' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1240 <SV = 834> <Delay = 6.43>
ST_1240 : Operation 8192 [3/4] (6.43ns)   --->   "%tmp_29_172 = fadd float %tmp_29_171, %tmp_28_172" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8192 'fadd' 'tmp_29_172' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1241 <SV = 835> <Delay = 6.43>
ST_1241 : Operation 8193 [2/4] (6.43ns)   --->   "%tmp_29_172 = fadd float %tmp_29_171, %tmp_28_172" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8193 'fadd' 'tmp_29_172' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1242 <SV = 836> <Delay = 6.43>
ST_1242 : Operation 8194 [1/4] (6.43ns)   --->   "%tmp_29_172 = fadd float %tmp_29_171, %tmp_28_172" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8194 'fadd' 'tmp_29_172' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1243 <SV = 837> <Delay = 6.43>
ST_1243 : Operation 8195 [4/4] (6.43ns)   --->   "%tmp_29_173 = fadd float %tmp_29_172, %tmp_28_173" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8195 'fadd' 'tmp_29_173' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1244 <SV = 838> <Delay = 6.43>
ST_1244 : Operation 8196 [3/4] (6.43ns)   --->   "%tmp_29_173 = fadd float %tmp_29_172, %tmp_28_173" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8196 'fadd' 'tmp_29_173' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1245 <SV = 839> <Delay = 6.43>
ST_1245 : Operation 8197 [2/4] (6.43ns)   --->   "%tmp_29_173 = fadd float %tmp_29_172, %tmp_28_173" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8197 'fadd' 'tmp_29_173' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1246 <SV = 840> <Delay = 6.43>
ST_1246 : Operation 8198 [1/4] (6.43ns)   --->   "%tmp_29_173 = fadd float %tmp_29_172, %tmp_28_173" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8198 'fadd' 'tmp_29_173' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1247 <SV = 841> <Delay = 6.43>
ST_1247 : Operation 8199 [4/4] (6.43ns)   --->   "%tmp_29_174 = fadd float %tmp_29_173, %tmp_28_174" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8199 'fadd' 'tmp_29_174' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1248 <SV = 842> <Delay = 6.43>
ST_1248 : Operation 8200 [3/4] (6.43ns)   --->   "%tmp_29_174 = fadd float %tmp_29_173, %tmp_28_174" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8200 'fadd' 'tmp_29_174' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1249 <SV = 843> <Delay = 6.43>
ST_1249 : Operation 8201 [2/4] (6.43ns)   --->   "%tmp_29_174 = fadd float %tmp_29_173, %tmp_28_174" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8201 'fadd' 'tmp_29_174' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1250 <SV = 844> <Delay = 6.43>
ST_1250 : Operation 8202 [1/4] (6.43ns)   --->   "%tmp_29_174 = fadd float %tmp_29_173, %tmp_28_174" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8202 'fadd' 'tmp_29_174' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1251 <SV = 845> <Delay = 6.43>
ST_1251 : Operation 8203 [4/4] (6.43ns)   --->   "%tmp_29_175 = fadd float %tmp_29_174, %tmp_28_175" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8203 'fadd' 'tmp_29_175' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1252 <SV = 846> <Delay = 6.43>
ST_1252 : Operation 8204 [3/4] (6.43ns)   --->   "%tmp_29_175 = fadd float %tmp_29_174, %tmp_28_175" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8204 'fadd' 'tmp_29_175' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1253 <SV = 847> <Delay = 6.43>
ST_1253 : Operation 8205 [2/4] (6.43ns)   --->   "%tmp_29_175 = fadd float %tmp_29_174, %tmp_28_175" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8205 'fadd' 'tmp_29_175' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1254 <SV = 848> <Delay = 6.43>
ST_1254 : Operation 8206 [1/4] (6.43ns)   --->   "%tmp_29_175 = fadd float %tmp_29_174, %tmp_28_175" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8206 'fadd' 'tmp_29_175' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1255 <SV = 849> <Delay = 6.43>
ST_1255 : Operation 8207 [4/4] (6.43ns)   --->   "%tmp_29_176 = fadd float %tmp_29_175, %tmp_28_176" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8207 'fadd' 'tmp_29_176' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1256 <SV = 850> <Delay = 6.43>
ST_1256 : Operation 8208 [3/4] (6.43ns)   --->   "%tmp_29_176 = fadd float %tmp_29_175, %tmp_28_176" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8208 'fadd' 'tmp_29_176' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1257 <SV = 851> <Delay = 6.43>
ST_1257 : Operation 8209 [2/4] (6.43ns)   --->   "%tmp_29_176 = fadd float %tmp_29_175, %tmp_28_176" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8209 'fadd' 'tmp_29_176' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1258 <SV = 852> <Delay = 6.43>
ST_1258 : Operation 8210 [1/4] (6.43ns)   --->   "%tmp_29_176 = fadd float %tmp_29_175, %tmp_28_176" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8210 'fadd' 'tmp_29_176' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1259 <SV = 853> <Delay = 6.43>
ST_1259 : Operation 8211 [4/4] (6.43ns)   --->   "%tmp_29_177 = fadd float %tmp_29_176, %tmp_28_177" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8211 'fadd' 'tmp_29_177' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1260 <SV = 854> <Delay = 6.43>
ST_1260 : Operation 8212 [3/4] (6.43ns)   --->   "%tmp_29_177 = fadd float %tmp_29_176, %tmp_28_177" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8212 'fadd' 'tmp_29_177' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1261 <SV = 855> <Delay = 6.43>
ST_1261 : Operation 8213 [2/4] (6.43ns)   --->   "%tmp_29_177 = fadd float %tmp_29_176, %tmp_28_177" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8213 'fadd' 'tmp_29_177' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1262 <SV = 856> <Delay = 6.43>
ST_1262 : Operation 8214 [1/4] (6.43ns)   --->   "%tmp_29_177 = fadd float %tmp_29_176, %tmp_28_177" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8214 'fadd' 'tmp_29_177' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1263 <SV = 857> <Delay = 6.43>
ST_1263 : Operation 8215 [4/4] (6.43ns)   --->   "%tmp_29_178 = fadd float %tmp_29_177, %tmp_28_178" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8215 'fadd' 'tmp_29_178' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1264 <SV = 858> <Delay = 6.43>
ST_1264 : Operation 8216 [3/4] (6.43ns)   --->   "%tmp_29_178 = fadd float %tmp_29_177, %tmp_28_178" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8216 'fadd' 'tmp_29_178' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1265 <SV = 859> <Delay = 6.43>
ST_1265 : Operation 8217 [2/4] (6.43ns)   --->   "%tmp_29_178 = fadd float %tmp_29_177, %tmp_28_178" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8217 'fadd' 'tmp_29_178' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1266 <SV = 860> <Delay = 6.43>
ST_1266 : Operation 8218 [1/4] (6.43ns)   --->   "%tmp_29_178 = fadd float %tmp_29_177, %tmp_28_178" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8218 'fadd' 'tmp_29_178' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1267 <SV = 861> <Delay = 6.43>
ST_1267 : Operation 8219 [4/4] (6.43ns)   --->   "%tmp_29_179 = fadd float %tmp_29_178, %tmp_28_179" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8219 'fadd' 'tmp_29_179' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1268 <SV = 862> <Delay = 6.43>
ST_1268 : Operation 8220 [3/4] (6.43ns)   --->   "%tmp_29_179 = fadd float %tmp_29_178, %tmp_28_179" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8220 'fadd' 'tmp_29_179' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1269 <SV = 863> <Delay = 6.43>
ST_1269 : Operation 8221 [2/4] (6.43ns)   --->   "%tmp_29_179 = fadd float %tmp_29_178, %tmp_28_179" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8221 'fadd' 'tmp_29_179' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1270 <SV = 864> <Delay = 6.43>
ST_1270 : Operation 8222 [1/4] (6.43ns)   --->   "%tmp_29_179 = fadd float %tmp_29_178, %tmp_28_179" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8222 'fadd' 'tmp_29_179' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1271 <SV = 865> <Delay = 6.43>
ST_1271 : Operation 8223 [4/4] (6.43ns)   --->   "%tmp_29_180 = fadd float %tmp_29_179, %tmp_28_180" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8223 'fadd' 'tmp_29_180' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1272 <SV = 866> <Delay = 6.43>
ST_1272 : Operation 8224 [3/4] (6.43ns)   --->   "%tmp_29_180 = fadd float %tmp_29_179, %tmp_28_180" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8224 'fadd' 'tmp_29_180' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1273 <SV = 867> <Delay = 6.43>
ST_1273 : Operation 8225 [2/4] (6.43ns)   --->   "%tmp_29_180 = fadd float %tmp_29_179, %tmp_28_180" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8225 'fadd' 'tmp_29_180' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1274 <SV = 868> <Delay = 6.43>
ST_1274 : Operation 8226 [1/4] (6.43ns)   --->   "%tmp_29_180 = fadd float %tmp_29_179, %tmp_28_180" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8226 'fadd' 'tmp_29_180' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1275 <SV = 869> <Delay = 6.43>
ST_1275 : Operation 8227 [4/4] (6.43ns)   --->   "%tmp_29_181 = fadd float %tmp_29_180, %tmp_28_181" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8227 'fadd' 'tmp_29_181' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1276 <SV = 870> <Delay = 6.43>
ST_1276 : Operation 8228 [3/4] (6.43ns)   --->   "%tmp_29_181 = fadd float %tmp_29_180, %tmp_28_181" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8228 'fadd' 'tmp_29_181' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1277 <SV = 871> <Delay = 6.43>
ST_1277 : Operation 8229 [2/4] (6.43ns)   --->   "%tmp_29_181 = fadd float %tmp_29_180, %tmp_28_181" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8229 'fadd' 'tmp_29_181' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1278 <SV = 872> <Delay = 6.43>
ST_1278 : Operation 8230 [1/4] (6.43ns)   --->   "%tmp_29_181 = fadd float %tmp_29_180, %tmp_28_181" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8230 'fadd' 'tmp_29_181' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1279 <SV = 873> <Delay = 6.43>
ST_1279 : Operation 8231 [4/4] (6.43ns)   --->   "%tmp_29_182 = fadd float %tmp_29_181, %tmp_28_182" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8231 'fadd' 'tmp_29_182' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1280 <SV = 874> <Delay = 6.43>
ST_1280 : Operation 8232 [3/4] (6.43ns)   --->   "%tmp_29_182 = fadd float %tmp_29_181, %tmp_28_182" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8232 'fadd' 'tmp_29_182' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1281 <SV = 875> <Delay = 6.43>
ST_1281 : Operation 8233 [2/4] (6.43ns)   --->   "%tmp_29_182 = fadd float %tmp_29_181, %tmp_28_182" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8233 'fadd' 'tmp_29_182' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1282 <SV = 876> <Delay = 6.43>
ST_1282 : Operation 8234 [1/4] (6.43ns)   --->   "%tmp_29_182 = fadd float %tmp_29_181, %tmp_28_182" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8234 'fadd' 'tmp_29_182' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1283 <SV = 877> <Delay = 6.43>
ST_1283 : Operation 8235 [4/4] (6.43ns)   --->   "%tmp_29_183 = fadd float %tmp_29_182, %tmp_28_183" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8235 'fadd' 'tmp_29_183' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1284 <SV = 878> <Delay = 6.43>
ST_1284 : Operation 8236 [3/4] (6.43ns)   --->   "%tmp_29_183 = fadd float %tmp_29_182, %tmp_28_183" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8236 'fadd' 'tmp_29_183' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1285 <SV = 879> <Delay = 6.43>
ST_1285 : Operation 8237 [2/4] (6.43ns)   --->   "%tmp_29_183 = fadd float %tmp_29_182, %tmp_28_183" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8237 'fadd' 'tmp_29_183' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1286 <SV = 880> <Delay = 6.43>
ST_1286 : Operation 8238 [1/4] (6.43ns)   --->   "%tmp_29_183 = fadd float %tmp_29_182, %tmp_28_183" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8238 'fadd' 'tmp_29_183' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1287 <SV = 881> <Delay = 6.43>
ST_1287 : Operation 8239 [4/4] (6.43ns)   --->   "%tmp_29_184 = fadd float %tmp_29_183, %tmp_28_184" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8239 'fadd' 'tmp_29_184' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1288 <SV = 882> <Delay = 6.43>
ST_1288 : Operation 8240 [3/4] (6.43ns)   --->   "%tmp_29_184 = fadd float %tmp_29_183, %tmp_28_184" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8240 'fadd' 'tmp_29_184' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1289 <SV = 883> <Delay = 6.43>
ST_1289 : Operation 8241 [2/4] (6.43ns)   --->   "%tmp_29_184 = fadd float %tmp_29_183, %tmp_28_184" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8241 'fadd' 'tmp_29_184' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1290 <SV = 884> <Delay = 6.43>
ST_1290 : Operation 8242 [1/4] (6.43ns)   --->   "%tmp_29_184 = fadd float %tmp_29_183, %tmp_28_184" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8242 'fadd' 'tmp_29_184' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1291 <SV = 885> <Delay = 6.43>
ST_1291 : Operation 8243 [4/4] (6.43ns)   --->   "%tmp_29_185 = fadd float %tmp_29_184, %tmp_28_185" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8243 'fadd' 'tmp_29_185' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1292 <SV = 886> <Delay = 6.43>
ST_1292 : Operation 8244 [3/4] (6.43ns)   --->   "%tmp_29_185 = fadd float %tmp_29_184, %tmp_28_185" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8244 'fadd' 'tmp_29_185' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1293 <SV = 887> <Delay = 6.43>
ST_1293 : Operation 8245 [2/4] (6.43ns)   --->   "%tmp_29_185 = fadd float %tmp_29_184, %tmp_28_185" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8245 'fadd' 'tmp_29_185' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1294 <SV = 888> <Delay = 6.43>
ST_1294 : Operation 8246 [1/4] (6.43ns)   --->   "%tmp_29_185 = fadd float %tmp_29_184, %tmp_28_185" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8246 'fadd' 'tmp_29_185' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1295 <SV = 889> <Delay = 6.43>
ST_1295 : Operation 8247 [4/4] (6.43ns)   --->   "%tmp_29_186 = fadd float %tmp_29_185, %tmp_28_186" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8247 'fadd' 'tmp_29_186' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1296 <SV = 890> <Delay = 6.43>
ST_1296 : Operation 8248 [3/4] (6.43ns)   --->   "%tmp_29_186 = fadd float %tmp_29_185, %tmp_28_186" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8248 'fadd' 'tmp_29_186' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1297 <SV = 891> <Delay = 6.43>
ST_1297 : Operation 8249 [2/4] (6.43ns)   --->   "%tmp_29_186 = fadd float %tmp_29_185, %tmp_28_186" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8249 'fadd' 'tmp_29_186' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1298 <SV = 892> <Delay = 6.43>
ST_1298 : Operation 8250 [1/4] (6.43ns)   --->   "%tmp_29_186 = fadd float %tmp_29_185, %tmp_28_186" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8250 'fadd' 'tmp_29_186' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1299 <SV = 893> <Delay = 6.43>
ST_1299 : Operation 8251 [4/4] (6.43ns)   --->   "%tmp_29_187 = fadd float %tmp_29_186, %tmp_28_187" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8251 'fadd' 'tmp_29_187' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1300 <SV = 894> <Delay = 6.43>
ST_1300 : Operation 8252 [3/4] (6.43ns)   --->   "%tmp_29_187 = fadd float %tmp_29_186, %tmp_28_187" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8252 'fadd' 'tmp_29_187' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1301 <SV = 895> <Delay = 6.43>
ST_1301 : Operation 8253 [2/4] (6.43ns)   --->   "%tmp_29_187 = fadd float %tmp_29_186, %tmp_28_187" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8253 'fadd' 'tmp_29_187' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1302 <SV = 896> <Delay = 6.43>
ST_1302 : Operation 8254 [1/4] (6.43ns)   --->   "%tmp_29_187 = fadd float %tmp_29_186, %tmp_28_187" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8254 'fadd' 'tmp_29_187' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1303 <SV = 897> <Delay = 6.43>
ST_1303 : Operation 8255 [4/4] (6.43ns)   --->   "%tmp_29_188 = fadd float %tmp_29_187, %tmp_28_188" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8255 'fadd' 'tmp_29_188' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1304 <SV = 898> <Delay = 6.43>
ST_1304 : Operation 8256 [3/4] (6.43ns)   --->   "%tmp_29_188 = fadd float %tmp_29_187, %tmp_28_188" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8256 'fadd' 'tmp_29_188' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1305 <SV = 899> <Delay = 6.43>
ST_1305 : Operation 8257 [2/4] (6.43ns)   --->   "%tmp_29_188 = fadd float %tmp_29_187, %tmp_28_188" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8257 'fadd' 'tmp_29_188' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1306 <SV = 900> <Delay = 6.43>
ST_1306 : Operation 8258 [1/4] (6.43ns)   --->   "%tmp_29_188 = fadd float %tmp_29_187, %tmp_28_188" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8258 'fadd' 'tmp_29_188' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1307 <SV = 901> <Delay = 6.43>
ST_1307 : Operation 8259 [4/4] (6.43ns)   --->   "%tmp_29_189 = fadd float %tmp_29_188, %tmp_28_189" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8259 'fadd' 'tmp_29_189' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1308 <SV = 902> <Delay = 6.43>
ST_1308 : Operation 8260 [3/4] (6.43ns)   --->   "%tmp_29_189 = fadd float %tmp_29_188, %tmp_28_189" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8260 'fadd' 'tmp_29_189' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1309 <SV = 903> <Delay = 6.43>
ST_1309 : Operation 8261 [2/4] (6.43ns)   --->   "%tmp_29_189 = fadd float %tmp_29_188, %tmp_28_189" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8261 'fadd' 'tmp_29_189' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1310 <SV = 904> <Delay = 6.43>
ST_1310 : Operation 8262 [1/4] (6.43ns)   --->   "%tmp_29_189 = fadd float %tmp_29_188, %tmp_28_189" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8262 'fadd' 'tmp_29_189' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1311 <SV = 905> <Delay = 6.43>
ST_1311 : Operation 8263 [4/4] (6.43ns)   --->   "%tmp_29_190 = fadd float %tmp_29_189, %tmp_28_190" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8263 'fadd' 'tmp_29_190' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1312 <SV = 906> <Delay = 6.43>
ST_1312 : Operation 8264 [3/4] (6.43ns)   --->   "%tmp_29_190 = fadd float %tmp_29_189, %tmp_28_190" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8264 'fadd' 'tmp_29_190' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1313 <SV = 907> <Delay = 6.43>
ST_1313 : Operation 8265 [2/4] (6.43ns)   --->   "%tmp_29_190 = fadd float %tmp_29_189, %tmp_28_190" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8265 'fadd' 'tmp_29_190' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1314 <SV = 908> <Delay = 6.43>
ST_1314 : Operation 8266 [1/4] (6.43ns)   --->   "%tmp_29_190 = fadd float %tmp_29_189, %tmp_28_190" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8266 'fadd' 'tmp_29_190' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1315 <SV = 909> <Delay = 6.43>
ST_1315 : Operation 8267 [4/4] (6.43ns)   --->   "%tmp_29_191 = fadd float %tmp_29_190, %tmp_28_191" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8267 'fadd' 'tmp_29_191' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1316 <SV = 910> <Delay = 6.43>
ST_1316 : Operation 8268 [3/4] (6.43ns)   --->   "%tmp_29_191 = fadd float %tmp_29_190, %tmp_28_191" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8268 'fadd' 'tmp_29_191' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1317 <SV = 911> <Delay = 6.43>
ST_1317 : Operation 8269 [2/4] (6.43ns)   --->   "%tmp_29_191 = fadd float %tmp_29_190, %tmp_28_191" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8269 'fadd' 'tmp_29_191' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1318 <SV = 912> <Delay = 6.43>
ST_1318 : Operation 8270 [1/4] (6.43ns)   --->   "%tmp_29_191 = fadd float %tmp_29_190, %tmp_28_191" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8270 'fadd' 'tmp_29_191' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1319 <SV = 913> <Delay = 6.43>
ST_1319 : Operation 8271 [4/4] (6.43ns)   --->   "%tmp_29_192 = fadd float %tmp_29_191, %tmp_28_192" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8271 'fadd' 'tmp_29_192' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1320 <SV = 914> <Delay = 6.43>
ST_1320 : Operation 8272 [3/4] (6.43ns)   --->   "%tmp_29_192 = fadd float %tmp_29_191, %tmp_28_192" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8272 'fadd' 'tmp_29_192' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1321 <SV = 915> <Delay = 6.43>
ST_1321 : Operation 8273 [2/4] (6.43ns)   --->   "%tmp_29_192 = fadd float %tmp_29_191, %tmp_28_192" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8273 'fadd' 'tmp_29_192' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1322 <SV = 916> <Delay = 6.43>
ST_1322 : Operation 8274 [1/4] (6.43ns)   --->   "%tmp_29_192 = fadd float %tmp_29_191, %tmp_28_192" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8274 'fadd' 'tmp_29_192' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1323 <SV = 917> <Delay = 6.43>
ST_1323 : Operation 8275 [4/4] (6.43ns)   --->   "%tmp_29_193 = fadd float %tmp_29_192, %tmp_28_193" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8275 'fadd' 'tmp_29_193' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1324 <SV = 918> <Delay = 6.43>
ST_1324 : Operation 8276 [3/4] (6.43ns)   --->   "%tmp_29_193 = fadd float %tmp_29_192, %tmp_28_193" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8276 'fadd' 'tmp_29_193' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1325 <SV = 919> <Delay = 6.43>
ST_1325 : Operation 8277 [2/4] (6.43ns)   --->   "%tmp_29_193 = fadd float %tmp_29_192, %tmp_28_193" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8277 'fadd' 'tmp_29_193' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1326 <SV = 920> <Delay = 6.43>
ST_1326 : Operation 8278 [1/4] (6.43ns)   --->   "%tmp_29_193 = fadd float %tmp_29_192, %tmp_28_193" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8278 'fadd' 'tmp_29_193' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1327 <SV = 921> <Delay = 6.43>
ST_1327 : Operation 8279 [4/4] (6.43ns)   --->   "%tmp_29_194 = fadd float %tmp_29_193, %tmp_28_194" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8279 'fadd' 'tmp_29_194' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1328 <SV = 922> <Delay = 6.43>
ST_1328 : Operation 8280 [3/4] (6.43ns)   --->   "%tmp_29_194 = fadd float %tmp_29_193, %tmp_28_194" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8280 'fadd' 'tmp_29_194' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1329 <SV = 923> <Delay = 6.43>
ST_1329 : Operation 8281 [2/4] (6.43ns)   --->   "%tmp_29_194 = fadd float %tmp_29_193, %tmp_28_194" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8281 'fadd' 'tmp_29_194' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1330 <SV = 924> <Delay = 6.43>
ST_1330 : Operation 8282 [1/4] (6.43ns)   --->   "%tmp_29_194 = fadd float %tmp_29_193, %tmp_28_194" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8282 'fadd' 'tmp_29_194' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1331 <SV = 925> <Delay = 6.43>
ST_1331 : Operation 8283 [4/4] (6.43ns)   --->   "%tmp_29_195 = fadd float %tmp_29_194, %tmp_28_195" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8283 'fadd' 'tmp_29_195' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1332 <SV = 926> <Delay = 6.43>
ST_1332 : Operation 8284 [3/4] (6.43ns)   --->   "%tmp_29_195 = fadd float %tmp_29_194, %tmp_28_195" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8284 'fadd' 'tmp_29_195' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1333 <SV = 927> <Delay = 6.43>
ST_1333 : Operation 8285 [2/4] (6.43ns)   --->   "%tmp_29_195 = fadd float %tmp_29_194, %tmp_28_195" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8285 'fadd' 'tmp_29_195' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1334 <SV = 928> <Delay = 6.43>
ST_1334 : Operation 8286 [1/4] (6.43ns)   --->   "%tmp_29_195 = fadd float %tmp_29_194, %tmp_28_195" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8286 'fadd' 'tmp_29_195' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1335 <SV = 929> <Delay = 6.43>
ST_1335 : Operation 8287 [4/4] (6.43ns)   --->   "%tmp_29_196 = fadd float %tmp_29_195, %tmp_28_196" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8287 'fadd' 'tmp_29_196' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1336 <SV = 930> <Delay = 6.43>
ST_1336 : Operation 8288 [3/4] (6.43ns)   --->   "%tmp_29_196 = fadd float %tmp_29_195, %tmp_28_196" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8288 'fadd' 'tmp_29_196' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1337 <SV = 931> <Delay = 6.43>
ST_1337 : Operation 8289 [2/4] (6.43ns)   --->   "%tmp_29_196 = fadd float %tmp_29_195, %tmp_28_196" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8289 'fadd' 'tmp_29_196' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1338 <SV = 932> <Delay = 6.43>
ST_1338 : Operation 8290 [1/4] (6.43ns)   --->   "%tmp_29_196 = fadd float %tmp_29_195, %tmp_28_196" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8290 'fadd' 'tmp_29_196' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1339 <SV = 933> <Delay = 6.43>
ST_1339 : Operation 8291 [4/4] (6.43ns)   --->   "%tmp_29_197 = fadd float %tmp_29_196, %tmp_28_197" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8291 'fadd' 'tmp_29_197' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1340 <SV = 934> <Delay = 6.43>
ST_1340 : Operation 8292 [3/4] (6.43ns)   --->   "%tmp_29_197 = fadd float %tmp_29_196, %tmp_28_197" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8292 'fadd' 'tmp_29_197' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1341 <SV = 935> <Delay = 6.43>
ST_1341 : Operation 8293 [2/4] (6.43ns)   --->   "%tmp_29_197 = fadd float %tmp_29_196, %tmp_28_197" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8293 'fadd' 'tmp_29_197' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1342 <SV = 936> <Delay = 6.43>
ST_1342 : Operation 8294 [1/4] (6.43ns)   --->   "%tmp_29_197 = fadd float %tmp_29_196, %tmp_28_197" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8294 'fadd' 'tmp_29_197' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1343 <SV = 937> <Delay = 6.43>
ST_1343 : Operation 8295 [4/4] (6.43ns)   --->   "%tmp_29_198 = fadd float %tmp_29_197, %tmp_28_198" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8295 'fadd' 'tmp_29_198' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1344 <SV = 938> <Delay = 6.43>
ST_1344 : Operation 8296 [3/4] (6.43ns)   --->   "%tmp_29_198 = fadd float %tmp_29_197, %tmp_28_198" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8296 'fadd' 'tmp_29_198' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1345 <SV = 939> <Delay = 6.43>
ST_1345 : Operation 8297 [2/4] (6.43ns)   --->   "%tmp_29_198 = fadd float %tmp_29_197, %tmp_28_198" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8297 'fadd' 'tmp_29_198' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1346 <SV = 940> <Delay = 6.43>
ST_1346 : Operation 8298 [1/4] (6.43ns)   --->   "%tmp_29_198 = fadd float %tmp_29_197, %tmp_28_198" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8298 'fadd' 'tmp_29_198' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1347 <SV = 941> <Delay = 6.43>
ST_1347 : Operation 8299 [4/4] (6.43ns)   --->   "%tmp_29_199 = fadd float %tmp_29_198, %tmp_28_199" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8299 'fadd' 'tmp_29_199' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1348 <SV = 942> <Delay = 6.43>
ST_1348 : Operation 8300 [3/4] (6.43ns)   --->   "%tmp_29_199 = fadd float %tmp_29_198, %tmp_28_199" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8300 'fadd' 'tmp_29_199' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1349 <SV = 943> <Delay = 6.43>
ST_1349 : Operation 8301 [2/4] (6.43ns)   --->   "%tmp_29_199 = fadd float %tmp_29_198, %tmp_28_199" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8301 'fadd' 'tmp_29_199' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1350 <SV = 944> <Delay = 6.43>
ST_1350 : Operation 8302 [1/4] (6.43ns)   --->   "%tmp_29_199 = fadd float %tmp_29_198, %tmp_28_199" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8302 'fadd' 'tmp_29_199' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1351 <SV = 945> <Delay = 6.43>
ST_1351 : Operation 8303 [4/4] (6.43ns)   --->   "%tmp_29_200 = fadd float %tmp_29_199, %tmp_28_200" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8303 'fadd' 'tmp_29_200' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1352 <SV = 946> <Delay = 6.43>
ST_1352 : Operation 8304 [3/4] (6.43ns)   --->   "%tmp_29_200 = fadd float %tmp_29_199, %tmp_28_200" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8304 'fadd' 'tmp_29_200' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1353 <SV = 947> <Delay = 6.43>
ST_1353 : Operation 8305 [2/4] (6.43ns)   --->   "%tmp_29_200 = fadd float %tmp_29_199, %tmp_28_200" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8305 'fadd' 'tmp_29_200' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1354 <SV = 948> <Delay = 6.43>
ST_1354 : Operation 8306 [1/4] (6.43ns)   --->   "%tmp_29_200 = fadd float %tmp_29_199, %tmp_28_200" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8306 'fadd' 'tmp_29_200' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1355 <SV = 949> <Delay = 6.43>
ST_1355 : Operation 8307 [4/4] (6.43ns)   --->   "%tmp_29_201 = fadd float %tmp_29_200, %tmp_28_201" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8307 'fadd' 'tmp_29_201' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1356 <SV = 950> <Delay = 6.43>
ST_1356 : Operation 8308 [3/4] (6.43ns)   --->   "%tmp_29_201 = fadd float %tmp_29_200, %tmp_28_201" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8308 'fadd' 'tmp_29_201' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1357 <SV = 951> <Delay = 6.43>
ST_1357 : Operation 8309 [2/4] (6.43ns)   --->   "%tmp_29_201 = fadd float %tmp_29_200, %tmp_28_201" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8309 'fadd' 'tmp_29_201' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1358 <SV = 952> <Delay = 6.43>
ST_1358 : Operation 8310 [1/4] (6.43ns)   --->   "%tmp_29_201 = fadd float %tmp_29_200, %tmp_28_201" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8310 'fadd' 'tmp_29_201' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1359 <SV = 953> <Delay = 6.43>
ST_1359 : Operation 8311 [4/4] (6.43ns)   --->   "%tmp_29_202 = fadd float %tmp_29_201, %tmp_28_202" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8311 'fadd' 'tmp_29_202' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1360 <SV = 954> <Delay = 6.43>
ST_1360 : Operation 8312 [3/4] (6.43ns)   --->   "%tmp_29_202 = fadd float %tmp_29_201, %tmp_28_202" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8312 'fadd' 'tmp_29_202' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1361 <SV = 955> <Delay = 6.43>
ST_1361 : Operation 8313 [2/4] (6.43ns)   --->   "%tmp_29_202 = fadd float %tmp_29_201, %tmp_28_202" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8313 'fadd' 'tmp_29_202' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1362 <SV = 956> <Delay = 6.43>
ST_1362 : Operation 8314 [1/4] (6.43ns)   --->   "%tmp_29_202 = fadd float %tmp_29_201, %tmp_28_202" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8314 'fadd' 'tmp_29_202' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1363 <SV = 957> <Delay = 6.43>
ST_1363 : Operation 8315 [4/4] (6.43ns)   --->   "%tmp_29_203 = fadd float %tmp_29_202, %tmp_28_203" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8315 'fadd' 'tmp_29_203' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1364 <SV = 958> <Delay = 6.43>
ST_1364 : Operation 8316 [3/4] (6.43ns)   --->   "%tmp_29_203 = fadd float %tmp_29_202, %tmp_28_203" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8316 'fadd' 'tmp_29_203' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1365 <SV = 959> <Delay = 6.43>
ST_1365 : Operation 8317 [2/4] (6.43ns)   --->   "%tmp_29_203 = fadd float %tmp_29_202, %tmp_28_203" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8317 'fadd' 'tmp_29_203' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1366 <SV = 960> <Delay = 6.43>
ST_1366 : Operation 8318 [1/4] (6.43ns)   --->   "%tmp_29_203 = fadd float %tmp_29_202, %tmp_28_203" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8318 'fadd' 'tmp_29_203' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1367 <SV = 961> <Delay = 6.43>
ST_1367 : Operation 8319 [4/4] (6.43ns)   --->   "%tmp_29_204 = fadd float %tmp_29_203, %tmp_28_204" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8319 'fadd' 'tmp_29_204' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1368 <SV = 962> <Delay = 6.43>
ST_1368 : Operation 8320 [3/4] (6.43ns)   --->   "%tmp_29_204 = fadd float %tmp_29_203, %tmp_28_204" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8320 'fadd' 'tmp_29_204' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1369 <SV = 963> <Delay = 6.43>
ST_1369 : Operation 8321 [2/4] (6.43ns)   --->   "%tmp_29_204 = fadd float %tmp_29_203, %tmp_28_204" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8321 'fadd' 'tmp_29_204' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1370 <SV = 964> <Delay = 6.43>
ST_1370 : Operation 8322 [1/4] (6.43ns)   --->   "%tmp_29_204 = fadd float %tmp_29_203, %tmp_28_204" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8322 'fadd' 'tmp_29_204' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1371 <SV = 965> <Delay = 6.43>
ST_1371 : Operation 8323 [4/4] (6.43ns)   --->   "%tmp_29_205 = fadd float %tmp_29_204, %tmp_28_205" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8323 'fadd' 'tmp_29_205' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1372 <SV = 966> <Delay = 6.43>
ST_1372 : Operation 8324 [3/4] (6.43ns)   --->   "%tmp_29_205 = fadd float %tmp_29_204, %tmp_28_205" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8324 'fadd' 'tmp_29_205' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1373 <SV = 967> <Delay = 6.43>
ST_1373 : Operation 8325 [2/4] (6.43ns)   --->   "%tmp_29_205 = fadd float %tmp_29_204, %tmp_28_205" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8325 'fadd' 'tmp_29_205' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1374 <SV = 968> <Delay = 6.43>
ST_1374 : Operation 8326 [1/4] (6.43ns)   --->   "%tmp_29_205 = fadd float %tmp_29_204, %tmp_28_205" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8326 'fadd' 'tmp_29_205' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1375 <SV = 969> <Delay = 6.43>
ST_1375 : Operation 8327 [4/4] (6.43ns)   --->   "%tmp_29_206 = fadd float %tmp_29_205, %tmp_28_206" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8327 'fadd' 'tmp_29_206' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1376 <SV = 970> <Delay = 6.43>
ST_1376 : Operation 8328 [3/4] (6.43ns)   --->   "%tmp_29_206 = fadd float %tmp_29_205, %tmp_28_206" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8328 'fadd' 'tmp_29_206' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1377 <SV = 971> <Delay = 6.43>
ST_1377 : Operation 8329 [2/4] (6.43ns)   --->   "%tmp_29_206 = fadd float %tmp_29_205, %tmp_28_206" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8329 'fadd' 'tmp_29_206' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1378 <SV = 972> <Delay = 6.43>
ST_1378 : Operation 8330 [1/4] (6.43ns)   --->   "%tmp_29_206 = fadd float %tmp_29_205, %tmp_28_206" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8330 'fadd' 'tmp_29_206' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1379 <SV = 973> <Delay = 6.43>
ST_1379 : Operation 8331 [4/4] (6.43ns)   --->   "%tmp_29_207 = fadd float %tmp_29_206, %tmp_28_207" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8331 'fadd' 'tmp_29_207' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1380 <SV = 974> <Delay = 6.43>
ST_1380 : Operation 8332 [3/4] (6.43ns)   --->   "%tmp_29_207 = fadd float %tmp_29_206, %tmp_28_207" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8332 'fadd' 'tmp_29_207' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1381 <SV = 975> <Delay = 6.43>
ST_1381 : Operation 8333 [2/4] (6.43ns)   --->   "%tmp_29_207 = fadd float %tmp_29_206, %tmp_28_207" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8333 'fadd' 'tmp_29_207' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1382 <SV = 976> <Delay = 6.43>
ST_1382 : Operation 8334 [1/4] (6.43ns)   --->   "%tmp_29_207 = fadd float %tmp_29_206, %tmp_28_207" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8334 'fadd' 'tmp_29_207' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1383 <SV = 977> <Delay = 6.43>
ST_1383 : Operation 8335 [4/4] (6.43ns)   --->   "%tmp_29_208 = fadd float %tmp_29_207, %tmp_28_208" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8335 'fadd' 'tmp_29_208' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1384 <SV = 978> <Delay = 6.43>
ST_1384 : Operation 8336 [3/4] (6.43ns)   --->   "%tmp_29_208 = fadd float %tmp_29_207, %tmp_28_208" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8336 'fadd' 'tmp_29_208' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1385 <SV = 979> <Delay = 6.43>
ST_1385 : Operation 8337 [2/4] (6.43ns)   --->   "%tmp_29_208 = fadd float %tmp_29_207, %tmp_28_208" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8337 'fadd' 'tmp_29_208' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1386 <SV = 980> <Delay = 6.43>
ST_1386 : Operation 8338 [1/4] (6.43ns)   --->   "%tmp_29_208 = fadd float %tmp_29_207, %tmp_28_208" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8338 'fadd' 'tmp_29_208' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1387 <SV = 981> <Delay = 6.43>
ST_1387 : Operation 8339 [4/4] (6.43ns)   --->   "%tmp_29_209 = fadd float %tmp_29_208, %tmp_28_209" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8339 'fadd' 'tmp_29_209' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1388 <SV = 982> <Delay = 6.43>
ST_1388 : Operation 8340 [3/4] (6.43ns)   --->   "%tmp_29_209 = fadd float %tmp_29_208, %tmp_28_209" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8340 'fadd' 'tmp_29_209' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1389 <SV = 983> <Delay = 6.43>
ST_1389 : Operation 8341 [2/4] (6.43ns)   --->   "%tmp_29_209 = fadd float %tmp_29_208, %tmp_28_209" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8341 'fadd' 'tmp_29_209' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1390 <SV = 984> <Delay = 6.43>
ST_1390 : Operation 8342 [1/4] (6.43ns)   --->   "%tmp_29_209 = fadd float %tmp_29_208, %tmp_28_209" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8342 'fadd' 'tmp_29_209' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1391 <SV = 985> <Delay = 6.43>
ST_1391 : Operation 8343 [4/4] (6.43ns)   --->   "%tmp_29_210 = fadd float %tmp_29_209, %tmp_28_210" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8343 'fadd' 'tmp_29_210' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1392 <SV = 986> <Delay = 6.43>
ST_1392 : Operation 8344 [3/4] (6.43ns)   --->   "%tmp_29_210 = fadd float %tmp_29_209, %tmp_28_210" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8344 'fadd' 'tmp_29_210' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1393 <SV = 987> <Delay = 6.43>
ST_1393 : Operation 8345 [2/4] (6.43ns)   --->   "%tmp_29_210 = fadd float %tmp_29_209, %tmp_28_210" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8345 'fadd' 'tmp_29_210' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1394 <SV = 988> <Delay = 6.43>
ST_1394 : Operation 8346 [1/4] (6.43ns)   --->   "%tmp_29_210 = fadd float %tmp_29_209, %tmp_28_210" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8346 'fadd' 'tmp_29_210' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1395 <SV = 989> <Delay = 6.43>
ST_1395 : Operation 8347 [4/4] (6.43ns)   --->   "%tmp_29_211 = fadd float %tmp_29_210, %tmp_28_211" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8347 'fadd' 'tmp_29_211' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1396 <SV = 990> <Delay = 6.43>
ST_1396 : Operation 8348 [3/4] (6.43ns)   --->   "%tmp_29_211 = fadd float %tmp_29_210, %tmp_28_211" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8348 'fadd' 'tmp_29_211' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1397 <SV = 991> <Delay = 6.43>
ST_1397 : Operation 8349 [2/4] (6.43ns)   --->   "%tmp_29_211 = fadd float %tmp_29_210, %tmp_28_211" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8349 'fadd' 'tmp_29_211' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1398 <SV = 992> <Delay = 6.43>
ST_1398 : Operation 8350 [1/4] (6.43ns)   --->   "%tmp_29_211 = fadd float %tmp_29_210, %tmp_28_211" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8350 'fadd' 'tmp_29_211' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1399 <SV = 993> <Delay = 6.43>
ST_1399 : Operation 8351 [4/4] (6.43ns)   --->   "%tmp_29_212 = fadd float %tmp_29_211, %tmp_28_212" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8351 'fadd' 'tmp_29_212' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1400 <SV = 994> <Delay = 6.43>
ST_1400 : Operation 8352 [3/4] (6.43ns)   --->   "%tmp_29_212 = fadd float %tmp_29_211, %tmp_28_212" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8352 'fadd' 'tmp_29_212' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1401 <SV = 995> <Delay = 6.43>
ST_1401 : Operation 8353 [2/4] (6.43ns)   --->   "%tmp_29_212 = fadd float %tmp_29_211, %tmp_28_212" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8353 'fadd' 'tmp_29_212' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1402 <SV = 996> <Delay = 6.43>
ST_1402 : Operation 8354 [1/4] (6.43ns)   --->   "%tmp_29_212 = fadd float %tmp_29_211, %tmp_28_212" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8354 'fadd' 'tmp_29_212' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1403 <SV = 997> <Delay = 6.43>
ST_1403 : Operation 8355 [4/4] (6.43ns)   --->   "%tmp_29_213 = fadd float %tmp_29_212, %tmp_28_213" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8355 'fadd' 'tmp_29_213' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1404 <SV = 998> <Delay = 6.43>
ST_1404 : Operation 8356 [3/4] (6.43ns)   --->   "%tmp_29_213 = fadd float %tmp_29_212, %tmp_28_213" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8356 'fadd' 'tmp_29_213' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1405 <SV = 999> <Delay = 6.43>
ST_1405 : Operation 8357 [2/4] (6.43ns)   --->   "%tmp_29_213 = fadd float %tmp_29_212, %tmp_28_213" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8357 'fadd' 'tmp_29_213' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1406 <SV = 1000> <Delay = 6.43>
ST_1406 : Operation 8358 [1/4] (6.43ns)   --->   "%tmp_29_213 = fadd float %tmp_29_212, %tmp_28_213" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8358 'fadd' 'tmp_29_213' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1407 <SV = 1001> <Delay = 6.43>
ST_1407 : Operation 8359 [4/4] (6.43ns)   --->   "%tmp_29_214 = fadd float %tmp_29_213, %tmp_28_214" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8359 'fadd' 'tmp_29_214' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1408 <SV = 1002> <Delay = 6.43>
ST_1408 : Operation 8360 [3/4] (6.43ns)   --->   "%tmp_29_214 = fadd float %tmp_29_213, %tmp_28_214" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8360 'fadd' 'tmp_29_214' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1409 <SV = 1003> <Delay = 6.43>
ST_1409 : Operation 8361 [2/4] (6.43ns)   --->   "%tmp_29_214 = fadd float %tmp_29_213, %tmp_28_214" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8361 'fadd' 'tmp_29_214' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1410 <SV = 1004> <Delay = 6.43>
ST_1410 : Operation 8362 [1/4] (6.43ns)   --->   "%tmp_29_214 = fadd float %tmp_29_213, %tmp_28_214" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8362 'fadd' 'tmp_29_214' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1411 <SV = 1005> <Delay = 6.43>
ST_1411 : Operation 8363 [4/4] (6.43ns)   --->   "%tmp_29_215 = fadd float %tmp_29_214, %tmp_28_215" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8363 'fadd' 'tmp_29_215' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1412 <SV = 1006> <Delay = 6.43>
ST_1412 : Operation 8364 [3/4] (6.43ns)   --->   "%tmp_29_215 = fadd float %tmp_29_214, %tmp_28_215" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8364 'fadd' 'tmp_29_215' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1413 <SV = 1007> <Delay = 6.43>
ST_1413 : Operation 8365 [2/4] (6.43ns)   --->   "%tmp_29_215 = fadd float %tmp_29_214, %tmp_28_215" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8365 'fadd' 'tmp_29_215' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1414 <SV = 1008> <Delay = 6.43>
ST_1414 : Operation 8366 [1/4] (6.43ns)   --->   "%tmp_29_215 = fadd float %tmp_29_214, %tmp_28_215" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8366 'fadd' 'tmp_29_215' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1415 <SV = 1009> <Delay = 6.43>
ST_1415 : Operation 8367 [4/4] (6.43ns)   --->   "%tmp_29_216 = fadd float %tmp_29_215, %tmp_28_216" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8367 'fadd' 'tmp_29_216' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1416 <SV = 1010> <Delay = 6.43>
ST_1416 : Operation 8368 [3/4] (6.43ns)   --->   "%tmp_29_216 = fadd float %tmp_29_215, %tmp_28_216" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8368 'fadd' 'tmp_29_216' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1417 <SV = 1011> <Delay = 6.43>
ST_1417 : Operation 8369 [2/4] (6.43ns)   --->   "%tmp_29_216 = fadd float %tmp_29_215, %tmp_28_216" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8369 'fadd' 'tmp_29_216' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1418 <SV = 1012> <Delay = 6.43>
ST_1418 : Operation 8370 [1/4] (6.43ns)   --->   "%tmp_29_216 = fadd float %tmp_29_215, %tmp_28_216" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8370 'fadd' 'tmp_29_216' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1419 <SV = 1013> <Delay = 6.43>
ST_1419 : Operation 8371 [4/4] (6.43ns)   --->   "%tmp_29_217 = fadd float %tmp_29_216, %tmp_28_217" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8371 'fadd' 'tmp_29_217' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1420 <SV = 1014> <Delay = 6.43>
ST_1420 : Operation 8372 [3/4] (6.43ns)   --->   "%tmp_29_217 = fadd float %tmp_29_216, %tmp_28_217" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8372 'fadd' 'tmp_29_217' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1421 <SV = 1015> <Delay = 6.43>
ST_1421 : Operation 8373 [2/4] (6.43ns)   --->   "%tmp_29_217 = fadd float %tmp_29_216, %tmp_28_217" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8373 'fadd' 'tmp_29_217' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1422 <SV = 1016> <Delay = 6.43>
ST_1422 : Operation 8374 [1/4] (6.43ns)   --->   "%tmp_29_217 = fadd float %tmp_29_216, %tmp_28_217" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8374 'fadd' 'tmp_29_217' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1423 <SV = 1017> <Delay = 6.43>
ST_1423 : Operation 8375 [4/4] (6.43ns)   --->   "%tmp_29_218 = fadd float %tmp_29_217, %tmp_28_218" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8375 'fadd' 'tmp_29_218' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1424 <SV = 1018> <Delay = 6.43>
ST_1424 : Operation 8376 [3/4] (6.43ns)   --->   "%tmp_29_218 = fadd float %tmp_29_217, %tmp_28_218" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8376 'fadd' 'tmp_29_218' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1425 <SV = 1019> <Delay = 6.43>
ST_1425 : Operation 8377 [2/4] (6.43ns)   --->   "%tmp_29_218 = fadd float %tmp_29_217, %tmp_28_218" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8377 'fadd' 'tmp_29_218' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1426 <SV = 1020> <Delay = 6.43>
ST_1426 : Operation 8378 [1/4] (6.43ns)   --->   "%tmp_29_218 = fadd float %tmp_29_217, %tmp_28_218" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8378 'fadd' 'tmp_29_218' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1427 <SV = 1021> <Delay = 6.43>
ST_1427 : Operation 8379 [4/4] (6.43ns)   --->   "%tmp_29_219 = fadd float %tmp_29_218, %tmp_28_219" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8379 'fadd' 'tmp_29_219' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1428 <SV = 1022> <Delay = 6.43>
ST_1428 : Operation 8380 [3/4] (6.43ns)   --->   "%tmp_29_219 = fadd float %tmp_29_218, %tmp_28_219" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8380 'fadd' 'tmp_29_219' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1429 <SV = 1023> <Delay = 6.43>
ST_1429 : Operation 8381 [2/4] (6.43ns)   --->   "%tmp_29_219 = fadd float %tmp_29_218, %tmp_28_219" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8381 'fadd' 'tmp_29_219' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1430 <SV = 1024> <Delay = 6.43>
ST_1430 : Operation 8382 [1/4] (6.43ns)   --->   "%tmp_29_219 = fadd float %tmp_29_218, %tmp_28_219" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8382 'fadd' 'tmp_29_219' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1431 <SV = 1025> <Delay = 6.43>
ST_1431 : Operation 8383 [4/4] (6.43ns)   --->   "%tmp_29_220 = fadd float %tmp_29_219, %tmp_28_220" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8383 'fadd' 'tmp_29_220' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1432 <SV = 1026> <Delay = 6.43>
ST_1432 : Operation 8384 [3/4] (6.43ns)   --->   "%tmp_29_220 = fadd float %tmp_29_219, %tmp_28_220" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8384 'fadd' 'tmp_29_220' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1433 <SV = 1027> <Delay = 6.43>
ST_1433 : Operation 8385 [2/4] (6.43ns)   --->   "%tmp_29_220 = fadd float %tmp_29_219, %tmp_28_220" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8385 'fadd' 'tmp_29_220' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1434 <SV = 1028> <Delay = 6.43>
ST_1434 : Operation 8386 [1/4] (6.43ns)   --->   "%tmp_29_220 = fadd float %tmp_29_219, %tmp_28_220" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8386 'fadd' 'tmp_29_220' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1435 <SV = 1029> <Delay = 6.43>
ST_1435 : Operation 8387 [4/4] (6.43ns)   --->   "%tmp_29_221 = fadd float %tmp_29_220, %tmp_28_221" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8387 'fadd' 'tmp_29_221' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1436 <SV = 1030> <Delay = 6.43>
ST_1436 : Operation 8388 [3/4] (6.43ns)   --->   "%tmp_29_221 = fadd float %tmp_29_220, %tmp_28_221" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8388 'fadd' 'tmp_29_221' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1437 <SV = 1031> <Delay = 6.43>
ST_1437 : Operation 8389 [2/4] (6.43ns)   --->   "%tmp_29_221 = fadd float %tmp_29_220, %tmp_28_221" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8389 'fadd' 'tmp_29_221' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1438 <SV = 1032> <Delay = 6.43>
ST_1438 : Operation 8390 [1/4] (6.43ns)   --->   "%tmp_29_221 = fadd float %tmp_29_220, %tmp_28_221" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8390 'fadd' 'tmp_29_221' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1439 <SV = 1033> <Delay = 6.43>
ST_1439 : Operation 8391 [4/4] (6.43ns)   --->   "%tmp_29_222 = fadd float %tmp_29_221, %tmp_28_222" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8391 'fadd' 'tmp_29_222' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1440 <SV = 1034> <Delay = 6.43>
ST_1440 : Operation 8392 [3/4] (6.43ns)   --->   "%tmp_29_222 = fadd float %tmp_29_221, %tmp_28_222" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8392 'fadd' 'tmp_29_222' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1441 <SV = 1035> <Delay = 6.43>
ST_1441 : Operation 8393 [2/4] (6.43ns)   --->   "%tmp_29_222 = fadd float %tmp_29_221, %tmp_28_222" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8393 'fadd' 'tmp_29_222' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1442 <SV = 1036> <Delay = 6.43>
ST_1442 : Operation 8394 [1/4] (6.43ns)   --->   "%tmp_29_222 = fadd float %tmp_29_221, %tmp_28_222" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8394 'fadd' 'tmp_29_222' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1443 <SV = 1037> <Delay = 6.43>
ST_1443 : Operation 8395 [4/4] (6.43ns)   --->   "%tmp_29_223 = fadd float %tmp_29_222, %tmp_28_223" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8395 'fadd' 'tmp_29_223' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1444 <SV = 1038> <Delay = 6.43>
ST_1444 : Operation 8396 [3/4] (6.43ns)   --->   "%tmp_29_223 = fadd float %tmp_29_222, %tmp_28_223" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8396 'fadd' 'tmp_29_223' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1445 <SV = 1039> <Delay = 6.43>
ST_1445 : Operation 8397 [2/4] (6.43ns)   --->   "%tmp_29_223 = fadd float %tmp_29_222, %tmp_28_223" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8397 'fadd' 'tmp_29_223' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1446 <SV = 1040> <Delay = 6.43>
ST_1446 : Operation 8398 [1/4] (6.43ns)   --->   "%tmp_29_223 = fadd float %tmp_29_222, %tmp_28_223" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8398 'fadd' 'tmp_29_223' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1447 <SV = 1041> <Delay = 6.43>
ST_1447 : Operation 8399 [4/4] (6.43ns)   --->   "%tmp_29_224 = fadd float %tmp_29_223, %tmp_28_224" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8399 'fadd' 'tmp_29_224' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1448 <SV = 1042> <Delay = 6.43>
ST_1448 : Operation 8400 [3/4] (6.43ns)   --->   "%tmp_29_224 = fadd float %tmp_29_223, %tmp_28_224" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8400 'fadd' 'tmp_29_224' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1449 <SV = 1043> <Delay = 6.43>
ST_1449 : Operation 8401 [2/4] (6.43ns)   --->   "%tmp_29_224 = fadd float %tmp_29_223, %tmp_28_224" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8401 'fadd' 'tmp_29_224' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1450 <SV = 1044> <Delay = 6.43>
ST_1450 : Operation 8402 [1/4] (6.43ns)   --->   "%tmp_29_224 = fadd float %tmp_29_223, %tmp_28_224" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8402 'fadd' 'tmp_29_224' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1451 <SV = 1045> <Delay = 6.43>
ST_1451 : Operation 8403 [4/4] (6.43ns)   --->   "%tmp_29_225 = fadd float %tmp_29_224, %tmp_28_225" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8403 'fadd' 'tmp_29_225' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1452 <SV = 1046> <Delay = 6.43>
ST_1452 : Operation 8404 [3/4] (6.43ns)   --->   "%tmp_29_225 = fadd float %tmp_29_224, %tmp_28_225" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8404 'fadd' 'tmp_29_225' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1453 <SV = 1047> <Delay = 6.43>
ST_1453 : Operation 8405 [2/4] (6.43ns)   --->   "%tmp_29_225 = fadd float %tmp_29_224, %tmp_28_225" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8405 'fadd' 'tmp_29_225' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1454 <SV = 1048> <Delay = 6.43>
ST_1454 : Operation 8406 [1/4] (6.43ns)   --->   "%tmp_29_225 = fadd float %tmp_29_224, %tmp_28_225" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8406 'fadd' 'tmp_29_225' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1455 <SV = 1049> <Delay = 6.43>
ST_1455 : Operation 8407 [4/4] (6.43ns)   --->   "%tmp_29_226 = fadd float %tmp_29_225, %tmp_28_226" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8407 'fadd' 'tmp_29_226' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1456 <SV = 1050> <Delay = 6.43>
ST_1456 : Operation 8408 [3/4] (6.43ns)   --->   "%tmp_29_226 = fadd float %tmp_29_225, %tmp_28_226" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8408 'fadd' 'tmp_29_226' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1457 <SV = 1051> <Delay = 6.43>
ST_1457 : Operation 8409 [2/4] (6.43ns)   --->   "%tmp_29_226 = fadd float %tmp_29_225, %tmp_28_226" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8409 'fadd' 'tmp_29_226' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1458 <SV = 1052> <Delay = 6.43>
ST_1458 : Operation 8410 [1/4] (6.43ns)   --->   "%tmp_29_226 = fadd float %tmp_29_225, %tmp_28_226" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8410 'fadd' 'tmp_29_226' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1459 <SV = 1053> <Delay = 6.43>
ST_1459 : Operation 8411 [4/4] (6.43ns)   --->   "%tmp_29_227 = fadd float %tmp_29_226, %tmp_28_227" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8411 'fadd' 'tmp_29_227' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1460 <SV = 1054> <Delay = 6.43>
ST_1460 : Operation 8412 [3/4] (6.43ns)   --->   "%tmp_29_227 = fadd float %tmp_29_226, %tmp_28_227" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8412 'fadd' 'tmp_29_227' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1461 <SV = 1055> <Delay = 6.43>
ST_1461 : Operation 8413 [2/4] (6.43ns)   --->   "%tmp_29_227 = fadd float %tmp_29_226, %tmp_28_227" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8413 'fadd' 'tmp_29_227' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1462 <SV = 1056> <Delay = 6.43>
ST_1462 : Operation 8414 [1/4] (6.43ns)   --->   "%tmp_29_227 = fadd float %tmp_29_226, %tmp_28_227" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8414 'fadd' 'tmp_29_227' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1463 <SV = 1057> <Delay = 6.43>
ST_1463 : Operation 8415 [4/4] (6.43ns)   --->   "%tmp_29_228 = fadd float %tmp_29_227, %tmp_28_228" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8415 'fadd' 'tmp_29_228' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1464 <SV = 1058> <Delay = 6.43>
ST_1464 : Operation 8416 [3/4] (6.43ns)   --->   "%tmp_29_228 = fadd float %tmp_29_227, %tmp_28_228" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8416 'fadd' 'tmp_29_228' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1465 <SV = 1059> <Delay = 6.43>
ST_1465 : Operation 8417 [2/4] (6.43ns)   --->   "%tmp_29_228 = fadd float %tmp_29_227, %tmp_28_228" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8417 'fadd' 'tmp_29_228' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1466 <SV = 1060> <Delay = 6.43>
ST_1466 : Operation 8418 [1/4] (6.43ns)   --->   "%tmp_29_228 = fadd float %tmp_29_227, %tmp_28_228" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8418 'fadd' 'tmp_29_228' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1467 <SV = 1061> <Delay = 6.43>
ST_1467 : Operation 8419 [4/4] (6.43ns)   --->   "%tmp_29_229 = fadd float %tmp_29_228, %tmp_28_229" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8419 'fadd' 'tmp_29_229' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1468 <SV = 1062> <Delay = 6.43>
ST_1468 : Operation 8420 [3/4] (6.43ns)   --->   "%tmp_29_229 = fadd float %tmp_29_228, %tmp_28_229" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8420 'fadd' 'tmp_29_229' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1469 <SV = 1063> <Delay = 6.43>
ST_1469 : Operation 8421 [2/4] (6.43ns)   --->   "%tmp_29_229 = fadd float %tmp_29_228, %tmp_28_229" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8421 'fadd' 'tmp_29_229' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1470 <SV = 1064> <Delay = 6.43>
ST_1470 : Operation 8422 [1/4] (6.43ns)   --->   "%tmp_29_229 = fadd float %tmp_29_228, %tmp_28_229" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8422 'fadd' 'tmp_29_229' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1471 <SV = 1065> <Delay = 6.43>
ST_1471 : Operation 8423 [4/4] (6.43ns)   --->   "%tmp_29_230 = fadd float %tmp_29_229, %tmp_28_230" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8423 'fadd' 'tmp_29_230' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1472 <SV = 1066> <Delay = 6.43>
ST_1472 : Operation 8424 [3/4] (6.43ns)   --->   "%tmp_29_230 = fadd float %tmp_29_229, %tmp_28_230" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8424 'fadd' 'tmp_29_230' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1473 <SV = 1067> <Delay = 6.43>
ST_1473 : Operation 8425 [2/4] (6.43ns)   --->   "%tmp_29_230 = fadd float %tmp_29_229, %tmp_28_230" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8425 'fadd' 'tmp_29_230' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1474 <SV = 1068> <Delay = 6.43>
ST_1474 : Operation 8426 [1/4] (6.43ns)   --->   "%tmp_29_230 = fadd float %tmp_29_229, %tmp_28_230" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8426 'fadd' 'tmp_29_230' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1475 <SV = 1069> <Delay = 6.43>
ST_1475 : Operation 8427 [4/4] (6.43ns)   --->   "%tmp_29_231 = fadd float %tmp_29_230, %tmp_28_231" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8427 'fadd' 'tmp_29_231' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1476 <SV = 1070> <Delay = 6.43>
ST_1476 : Operation 8428 [3/4] (6.43ns)   --->   "%tmp_29_231 = fadd float %tmp_29_230, %tmp_28_231" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8428 'fadd' 'tmp_29_231' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1477 <SV = 1071> <Delay = 6.43>
ST_1477 : Operation 8429 [2/4] (6.43ns)   --->   "%tmp_29_231 = fadd float %tmp_29_230, %tmp_28_231" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8429 'fadd' 'tmp_29_231' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1478 <SV = 1072> <Delay = 6.43>
ST_1478 : Operation 8430 [1/4] (6.43ns)   --->   "%tmp_29_231 = fadd float %tmp_29_230, %tmp_28_231" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8430 'fadd' 'tmp_29_231' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1479 <SV = 1073> <Delay = 6.43>
ST_1479 : Operation 8431 [4/4] (6.43ns)   --->   "%tmp_29_232 = fadd float %tmp_29_231, %tmp_28_232" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8431 'fadd' 'tmp_29_232' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1480 <SV = 1074> <Delay = 6.43>
ST_1480 : Operation 8432 [3/4] (6.43ns)   --->   "%tmp_29_232 = fadd float %tmp_29_231, %tmp_28_232" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8432 'fadd' 'tmp_29_232' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1481 <SV = 1075> <Delay = 6.43>
ST_1481 : Operation 8433 [2/4] (6.43ns)   --->   "%tmp_29_232 = fadd float %tmp_29_231, %tmp_28_232" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8433 'fadd' 'tmp_29_232' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1482 <SV = 1076> <Delay = 6.43>
ST_1482 : Operation 8434 [1/4] (6.43ns)   --->   "%tmp_29_232 = fadd float %tmp_29_231, %tmp_28_232" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8434 'fadd' 'tmp_29_232' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1483 <SV = 1077> <Delay = 6.43>
ST_1483 : Operation 8435 [4/4] (6.43ns)   --->   "%tmp_29_233 = fadd float %tmp_29_232, %tmp_28_233" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8435 'fadd' 'tmp_29_233' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1484 <SV = 1078> <Delay = 6.43>
ST_1484 : Operation 8436 [3/4] (6.43ns)   --->   "%tmp_29_233 = fadd float %tmp_29_232, %tmp_28_233" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8436 'fadd' 'tmp_29_233' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1485 <SV = 1079> <Delay = 6.43>
ST_1485 : Operation 8437 [2/4] (6.43ns)   --->   "%tmp_29_233 = fadd float %tmp_29_232, %tmp_28_233" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8437 'fadd' 'tmp_29_233' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1486 <SV = 1080> <Delay = 6.43>
ST_1486 : Operation 8438 [1/4] (6.43ns)   --->   "%tmp_29_233 = fadd float %tmp_29_232, %tmp_28_233" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8438 'fadd' 'tmp_29_233' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1487 <SV = 1081> <Delay = 6.43>
ST_1487 : Operation 8439 [4/4] (6.43ns)   --->   "%tmp_29_234 = fadd float %tmp_29_233, %tmp_28_234" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8439 'fadd' 'tmp_29_234' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1488 <SV = 1082> <Delay = 6.43>
ST_1488 : Operation 8440 [3/4] (6.43ns)   --->   "%tmp_29_234 = fadd float %tmp_29_233, %tmp_28_234" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8440 'fadd' 'tmp_29_234' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1489 <SV = 1083> <Delay = 6.43>
ST_1489 : Operation 8441 [2/4] (6.43ns)   --->   "%tmp_29_234 = fadd float %tmp_29_233, %tmp_28_234" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8441 'fadd' 'tmp_29_234' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1490 <SV = 1084> <Delay = 6.43>
ST_1490 : Operation 8442 [1/4] (6.43ns)   --->   "%tmp_29_234 = fadd float %tmp_29_233, %tmp_28_234" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8442 'fadd' 'tmp_29_234' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1491 <SV = 1085> <Delay = 6.43>
ST_1491 : Operation 8443 [4/4] (6.43ns)   --->   "%tmp_29_235 = fadd float %tmp_29_234, %tmp_28_235" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8443 'fadd' 'tmp_29_235' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1492 <SV = 1086> <Delay = 6.43>
ST_1492 : Operation 8444 [3/4] (6.43ns)   --->   "%tmp_29_235 = fadd float %tmp_29_234, %tmp_28_235" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8444 'fadd' 'tmp_29_235' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1493 <SV = 1087> <Delay = 6.43>
ST_1493 : Operation 8445 [2/4] (6.43ns)   --->   "%tmp_29_235 = fadd float %tmp_29_234, %tmp_28_235" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8445 'fadd' 'tmp_29_235' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1494 <SV = 1088> <Delay = 6.43>
ST_1494 : Operation 8446 [1/4] (6.43ns)   --->   "%tmp_29_235 = fadd float %tmp_29_234, %tmp_28_235" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8446 'fadd' 'tmp_29_235' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1495 <SV = 1089> <Delay = 6.43>
ST_1495 : Operation 8447 [4/4] (6.43ns)   --->   "%tmp_29_236 = fadd float %tmp_29_235, %tmp_28_236" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8447 'fadd' 'tmp_29_236' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1496 <SV = 1090> <Delay = 6.43>
ST_1496 : Operation 8448 [3/4] (6.43ns)   --->   "%tmp_29_236 = fadd float %tmp_29_235, %tmp_28_236" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8448 'fadd' 'tmp_29_236' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1497 <SV = 1091> <Delay = 6.43>
ST_1497 : Operation 8449 [2/4] (6.43ns)   --->   "%tmp_29_236 = fadd float %tmp_29_235, %tmp_28_236" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8449 'fadd' 'tmp_29_236' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1498 <SV = 1092> <Delay = 6.43>
ST_1498 : Operation 8450 [1/4] (6.43ns)   --->   "%tmp_29_236 = fadd float %tmp_29_235, %tmp_28_236" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8450 'fadd' 'tmp_29_236' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1499 <SV = 1093> <Delay = 6.43>
ST_1499 : Operation 8451 [4/4] (6.43ns)   --->   "%tmp_29_237 = fadd float %tmp_29_236, %tmp_28_237" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8451 'fadd' 'tmp_29_237' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1500 <SV = 1094> <Delay = 6.43>
ST_1500 : Operation 8452 [3/4] (6.43ns)   --->   "%tmp_29_237 = fadd float %tmp_29_236, %tmp_28_237" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8452 'fadd' 'tmp_29_237' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1501 <SV = 1095> <Delay = 6.43>
ST_1501 : Operation 8453 [2/4] (6.43ns)   --->   "%tmp_29_237 = fadd float %tmp_29_236, %tmp_28_237" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8453 'fadd' 'tmp_29_237' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1502 <SV = 1096> <Delay = 6.43>
ST_1502 : Operation 8454 [1/4] (6.43ns)   --->   "%tmp_29_237 = fadd float %tmp_29_236, %tmp_28_237" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8454 'fadd' 'tmp_29_237' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1503 <SV = 1097> <Delay = 6.43>
ST_1503 : Operation 8455 [4/4] (6.43ns)   --->   "%tmp_29_238 = fadd float %tmp_29_237, %tmp_28_238" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8455 'fadd' 'tmp_29_238' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1504 <SV = 1098> <Delay = 6.43>
ST_1504 : Operation 8456 [3/4] (6.43ns)   --->   "%tmp_29_238 = fadd float %tmp_29_237, %tmp_28_238" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8456 'fadd' 'tmp_29_238' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1505 <SV = 1099> <Delay = 6.43>
ST_1505 : Operation 8457 [2/4] (6.43ns)   --->   "%tmp_29_238 = fadd float %tmp_29_237, %tmp_28_238" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8457 'fadd' 'tmp_29_238' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1506 <SV = 1100> <Delay = 6.43>
ST_1506 : Operation 8458 [1/4] (6.43ns)   --->   "%tmp_29_238 = fadd float %tmp_29_237, %tmp_28_238" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8458 'fadd' 'tmp_29_238' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1507 <SV = 1101> <Delay = 6.43>
ST_1507 : Operation 8459 [4/4] (6.43ns)   --->   "%tmp_29_239 = fadd float %tmp_29_238, %tmp_28_239" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8459 'fadd' 'tmp_29_239' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1508 <SV = 1102> <Delay = 6.43>
ST_1508 : Operation 8460 [3/4] (6.43ns)   --->   "%tmp_29_239 = fadd float %tmp_29_238, %tmp_28_239" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8460 'fadd' 'tmp_29_239' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1509 <SV = 1103> <Delay = 6.43>
ST_1509 : Operation 8461 [2/4] (6.43ns)   --->   "%tmp_29_239 = fadd float %tmp_29_238, %tmp_28_239" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8461 'fadd' 'tmp_29_239' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1510 <SV = 1104> <Delay = 6.43>
ST_1510 : Operation 8462 [1/4] (6.43ns)   --->   "%tmp_29_239 = fadd float %tmp_29_238, %tmp_28_239" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8462 'fadd' 'tmp_29_239' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1511 <SV = 1105> <Delay = 6.43>
ST_1511 : Operation 8463 [4/4] (6.43ns)   --->   "%tmp_29_240 = fadd float %tmp_29_239, %tmp_28_240" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8463 'fadd' 'tmp_29_240' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1512 <SV = 1106> <Delay = 6.43>
ST_1512 : Operation 8464 [3/4] (6.43ns)   --->   "%tmp_29_240 = fadd float %tmp_29_239, %tmp_28_240" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8464 'fadd' 'tmp_29_240' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1513 <SV = 1107> <Delay = 6.43>
ST_1513 : Operation 8465 [2/4] (6.43ns)   --->   "%tmp_29_240 = fadd float %tmp_29_239, %tmp_28_240" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8465 'fadd' 'tmp_29_240' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1514 <SV = 1108> <Delay = 6.43>
ST_1514 : Operation 8466 [1/4] (6.43ns)   --->   "%tmp_29_240 = fadd float %tmp_29_239, %tmp_28_240" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8466 'fadd' 'tmp_29_240' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1515 <SV = 1109> <Delay = 6.43>
ST_1515 : Operation 8467 [4/4] (6.43ns)   --->   "%tmp_29_241 = fadd float %tmp_29_240, %tmp_28_241" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8467 'fadd' 'tmp_29_241' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1516 <SV = 1110> <Delay = 6.43>
ST_1516 : Operation 8468 [3/4] (6.43ns)   --->   "%tmp_29_241 = fadd float %tmp_29_240, %tmp_28_241" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8468 'fadd' 'tmp_29_241' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1517 <SV = 1111> <Delay = 6.43>
ST_1517 : Operation 8469 [2/4] (6.43ns)   --->   "%tmp_29_241 = fadd float %tmp_29_240, %tmp_28_241" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8469 'fadd' 'tmp_29_241' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1518 <SV = 1112> <Delay = 6.43>
ST_1518 : Operation 8470 [1/4] (6.43ns)   --->   "%tmp_29_241 = fadd float %tmp_29_240, %tmp_28_241" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8470 'fadd' 'tmp_29_241' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1519 <SV = 1113> <Delay = 6.43>
ST_1519 : Operation 8471 [4/4] (6.43ns)   --->   "%tmp_29_242 = fadd float %tmp_29_241, %tmp_28_242" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8471 'fadd' 'tmp_29_242' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1520 <SV = 1114> <Delay = 6.43>
ST_1520 : Operation 8472 [3/4] (6.43ns)   --->   "%tmp_29_242 = fadd float %tmp_29_241, %tmp_28_242" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8472 'fadd' 'tmp_29_242' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1521 <SV = 1115> <Delay = 6.43>
ST_1521 : Operation 8473 [2/4] (6.43ns)   --->   "%tmp_29_242 = fadd float %tmp_29_241, %tmp_28_242" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8473 'fadd' 'tmp_29_242' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1522 <SV = 1116> <Delay = 6.43>
ST_1522 : Operation 8474 [1/4] (6.43ns)   --->   "%tmp_29_242 = fadd float %tmp_29_241, %tmp_28_242" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8474 'fadd' 'tmp_29_242' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1523 <SV = 1117> <Delay = 6.43>
ST_1523 : Operation 8475 [4/4] (6.43ns)   --->   "%tmp_29_243 = fadd float %tmp_29_242, %tmp_28_243" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8475 'fadd' 'tmp_29_243' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1524 <SV = 1118> <Delay = 6.43>
ST_1524 : Operation 8476 [3/4] (6.43ns)   --->   "%tmp_29_243 = fadd float %tmp_29_242, %tmp_28_243" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8476 'fadd' 'tmp_29_243' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1525 <SV = 1119> <Delay = 6.43>
ST_1525 : Operation 8477 [2/4] (6.43ns)   --->   "%tmp_29_243 = fadd float %tmp_29_242, %tmp_28_243" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8477 'fadd' 'tmp_29_243' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1526 <SV = 1120> <Delay = 6.43>
ST_1526 : Operation 8478 [1/4] (6.43ns)   --->   "%tmp_29_243 = fadd float %tmp_29_242, %tmp_28_243" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8478 'fadd' 'tmp_29_243' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1527 <SV = 1121> <Delay = 6.43>
ST_1527 : Operation 8479 [4/4] (6.43ns)   --->   "%tmp_29_244 = fadd float %tmp_29_243, %tmp_28_244" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8479 'fadd' 'tmp_29_244' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1528 <SV = 1122> <Delay = 6.43>
ST_1528 : Operation 8480 [3/4] (6.43ns)   --->   "%tmp_29_244 = fadd float %tmp_29_243, %tmp_28_244" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8480 'fadd' 'tmp_29_244' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1529 <SV = 1123> <Delay = 6.43>
ST_1529 : Operation 8481 [2/4] (6.43ns)   --->   "%tmp_29_244 = fadd float %tmp_29_243, %tmp_28_244" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8481 'fadd' 'tmp_29_244' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1530 <SV = 1124> <Delay = 6.43>
ST_1530 : Operation 8482 [1/4] (6.43ns)   --->   "%tmp_29_244 = fadd float %tmp_29_243, %tmp_28_244" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8482 'fadd' 'tmp_29_244' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1531 <SV = 1125> <Delay = 6.43>
ST_1531 : Operation 8483 [4/4] (6.43ns)   --->   "%tmp_29_245 = fadd float %tmp_29_244, %tmp_28_245" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8483 'fadd' 'tmp_29_245' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1532 <SV = 1126> <Delay = 6.43>
ST_1532 : Operation 8484 [3/4] (6.43ns)   --->   "%tmp_29_245 = fadd float %tmp_29_244, %tmp_28_245" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8484 'fadd' 'tmp_29_245' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1533 <SV = 1127> <Delay = 6.43>
ST_1533 : Operation 8485 [2/4] (6.43ns)   --->   "%tmp_29_245 = fadd float %tmp_29_244, %tmp_28_245" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8485 'fadd' 'tmp_29_245' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1534 <SV = 1128> <Delay = 6.43>
ST_1534 : Operation 8486 [1/4] (6.43ns)   --->   "%tmp_29_245 = fadd float %tmp_29_244, %tmp_28_245" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8486 'fadd' 'tmp_29_245' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1535 <SV = 1129> <Delay = 6.43>
ST_1535 : Operation 8487 [4/4] (6.43ns)   --->   "%tmp_29_246 = fadd float %tmp_29_245, %tmp_28_246" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8487 'fadd' 'tmp_29_246' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1536 <SV = 1130> <Delay = 6.43>
ST_1536 : Operation 8488 [3/4] (6.43ns)   --->   "%tmp_29_246 = fadd float %tmp_29_245, %tmp_28_246" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8488 'fadd' 'tmp_29_246' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1537 <SV = 1131> <Delay = 6.43>
ST_1537 : Operation 8489 [2/4] (6.43ns)   --->   "%tmp_29_246 = fadd float %tmp_29_245, %tmp_28_246" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8489 'fadd' 'tmp_29_246' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1538 <SV = 1132> <Delay = 6.43>
ST_1538 : Operation 8490 [1/4] (6.43ns)   --->   "%tmp_29_246 = fadd float %tmp_29_245, %tmp_28_246" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8490 'fadd' 'tmp_29_246' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1539 <SV = 1133> <Delay = 6.43>
ST_1539 : Operation 8491 [4/4] (6.43ns)   --->   "%tmp_29_247 = fadd float %tmp_29_246, %tmp_28_247" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8491 'fadd' 'tmp_29_247' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1540 <SV = 1134> <Delay = 6.43>
ST_1540 : Operation 8492 [3/4] (6.43ns)   --->   "%tmp_29_247 = fadd float %tmp_29_246, %tmp_28_247" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8492 'fadd' 'tmp_29_247' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1541 <SV = 1135> <Delay = 6.43>
ST_1541 : Operation 8493 [2/4] (6.43ns)   --->   "%tmp_29_247 = fadd float %tmp_29_246, %tmp_28_247" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8493 'fadd' 'tmp_29_247' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1542 <SV = 1136> <Delay = 6.43>
ST_1542 : Operation 8494 [1/4] (6.43ns)   --->   "%tmp_29_247 = fadd float %tmp_29_246, %tmp_28_247" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8494 'fadd' 'tmp_29_247' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1543 <SV = 1137> <Delay = 6.43>
ST_1543 : Operation 8495 [4/4] (6.43ns)   --->   "%tmp_29_248 = fadd float %tmp_29_247, %tmp_28_248" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8495 'fadd' 'tmp_29_248' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1544 <SV = 1138> <Delay = 6.43>
ST_1544 : Operation 8496 [3/4] (6.43ns)   --->   "%tmp_29_248 = fadd float %tmp_29_247, %tmp_28_248" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8496 'fadd' 'tmp_29_248' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1545 <SV = 1139> <Delay = 6.43>
ST_1545 : Operation 8497 [2/4] (6.43ns)   --->   "%tmp_29_248 = fadd float %tmp_29_247, %tmp_28_248" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8497 'fadd' 'tmp_29_248' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1546 <SV = 1140> <Delay = 6.43>
ST_1546 : Operation 8498 [1/4] (6.43ns)   --->   "%tmp_29_248 = fadd float %tmp_29_247, %tmp_28_248" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8498 'fadd' 'tmp_29_248' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1547 <SV = 1141> <Delay = 6.43>
ST_1547 : Operation 8499 [4/4] (6.43ns)   --->   "%tmp_29_249 = fadd float %tmp_29_248, %tmp_28_249" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8499 'fadd' 'tmp_29_249' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1548 <SV = 1142> <Delay = 6.43>
ST_1548 : Operation 8500 [3/4] (6.43ns)   --->   "%tmp_29_249 = fadd float %tmp_29_248, %tmp_28_249" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8500 'fadd' 'tmp_29_249' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1549 <SV = 1143> <Delay = 6.43>
ST_1549 : Operation 8501 [2/4] (6.43ns)   --->   "%tmp_29_249 = fadd float %tmp_29_248, %tmp_28_249" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8501 'fadd' 'tmp_29_249' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1550 <SV = 1144> <Delay = 6.43>
ST_1550 : Operation 8502 [1/4] (6.43ns)   --->   "%tmp_29_249 = fadd float %tmp_29_248, %tmp_28_249" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8502 'fadd' 'tmp_29_249' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1551 <SV = 1145> <Delay = 6.43>
ST_1551 : Operation 8503 [4/4] (6.43ns)   --->   "%tmp_29_250 = fadd float %tmp_29_249, %tmp_28_250" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8503 'fadd' 'tmp_29_250' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1552 <SV = 1146> <Delay = 6.43>
ST_1552 : Operation 8504 [3/4] (6.43ns)   --->   "%tmp_29_250 = fadd float %tmp_29_249, %tmp_28_250" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8504 'fadd' 'tmp_29_250' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1553 <SV = 1147> <Delay = 6.43>
ST_1553 : Operation 8505 [2/4] (6.43ns)   --->   "%tmp_29_250 = fadd float %tmp_29_249, %tmp_28_250" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8505 'fadd' 'tmp_29_250' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1554 <SV = 1148> <Delay = 6.43>
ST_1554 : Operation 8506 [1/4] (6.43ns)   --->   "%tmp_29_250 = fadd float %tmp_29_249, %tmp_28_250" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8506 'fadd' 'tmp_29_250' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1555 <SV = 1149> <Delay = 6.43>
ST_1555 : Operation 8507 [4/4] (6.43ns)   --->   "%tmp_29_251 = fadd float %tmp_29_250, %tmp_28_251" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8507 'fadd' 'tmp_29_251' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1556 <SV = 1150> <Delay = 6.43>
ST_1556 : Operation 8508 [3/4] (6.43ns)   --->   "%tmp_29_251 = fadd float %tmp_29_250, %tmp_28_251" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8508 'fadd' 'tmp_29_251' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1557 <SV = 1151> <Delay = 6.43>
ST_1557 : Operation 8509 [2/4] (6.43ns)   --->   "%tmp_29_251 = fadd float %tmp_29_250, %tmp_28_251" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8509 'fadd' 'tmp_29_251' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1558 <SV = 1152> <Delay = 6.43>
ST_1558 : Operation 8510 [1/4] (6.43ns)   --->   "%tmp_29_251 = fadd float %tmp_29_250, %tmp_28_251" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8510 'fadd' 'tmp_29_251' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1559 <SV = 1153> <Delay = 6.43>
ST_1559 : Operation 8511 [4/4] (6.43ns)   --->   "%tmp_29_252 = fadd float %tmp_29_251, %tmp_28_252" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8511 'fadd' 'tmp_29_252' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1560 <SV = 1154> <Delay = 6.43>
ST_1560 : Operation 8512 [3/4] (6.43ns)   --->   "%tmp_29_252 = fadd float %tmp_29_251, %tmp_28_252" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8512 'fadd' 'tmp_29_252' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1561 <SV = 1155> <Delay = 6.43>
ST_1561 : Operation 8513 [2/4] (6.43ns)   --->   "%tmp_29_252 = fadd float %tmp_29_251, %tmp_28_252" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8513 'fadd' 'tmp_29_252' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1562 <SV = 1156> <Delay = 6.43>
ST_1562 : Operation 8514 [1/4] (6.43ns)   --->   "%tmp_29_252 = fadd float %tmp_29_251, %tmp_28_252" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8514 'fadd' 'tmp_29_252' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1563 <SV = 1157> <Delay = 6.43>
ST_1563 : Operation 8515 [4/4] (6.43ns)   --->   "%tmp_29_253 = fadd float %tmp_29_252, %tmp_28_253" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8515 'fadd' 'tmp_29_253' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1564 <SV = 1158> <Delay = 6.43>
ST_1564 : Operation 8516 [3/4] (6.43ns)   --->   "%tmp_29_253 = fadd float %tmp_29_252, %tmp_28_253" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8516 'fadd' 'tmp_29_253' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1565 <SV = 1159> <Delay = 6.43>
ST_1565 : Operation 8517 [2/4] (6.43ns)   --->   "%tmp_29_253 = fadd float %tmp_29_252, %tmp_28_253" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8517 'fadd' 'tmp_29_253' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1566 <SV = 1160> <Delay = 6.43>
ST_1566 : Operation 8518 [1/4] (6.43ns)   --->   "%tmp_29_253 = fadd float %tmp_29_252, %tmp_28_253" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8518 'fadd' 'tmp_29_253' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1567 <SV = 1161> <Delay = 6.43>
ST_1567 : Operation 8519 [4/4] (6.43ns)   --->   "%tmp_29_254 = fadd float %tmp_29_253, %tmp_28_254" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8519 'fadd' 'tmp_29_254' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1568 <SV = 1162> <Delay = 6.43>
ST_1568 : Operation 8520 [3/4] (6.43ns)   --->   "%tmp_29_254 = fadd float %tmp_29_253, %tmp_28_254" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8520 'fadd' 'tmp_29_254' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1569 <SV = 1163> <Delay = 6.43>
ST_1569 : Operation 8521 [2/4] (6.43ns)   --->   "%tmp_29_254 = fadd float %tmp_29_253, %tmp_28_254" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8521 'fadd' 'tmp_29_254' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1570 <SV = 1164> <Delay = 6.43>
ST_1570 : Operation 8522 [1/4] (6.43ns)   --->   "%tmp_29_254 = fadd float %tmp_29_253, %tmp_28_254" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8522 'fadd' 'tmp_29_254' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1571 <SV = 1165> <Delay = 1.23>
ST_1571 : Operation 8523 [1/1] (0.00ns)   --->   "%lq_addr = getelementptr inbounds [256 x float]* @lq, i64 0, i64 %tmp_18" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:29]   --->   Operation 8523 'getelementptr' 'lq_addr' <Predicate = true> <Delay = 0.00>
ST_1571 : Operation 8524 [1/1] (1.23ns)   --->   "store float %tmp_29_254, float* %lq_addr, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34]   --->   Operation 8524 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1571 : Operation 8525 [1/1] (0.00ns)   --->   "br label %.preheader1" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:28]   --->   Operation 8525 'br' <Predicate = true> <Delay = 0.00>

State 1572 <SV = 137> <Delay = 1.23>
ST_1572 : Operation 8526 [1/1] (0.00ns)   --->   "%i5_0_reg2mem57_0_i_i = phi i9 [ 0, %7 ], [ %p_reg2mem14_0_i_i, %BurstBB790 ]" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:40]   --->   Operation 8526 'phi' 'i5_0_reg2mem57_0_i_i' <Predicate = true> <Delay = 0.00>
ST_1572 : Operation 8527 [1/1] (0.88ns)   --->   "%exitcond4 = icmp eq i9 %i5_0_reg2mem57_0_i_i, -256" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:40]   --->   Operation 8527 'icmp' 'exitcond4' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1572 : Operation 8528 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 8528 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_1572 : Operation 8529 [1/1] (0.77ns)   --->   "%p_reg2mem14_0_i_i = add i9 %i5_0_reg2mem57_0_i_i, 1" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:40]   --->   Operation 8529 'add' 'p_reg2mem14_0_i_i' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1572 : Operation 8530 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader.preheader, label %ReqCondBB788" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:40]   --->   Operation 8530 'br' <Predicate = true> <Delay = 0.00>
ST_1572 : Operation 8531 [1/1] (0.00ns)   --->   "%tmp_20 = zext i9 %i5_0_reg2mem57_0_i_i to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:41]   --->   Operation 8531 'zext' 'tmp_20' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_1572 : Operation 8532 [1/1] (0.00ns)   --->   "%ls_addr_1 = getelementptr inbounds [256 x float]* @ls, i64 0, i64 %tmp_20" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:41]   --->   Operation 8532 'getelementptr' 'ls_addr_1' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_1572 : Operation 8533 [2/2] (1.23ns)   --->   "%ls_load = load float* %ls_addr_1, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:41]   --->   Operation 8533 'load' 'ls_load' <Predicate = (!exitcond4)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1572 : Operation 8534 [1/1] (0.65ns)   --->   "br label %.preheader" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:42]   --->   Operation 8534 'br' <Predicate = (exitcond4)> <Delay = 0.65>

State 1573 <SV = 138> <Delay = 7.30>
ST_1573 : Operation 8535 [1/2] (1.23ns)   --->   "%ls_load = load float* %ls_addr_1, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:41]   --->   Operation 8535 'load' 'ls_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1573 : Operation 8536 [1/1] (0.00ns)   --->   "%val19_i_i = bitcast float %ls_load to i32" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:41]   --->   Operation 8536 'bitcast' 'val19_i_i' <Predicate = true> <Delay = 0.00>
ST_1573 : Operation 8537 [1/1] (0.88ns)   --->   "%tmp_34 = icmp eq i9 %i5_0_reg2mem57_0_i_i, 0" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:40]   --->   Operation 8537 'icmp' 'tmp_34' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1573 : Operation 8538 [1/1] (0.00ns)   --->   "br i1 %tmp_34, label %ReqBB789, label %BurstBB787" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:40]   --->   Operation 8538 'br' <Predicate = true> <Delay = 0.00>
ST_1573 : Operation 8539 [1/1] (7.30ns)   --->   "%gmem_addr_8_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 256)" [bicg_compute_unit:57]   --->   Operation 8539 'writereq' 'gmem_addr_8_wr_req' <Predicate = (tmp_34)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1573 : Operation 8540 [1/1] (0.00ns)   --->   "br label %BurstBB787"   --->   Operation 8540 'br' <Predicate = (tmp_34)> <Delay = 0.00>

State 1574 <SV = 139> <Delay = 7.30>
ST_1574 : Operation 8541 [1/1] (7.30ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3, i32 %val19_i_i, i4 -1)" [bicg_compute_unit:57]   --->   Operation 8541 'write' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1574 : Operation 8542 [1/1] (0.00ns) (grouped into LUT with out node tmp_38)   --->   "%tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_reg2mem14_0_i_i, i32 8)" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:40]   --->   Operation 8542 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_1574 : Operation 8543 [1/1] (0.77ns)   --->   "%tmp_36 = add i9 %i5_0_reg2mem57_0_i_i, -255" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:40]   --->   Operation 8543 'add' 'tmp_36' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1574 : Operation 8544 [1/1] (0.00ns) (grouped into LUT with out node tmp_38)   --->   "%tmp_37 = select i1 %tmp_35, i9 %tmp_36, i9 %p_reg2mem14_0_i_i" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:40]   --->   Operation 8544 'select' 'tmp_37' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1574 : Operation 8545 [1/1] (0.88ns) (out node of the LUT)   --->   "%tmp_38 = icmp eq i9 %tmp_37, 0" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:40]   --->   Operation 8545 'icmp' 'tmp_38' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1574 : Operation 8546 [1/1] (0.00ns)   --->   "br i1 %tmp_38, label %RespBB, label %BurstBB790" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:40]   --->   Operation 8546 'br' <Predicate = true> <Delay = 0.00>

State 1575 <SV = 140> <Delay = 7.30>
ST_1575 : Operation 8547 [132/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8547 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1576 <SV = 141> <Delay = 7.30>
ST_1576 : Operation 8548 [131/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8548 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1577 <SV = 142> <Delay = 7.30>
ST_1577 : Operation 8549 [130/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8549 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1578 <SV = 143> <Delay = 7.30>
ST_1578 : Operation 8550 [129/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8550 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1579 <SV = 144> <Delay = 7.30>
ST_1579 : Operation 8551 [128/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8551 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1580 <SV = 145> <Delay = 7.30>
ST_1580 : Operation 8552 [127/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8552 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1581 <SV = 146> <Delay = 7.30>
ST_1581 : Operation 8553 [126/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8553 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1582 <SV = 147> <Delay = 7.30>
ST_1582 : Operation 8554 [125/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8554 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1583 <SV = 148> <Delay = 7.30>
ST_1583 : Operation 8555 [124/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8555 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1584 <SV = 149> <Delay = 7.30>
ST_1584 : Operation 8556 [123/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8556 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1585 <SV = 150> <Delay = 7.30>
ST_1585 : Operation 8557 [122/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8557 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1586 <SV = 151> <Delay = 7.30>
ST_1586 : Operation 8558 [121/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8558 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1587 <SV = 152> <Delay = 7.30>
ST_1587 : Operation 8559 [120/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8559 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1588 <SV = 153> <Delay = 7.30>
ST_1588 : Operation 8560 [119/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8560 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1589 <SV = 154> <Delay = 7.30>
ST_1589 : Operation 8561 [118/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8561 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1590 <SV = 155> <Delay = 7.30>
ST_1590 : Operation 8562 [117/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8562 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1591 <SV = 156> <Delay = 7.30>
ST_1591 : Operation 8563 [116/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8563 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1592 <SV = 157> <Delay = 7.30>
ST_1592 : Operation 8564 [115/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8564 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1593 <SV = 158> <Delay = 7.30>
ST_1593 : Operation 8565 [114/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8565 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1594 <SV = 159> <Delay = 7.30>
ST_1594 : Operation 8566 [113/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8566 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1595 <SV = 160> <Delay = 7.30>
ST_1595 : Operation 8567 [112/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8567 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1596 <SV = 161> <Delay = 7.30>
ST_1596 : Operation 8568 [111/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8568 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1597 <SV = 162> <Delay = 7.30>
ST_1597 : Operation 8569 [110/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8569 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1598 <SV = 163> <Delay = 7.30>
ST_1598 : Operation 8570 [109/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8570 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1599 <SV = 164> <Delay = 7.30>
ST_1599 : Operation 8571 [108/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8571 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1600 <SV = 165> <Delay = 7.30>
ST_1600 : Operation 8572 [107/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8572 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1601 <SV = 166> <Delay = 7.30>
ST_1601 : Operation 8573 [106/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8573 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1602 <SV = 167> <Delay = 7.30>
ST_1602 : Operation 8574 [105/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8574 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1603 <SV = 168> <Delay = 7.30>
ST_1603 : Operation 8575 [104/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8575 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1604 <SV = 169> <Delay = 7.30>
ST_1604 : Operation 8576 [103/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8576 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1605 <SV = 170> <Delay = 7.30>
ST_1605 : Operation 8577 [102/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8577 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1606 <SV = 171> <Delay = 7.30>
ST_1606 : Operation 8578 [101/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8578 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1607 <SV = 172> <Delay = 7.30>
ST_1607 : Operation 8579 [100/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8579 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1608 <SV = 173> <Delay = 7.30>
ST_1608 : Operation 8580 [99/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8580 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1609 <SV = 174> <Delay = 7.30>
ST_1609 : Operation 8581 [98/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8581 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1610 <SV = 175> <Delay = 7.30>
ST_1610 : Operation 8582 [97/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8582 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1611 <SV = 176> <Delay = 7.30>
ST_1611 : Operation 8583 [96/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8583 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1612 <SV = 177> <Delay = 7.30>
ST_1612 : Operation 8584 [95/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8584 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1613 <SV = 178> <Delay = 7.30>
ST_1613 : Operation 8585 [94/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8585 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1614 <SV = 179> <Delay = 7.30>
ST_1614 : Operation 8586 [93/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8586 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1615 <SV = 180> <Delay = 7.30>
ST_1615 : Operation 8587 [92/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8587 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1616 <SV = 181> <Delay = 7.30>
ST_1616 : Operation 8588 [91/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8588 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1617 <SV = 182> <Delay = 7.30>
ST_1617 : Operation 8589 [90/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8589 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1618 <SV = 183> <Delay = 7.30>
ST_1618 : Operation 8590 [89/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8590 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1619 <SV = 184> <Delay = 7.30>
ST_1619 : Operation 8591 [88/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8591 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1620 <SV = 185> <Delay = 7.30>
ST_1620 : Operation 8592 [87/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8592 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1621 <SV = 186> <Delay = 7.30>
ST_1621 : Operation 8593 [86/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8593 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1622 <SV = 187> <Delay = 7.30>
ST_1622 : Operation 8594 [85/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8594 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1623 <SV = 188> <Delay = 7.30>
ST_1623 : Operation 8595 [84/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8595 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1624 <SV = 189> <Delay = 7.30>
ST_1624 : Operation 8596 [83/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8596 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1625 <SV = 190> <Delay = 7.30>
ST_1625 : Operation 8597 [82/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8597 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1626 <SV = 191> <Delay = 7.30>
ST_1626 : Operation 8598 [81/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8598 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1627 <SV = 192> <Delay = 7.30>
ST_1627 : Operation 8599 [80/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8599 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1628 <SV = 193> <Delay = 7.30>
ST_1628 : Operation 8600 [79/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8600 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1629 <SV = 194> <Delay = 7.30>
ST_1629 : Operation 8601 [78/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8601 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1630 <SV = 195> <Delay = 7.30>
ST_1630 : Operation 8602 [77/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8602 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1631 <SV = 196> <Delay = 7.30>
ST_1631 : Operation 8603 [76/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8603 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1632 <SV = 197> <Delay = 7.30>
ST_1632 : Operation 8604 [75/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8604 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1633 <SV = 198> <Delay = 7.30>
ST_1633 : Operation 8605 [74/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8605 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1634 <SV = 199> <Delay = 7.30>
ST_1634 : Operation 8606 [73/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8606 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1635 <SV = 200> <Delay = 7.30>
ST_1635 : Operation 8607 [72/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8607 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1636 <SV = 201> <Delay = 7.30>
ST_1636 : Operation 8608 [71/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8608 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1637 <SV = 202> <Delay = 7.30>
ST_1637 : Operation 8609 [70/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8609 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1638 <SV = 203> <Delay = 7.30>
ST_1638 : Operation 8610 [69/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8610 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1639 <SV = 204> <Delay = 7.30>
ST_1639 : Operation 8611 [68/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8611 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1640 <SV = 205> <Delay = 7.30>
ST_1640 : Operation 8612 [67/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8612 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1641 <SV = 206> <Delay = 7.30>
ST_1641 : Operation 8613 [66/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8613 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1642 <SV = 207> <Delay = 7.30>
ST_1642 : Operation 8614 [65/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8614 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1643 <SV = 208> <Delay = 7.30>
ST_1643 : Operation 8615 [64/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8615 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1644 <SV = 209> <Delay = 7.30>
ST_1644 : Operation 8616 [63/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8616 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1645 <SV = 210> <Delay = 7.30>
ST_1645 : Operation 8617 [62/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8617 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1646 <SV = 211> <Delay = 7.30>
ST_1646 : Operation 8618 [61/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8618 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1647 <SV = 212> <Delay = 7.30>
ST_1647 : Operation 8619 [60/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8619 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1648 <SV = 213> <Delay = 7.30>
ST_1648 : Operation 8620 [59/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8620 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1649 <SV = 214> <Delay = 7.30>
ST_1649 : Operation 8621 [58/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8621 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1650 <SV = 215> <Delay = 7.30>
ST_1650 : Operation 8622 [57/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8622 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1651 <SV = 216> <Delay = 7.30>
ST_1651 : Operation 8623 [56/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8623 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1652 <SV = 217> <Delay = 7.30>
ST_1652 : Operation 8624 [55/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8624 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1653 <SV = 218> <Delay = 7.30>
ST_1653 : Operation 8625 [54/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8625 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1654 <SV = 219> <Delay = 7.30>
ST_1654 : Operation 8626 [53/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8626 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1655 <SV = 220> <Delay = 7.30>
ST_1655 : Operation 8627 [52/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8627 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1656 <SV = 221> <Delay = 7.30>
ST_1656 : Operation 8628 [51/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8628 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1657 <SV = 222> <Delay = 7.30>
ST_1657 : Operation 8629 [50/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8629 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1658 <SV = 223> <Delay = 7.30>
ST_1658 : Operation 8630 [49/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8630 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1659 <SV = 224> <Delay = 7.30>
ST_1659 : Operation 8631 [48/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8631 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1660 <SV = 225> <Delay = 7.30>
ST_1660 : Operation 8632 [47/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8632 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1661 <SV = 226> <Delay = 7.30>
ST_1661 : Operation 8633 [46/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8633 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1662 <SV = 227> <Delay = 7.30>
ST_1662 : Operation 8634 [45/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8634 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1663 <SV = 228> <Delay = 7.30>
ST_1663 : Operation 8635 [44/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8635 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1664 <SV = 229> <Delay = 7.30>
ST_1664 : Operation 8636 [43/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8636 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1665 <SV = 230> <Delay = 7.30>
ST_1665 : Operation 8637 [42/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8637 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1666 <SV = 231> <Delay = 7.30>
ST_1666 : Operation 8638 [41/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8638 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1667 <SV = 232> <Delay = 7.30>
ST_1667 : Operation 8639 [40/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8639 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1668 <SV = 233> <Delay = 7.30>
ST_1668 : Operation 8640 [39/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8640 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1669 <SV = 234> <Delay = 7.30>
ST_1669 : Operation 8641 [38/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8641 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1670 <SV = 235> <Delay = 7.30>
ST_1670 : Operation 8642 [37/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8642 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1671 <SV = 236> <Delay = 7.30>
ST_1671 : Operation 8643 [36/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8643 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1672 <SV = 237> <Delay = 7.30>
ST_1672 : Operation 8644 [35/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8644 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1673 <SV = 238> <Delay = 7.30>
ST_1673 : Operation 8645 [34/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8645 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1674 <SV = 239> <Delay = 7.30>
ST_1674 : Operation 8646 [33/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8646 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1675 <SV = 240> <Delay = 7.30>
ST_1675 : Operation 8647 [32/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8647 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1676 <SV = 241> <Delay = 7.30>
ST_1676 : Operation 8648 [31/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8648 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1677 <SV = 242> <Delay = 7.30>
ST_1677 : Operation 8649 [30/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8649 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1678 <SV = 243> <Delay = 7.30>
ST_1678 : Operation 8650 [29/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8650 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1679 <SV = 244> <Delay = 7.30>
ST_1679 : Operation 8651 [28/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8651 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1680 <SV = 245> <Delay = 7.30>
ST_1680 : Operation 8652 [27/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8652 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1681 <SV = 246> <Delay = 7.30>
ST_1681 : Operation 8653 [26/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8653 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1682 <SV = 247> <Delay = 7.30>
ST_1682 : Operation 8654 [25/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8654 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1683 <SV = 248> <Delay = 7.30>
ST_1683 : Operation 8655 [24/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8655 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1684 <SV = 249> <Delay = 7.30>
ST_1684 : Operation 8656 [23/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8656 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1685 <SV = 250> <Delay = 7.30>
ST_1685 : Operation 8657 [22/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8657 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1686 <SV = 251> <Delay = 7.30>
ST_1686 : Operation 8658 [21/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8658 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1687 <SV = 252> <Delay = 7.30>
ST_1687 : Operation 8659 [20/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8659 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1688 <SV = 253> <Delay = 7.30>
ST_1688 : Operation 8660 [19/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8660 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1689 <SV = 254> <Delay = 7.30>
ST_1689 : Operation 8661 [18/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8661 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1690 <SV = 255> <Delay = 7.30>
ST_1690 : Operation 8662 [17/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8662 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1691 <SV = 256> <Delay = 7.30>
ST_1691 : Operation 8663 [16/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8663 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1692 <SV = 257> <Delay = 7.30>
ST_1692 : Operation 8664 [15/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8664 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1693 <SV = 258> <Delay = 7.30>
ST_1693 : Operation 8665 [14/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8665 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1694 <SV = 259> <Delay = 7.30>
ST_1694 : Operation 8666 [13/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8666 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1695 <SV = 260> <Delay = 7.30>
ST_1695 : Operation 8667 [12/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8667 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1696 <SV = 261> <Delay = 7.30>
ST_1696 : Operation 8668 [11/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8668 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1697 <SV = 262> <Delay = 7.30>
ST_1697 : Operation 8669 [10/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8669 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1698 <SV = 263> <Delay = 7.30>
ST_1698 : Operation 8670 [9/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8670 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1699 <SV = 264> <Delay = 7.30>
ST_1699 : Operation 8671 [8/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8671 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1700 <SV = 265> <Delay = 7.30>
ST_1700 : Operation 8672 [7/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8672 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1701 <SV = 266> <Delay = 7.30>
ST_1701 : Operation 8673 [6/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8673 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1702 <SV = 267> <Delay = 7.30>
ST_1702 : Operation 8674 [5/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8674 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1703 <SV = 268> <Delay = 7.30>
ST_1703 : Operation 8675 [4/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8675 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1704 <SV = 269> <Delay = 7.30>
ST_1704 : Operation 8676 [3/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8676 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1705 <SV = 270> <Delay = 7.30>
ST_1705 : Operation 8677 [2/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8677 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1706 <SV = 271> <Delay = 7.30>
ST_1706 : Operation 8678 [1/132] (7.30ns)   --->   "%gmem_addr_8_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_3)" [bicg_compute_unit:57]   --->   Operation 8678 'writeresp' 'gmem_addr_8_wr_resp' <Predicate = (tmp_38)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1706 : Operation 8679 [1/1] (0.00ns)   --->   "br label %BurstBB790"   --->   Operation 8679 'br' <Predicate = (tmp_38)> <Delay = 0.00>
ST_1706 : Operation 8680 [1/1] (0.00ns)   --->   "br label %8" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:40]   --->   Operation 8680 'br' <Predicate = true> <Delay = 0.00>

State 1707 <SV = 138> <Delay = 1.23>
ST_1707 : Operation 8681 [1/1] (0.00ns)   --->   "%i6_0_reg2mem55_0_i_i = phi i9 [ %p_reg2mem_0_i_i, %BurstBB794 ], [ 0, %.preheader.preheader ]" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:42]   --->   Operation 8681 'phi' 'i6_0_reg2mem55_0_i_i' <Predicate = true> <Delay = 0.00>
ST_1707 : Operation 8682 [1/1] (0.88ns)   --->   "%exitcond = icmp eq i9 %i6_0_reg2mem55_0_i_i, -256" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:42]   --->   Operation 8682 'icmp' 'exitcond' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1707 : Operation 8683 [1/1] (0.77ns)   --->   "%p_reg2mem_0_i_i = add i9 %i6_0_reg2mem55_0_i_i, 1" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:42]   --->   Operation 8683 'add' 'p_reg2mem_0_i_i' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1707 : Operation 8684 [1/1] (0.00ns)   --->   "%9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 8684 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_1707 : Operation 8685 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %10, label %ReqCondBB792" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:42]   --->   Operation 8685 'br' <Predicate = true> <Delay = 0.00>
ST_1707 : Operation 8686 [1/1] (0.00ns)   --->   "%tmp_23 = zext i9 %i6_0_reg2mem55_0_i_i to i64" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:43]   --->   Operation 8686 'zext' 'tmp_23' <Predicate = (!exitcond)> <Delay = 0.00>
ST_1707 : Operation 8687 [1/1] (0.00ns)   --->   "%lq_addr_1 = getelementptr inbounds [256 x float]* @lq, i64 0, i64 %tmp_23" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:43]   --->   Operation 8687 'getelementptr' 'lq_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_1707 : Operation 8688 [2/2] (1.23ns)   --->   "%lq_load = load float* %lq_addr_1, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:43]   --->   Operation 8688 'load' 'lq_load' <Predicate = (!exitcond)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1707 : Operation 8689 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32 addrspace(4)* %p0, i32 13)"   --->   Operation 8689 'write' <Predicate = (exitcond)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1707 : Operation 8690 [1/1] (0.00ns)   --->   "%p0_count_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p0_count) nounwind"   --->   Operation 8690 'read' 'p0_count_read_1' <Predicate = (exitcond)> <Delay = 0.00>
ST_1707 : Operation 8691 [1/1] (0.00ns)   --->   "%tmp_39 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p0_count_read_1, i32 4, i32 31)"   --->   Operation 8691 'partselect' 'tmp_39' <Predicate = (exitcond)> <Delay = 0.00>
ST_1707 : Operation 8692 [1/1] (1.01ns)   --->   "%icmp1 = icmp eq i28 %tmp_39, 0"   --->   Operation 8692 'icmp' 'icmp1' <Predicate = (exitcond)> <Delay = 1.01> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1707 : Operation 8693 [1/1] (0.00ns)   --->   "br i1 %icmp1, label %11, label %for.body.i.i"   --->   Operation 8693 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 1708 <SV = 139> <Delay = 7.30>
ST_1708 : Operation 8694 [1/2] (1.23ns)   --->   "%lq_load = load float* %lq_addr_1, align 4" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:43]   --->   Operation 8694 'load' 'lq_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1708 : Operation 8695 [1/1] (0.00ns)   --->   "%val_i_i = bitcast float %lq_load to i32" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:43]   --->   Operation 8695 'bitcast' 'val_i_i' <Predicate = true> <Delay = 0.00>
ST_1708 : Operation 8696 [1/1] (0.88ns)   --->   "%tmp_40 = icmp eq i9 %i6_0_reg2mem55_0_i_i, 0" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:42]   --->   Operation 8696 'icmp' 'tmp_40' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1708 : Operation 8697 [1/1] (0.00ns)   --->   "br i1 %tmp_40, label %ReqBB793, label %BurstBB791" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:42]   --->   Operation 8697 'br' <Predicate = true> <Delay = 0.00>
ST_1708 : Operation 8698 [1/1] (7.30ns)   --->   "%gmem_addr_9_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4, i32 256)" [bicg_compute_unit:58]   --->   Operation 8698 'writereq' 'gmem_addr_9_wr_req' <Predicate = (tmp_40)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1708 : Operation 8699 [1/1] (0.00ns)   --->   "br label %BurstBB791"   --->   Operation 8699 'br' <Predicate = (tmp_40)> <Delay = 0.00>

State 1709 <SV = 140> <Delay = 7.30>
ST_1709 : Operation 8700 [1/1] (7.30ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4, i32 %val_i_i, i4 -1)" [bicg_compute_unit:58]   --->   Operation 8700 'write' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1709 : Operation 8701 [1/1] (0.00ns) (grouped into LUT with out node tmp_44)   --->   "%tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_reg2mem_0_i_i, i32 8)" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:42]   --->   Operation 8701 'bitselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_1709 : Operation 8702 [1/1] (0.77ns)   --->   "%tmp_42 = add i9 %i6_0_reg2mem55_0_i_i, -255" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:42]   --->   Operation 8702 'add' 'tmp_42' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1709 : Operation 8703 [1/1] (0.00ns) (grouped into LUT with out node tmp_44)   --->   "%tmp_43 = select i1 %tmp_41, i9 %tmp_42, i9 %p_reg2mem_0_i_i" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:42]   --->   Operation 8703 'select' 'tmp_43' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1709 : Operation 8704 [1/1] (0.88ns) (out node of the LUT)   --->   "%tmp_44 = icmp eq i9 %tmp_43, 0" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:42]   --->   Operation 8704 'icmp' 'tmp_44' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1709 : Operation 8705 [1/1] (0.00ns)   --->   "br i1 %tmp_44, label %RespBB796, label %BurstBB794" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:42]   --->   Operation 8705 'br' <Predicate = true> <Delay = 0.00>

State 1710 <SV = 141> <Delay = 7.30>
ST_1710 : Operation 8706 [132/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8706 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1711 <SV = 142> <Delay = 7.30>
ST_1711 : Operation 8707 [131/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8707 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1712 <SV = 143> <Delay = 7.30>
ST_1712 : Operation 8708 [130/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8708 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1713 <SV = 144> <Delay = 7.30>
ST_1713 : Operation 8709 [129/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8709 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1714 <SV = 145> <Delay = 7.30>
ST_1714 : Operation 8710 [128/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8710 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1715 <SV = 146> <Delay = 7.30>
ST_1715 : Operation 8711 [127/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8711 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1716 <SV = 147> <Delay = 7.30>
ST_1716 : Operation 8712 [126/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8712 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1717 <SV = 148> <Delay = 7.30>
ST_1717 : Operation 8713 [125/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8713 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1718 <SV = 149> <Delay = 7.30>
ST_1718 : Operation 8714 [124/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8714 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1719 <SV = 150> <Delay = 7.30>
ST_1719 : Operation 8715 [123/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8715 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1720 <SV = 151> <Delay = 7.30>
ST_1720 : Operation 8716 [122/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8716 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1721 <SV = 152> <Delay = 7.30>
ST_1721 : Operation 8717 [121/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8717 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1722 <SV = 153> <Delay = 7.30>
ST_1722 : Operation 8718 [120/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8718 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1723 <SV = 154> <Delay = 7.30>
ST_1723 : Operation 8719 [119/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8719 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1724 <SV = 155> <Delay = 7.30>
ST_1724 : Operation 8720 [118/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8720 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1725 <SV = 156> <Delay = 7.30>
ST_1725 : Operation 8721 [117/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8721 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1726 <SV = 157> <Delay = 7.30>
ST_1726 : Operation 8722 [116/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8722 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1727 <SV = 158> <Delay = 7.30>
ST_1727 : Operation 8723 [115/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8723 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1728 <SV = 159> <Delay = 7.30>
ST_1728 : Operation 8724 [114/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8724 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1729 <SV = 160> <Delay = 7.30>
ST_1729 : Operation 8725 [113/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8725 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1730 <SV = 161> <Delay = 7.30>
ST_1730 : Operation 8726 [112/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8726 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1731 <SV = 162> <Delay = 7.30>
ST_1731 : Operation 8727 [111/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8727 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1732 <SV = 163> <Delay = 7.30>
ST_1732 : Operation 8728 [110/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8728 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1733 <SV = 164> <Delay = 7.30>
ST_1733 : Operation 8729 [109/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8729 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1734 <SV = 165> <Delay = 7.30>
ST_1734 : Operation 8730 [108/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8730 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1735 <SV = 166> <Delay = 7.30>
ST_1735 : Operation 8731 [107/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8731 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1736 <SV = 167> <Delay = 7.30>
ST_1736 : Operation 8732 [106/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8732 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1737 <SV = 168> <Delay = 7.30>
ST_1737 : Operation 8733 [105/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8733 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1738 <SV = 169> <Delay = 7.30>
ST_1738 : Operation 8734 [104/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8734 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1739 <SV = 170> <Delay = 7.30>
ST_1739 : Operation 8735 [103/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8735 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1740 <SV = 171> <Delay = 7.30>
ST_1740 : Operation 8736 [102/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8736 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1741 <SV = 172> <Delay = 7.30>
ST_1741 : Operation 8737 [101/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8737 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1742 <SV = 173> <Delay = 7.30>
ST_1742 : Operation 8738 [100/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8738 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1743 <SV = 174> <Delay = 7.30>
ST_1743 : Operation 8739 [99/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8739 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1744 <SV = 175> <Delay = 7.30>
ST_1744 : Operation 8740 [98/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8740 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1745 <SV = 176> <Delay = 7.30>
ST_1745 : Operation 8741 [97/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8741 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1746 <SV = 177> <Delay = 7.30>
ST_1746 : Operation 8742 [96/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8742 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1747 <SV = 178> <Delay = 7.30>
ST_1747 : Operation 8743 [95/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8743 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1748 <SV = 179> <Delay = 7.30>
ST_1748 : Operation 8744 [94/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8744 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1749 <SV = 180> <Delay = 7.30>
ST_1749 : Operation 8745 [93/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8745 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1750 <SV = 181> <Delay = 7.30>
ST_1750 : Operation 8746 [92/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8746 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1751 <SV = 182> <Delay = 7.30>
ST_1751 : Operation 8747 [91/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8747 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1752 <SV = 183> <Delay = 7.30>
ST_1752 : Operation 8748 [90/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8748 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1753 <SV = 184> <Delay = 7.30>
ST_1753 : Operation 8749 [89/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8749 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1754 <SV = 185> <Delay = 7.30>
ST_1754 : Operation 8750 [88/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8750 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1755 <SV = 186> <Delay = 7.30>
ST_1755 : Operation 8751 [87/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8751 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1756 <SV = 187> <Delay = 7.30>
ST_1756 : Operation 8752 [86/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8752 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1757 <SV = 188> <Delay = 7.30>
ST_1757 : Operation 8753 [85/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8753 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1758 <SV = 189> <Delay = 7.30>
ST_1758 : Operation 8754 [84/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8754 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1759 <SV = 190> <Delay = 7.30>
ST_1759 : Operation 8755 [83/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8755 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1760 <SV = 191> <Delay = 7.30>
ST_1760 : Operation 8756 [82/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8756 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1761 <SV = 192> <Delay = 7.30>
ST_1761 : Operation 8757 [81/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8757 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1762 <SV = 193> <Delay = 7.30>
ST_1762 : Operation 8758 [80/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8758 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1763 <SV = 194> <Delay = 7.30>
ST_1763 : Operation 8759 [79/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8759 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1764 <SV = 195> <Delay = 7.30>
ST_1764 : Operation 8760 [78/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8760 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1765 <SV = 196> <Delay = 7.30>
ST_1765 : Operation 8761 [77/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8761 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1766 <SV = 197> <Delay = 7.30>
ST_1766 : Operation 8762 [76/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8762 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1767 <SV = 198> <Delay = 7.30>
ST_1767 : Operation 8763 [75/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8763 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1768 <SV = 199> <Delay = 7.30>
ST_1768 : Operation 8764 [74/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8764 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1769 <SV = 200> <Delay = 7.30>
ST_1769 : Operation 8765 [73/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8765 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1770 <SV = 201> <Delay = 7.30>
ST_1770 : Operation 8766 [72/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8766 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1771 <SV = 202> <Delay = 7.30>
ST_1771 : Operation 8767 [71/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8767 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1772 <SV = 203> <Delay = 7.30>
ST_1772 : Operation 8768 [70/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8768 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1773 <SV = 204> <Delay = 7.30>
ST_1773 : Operation 8769 [69/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8769 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1774 <SV = 205> <Delay = 7.30>
ST_1774 : Operation 8770 [68/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8770 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1775 <SV = 206> <Delay = 7.30>
ST_1775 : Operation 8771 [67/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8771 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1776 <SV = 207> <Delay = 7.30>
ST_1776 : Operation 8772 [66/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8772 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1777 <SV = 208> <Delay = 7.30>
ST_1777 : Operation 8773 [65/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8773 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1778 <SV = 209> <Delay = 7.30>
ST_1778 : Operation 8774 [64/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8774 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1779 <SV = 210> <Delay = 7.30>
ST_1779 : Operation 8775 [63/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8775 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1780 <SV = 211> <Delay = 7.30>
ST_1780 : Operation 8776 [62/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8776 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1781 <SV = 212> <Delay = 7.30>
ST_1781 : Operation 8777 [61/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8777 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1782 <SV = 213> <Delay = 7.30>
ST_1782 : Operation 8778 [60/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8778 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1783 <SV = 214> <Delay = 7.30>
ST_1783 : Operation 8779 [59/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8779 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1784 <SV = 215> <Delay = 7.30>
ST_1784 : Operation 8780 [58/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8780 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1785 <SV = 216> <Delay = 7.30>
ST_1785 : Operation 8781 [57/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8781 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1786 <SV = 217> <Delay = 7.30>
ST_1786 : Operation 8782 [56/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8782 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1787 <SV = 218> <Delay = 7.30>
ST_1787 : Operation 8783 [55/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8783 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1788 <SV = 219> <Delay = 7.30>
ST_1788 : Operation 8784 [54/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8784 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1789 <SV = 220> <Delay = 7.30>
ST_1789 : Operation 8785 [53/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8785 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1790 <SV = 221> <Delay = 7.30>
ST_1790 : Operation 8786 [52/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8786 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1791 <SV = 222> <Delay = 7.30>
ST_1791 : Operation 8787 [51/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8787 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1792 <SV = 223> <Delay = 7.30>
ST_1792 : Operation 8788 [50/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8788 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1793 <SV = 224> <Delay = 7.30>
ST_1793 : Operation 8789 [49/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8789 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1794 <SV = 225> <Delay = 7.30>
ST_1794 : Operation 8790 [48/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8790 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1795 <SV = 226> <Delay = 7.30>
ST_1795 : Operation 8791 [47/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8791 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1796 <SV = 227> <Delay = 7.30>
ST_1796 : Operation 8792 [46/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8792 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1797 <SV = 228> <Delay = 7.30>
ST_1797 : Operation 8793 [45/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8793 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1798 <SV = 229> <Delay = 7.30>
ST_1798 : Operation 8794 [44/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8794 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1799 <SV = 230> <Delay = 7.30>
ST_1799 : Operation 8795 [43/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8795 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1800 <SV = 231> <Delay = 7.30>
ST_1800 : Operation 8796 [42/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8796 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1801 <SV = 232> <Delay = 7.30>
ST_1801 : Operation 8797 [41/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8797 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1802 <SV = 233> <Delay = 7.30>
ST_1802 : Operation 8798 [40/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8798 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1803 <SV = 234> <Delay = 7.30>
ST_1803 : Operation 8799 [39/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8799 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1804 <SV = 235> <Delay = 7.30>
ST_1804 : Operation 8800 [38/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8800 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1805 <SV = 236> <Delay = 7.30>
ST_1805 : Operation 8801 [37/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8801 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1806 <SV = 237> <Delay = 7.30>
ST_1806 : Operation 8802 [36/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8802 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1807 <SV = 238> <Delay = 7.30>
ST_1807 : Operation 8803 [35/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8803 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1808 <SV = 239> <Delay = 7.30>
ST_1808 : Operation 8804 [34/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8804 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1809 <SV = 240> <Delay = 7.30>
ST_1809 : Operation 8805 [33/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8805 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1810 <SV = 241> <Delay = 7.30>
ST_1810 : Operation 8806 [32/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8806 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1811 <SV = 242> <Delay = 7.30>
ST_1811 : Operation 8807 [31/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8807 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1812 <SV = 243> <Delay = 7.30>
ST_1812 : Operation 8808 [30/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8808 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1813 <SV = 244> <Delay = 7.30>
ST_1813 : Operation 8809 [29/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8809 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1814 <SV = 245> <Delay = 7.30>
ST_1814 : Operation 8810 [28/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8810 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1815 <SV = 246> <Delay = 7.30>
ST_1815 : Operation 8811 [27/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8811 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1816 <SV = 247> <Delay = 7.30>
ST_1816 : Operation 8812 [26/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8812 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1817 <SV = 248> <Delay = 7.30>
ST_1817 : Operation 8813 [25/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8813 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1818 <SV = 249> <Delay = 7.30>
ST_1818 : Operation 8814 [24/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8814 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1819 <SV = 250> <Delay = 7.30>
ST_1819 : Operation 8815 [23/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8815 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1820 <SV = 251> <Delay = 7.30>
ST_1820 : Operation 8816 [22/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8816 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1821 <SV = 252> <Delay = 7.30>
ST_1821 : Operation 8817 [21/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8817 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1822 <SV = 253> <Delay = 7.30>
ST_1822 : Operation 8818 [20/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8818 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1823 <SV = 254> <Delay = 7.30>
ST_1823 : Operation 8819 [19/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8819 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1824 <SV = 255> <Delay = 7.30>
ST_1824 : Operation 8820 [18/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8820 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1825 <SV = 256> <Delay = 7.30>
ST_1825 : Operation 8821 [17/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8821 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1826 <SV = 257> <Delay = 7.30>
ST_1826 : Operation 8822 [16/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8822 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1827 <SV = 258> <Delay = 7.30>
ST_1827 : Operation 8823 [15/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8823 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1828 <SV = 259> <Delay = 7.30>
ST_1828 : Operation 8824 [14/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8824 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1829 <SV = 260> <Delay = 7.30>
ST_1829 : Operation 8825 [13/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8825 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1830 <SV = 261> <Delay = 7.30>
ST_1830 : Operation 8826 [12/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8826 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1831 <SV = 262> <Delay = 7.30>
ST_1831 : Operation 8827 [11/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8827 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1832 <SV = 263> <Delay = 7.30>
ST_1832 : Operation 8828 [10/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8828 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1833 <SV = 264> <Delay = 7.30>
ST_1833 : Operation 8829 [9/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8829 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1834 <SV = 265> <Delay = 7.30>
ST_1834 : Operation 8830 [8/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8830 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1835 <SV = 266> <Delay = 7.30>
ST_1835 : Operation 8831 [7/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8831 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1836 <SV = 267> <Delay = 7.30>
ST_1836 : Operation 8832 [6/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8832 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1837 <SV = 268> <Delay = 7.30>
ST_1837 : Operation 8833 [5/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8833 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1838 <SV = 269> <Delay = 7.30>
ST_1838 : Operation 8834 [4/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8834 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1839 <SV = 270> <Delay = 7.30>
ST_1839 : Operation 8835 [3/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8835 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1840 <SV = 271> <Delay = 7.30>
ST_1840 : Operation 8836 [2/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8836 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1841 <SV = 272> <Delay = 7.30>
ST_1841 : Operation 8837 [1/132] (7.30ns)   --->   "%gmem_addr_9_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_4)" [bicg_compute_unit:58]   --->   Operation 8837 'writeresp' 'gmem_addr_9_wr_resp' <Predicate = (tmp_44)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1841 : Operation 8838 [1/1] (0.00ns)   --->   "br label %BurstBB794"   --->   Operation 8838 'br' <Predicate = (tmp_44)> <Delay = 0.00>
ST_1841 : Operation 8839 [1/1] (0.00ns)   --->   "br label %.preheader" [/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:42]   --->   Operation 8839 'br' <Predicate = true> <Delay = 0.00>

State 1842 <SV = 139> <Delay = 0.00>
ST_1842 : Operation 8840 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32 addrspace(4)* %p0, i32 15)"   --->   Operation 8840 'write' <Predicate = (icmp1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1842 : Operation 8841 [1/1] (0.00ns)   --->   "br label %for.body.i.i"   --->   Operation 8841 'br' <Predicate = (icmp1)> <Delay = 0.00>
ST_1842 : Operation 8842 [1/1] (0.00ns)   --->   "br label %for.header.i.i"   --->   Operation 8842 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.53ns
The critical path consists of the following:
	s_axi read on port 'local_size_x' (/tools/xilinx/ISE_EDK/Vivado/2018.2/common/technology/autopilot/opencl/aesl_gen_cu_body.inc:73) [36]  (1 ns)
	'mul' operation ('bound', /tools/xilinx/ISE_EDK/Vivado/2018.2/common/technology/autopilot/opencl/aesl_gen_cu_body.inc:73) [61]  (4.53 ns)

 <State 2>: 5.45ns
The critical path consists of the following:
	'mul' operation ('bound4', /tools/xilinx/ISE_EDK/Vivado/2018.2/common/technology/autopilot/opencl/aesl_gen_cu_body.inc:73) [64]  (5.45 ns)

 <State 3>: 1.33ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [67]  (0 ns)
	'add' operation ('indvar_flatten_next') [70]  (1.33 ns)

 <State 4>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i_0_reg2mem69_0_i_i', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:16) with incoming values : ('p_reg2mem50_0_i_i', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:16) [88]  (0.656 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 30>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 32>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 35>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 36>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 37>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 38>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 40>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 41>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 42>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 43>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 44>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 45>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 46>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 47>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 48>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 49>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 50>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 51>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 52>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 53>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 54>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 55>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 56>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 57>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 58>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 59>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 60>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 61>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 62>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 63>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 64>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 65>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 66>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 67>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 68>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 69>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 70>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 71>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 72>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 73>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 74>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 75>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 76>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 77>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 78>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 79>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 80>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 81>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 82>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 83>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 84>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 85>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 86>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 87>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 88>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 89>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 90>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 91>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 92>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 93>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 94>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 95>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 96>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 97>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 98>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 99>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 100>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 101>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 102>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 103>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 104>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 105>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 106>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 107>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 108>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 109>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 110>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 111>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 112>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 113>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 114>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 115>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 116>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 117>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 118>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 119>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 120>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 121>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 122>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 123>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 124>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 125>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 126>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 127>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 128>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 129>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 130>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 131>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 132>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 133>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 134>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 135>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 136>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 137>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 138>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:55) [98]  (7.3 ns)

 <State 139>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (bicg_compute_unit:55) [101]  (7.3 ns)

 <State 140>: 1.24ns
The critical path consists of the following:
	'store' operation (/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:17) of variable 'tmp_10', bicg_compute_unit:55 on array 'lA' [104]  (1.24 ns)

 <State 141>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 142>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 143>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 144>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 145>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 146>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 147>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 148>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 149>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 150>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 151>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 152>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 153>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 154>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 155>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 156>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 157>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 158>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 159>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 160>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 161>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 162>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 163>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 164>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 165>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 166>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 167>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 168>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 169>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 170>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 171>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 172>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 173>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 174>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 175>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 176>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 177>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 178>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 179>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 180>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 181>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 182>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 183>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 184>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 185>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 186>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 187>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 188>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 189>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 190>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 191>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 192>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 193>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 194>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 195>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 196>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 197>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 198>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 199>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 200>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 201>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 202>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 203>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 204>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 205>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 206>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 207>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 208>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 209>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 210>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 211>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 212>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 213>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 214>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 215>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 216>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 217>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 218>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 219>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 220>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 221>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 222>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 223>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 224>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 225>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 226>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 227>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 228>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 229>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 230>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 231>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 232>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 233>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 234>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 235>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 236>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 237>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 238>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 239>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 240>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 241>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 242>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 243>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 244>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 245>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 246>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 247>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 248>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 249>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 250>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 251>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 252>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 253>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 254>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 255>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 256>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 257>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 258>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 259>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 260>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 261>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 262>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 263>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 264>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 265>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 266>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 267>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 268>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 269>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 270>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 271>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 272>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 273>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 274>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:56) [119]  (7.3 ns)

 <State 275>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (bicg_compute_unit:56) [122]  (7.3 ns)

 <State 276>: 1.24ns
The critical path consists of the following:
	'store' operation (/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:19) of variable 'tmp_12', bicg_compute_unit:56 on array 'lr' [125]  (1.24 ns)

 <State 277>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 278>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 279>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 280>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 281>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 282>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 283>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 284>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 285>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 286>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 287>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 288>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 289>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 290>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 291>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 292>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 293>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 294>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 295>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 296>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 297>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 298>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 299>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 300>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 301>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 302>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 303>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 304>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 305>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 306>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 307>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 308>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 309>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 310>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 311>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 312>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 313>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 314>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 315>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 316>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 317>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 318>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 319>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 320>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 321>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 322>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 323>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 324>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 325>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 326>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 327>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 328>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 329>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 330>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 331>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 332>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 333>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 334>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 335>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 336>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 337>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 338>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 339>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 340>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 341>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 342>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 343>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 344>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 345>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 346>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 347>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 348>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 349>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 350>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 351>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 352>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 353>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 354>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 355>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 356>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 357>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 358>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 359>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 360>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 361>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 362>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 363>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 364>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 365>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 366>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 367>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 368>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 369>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 370>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 371>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 372>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 373>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 374>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 375>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 376>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 377>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 378>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 379>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 380>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 381>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 382>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 383>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 384>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 385>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 386>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 387>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 388>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 389>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 390>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 391>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 392>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 393>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 394>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 395>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 396>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 397>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 398>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 399>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 400>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 401>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 402>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 403>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 404>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 405>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 406>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 407>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 408>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 409>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 410>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [140]  (7.3 ns)

 <State 411>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (bicg_compute_unit:58) [143]  (7.3 ns)

 <State 412>: 1.24ns
The critical path consists of the following:
	'store' operation (/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:21) of variable 'tmp_15', bicg_compute_unit:58 on array 'lp' [146]  (1.24 ns)

 <State 413>: 1.24ns
The critical path consists of the following:
	'phi' operation ('i3_0_reg2mem63_0_i_i', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:25) with incoming values : ('p_reg2mem36_0_i_i', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:25) [152]  (0 ns)
	'getelementptr' operation ('ls_addr', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:26) [159]  (0 ns)
	'store' operation (/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:26) of constant 0 on array 'ls' [160]  (1.24 ns)

 <State 414>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [163]  (1.24 ns)

 <State 415>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_2', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [165]  (1.24 ns)

 <State 416>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_4', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [167]  (1.24 ns)

 <State 417>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_6', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [169]  (1.24 ns)

 <State 418>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_8', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [171]  (1.24 ns)

 <State 419>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_10', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [173]  (1.24 ns)

 <State 420>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_12', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [175]  (1.24 ns)

 <State 421>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_14', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [177]  (1.24 ns)

 <State 422>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_16', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [179]  (1.24 ns)

 <State 423>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_18', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [181]  (1.24 ns)

 <State 424>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_20', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [183]  (1.24 ns)

 <State 425>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_22', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [185]  (1.24 ns)

 <State 426>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_24', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [187]  (1.24 ns)

 <State 427>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_26', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [189]  (1.24 ns)

 <State 428>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_28', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [191]  (1.24 ns)

 <State 429>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_30', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [193]  (1.24 ns)

 <State 430>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_32', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [195]  (1.24 ns)

 <State 431>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_34', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [197]  (1.24 ns)

 <State 432>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_36', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [199]  (1.24 ns)

 <State 433>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_38', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [201]  (1.24 ns)

 <State 434>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_40', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [203]  (1.24 ns)

 <State 435>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_42', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [205]  (1.24 ns)

 <State 436>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_44', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [207]  (1.24 ns)

 <State 437>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_46', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [209]  (1.24 ns)

 <State 438>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_48', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [211]  (1.24 ns)

 <State 439>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_50', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [213]  (1.24 ns)

 <State 440>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_52', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [215]  (1.24 ns)

 <State 441>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_54', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [217]  (1.24 ns)

 <State 442>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_56', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [219]  (1.24 ns)

 <State 443>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_58', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [221]  (1.24 ns)

 <State 444>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_60', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [223]  (1.24 ns)

 <State 445>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_62', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [225]  (1.24 ns)

 <State 446>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_64', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [227]  (1.24 ns)

 <State 447>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_66', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [229]  (1.24 ns)

 <State 448>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_68', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [231]  (1.24 ns)

 <State 449>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_70', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [233]  (1.24 ns)

 <State 450>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_72', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [235]  (1.24 ns)

 <State 451>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_74', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [237]  (1.24 ns)

 <State 452>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_76', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [239]  (1.24 ns)

 <State 453>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_78', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [241]  (1.24 ns)

 <State 454>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_80', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [243]  (1.24 ns)

 <State 455>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_82', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [245]  (1.24 ns)

 <State 456>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_84', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [247]  (1.24 ns)

 <State 457>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_86', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [249]  (1.24 ns)

 <State 458>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_88', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [251]  (1.24 ns)

 <State 459>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_90', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [253]  (1.24 ns)

 <State 460>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_92', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [255]  (1.24 ns)

 <State 461>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_94', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [257]  (1.24 ns)

 <State 462>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_96', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [259]  (1.24 ns)

 <State 463>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_98', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [261]  (1.24 ns)

 <State 464>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_100', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [263]  (1.24 ns)

 <State 465>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_102', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [265]  (1.24 ns)

 <State 466>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_104', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [267]  (1.24 ns)

 <State 467>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_106', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [269]  (1.24 ns)

 <State 468>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_108', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [271]  (1.24 ns)

 <State 469>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_110', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [273]  (1.24 ns)

 <State 470>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_112', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [275]  (1.24 ns)

 <State 471>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_114', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [277]  (1.24 ns)

 <State 472>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_116', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [279]  (1.24 ns)

 <State 473>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_118', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [281]  (1.24 ns)

 <State 474>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_120', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [283]  (1.24 ns)

 <State 475>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_122', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [285]  (1.24 ns)

 <State 476>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_124', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [287]  (1.24 ns)

 <State 477>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_126', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [289]  (1.24 ns)

 <State 478>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_128', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [291]  (1.24 ns)

 <State 479>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_130', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [293]  (1.24 ns)

 <State 480>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_132', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [295]  (1.24 ns)

 <State 481>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_134', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [297]  (1.24 ns)

 <State 482>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_136', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [299]  (1.24 ns)

 <State 483>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_138', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [301]  (1.24 ns)

 <State 484>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_140', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [303]  (1.24 ns)

 <State 485>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_142', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [305]  (1.24 ns)

 <State 486>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_144', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [307]  (1.24 ns)

 <State 487>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_146', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [309]  (1.24 ns)

 <State 488>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_148', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [311]  (1.24 ns)

 <State 489>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_150', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [313]  (1.24 ns)

 <State 490>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_152', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [315]  (1.24 ns)

 <State 491>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_154', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [317]  (1.24 ns)

 <State 492>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_156', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [319]  (1.24 ns)

 <State 493>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_158', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [321]  (1.24 ns)

 <State 494>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_160', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [323]  (1.24 ns)

 <State 495>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_162', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [325]  (1.24 ns)

 <State 496>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_164', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [327]  (1.24 ns)

 <State 497>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_166', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [329]  (1.24 ns)

 <State 498>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_168', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [331]  (1.24 ns)

 <State 499>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_170', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [333]  (1.24 ns)

 <State 500>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_172', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [335]  (1.24 ns)

 <State 501>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_174', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [337]  (1.24 ns)

 <State 502>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_176', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [339]  (1.24 ns)

 <State 503>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_178', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [341]  (1.24 ns)

 <State 504>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_180', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [343]  (1.24 ns)

 <State 505>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_182', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [345]  (1.24 ns)

 <State 506>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_184', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [347]  (1.24 ns)

 <State 507>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_186', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [349]  (1.24 ns)

 <State 508>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_188', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [351]  (1.24 ns)

 <State 509>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_190', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [353]  (1.24 ns)

 <State 510>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_192', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [355]  (1.24 ns)

 <State 511>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_194', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [357]  (1.24 ns)

 <State 512>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_196', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [359]  (1.24 ns)

 <State 513>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_198', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [361]  (1.24 ns)

 <State 514>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_200', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [363]  (1.24 ns)

 <State 515>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_202', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [365]  (1.24 ns)

 <State 516>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_204', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [367]  (1.24 ns)

 <State 517>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_206', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [369]  (1.24 ns)

 <State 518>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_208', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [371]  (1.24 ns)

 <State 519>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_210', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [373]  (1.24 ns)

 <State 520>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_212', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [375]  (1.24 ns)

 <State 521>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_214', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [377]  (1.24 ns)

 <State 522>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_216', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [379]  (1.24 ns)

 <State 523>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_218', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [381]  (1.24 ns)

 <State 524>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_220', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [383]  (1.24 ns)

 <State 525>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_222', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [385]  (1.24 ns)

 <State 526>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_224', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [387]  (1.24 ns)

 <State 527>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_226', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [389]  (1.24 ns)

 <State 528>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_228', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [391]  (1.24 ns)

 <State 529>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_230', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [393]  (1.24 ns)

 <State 530>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_232', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [395]  (1.24 ns)

 <State 531>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_234', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [397]  (1.24 ns)

 <State 532>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_236', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [399]  (1.24 ns)

 <State 533>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_238', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [401]  (1.24 ns)

 <State 534>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_240', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [403]  (1.24 ns)

 <State 535>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_242', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [405]  (1.24 ns)

 <State 536>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_244', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [407]  (1.24 ns)

 <State 537>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_246', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [409]  (1.24 ns)

 <State 538>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_248', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [411]  (1.24 ns)

 <State 539>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_250', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [413]  (1.24 ns)

 <State 540>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_252', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [415]  (1.24 ns)

 <State 541>: 1.24ns
The critical path consists of the following:
	'load' operation ('lp_load_254', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) on array 'lp' [417]  (1.24 ns)

 <State 542>: 1.24ns
The critical path consists of the following:
	'phi' operation ('i4_0_reg2mem61_0_i_i', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:28) with incoming values : ('p_reg2mem19_0_i_i', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:28) [421]  (0 ns)
	'getelementptr' operation ('lA_addr_1', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [435]  (0 ns)
	'load' operation ('lA_load', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) on array 'lA' [436]  (1.24 ns)

 <State 543>: 1.24ns
The critical path consists of the following:
	'load' operation ('lA_load', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) on array 'lA' [436]  (1.24 ns)

 <State 544>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [440]  (7.02 ns)

 <State 545>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [440]  (7.02 ns)

 <State 546>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_27', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [440]  (7.02 ns)

 <State 547>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_28', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [441]  (6.44 ns)

 <State 548>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_28_1', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [450]  (7.02 ns)

 <State 549>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_28_1', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [450]  (7.02 ns)

 <State 550>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_28_1', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [450]  (7.02 ns)

 <State 551>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_1', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [451]  (6.44 ns)

 <State 552>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_28_2', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [460]  (7.02 ns)

 <State 553>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_28_2', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [460]  (7.02 ns)

 <State 554>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_28_2', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [460]  (7.02 ns)

 <State 555>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_2', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [461]  (6.44 ns)

 <State 556>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_28_3', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [470]  (7.02 ns)

 <State 557>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_28_3', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [470]  (7.02 ns)

 <State 558>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_28_3', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [470]  (7.02 ns)

 <State 559>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_3', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [471]  (6.44 ns)

 <State 560>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_28_4', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [480]  (7.02 ns)

 <State 561>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_28_4', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [480]  (7.02 ns)

 <State 562>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_28_4', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [480]  (7.02 ns)

 <State 563>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_4', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [481]  (6.44 ns)

 <State 564>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_28_5', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [490]  (7.02 ns)

 <State 565>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_28_5', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [490]  (7.02 ns)

 <State 566>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_28_5', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [490]  (7.02 ns)

 <State 567>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_5', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [491]  (6.44 ns)

 <State 568>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_28_6', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [500]  (7.02 ns)

 <State 569>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_28_6', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [500]  (7.02 ns)

 <State 570>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_28_6', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [500]  (7.02 ns)

 <State 571>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_6', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [501]  (6.44 ns)

 <State 572>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_28_7', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [510]  (7.02 ns)

 <State 573>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_28_7', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [510]  (7.02 ns)

 <State 574>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_28_7', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [510]  (7.02 ns)

 <State 575>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_7', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [511]  (6.44 ns)

 <State 576>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_28_8', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [520]  (7.02 ns)

 <State 577>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_28_8', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [520]  (7.02 ns)

 <State 578>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_28_8', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [520]  (7.02 ns)

 <State 579>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_8', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [521]  (6.44 ns)

 <State 580>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_28_9', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [530]  (7.02 ns)

 <State 581>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_28_9', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [530]  (7.02 ns)

 <State 582>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_28_9', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [530]  (7.02 ns)

 <State 583>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_9', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [531]  (6.44 ns)

 <State 584>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_28_s', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [540]  (7.02 ns)

 <State 585>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_28_s', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [540]  (7.02 ns)

 <State 586>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_28_s', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [540]  (7.02 ns)

 <State 587>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_s', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [541]  (6.44 ns)

 <State 588>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_28_10', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [550]  (7.02 ns)

 <State 589>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_28_10', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [550]  (7.02 ns)

 <State 590>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_28_10', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [550]  (7.02 ns)

 <State 591>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_10', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [551]  (6.44 ns)

 <State 592>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_28_11', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [560]  (7.02 ns)

 <State 593>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_28_11', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [560]  (7.02 ns)

 <State 594>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_28_11', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [560]  (7.02 ns)

 <State 595>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_11', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [561]  (6.44 ns)

 <State 596>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_28_12', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [570]  (7.02 ns)

 <State 597>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_28_12', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [570]  (7.02 ns)

 <State 598>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_25', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [437]  (7.02 ns)

 <State 599>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_25', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [437]  (7.02 ns)

 <State 600>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_25', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [437]  (7.02 ns)

 <State 601>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_13', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [577]  (7.02 ns)

 <State 602>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_13', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [577]  (7.02 ns)

 <State 603>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_26', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [438]  (6.44 ns)

 <State 604>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_14', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [587]  (7.02 ns)

 <State 605>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_14', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [587]  (7.02 ns)

 <State 606>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_14', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [587]  (7.02 ns)

 <State 607>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_27_8', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [518]  (6.44 ns)

 <State 608>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_15', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [597]  (7.02 ns)

 <State 609>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_15', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [597]  (7.02 ns)

 <State 610>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_15', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [597]  (7.02 ns)

 <State 611>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_27_15', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [598]  (6.44 ns)

 <State 612>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_16', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [607]  (7.02 ns)

 <State 613>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_16', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [607]  (7.02 ns)

 <State 614>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_16', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [607]  (7.02 ns)

 <State 615>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_27_16', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [608]  (6.44 ns)

 <State 616>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_17', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [617]  (7.02 ns)

 <State 617>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_17', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [617]  (7.02 ns)

 <State 618>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_17', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [617]  (7.02 ns)

 <State 619>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_27_17', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [618]  (6.44 ns)

 <State 620>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_18', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [627]  (7.02 ns)

 <State 621>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_18', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [627]  (7.02 ns)

 <State 622>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_18', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [627]  (7.02 ns)

 <State 623>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_27_18', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [628]  (6.44 ns)

 <State 624>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_19', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [637]  (7.02 ns)

 <State 625>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_19', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [637]  (7.02 ns)

 <State 626>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_19', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [637]  (7.02 ns)

 <State 627>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_27_19', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [638]  (6.44 ns)

 <State 628>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_20', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [647]  (7.02 ns)

 <State 629>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_20', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [647]  (7.02 ns)

 <State 630>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_20', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [647]  (7.02 ns)

 <State 631>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_27_20', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [648]  (6.44 ns)

 <State 632>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_21', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [657]  (7.02 ns)

 <State 633>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_21', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [657]  (7.02 ns)

 <State 634>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_21', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [657]  (7.02 ns)

 <State 635>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_27_21', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [658]  (6.44 ns)

 <State 636>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_22', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [667]  (7.02 ns)

 <State 637>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_22', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [667]  (7.02 ns)

 <State 638>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_22', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [667]  (7.02 ns)

 <State 639>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_27_22', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [668]  (6.44 ns)

 <State 640>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_23', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [677]  (7.02 ns)

 <State 641>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_23', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [677]  (7.02 ns)

 <State 642>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_23', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [677]  (7.02 ns)

 <State 643>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_27_23', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [678]  (6.44 ns)

 <State 644>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_24', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [687]  (7.02 ns)

 <State 645>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_24', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [687]  (7.02 ns)

 <State 646>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_24', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [687]  (7.02 ns)

 <State 647>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_27_24', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [688]  (6.44 ns)

 <State 648>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_25', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [697]  (7.02 ns)

 <State 649>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_25', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [697]  (7.02 ns)

 <State 650>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_25', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [697]  (7.02 ns)

 <State 651>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_27_25', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [698]  (6.44 ns)

 <State 652>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_26', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [707]  (7.02 ns)

 <State 653>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_26', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [707]  (7.02 ns)

 <State 654>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_26', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [707]  (7.02 ns)

 <State 655>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_27_26', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [708]  (6.44 ns)

 <State 656>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_27', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [717]  (7.02 ns)

 <State 657>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_27', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [717]  (7.02 ns)

 <State 658>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_27', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [717]  (7.02 ns)

 <State 659>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_27_27', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [718]  (6.44 ns)

 <State 660>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_28', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [727]  (7.02 ns)

 <State 661>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_28', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [727]  (7.02 ns)

 <State 662>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_28', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [727]  (7.02 ns)

 <State 663>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_27_28', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [728]  (6.44 ns)

 <State 664>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_29', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [737]  (7.02 ns)

 <State 665>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_29', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [737]  (7.02 ns)

 <State 666>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_29', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [737]  (7.02 ns)

 <State 667>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_27_29', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [738]  (6.44 ns)

 <State 668>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_30', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [747]  (7.02 ns)

 <State 669>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_30', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [747]  (7.02 ns)

 <State 670>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_30', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [747]  (7.02 ns)

 <State 671>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_27_30', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [748]  (6.44 ns)

 <State 672>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_31', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [757]  (7.02 ns)

 <State 673>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_31', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [757]  (7.02 ns)

 <State 674>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_31', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [757]  (7.02 ns)

 <State 675>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_27_31', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [758]  (6.44 ns)

 <State 676>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_32', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [767]  (7.02 ns)

 <State 677>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_32', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [767]  (7.02 ns)

 <State 678>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_32', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [767]  (7.02 ns)

 <State 679>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_27_32', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [768]  (6.44 ns)

 <State 680>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_33', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [777]  (7.02 ns)

 <State 681>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_33', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [777]  (7.02 ns)

 <State 682>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_33', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [777]  (7.02 ns)

 <State 683>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_27_33', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [778]  (6.44 ns)

 <State 684>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_34', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [787]  (7.02 ns)

 <State 685>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_34', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [787]  (7.02 ns)

 <State 686>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_34', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [787]  (7.02 ns)

 <State 687>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_27_34', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [788]  (6.44 ns)

 <State 688>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_35', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [797]  (7.02 ns)

 <State 689>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_35', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [797]  (7.02 ns)

 <State 690>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_35', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [797]  (7.02 ns)

 <State 691>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_27_35', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [798]  (6.44 ns)

 <State 692>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_36', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [807]  (7.02 ns)

 <State 693>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_36', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [807]  (7.02 ns)

 <State 694>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_36', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [807]  (7.02 ns)

 <State 695>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_27_36', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [808]  (6.44 ns)

 <State 696>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_37', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [817]  (7.02 ns)

 <State 697>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_37', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [817]  (7.02 ns)

 <State 698>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_37', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [817]  (7.02 ns)

 <State 699>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_27_37', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [818]  (6.44 ns)

 <State 700>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_38', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [827]  (7.02 ns)

 <State 701>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_38', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [827]  (7.02 ns)

 <State 702>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_38', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [827]  (7.02 ns)

 <State 703>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_27_38', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [828]  (6.44 ns)

 <State 704>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_39', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [837]  (7.02 ns)

 <State 705>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_39', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [837]  (7.02 ns)

 <State 706>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_39', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [837]  (7.02 ns)

 <State 707>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_27_39', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [838]  (6.44 ns)

 <State 708>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_40', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [847]  (7.02 ns)

 <State 709>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_40', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [847]  (7.02 ns)

 <State 710>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_40', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [847]  (7.02 ns)

 <State 711>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_27_40', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [848]  (6.44 ns)

 <State 712>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_41', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [857]  (7.02 ns)

 <State 713>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_41', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [857]  (7.02 ns)

 <State 714>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_41', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [857]  (7.02 ns)

 <State 715>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_27_41', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [858]  (6.44 ns)

 <State 716>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_42', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [867]  (7.02 ns)

 <State 717>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_42', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [867]  (7.02 ns)

 <State 718>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_42', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [867]  (7.02 ns)

 <State 719>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_27_42', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [868]  (6.44 ns)

 <State 720>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_43', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [877]  (7.02 ns)

 <State 721>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_43', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [877]  (7.02 ns)

 <State 722>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_43', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [877]  (7.02 ns)

 <State 723>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_27_43', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [878]  (6.44 ns)

 <State 724>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_44', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [887]  (7.02 ns)

 <State 725>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_44', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [887]  (7.02 ns)

 <State 726>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_44', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [887]  (7.02 ns)

 <State 727>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_27_44', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [888]  (6.44 ns)

 <State 728>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_45', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [897]  (7.02 ns)

 <State 729>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_45', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [897]  (7.02 ns)

 <State 730>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_45', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [897]  (7.02 ns)

 <State 731>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_27_45', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [898]  (6.44 ns)

 <State 732>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_46', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [907]  (7.02 ns)

 <State 733>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_46', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [907]  (7.02 ns)

 <State 734>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_46', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [907]  (7.02 ns)

 <State 735>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_27_46', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [908]  (6.44 ns)

 <State 736>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_47', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [917]  (7.02 ns)

 <State 737>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_47', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [917]  (7.02 ns)

 <State 738>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_47', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [917]  (7.02 ns)

 <State 739>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_27_47', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [918]  (6.44 ns)

 <State 740>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_48', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [927]  (7.02 ns)

 <State 741>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_48', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [927]  (7.02 ns)

 <State 742>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_48', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [927]  (7.02 ns)

 <State 743>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_27_48', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [928]  (6.44 ns)

 <State 744>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_49', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [937]  (7.02 ns)

 <State 745>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_49', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [937]  (7.02 ns)

 <State 746>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_49', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [937]  (7.02 ns)

 <State 747>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_51', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [957]  (7.02 ns)

 <State 748>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_53', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [977]  (7.02 ns)

 <State 749>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_55', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [997]  (7.02 ns)

 <State 750>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_57', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [1017]  (7.02 ns)

 <State 751>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_59', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [1037]  (7.02 ns)

 <State 752>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_61', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [1057]  (7.02 ns)

 <State 753>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_63', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [1077]  (7.02 ns)

 <State 754>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_65', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [1097]  (7.02 ns)

 <State 755>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_67', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [1117]  (7.02 ns)

 <State 756>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_69', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [1137]  (7.02 ns)

 <State 757>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_71', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [1157]  (7.02 ns)

 <State 758>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_73', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [1177]  (7.02 ns)

 <State 759>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_75', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [1197]  (7.02 ns)

 <State 760>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_77', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [1217]  (7.02 ns)

 <State 761>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_79', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [1237]  (7.02 ns)

 <State 762>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_81', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [1257]  (7.02 ns)

 <State 763>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_83', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [1277]  (7.02 ns)

 <State 764>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_85', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [1297]  (7.02 ns)

 <State 765>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_87', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [1317]  (7.02 ns)

 <State 766>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_89', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [1337]  (7.02 ns)

 <State 767>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_91', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [1357]  (7.02 ns)

 <State 768>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_93', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [1377]  (7.02 ns)

 <State 769>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_95', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [1397]  (7.02 ns)

 <State 770>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_97', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [1417]  (7.02 ns)

 <State 771>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_99', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [1437]  (7.02 ns)

 <State 772>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_101', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [1457]  (7.02 ns)

 <State 773>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_103', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [1477]  (7.02 ns)

 <State 774>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_105', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [1497]  (7.02 ns)

 <State 775>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_107', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [1517]  (7.02 ns)

 <State 776>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_109', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [1537]  (7.02 ns)

 <State 777>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_111', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [1557]  (7.02 ns)

 <State 778>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_113', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [1577]  (7.02 ns)

 <State 779>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_115', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [1597]  (7.02 ns)

 <State 780>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_117', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [1617]  (7.02 ns)

 <State 781>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_119', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [1637]  (7.02 ns)

 <State 782>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_121', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [1657]  (7.02 ns)

 <State 783>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_123', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [1677]  (7.02 ns)

 <State 784>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_125', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [1697]  (7.02 ns)

 <State 785>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_127', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [1717]  (7.02 ns)

 <State 786>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_129', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [1737]  (7.02 ns)

 <State 787>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_131', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [1757]  (7.02 ns)

 <State 788>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_133', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [1777]  (7.02 ns)

 <State 789>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_135', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [1797]  (7.02 ns)

 <State 790>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_137', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [1817]  (7.02 ns)

 <State 791>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_139', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [1837]  (7.02 ns)

 <State 792>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_141', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [1857]  (7.02 ns)

 <State 793>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_143', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [1877]  (7.02 ns)

 <State 794>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_145', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [1897]  (7.02 ns)

 <State 795>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_147', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [1917]  (7.02 ns)

 <State 796>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_149', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [1937]  (7.02 ns)

 <State 797>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_151', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [1957]  (7.02 ns)

 <State 798>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_153', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [1977]  (7.02 ns)

 <State 799>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_155', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [1997]  (7.02 ns)

 <State 800>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_157', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [2017]  (7.02 ns)

 <State 801>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_159', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [2037]  (7.02 ns)

 <State 802>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_161', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [2057]  (7.02 ns)

 <State 803>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_163', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [2077]  (7.02 ns)

 <State 804>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_165', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [2097]  (7.02 ns)

 <State 805>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_167', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [2117]  (7.02 ns)

 <State 806>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_169', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [2137]  (7.02 ns)

 <State 807>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_171', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [2157]  (7.02 ns)

 <State 808>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_173', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [2177]  (7.02 ns)

 <State 809>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_175', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [2197]  (7.02 ns)

 <State 810>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_177', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [2217]  (7.02 ns)

 <State 811>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_179', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [2237]  (7.02 ns)

 <State 812>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_181', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [2257]  (7.02 ns)

 <State 813>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_183', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [2277]  (7.02 ns)

 <State 814>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_185', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [2297]  (7.02 ns)

 <State 815>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_187', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [2317]  (7.02 ns)

 <State 816>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_189', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [2337]  (7.02 ns)

 <State 817>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_191', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [2357]  (7.02 ns)

 <State 818>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_193', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [2377]  (7.02 ns)

 <State 819>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_195', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [2397]  (7.02 ns)

 <State 820>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_197', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [2417]  (7.02 ns)

 <State 821>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_199', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [2437]  (7.02 ns)

 <State 822>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_201', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [2457]  (7.02 ns)

 <State 823>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_203', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [2477]  (7.02 ns)

 <State 824>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_205', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [2497]  (7.02 ns)

 <State 825>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_207', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [2517]  (7.02 ns)

 <State 826>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_209', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [2537]  (7.02 ns)

 <State 827>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_211', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [2557]  (7.02 ns)

 <State 828>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_213', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [2577]  (7.02 ns)

 <State 829>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_215', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [2597]  (7.02 ns)

 <State 830>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_217', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [2617]  (7.02 ns)

 <State 831>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_219', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [2637]  (7.02 ns)

 <State 832>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_221', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [2657]  (7.02 ns)

 <State 833>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_223', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [2677]  (7.02 ns)

 <State 834>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_225', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [2697]  (7.02 ns)

 <State 835>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_227', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [2717]  (7.02 ns)

 <State 836>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_229', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [2737]  (7.02 ns)

 <State 837>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_231', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [2757]  (7.02 ns)

 <State 838>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_233', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [2777]  (7.02 ns)

 <State 839>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_235', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [2797]  (7.02 ns)

 <State 840>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_237', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [2817]  (7.02 ns)

 <State 841>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_239', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [2837]  (7.02 ns)

 <State 842>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_241', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [2857]  (7.02 ns)

 <State 843>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_243', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [2877]  (7.02 ns)

 <State 844>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_245', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [2897]  (7.02 ns)

 <State 845>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_247', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [2917]  (7.02 ns)

 <State 846>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_249', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [2937]  (7.02 ns)

 <State 847>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_251', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [2957]  (7.02 ns)

 <State 848>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_26_253', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:33) [2977]  (7.02 ns)

 <State 849>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_74', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1191]  (6.44 ns)

 <State 850>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_74', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1191]  (6.44 ns)

 <State 851>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_75', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1201]  (6.44 ns)

 <State 852>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_75', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1201]  (6.44 ns)

 <State 853>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_75', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1201]  (6.44 ns)

 <State 854>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_75', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1201]  (6.44 ns)

 <State 855>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_76', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1211]  (6.44 ns)

 <State 856>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_76', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1211]  (6.44 ns)

 <State 857>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_76', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1211]  (6.44 ns)

 <State 858>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_76', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1211]  (6.44 ns)

 <State 859>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_77', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1221]  (6.44 ns)

 <State 860>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_77', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1221]  (6.44 ns)

 <State 861>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_77', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1221]  (6.44 ns)

 <State 862>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_77', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1221]  (6.44 ns)

 <State 863>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_78', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1231]  (6.44 ns)

 <State 864>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_78', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1231]  (6.44 ns)

 <State 865>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_78', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1231]  (6.44 ns)

 <State 866>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_78', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1231]  (6.44 ns)

 <State 867>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_79', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1241]  (6.44 ns)

 <State 868>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_79', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1241]  (6.44 ns)

 <State 869>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_79', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1241]  (6.44 ns)

 <State 870>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_79', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1241]  (6.44 ns)

 <State 871>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_80', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1251]  (6.44 ns)

 <State 872>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_80', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1251]  (6.44 ns)

 <State 873>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_80', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1251]  (6.44 ns)

 <State 874>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_80', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1251]  (6.44 ns)

 <State 875>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_81', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1261]  (6.44 ns)

 <State 876>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_81', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1261]  (6.44 ns)

 <State 877>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_81', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1261]  (6.44 ns)

 <State 878>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_81', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1261]  (6.44 ns)

 <State 879>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_82', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1271]  (6.44 ns)

 <State 880>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_82', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1271]  (6.44 ns)

 <State 881>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_82', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1271]  (6.44 ns)

 <State 882>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_82', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1271]  (6.44 ns)

 <State 883>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_83', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1281]  (6.44 ns)

 <State 884>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_83', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1281]  (6.44 ns)

 <State 885>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_83', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1281]  (6.44 ns)

 <State 886>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_83', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1281]  (6.44 ns)

 <State 887>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_84', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1291]  (6.44 ns)

 <State 888>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_84', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1291]  (6.44 ns)

 <State 889>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_84', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1291]  (6.44 ns)

 <State 890>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_84', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1291]  (6.44 ns)

 <State 891>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_85', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1301]  (6.44 ns)

 <State 892>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_85', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1301]  (6.44 ns)

 <State 893>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_85', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1301]  (6.44 ns)

 <State 894>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_85', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1301]  (6.44 ns)

 <State 895>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_86', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1311]  (6.44 ns)

 <State 896>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_86', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1311]  (6.44 ns)

 <State 897>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_86', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1311]  (6.44 ns)

 <State 898>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_86', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1311]  (6.44 ns)

 <State 899>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_87', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1321]  (6.44 ns)

 <State 900>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_87', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1321]  (6.44 ns)

 <State 901>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_87', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1321]  (6.44 ns)

 <State 902>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_87', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1321]  (6.44 ns)

 <State 903>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_88', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1331]  (6.44 ns)

 <State 904>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_88', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1331]  (6.44 ns)

 <State 905>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_88', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1331]  (6.44 ns)

 <State 906>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_88', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1331]  (6.44 ns)

 <State 907>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_89', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1341]  (6.44 ns)

 <State 908>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_89', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1341]  (6.44 ns)

 <State 909>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_89', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1341]  (6.44 ns)

 <State 910>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_89', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1341]  (6.44 ns)

 <State 911>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_90', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1351]  (6.44 ns)

 <State 912>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_90', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1351]  (6.44 ns)

 <State 913>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_90', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1351]  (6.44 ns)

 <State 914>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_90', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1351]  (6.44 ns)

 <State 915>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_91', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1361]  (6.44 ns)

 <State 916>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_91', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1361]  (6.44 ns)

 <State 917>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_91', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1361]  (6.44 ns)

 <State 918>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_91', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1361]  (6.44 ns)

 <State 919>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_92', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1371]  (6.44 ns)

 <State 920>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_92', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1371]  (6.44 ns)

 <State 921>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_92', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1371]  (6.44 ns)

 <State 922>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_92', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1371]  (6.44 ns)

 <State 923>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_93', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1381]  (6.44 ns)

 <State 924>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_93', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1381]  (6.44 ns)

 <State 925>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_93', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1381]  (6.44 ns)

 <State 926>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_93', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1381]  (6.44 ns)

 <State 927>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_94', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1391]  (6.44 ns)

 <State 928>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_94', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1391]  (6.44 ns)

 <State 929>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_94', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1391]  (6.44 ns)

 <State 930>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_94', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1391]  (6.44 ns)

 <State 931>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_95', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1401]  (6.44 ns)

 <State 932>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_95', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1401]  (6.44 ns)

 <State 933>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_95', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1401]  (6.44 ns)

 <State 934>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_95', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1401]  (6.44 ns)

 <State 935>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_96', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1411]  (6.44 ns)

 <State 936>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_96', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1411]  (6.44 ns)

 <State 937>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_96', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1411]  (6.44 ns)

 <State 938>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_96', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1411]  (6.44 ns)

 <State 939>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_97', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1421]  (6.44 ns)

 <State 940>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_97', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1421]  (6.44 ns)

 <State 941>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_97', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1421]  (6.44 ns)

 <State 942>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_97', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1421]  (6.44 ns)

 <State 943>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_98', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1431]  (6.44 ns)

 <State 944>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_98', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1431]  (6.44 ns)

 <State 945>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_98', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1431]  (6.44 ns)

 <State 946>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_98', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1431]  (6.44 ns)

 <State 947>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_99', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1441]  (6.44 ns)

 <State 948>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_99', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1441]  (6.44 ns)

 <State 949>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_99', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1441]  (6.44 ns)

 <State 950>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_99', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1441]  (6.44 ns)

 <State 951>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_100', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1451]  (6.44 ns)

 <State 952>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_100', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1451]  (6.44 ns)

 <State 953>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_100', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1451]  (6.44 ns)

 <State 954>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_100', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1451]  (6.44 ns)

 <State 955>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_101', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1461]  (6.44 ns)

 <State 956>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_101', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1461]  (6.44 ns)

 <State 957>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_101', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1461]  (6.44 ns)

 <State 958>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_101', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1461]  (6.44 ns)

 <State 959>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_102', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1471]  (6.44 ns)

 <State 960>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_102', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1471]  (6.44 ns)

 <State 961>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_102', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1471]  (6.44 ns)

 <State 962>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_102', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1471]  (6.44 ns)

 <State 963>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_103', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1481]  (6.44 ns)

 <State 964>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_103', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1481]  (6.44 ns)

 <State 965>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_103', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1481]  (6.44 ns)

 <State 966>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_103', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1481]  (6.44 ns)

 <State 967>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_104', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1491]  (6.44 ns)

 <State 968>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_104', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1491]  (6.44 ns)

 <State 969>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_104', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1491]  (6.44 ns)

 <State 970>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_104', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1491]  (6.44 ns)

 <State 971>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_105', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1501]  (6.44 ns)

 <State 972>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_105', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1501]  (6.44 ns)

 <State 973>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_105', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1501]  (6.44 ns)

 <State 974>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_105', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1501]  (6.44 ns)

 <State 975>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_106', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1511]  (6.44 ns)

 <State 976>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_106', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1511]  (6.44 ns)

 <State 977>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_106', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1511]  (6.44 ns)

 <State 978>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_106', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1511]  (6.44 ns)

 <State 979>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_107', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1521]  (6.44 ns)

 <State 980>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_107', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1521]  (6.44 ns)

 <State 981>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_107', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1521]  (6.44 ns)

 <State 982>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_107', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1521]  (6.44 ns)

 <State 983>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_108', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1531]  (6.44 ns)

 <State 984>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_108', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1531]  (6.44 ns)

 <State 985>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_108', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1531]  (6.44 ns)

 <State 986>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_108', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1531]  (6.44 ns)

 <State 987>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_109', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1541]  (6.44 ns)

 <State 988>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_109', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1541]  (6.44 ns)

 <State 989>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_109', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1541]  (6.44 ns)

 <State 990>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_109', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1541]  (6.44 ns)

 <State 991>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_110', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1551]  (6.44 ns)

 <State 992>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_110', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1551]  (6.44 ns)

 <State 993>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_110', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1551]  (6.44 ns)

 <State 994>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_110', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1551]  (6.44 ns)

 <State 995>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_111', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1561]  (6.44 ns)

 <State 996>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_111', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1561]  (6.44 ns)

 <State 997>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_111', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1561]  (6.44 ns)

 <State 998>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_111', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1561]  (6.44 ns)

 <State 999>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_112', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1571]  (6.44 ns)

 <State 1000>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_112', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1571]  (6.44 ns)

 <State 1001>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_112', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1571]  (6.44 ns)

 <State 1002>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_112', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1571]  (6.44 ns)

 <State 1003>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_113', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1581]  (6.44 ns)

 <State 1004>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_113', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1581]  (6.44 ns)

 <State 1005>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_113', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1581]  (6.44 ns)

 <State 1006>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_113', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1581]  (6.44 ns)

 <State 1007>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_114', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1591]  (6.44 ns)

 <State 1008>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_114', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1591]  (6.44 ns)

 <State 1009>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_114', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1591]  (6.44 ns)

 <State 1010>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_114', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1591]  (6.44 ns)

 <State 1011>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_115', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1601]  (6.44 ns)

 <State 1012>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_115', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1601]  (6.44 ns)

 <State 1013>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_115', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1601]  (6.44 ns)

 <State 1014>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_115', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1601]  (6.44 ns)

 <State 1015>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_116', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1611]  (6.44 ns)

 <State 1016>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_116', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1611]  (6.44 ns)

 <State 1017>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_116', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1611]  (6.44 ns)

 <State 1018>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_116', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1611]  (6.44 ns)

 <State 1019>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_117', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1621]  (6.44 ns)

 <State 1020>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_117', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1621]  (6.44 ns)

 <State 1021>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_117', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1621]  (6.44 ns)

 <State 1022>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_117', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1621]  (6.44 ns)

 <State 1023>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_118', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1631]  (6.44 ns)

 <State 1024>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_118', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1631]  (6.44 ns)

 <State 1025>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_118', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1631]  (6.44 ns)

 <State 1026>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_118', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1631]  (6.44 ns)

 <State 1027>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_119', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1641]  (6.44 ns)

 <State 1028>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_119', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1641]  (6.44 ns)

 <State 1029>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_119', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1641]  (6.44 ns)

 <State 1030>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_119', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1641]  (6.44 ns)

 <State 1031>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_120', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1651]  (6.44 ns)

 <State 1032>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_120', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1651]  (6.44 ns)

 <State 1033>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_120', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1651]  (6.44 ns)

 <State 1034>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_120', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1651]  (6.44 ns)

 <State 1035>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_121', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1661]  (6.44 ns)

 <State 1036>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_121', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1661]  (6.44 ns)

 <State 1037>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_121', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1661]  (6.44 ns)

 <State 1038>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_121', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1661]  (6.44 ns)

 <State 1039>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_122', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1671]  (6.44 ns)

 <State 1040>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_122', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1671]  (6.44 ns)

 <State 1041>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_122', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1671]  (6.44 ns)

 <State 1042>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_122', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1671]  (6.44 ns)

 <State 1043>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_123', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1681]  (6.44 ns)

 <State 1044>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_123', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1681]  (6.44 ns)

 <State 1045>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_123', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1681]  (6.44 ns)

 <State 1046>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_123', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1681]  (6.44 ns)

 <State 1047>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_124', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1691]  (6.44 ns)

 <State 1048>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_124', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1691]  (6.44 ns)

 <State 1049>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_124', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1691]  (6.44 ns)

 <State 1050>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_124', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1691]  (6.44 ns)

 <State 1051>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_125', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1701]  (6.44 ns)

 <State 1052>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_125', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1701]  (6.44 ns)

 <State 1053>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_125', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1701]  (6.44 ns)

 <State 1054>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_125', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1701]  (6.44 ns)

 <State 1055>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_126', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1711]  (6.44 ns)

 <State 1056>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_126', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1711]  (6.44 ns)

 <State 1057>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_126', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1711]  (6.44 ns)

 <State 1058>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_126', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1711]  (6.44 ns)

 <State 1059>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_127', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1721]  (6.44 ns)

 <State 1060>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_127', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1721]  (6.44 ns)

 <State 1061>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_127', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1721]  (6.44 ns)

 <State 1062>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_127', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1721]  (6.44 ns)

 <State 1063>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_128', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1731]  (6.44 ns)

 <State 1064>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_128', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1731]  (6.44 ns)

 <State 1065>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_128', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1731]  (6.44 ns)

 <State 1066>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_128', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1731]  (6.44 ns)

 <State 1067>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_129', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1741]  (6.44 ns)

 <State 1068>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_129', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1741]  (6.44 ns)

 <State 1069>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_129', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1741]  (6.44 ns)

 <State 1070>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_129', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1741]  (6.44 ns)

 <State 1071>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_130', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1751]  (6.44 ns)

 <State 1072>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_130', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1751]  (6.44 ns)

 <State 1073>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_130', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1751]  (6.44 ns)

 <State 1074>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_130', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1751]  (6.44 ns)

 <State 1075>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_131', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1761]  (6.44 ns)

 <State 1076>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_131', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1761]  (6.44 ns)

 <State 1077>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_131', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1761]  (6.44 ns)

 <State 1078>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_131', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1761]  (6.44 ns)

 <State 1079>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_132', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1771]  (6.44 ns)

 <State 1080>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_132', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1771]  (6.44 ns)

 <State 1081>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_132', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1771]  (6.44 ns)

 <State 1082>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_132', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1771]  (6.44 ns)

 <State 1083>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_133', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1781]  (6.44 ns)

 <State 1084>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_133', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1781]  (6.44 ns)

 <State 1085>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_133', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1781]  (6.44 ns)

 <State 1086>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_133', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1781]  (6.44 ns)

 <State 1087>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_134', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1791]  (6.44 ns)

 <State 1088>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_134', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1791]  (6.44 ns)

 <State 1089>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_134', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1791]  (6.44 ns)

 <State 1090>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_134', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1791]  (6.44 ns)

 <State 1091>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_135', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1801]  (6.44 ns)

 <State 1092>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_135', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1801]  (6.44 ns)

 <State 1093>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_135', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1801]  (6.44 ns)

 <State 1094>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_135', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1801]  (6.44 ns)

 <State 1095>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_136', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1811]  (6.44 ns)

 <State 1096>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_136', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1811]  (6.44 ns)

 <State 1097>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_136', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1811]  (6.44 ns)

 <State 1098>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_136', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1811]  (6.44 ns)

 <State 1099>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_137', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1821]  (6.44 ns)

 <State 1100>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_137', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1821]  (6.44 ns)

 <State 1101>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_137', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1821]  (6.44 ns)

 <State 1102>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_137', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1821]  (6.44 ns)

 <State 1103>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_138', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1831]  (6.44 ns)

 <State 1104>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_138', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1831]  (6.44 ns)

 <State 1105>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_138', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1831]  (6.44 ns)

 <State 1106>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_138', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1831]  (6.44 ns)

 <State 1107>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_139', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1841]  (6.44 ns)

 <State 1108>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_139', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1841]  (6.44 ns)

 <State 1109>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_139', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1841]  (6.44 ns)

 <State 1110>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_139', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1841]  (6.44 ns)

 <State 1111>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_140', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1851]  (6.44 ns)

 <State 1112>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_140', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1851]  (6.44 ns)

 <State 1113>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_140', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1851]  (6.44 ns)

 <State 1114>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_140', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1851]  (6.44 ns)

 <State 1115>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_141', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1861]  (6.44 ns)

 <State 1116>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_141', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1861]  (6.44 ns)

 <State 1117>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_141', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1861]  (6.44 ns)

 <State 1118>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_141', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1861]  (6.44 ns)

 <State 1119>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_142', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1871]  (6.44 ns)

 <State 1120>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_142', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1871]  (6.44 ns)

 <State 1121>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_142', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1871]  (6.44 ns)

 <State 1122>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_142', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1871]  (6.44 ns)

 <State 1123>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_143', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1881]  (6.44 ns)

 <State 1124>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_143', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1881]  (6.44 ns)

 <State 1125>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_143', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1881]  (6.44 ns)

 <State 1126>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_143', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1881]  (6.44 ns)

 <State 1127>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_144', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1891]  (6.44 ns)

 <State 1128>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_144', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1891]  (6.44 ns)

 <State 1129>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_144', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1891]  (6.44 ns)

 <State 1130>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_144', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1891]  (6.44 ns)

 <State 1131>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_145', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1901]  (6.44 ns)

 <State 1132>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_145', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1901]  (6.44 ns)

 <State 1133>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_145', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1901]  (6.44 ns)

 <State 1134>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_145', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1901]  (6.44 ns)

 <State 1135>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_146', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1911]  (6.44 ns)

 <State 1136>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_146', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1911]  (6.44 ns)

 <State 1137>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_146', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1911]  (6.44 ns)

 <State 1138>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_146', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1911]  (6.44 ns)

 <State 1139>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_147', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1921]  (6.44 ns)

 <State 1140>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_147', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1921]  (6.44 ns)

 <State 1141>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_147', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1921]  (6.44 ns)

 <State 1142>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_147', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1921]  (6.44 ns)

 <State 1143>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_148', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1931]  (6.44 ns)

 <State 1144>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_148', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1931]  (6.44 ns)

 <State 1145>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_148', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1931]  (6.44 ns)

 <State 1146>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_148', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1931]  (6.44 ns)

 <State 1147>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_149', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1941]  (6.44 ns)

 <State 1148>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_149', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1941]  (6.44 ns)

 <State 1149>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_149', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1941]  (6.44 ns)

 <State 1150>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_149', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1941]  (6.44 ns)

 <State 1151>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_150', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1951]  (6.44 ns)

 <State 1152>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_150', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1951]  (6.44 ns)

 <State 1153>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_150', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1951]  (6.44 ns)

 <State 1154>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_150', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1951]  (6.44 ns)

 <State 1155>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_151', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1961]  (6.44 ns)

 <State 1156>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_151', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1961]  (6.44 ns)

 <State 1157>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_151', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1961]  (6.44 ns)

 <State 1158>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_151', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1961]  (6.44 ns)

 <State 1159>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_152', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1971]  (6.44 ns)

 <State 1160>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_152', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1971]  (6.44 ns)

 <State 1161>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_152', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1971]  (6.44 ns)

 <State 1162>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_152', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1971]  (6.44 ns)

 <State 1163>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_153', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1981]  (6.44 ns)

 <State 1164>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_153', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1981]  (6.44 ns)

 <State 1165>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_153', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1981]  (6.44 ns)

 <State 1166>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_153', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1981]  (6.44 ns)

 <State 1167>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_154', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1991]  (6.44 ns)

 <State 1168>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_154', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1991]  (6.44 ns)

 <State 1169>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_154', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1991]  (6.44 ns)

 <State 1170>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_154', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [1991]  (6.44 ns)

 <State 1171>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_155', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2001]  (6.44 ns)

 <State 1172>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_155', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2001]  (6.44 ns)

 <State 1173>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_155', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2001]  (6.44 ns)

 <State 1174>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_155', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2001]  (6.44 ns)

 <State 1175>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_156', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2011]  (6.44 ns)

 <State 1176>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_156', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2011]  (6.44 ns)

 <State 1177>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_156', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2011]  (6.44 ns)

 <State 1178>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_156', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2011]  (6.44 ns)

 <State 1179>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_157', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2021]  (6.44 ns)

 <State 1180>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_157', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2021]  (6.44 ns)

 <State 1181>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_157', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2021]  (6.44 ns)

 <State 1182>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_157', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2021]  (6.44 ns)

 <State 1183>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_158', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2031]  (6.44 ns)

 <State 1184>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_158', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2031]  (6.44 ns)

 <State 1185>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_158', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2031]  (6.44 ns)

 <State 1186>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_158', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2031]  (6.44 ns)

 <State 1187>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_159', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2041]  (6.44 ns)

 <State 1188>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_159', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2041]  (6.44 ns)

 <State 1189>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_159', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2041]  (6.44 ns)

 <State 1190>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_159', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2041]  (6.44 ns)

 <State 1191>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_160', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2051]  (6.44 ns)

 <State 1192>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_160', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2051]  (6.44 ns)

 <State 1193>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_160', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2051]  (6.44 ns)

 <State 1194>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_160', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2051]  (6.44 ns)

 <State 1195>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_161', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2061]  (6.44 ns)

 <State 1196>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_161', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2061]  (6.44 ns)

 <State 1197>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_161', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2061]  (6.44 ns)

 <State 1198>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_161', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2061]  (6.44 ns)

 <State 1199>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_162', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2071]  (6.44 ns)

 <State 1200>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_162', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2071]  (6.44 ns)

 <State 1201>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_162', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2071]  (6.44 ns)

 <State 1202>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_162', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2071]  (6.44 ns)

 <State 1203>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_163', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2081]  (6.44 ns)

 <State 1204>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_163', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2081]  (6.44 ns)

 <State 1205>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_163', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2081]  (6.44 ns)

 <State 1206>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_163', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2081]  (6.44 ns)

 <State 1207>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_164', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2091]  (6.44 ns)

 <State 1208>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_164', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2091]  (6.44 ns)

 <State 1209>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_164', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2091]  (6.44 ns)

 <State 1210>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_164', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2091]  (6.44 ns)

 <State 1211>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_165', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2101]  (6.44 ns)

 <State 1212>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_165', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2101]  (6.44 ns)

 <State 1213>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_165', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2101]  (6.44 ns)

 <State 1214>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_165', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2101]  (6.44 ns)

 <State 1215>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_166', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2111]  (6.44 ns)

 <State 1216>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_166', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2111]  (6.44 ns)

 <State 1217>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_166', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2111]  (6.44 ns)

 <State 1218>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_166', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2111]  (6.44 ns)

 <State 1219>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_167', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2121]  (6.44 ns)

 <State 1220>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_167', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2121]  (6.44 ns)

 <State 1221>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_167', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2121]  (6.44 ns)

 <State 1222>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_167', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2121]  (6.44 ns)

 <State 1223>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_168', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2131]  (6.44 ns)

 <State 1224>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_168', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2131]  (6.44 ns)

 <State 1225>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_168', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2131]  (6.44 ns)

 <State 1226>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_168', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2131]  (6.44 ns)

 <State 1227>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_169', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2141]  (6.44 ns)

 <State 1228>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_169', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2141]  (6.44 ns)

 <State 1229>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_169', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2141]  (6.44 ns)

 <State 1230>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_169', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2141]  (6.44 ns)

 <State 1231>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_170', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2151]  (6.44 ns)

 <State 1232>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_170', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2151]  (6.44 ns)

 <State 1233>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_170', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2151]  (6.44 ns)

 <State 1234>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_170', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2151]  (6.44 ns)

 <State 1235>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_171', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2161]  (6.44 ns)

 <State 1236>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_171', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2161]  (6.44 ns)

 <State 1237>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_171', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2161]  (6.44 ns)

 <State 1238>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_171', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2161]  (6.44 ns)

 <State 1239>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_172', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2171]  (6.44 ns)

 <State 1240>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_172', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2171]  (6.44 ns)

 <State 1241>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_172', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2171]  (6.44 ns)

 <State 1242>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_172', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2171]  (6.44 ns)

 <State 1243>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_173', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2181]  (6.44 ns)

 <State 1244>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_173', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2181]  (6.44 ns)

 <State 1245>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_173', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2181]  (6.44 ns)

 <State 1246>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_173', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2181]  (6.44 ns)

 <State 1247>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_174', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2191]  (6.44 ns)

 <State 1248>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_174', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2191]  (6.44 ns)

 <State 1249>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_174', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2191]  (6.44 ns)

 <State 1250>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_174', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2191]  (6.44 ns)

 <State 1251>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_175', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2201]  (6.44 ns)

 <State 1252>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_175', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2201]  (6.44 ns)

 <State 1253>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_175', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2201]  (6.44 ns)

 <State 1254>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_175', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2201]  (6.44 ns)

 <State 1255>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_176', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2211]  (6.44 ns)

 <State 1256>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_176', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2211]  (6.44 ns)

 <State 1257>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_176', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2211]  (6.44 ns)

 <State 1258>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_176', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2211]  (6.44 ns)

 <State 1259>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_177', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2221]  (6.44 ns)

 <State 1260>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_177', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2221]  (6.44 ns)

 <State 1261>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_177', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2221]  (6.44 ns)

 <State 1262>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_177', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2221]  (6.44 ns)

 <State 1263>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_178', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2231]  (6.44 ns)

 <State 1264>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_178', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2231]  (6.44 ns)

 <State 1265>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_178', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2231]  (6.44 ns)

 <State 1266>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_178', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2231]  (6.44 ns)

 <State 1267>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_179', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2241]  (6.44 ns)

 <State 1268>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_179', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2241]  (6.44 ns)

 <State 1269>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_179', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2241]  (6.44 ns)

 <State 1270>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_179', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2241]  (6.44 ns)

 <State 1271>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_180', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2251]  (6.44 ns)

 <State 1272>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_180', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2251]  (6.44 ns)

 <State 1273>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_180', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2251]  (6.44 ns)

 <State 1274>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_180', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2251]  (6.44 ns)

 <State 1275>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_181', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2261]  (6.44 ns)

 <State 1276>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_181', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2261]  (6.44 ns)

 <State 1277>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_181', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2261]  (6.44 ns)

 <State 1278>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_181', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2261]  (6.44 ns)

 <State 1279>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_182', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2271]  (6.44 ns)

 <State 1280>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_182', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2271]  (6.44 ns)

 <State 1281>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_182', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2271]  (6.44 ns)

 <State 1282>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_182', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2271]  (6.44 ns)

 <State 1283>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_183', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2281]  (6.44 ns)

 <State 1284>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_183', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2281]  (6.44 ns)

 <State 1285>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_183', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2281]  (6.44 ns)

 <State 1286>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_183', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2281]  (6.44 ns)

 <State 1287>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_184', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2291]  (6.44 ns)

 <State 1288>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_184', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2291]  (6.44 ns)

 <State 1289>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_184', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2291]  (6.44 ns)

 <State 1290>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_184', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2291]  (6.44 ns)

 <State 1291>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_185', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2301]  (6.44 ns)

 <State 1292>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_185', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2301]  (6.44 ns)

 <State 1293>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_185', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2301]  (6.44 ns)

 <State 1294>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_185', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2301]  (6.44 ns)

 <State 1295>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_186', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2311]  (6.44 ns)

 <State 1296>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_186', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2311]  (6.44 ns)

 <State 1297>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_186', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2311]  (6.44 ns)

 <State 1298>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_186', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2311]  (6.44 ns)

 <State 1299>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_187', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2321]  (6.44 ns)

 <State 1300>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_187', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2321]  (6.44 ns)

 <State 1301>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_187', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2321]  (6.44 ns)

 <State 1302>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_187', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2321]  (6.44 ns)

 <State 1303>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_188', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2331]  (6.44 ns)

 <State 1304>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_188', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2331]  (6.44 ns)

 <State 1305>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_188', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2331]  (6.44 ns)

 <State 1306>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_188', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2331]  (6.44 ns)

 <State 1307>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_189', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2341]  (6.44 ns)

 <State 1308>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_189', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2341]  (6.44 ns)

 <State 1309>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_189', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2341]  (6.44 ns)

 <State 1310>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_189', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2341]  (6.44 ns)

 <State 1311>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_190', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2351]  (6.44 ns)

 <State 1312>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_190', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2351]  (6.44 ns)

 <State 1313>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_190', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2351]  (6.44 ns)

 <State 1314>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_190', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2351]  (6.44 ns)

 <State 1315>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_191', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2361]  (6.44 ns)

 <State 1316>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_191', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2361]  (6.44 ns)

 <State 1317>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_191', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2361]  (6.44 ns)

 <State 1318>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_191', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2361]  (6.44 ns)

 <State 1319>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_192', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2371]  (6.44 ns)

 <State 1320>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_192', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2371]  (6.44 ns)

 <State 1321>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_192', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2371]  (6.44 ns)

 <State 1322>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_192', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2371]  (6.44 ns)

 <State 1323>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_193', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2381]  (6.44 ns)

 <State 1324>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_193', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2381]  (6.44 ns)

 <State 1325>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_193', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2381]  (6.44 ns)

 <State 1326>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_193', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2381]  (6.44 ns)

 <State 1327>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_194', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2391]  (6.44 ns)

 <State 1328>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_194', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2391]  (6.44 ns)

 <State 1329>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_194', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2391]  (6.44 ns)

 <State 1330>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_194', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2391]  (6.44 ns)

 <State 1331>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_195', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2401]  (6.44 ns)

 <State 1332>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_195', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2401]  (6.44 ns)

 <State 1333>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_195', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2401]  (6.44 ns)

 <State 1334>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_195', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2401]  (6.44 ns)

 <State 1335>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_196', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2411]  (6.44 ns)

 <State 1336>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_196', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2411]  (6.44 ns)

 <State 1337>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_196', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2411]  (6.44 ns)

 <State 1338>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_196', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2411]  (6.44 ns)

 <State 1339>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_197', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2421]  (6.44 ns)

 <State 1340>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_197', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2421]  (6.44 ns)

 <State 1341>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_197', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2421]  (6.44 ns)

 <State 1342>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_197', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2421]  (6.44 ns)

 <State 1343>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_198', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2431]  (6.44 ns)

 <State 1344>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_198', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2431]  (6.44 ns)

 <State 1345>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_198', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2431]  (6.44 ns)

 <State 1346>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_198', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2431]  (6.44 ns)

 <State 1347>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_199', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2441]  (6.44 ns)

 <State 1348>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_199', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2441]  (6.44 ns)

 <State 1349>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_199', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2441]  (6.44 ns)

 <State 1350>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_199', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2441]  (6.44 ns)

 <State 1351>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_200', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2451]  (6.44 ns)

 <State 1352>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_200', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2451]  (6.44 ns)

 <State 1353>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_200', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2451]  (6.44 ns)

 <State 1354>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_200', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2451]  (6.44 ns)

 <State 1355>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_201', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2461]  (6.44 ns)

 <State 1356>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_201', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2461]  (6.44 ns)

 <State 1357>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_201', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2461]  (6.44 ns)

 <State 1358>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_201', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2461]  (6.44 ns)

 <State 1359>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_202', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2471]  (6.44 ns)

 <State 1360>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_202', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2471]  (6.44 ns)

 <State 1361>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_202', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2471]  (6.44 ns)

 <State 1362>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_202', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2471]  (6.44 ns)

 <State 1363>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_203', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2481]  (6.44 ns)

 <State 1364>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_203', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2481]  (6.44 ns)

 <State 1365>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_203', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2481]  (6.44 ns)

 <State 1366>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_203', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2481]  (6.44 ns)

 <State 1367>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_204', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2491]  (6.44 ns)

 <State 1368>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_204', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2491]  (6.44 ns)

 <State 1369>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_204', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2491]  (6.44 ns)

 <State 1370>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_204', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2491]  (6.44 ns)

 <State 1371>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_205', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2501]  (6.44 ns)

 <State 1372>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_205', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2501]  (6.44 ns)

 <State 1373>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_205', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2501]  (6.44 ns)

 <State 1374>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_205', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2501]  (6.44 ns)

 <State 1375>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_206', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2511]  (6.44 ns)

 <State 1376>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_206', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2511]  (6.44 ns)

 <State 1377>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_206', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2511]  (6.44 ns)

 <State 1378>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_206', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2511]  (6.44 ns)

 <State 1379>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_207', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2521]  (6.44 ns)

 <State 1380>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_207', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2521]  (6.44 ns)

 <State 1381>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_207', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2521]  (6.44 ns)

 <State 1382>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_207', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2521]  (6.44 ns)

 <State 1383>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_208', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2531]  (6.44 ns)

 <State 1384>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_208', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2531]  (6.44 ns)

 <State 1385>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_208', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2531]  (6.44 ns)

 <State 1386>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_208', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2531]  (6.44 ns)

 <State 1387>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_209', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2541]  (6.44 ns)

 <State 1388>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_209', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2541]  (6.44 ns)

 <State 1389>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_209', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2541]  (6.44 ns)

 <State 1390>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_209', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2541]  (6.44 ns)

 <State 1391>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_210', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2551]  (6.44 ns)

 <State 1392>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_210', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2551]  (6.44 ns)

 <State 1393>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_210', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2551]  (6.44 ns)

 <State 1394>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_210', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2551]  (6.44 ns)

 <State 1395>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_211', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2561]  (6.44 ns)

 <State 1396>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_211', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2561]  (6.44 ns)

 <State 1397>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_211', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2561]  (6.44 ns)

 <State 1398>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_211', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2561]  (6.44 ns)

 <State 1399>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_212', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2571]  (6.44 ns)

 <State 1400>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_212', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2571]  (6.44 ns)

 <State 1401>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_212', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2571]  (6.44 ns)

 <State 1402>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_212', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2571]  (6.44 ns)

 <State 1403>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_213', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2581]  (6.44 ns)

 <State 1404>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_213', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2581]  (6.44 ns)

 <State 1405>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_213', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2581]  (6.44 ns)

 <State 1406>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_213', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2581]  (6.44 ns)

 <State 1407>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_214', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2591]  (6.44 ns)

 <State 1408>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_214', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2591]  (6.44 ns)

 <State 1409>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_214', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2591]  (6.44 ns)

 <State 1410>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_214', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2591]  (6.44 ns)

 <State 1411>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_215', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2601]  (6.44 ns)

 <State 1412>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_215', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2601]  (6.44 ns)

 <State 1413>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_215', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2601]  (6.44 ns)

 <State 1414>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_215', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2601]  (6.44 ns)

 <State 1415>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_216', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2611]  (6.44 ns)

 <State 1416>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_216', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2611]  (6.44 ns)

 <State 1417>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_216', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2611]  (6.44 ns)

 <State 1418>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_216', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2611]  (6.44 ns)

 <State 1419>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_217', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2621]  (6.44 ns)

 <State 1420>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_217', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2621]  (6.44 ns)

 <State 1421>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_217', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2621]  (6.44 ns)

 <State 1422>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_217', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2621]  (6.44 ns)

 <State 1423>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_218', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2631]  (6.44 ns)

 <State 1424>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_218', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2631]  (6.44 ns)

 <State 1425>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_218', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2631]  (6.44 ns)

 <State 1426>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_218', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2631]  (6.44 ns)

 <State 1427>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_219', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2641]  (6.44 ns)

 <State 1428>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_219', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2641]  (6.44 ns)

 <State 1429>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_219', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2641]  (6.44 ns)

 <State 1430>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_219', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2641]  (6.44 ns)

 <State 1431>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_220', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2651]  (6.44 ns)

 <State 1432>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_220', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2651]  (6.44 ns)

 <State 1433>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_220', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2651]  (6.44 ns)

 <State 1434>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_220', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2651]  (6.44 ns)

 <State 1435>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_221', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2661]  (6.44 ns)

 <State 1436>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_221', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2661]  (6.44 ns)

 <State 1437>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_221', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2661]  (6.44 ns)

 <State 1438>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_221', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2661]  (6.44 ns)

 <State 1439>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_222', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2671]  (6.44 ns)

 <State 1440>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_222', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2671]  (6.44 ns)

 <State 1441>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_222', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2671]  (6.44 ns)

 <State 1442>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_222', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2671]  (6.44 ns)

 <State 1443>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_223', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2681]  (6.44 ns)

 <State 1444>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_223', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2681]  (6.44 ns)

 <State 1445>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_223', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2681]  (6.44 ns)

 <State 1446>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_223', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2681]  (6.44 ns)

 <State 1447>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_224', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2691]  (6.44 ns)

 <State 1448>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_224', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2691]  (6.44 ns)

 <State 1449>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_224', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2691]  (6.44 ns)

 <State 1450>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_224', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2691]  (6.44 ns)

 <State 1451>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_225', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2701]  (6.44 ns)

 <State 1452>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_225', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2701]  (6.44 ns)

 <State 1453>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_225', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2701]  (6.44 ns)

 <State 1454>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_225', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2701]  (6.44 ns)

 <State 1455>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_226', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2711]  (6.44 ns)

 <State 1456>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_226', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2711]  (6.44 ns)

 <State 1457>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_226', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2711]  (6.44 ns)

 <State 1458>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_226', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2711]  (6.44 ns)

 <State 1459>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_227', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2721]  (6.44 ns)

 <State 1460>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_227', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2721]  (6.44 ns)

 <State 1461>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_227', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2721]  (6.44 ns)

 <State 1462>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_227', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2721]  (6.44 ns)

 <State 1463>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_228', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2731]  (6.44 ns)

 <State 1464>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_228', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2731]  (6.44 ns)

 <State 1465>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_228', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2731]  (6.44 ns)

 <State 1466>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_228', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2731]  (6.44 ns)

 <State 1467>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_229', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2741]  (6.44 ns)

 <State 1468>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_229', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2741]  (6.44 ns)

 <State 1469>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_229', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2741]  (6.44 ns)

 <State 1470>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_229', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2741]  (6.44 ns)

 <State 1471>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_230', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2751]  (6.44 ns)

 <State 1472>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_230', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2751]  (6.44 ns)

 <State 1473>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_230', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2751]  (6.44 ns)

 <State 1474>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_230', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2751]  (6.44 ns)

 <State 1475>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_231', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2761]  (6.44 ns)

 <State 1476>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_231', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2761]  (6.44 ns)

 <State 1477>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_231', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2761]  (6.44 ns)

 <State 1478>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_231', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2761]  (6.44 ns)

 <State 1479>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_232', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2771]  (6.44 ns)

 <State 1480>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_232', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2771]  (6.44 ns)

 <State 1481>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_232', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2771]  (6.44 ns)

 <State 1482>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_232', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2771]  (6.44 ns)

 <State 1483>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_233', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2781]  (6.44 ns)

 <State 1484>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_233', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2781]  (6.44 ns)

 <State 1485>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_233', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2781]  (6.44 ns)

 <State 1486>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_233', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2781]  (6.44 ns)

 <State 1487>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_234', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2791]  (6.44 ns)

 <State 1488>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_234', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2791]  (6.44 ns)

 <State 1489>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_234', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2791]  (6.44 ns)

 <State 1490>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_234', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2791]  (6.44 ns)

 <State 1491>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_235', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2801]  (6.44 ns)

 <State 1492>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_235', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2801]  (6.44 ns)

 <State 1493>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_235', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2801]  (6.44 ns)

 <State 1494>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_235', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2801]  (6.44 ns)

 <State 1495>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_236', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2811]  (6.44 ns)

 <State 1496>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_236', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2811]  (6.44 ns)

 <State 1497>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_236', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2811]  (6.44 ns)

 <State 1498>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_236', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2811]  (6.44 ns)

 <State 1499>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_237', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2821]  (6.44 ns)

 <State 1500>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_237', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2821]  (6.44 ns)

 <State 1501>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_237', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2821]  (6.44 ns)

 <State 1502>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_237', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2821]  (6.44 ns)

 <State 1503>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_238', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2831]  (6.44 ns)

 <State 1504>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_238', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2831]  (6.44 ns)

 <State 1505>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_238', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2831]  (6.44 ns)

 <State 1506>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_238', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2831]  (6.44 ns)

 <State 1507>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_239', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2841]  (6.44 ns)

 <State 1508>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_239', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2841]  (6.44 ns)

 <State 1509>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_239', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2841]  (6.44 ns)

 <State 1510>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_239', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2841]  (6.44 ns)

 <State 1511>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_240', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2851]  (6.44 ns)

 <State 1512>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_240', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2851]  (6.44 ns)

 <State 1513>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_240', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2851]  (6.44 ns)

 <State 1514>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_240', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2851]  (6.44 ns)

 <State 1515>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_241', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2861]  (6.44 ns)

 <State 1516>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_241', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2861]  (6.44 ns)

 <State 1517>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_241', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2861]  (6.44 ns)

 <State 1518>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_241', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2861]  (6.44 ns)

 <State 1519>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_242', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2871]  (6.44 ns)

 <State 1520>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_242', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2871]  (6.44 ns)

 <State 1521>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_242', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2871]  (6.44 ns)

 <State 1522>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_242', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2871]  (6.44 ns)

 <State 1523>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_243', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2881]  (6.44 ns)

 <State 1524>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_243', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2881]  (6.44 ns)

 <State 1525>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_243', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2881]  (6.44 ns)

 <State 1526>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_243', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2881]  (6.44 ns)

 <State 1527>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_244', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2891]  (6.44 ns)

 <State 1528>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_244', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2891]  (6.44 ns)

 <State 1529>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_244', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2891]  (6.44 ns)

 <State 1530>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_244', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2891]  (6.44 ns)

 <State 1531>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_245', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2901]  (6.44 ns)

 <State 1532>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_245', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2901]  (6.44 ns)

 <State 1533>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_245', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2901]  (6.44 ns)

 <State 1534>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_245', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2901]  (6.44 ns)

 <State 1535>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_246', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2911]  (6.44 ns)

 <State 1536>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_246', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2911]  (6.44 ns)

 <State 1537>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_246', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2911]  (6.44 ns)

 <State 1538>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_246', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2911]  (6.44 ns)

 <State 1539>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_247', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2921]  (6.44 ns)

 <State 1540>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_247', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2921]  (6.44 ns)

 <State 1541>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_247', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2921]  (6.44 ns)

 <State 1542>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_247', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2921]  (6.44 ns)

 <State 1543>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_248', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2931]  (6.44 ns)

 <State 1544>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_248', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2931]  (6.44 ns)

 <State 1545>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_248', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2931]  (6.44 ns)

 <State 1546>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_248', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2931]  (6.44 ns)

 <State 1547>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_249', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2941]  (6.44 ns)

 <State 1548>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_249', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2941]  (6.44 ns)

 <State 1549>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_249', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2941]  (6.44 ns)

 <State 1550>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_249', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2941]  (6.44 ns)

 <State 1551>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_250', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2951]  (6.44 ns)

 <State 1552>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_250', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2951]  (6.44 ns)

 <State 1553>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_250', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2951]  (6.44 ns)

 <State 1554>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_250', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2951]  (6.44 ns)

 <State 1555>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_251', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2961]  (6.44 ns)

 <State 1556>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_251', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2961]  (6.44 ns)

 <State 1557>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_251', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2961]  (6.44 ns)

 <State 1558>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_251', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2961]  (6.44 ns)

 <State 1559>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_252', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2971]  (6.44 ns)

 <State 1560>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_252', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2971]  (6.44 ns)

 <State 1561>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_252', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2971]  (6.44 ns)

 <State 1562>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_252', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2971]  (6.44 ns)

 <State 1563>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_253', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2981]  (6.44 ns)

 <State 1564>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_253', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2981]  (6.44 ns)

 <State 1565>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_253', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2981]  (6.44 ns)

 <State 1566>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_253', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2981]  (6.44 ns)

 <State 1567>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_254', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2991]  (6.44 ns)

 <State 1568>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_254', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2991]  (6.44 ns)

 <State 1569>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_254', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2991]  (6.44 ns)

 <State 1570>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_29_254', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) [2991]  (6.44 ns)

 <State 1571>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('lq_addr', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:29) [428]  (0 ns)
	'store' operation (/home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34) of variable 'tmp_29_254', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:34 on array 'lq' [2992]  (1.24 ns)

 <State 1572>: 1.24ns
The critical path consists of the following:
	'phi' operation ('i5_0_reg2mem57_0_i_i', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:40) with incoming values : ('p_reg2mem14_0_i_i', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:40) [2998]  (0 ns)
	'getelementptr' operation ('ls_addr_1', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:41) [3005]  (0 ns)
	'load' operation ('ls_load', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:41) on array 'ls' [3006]  (1.24 ns)

 <State 1573>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:57) [3011]  (7.3 ns)

 <State 1574>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (bicg_compute_unit:57) [3014]  (7.3 ns)

 <State 1575>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1576>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1577>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1578>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1579>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1580>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1581>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1582>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1583>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1584>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1585>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1586>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1587>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1588>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1589>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1590>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1591>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1592>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1593>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1594>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1595>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1596>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1597>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1598>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1599>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1600>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1601>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1602>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1603>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1604>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1605>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1606>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1607>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1608>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1609>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1610>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1611>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1612>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1613>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1614>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1615>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1616>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1617>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1618>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1619>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1620>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1621>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1622>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1623>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1624>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1625>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1626>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1627>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1628>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1629>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1630>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1631>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1632>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1633>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1634>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1635>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1636>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1637>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1638>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1639>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1640>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1641>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1642>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1643>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1644>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1645>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1646>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1647>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1648>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1649>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1650>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1651>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1652>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1653>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1654>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1655>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1656>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1657>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1658>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1659>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1660>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1661>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1662>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1663>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1664>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1665>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1666>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1667>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1668>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1669>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1670>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1671>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1672>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1673>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1674>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1675>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1676>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1677>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1678>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1679>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1680>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1681>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1682>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1683>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1684>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1685>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1686>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1687>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1688>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1689>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1690>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1691>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1692>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1693>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1694>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1695>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1696>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1697>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1698>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1699>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1700>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1701>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1702>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1703>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1704>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1705>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1706>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:57) [3021]  (7.3 ns)

 <State 1707>: 1.24ns
The critical path consists of the following:
	'phi' operation ('i6_0_reg2mem55_0_i_i', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:42) with incoming values : ('p_reg2mem_0_i_i', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:42) [3028]  (0 ns)
	'getelementptr' operation ('lq_addr_1', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:43) [3035]  (0 ns)
	'load' operation ('lq_load', /home/perina/papersyns2/ecobench/profUnroll/bicg/src/bicg.cl:43) on array 'lq' [3036]  (1.24 ns)

 <State 1708>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (bicg_compute_unit:58) [3041]  (7.3 ns)

 <State 1709>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (bicg_compute_unit:58) [3044]  (7.3 ns)

 <State 1710>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1711>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1712>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1713>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1714>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1715>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1716>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1717>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1718>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1719>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1720>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1721>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1722>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1723>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1724>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1725>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1726>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1727>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1728>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1729>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1730>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1731>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1732>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1733>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1734>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1735>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1736>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1737>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1738>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1739>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1740>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1741>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1742>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1743>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1744>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1745>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1746>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1747>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1748>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1749>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1750>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1751>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1752>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1753>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1754>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1755>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1756>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1757>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1758>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1759>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1760>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1761>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1762>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1763>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1764>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1765>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1766>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1767>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1768>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1769>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1770>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1771>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1772>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1773>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1774>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1775>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1776>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1777>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1778>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1779>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1780>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1781>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1782>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1783>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1784>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1785>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1786>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1787>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1788>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1789>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1790>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1791>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1792>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1793>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1794>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1795>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1796>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1797>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1798>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1799>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1800>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1801>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1802>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1803>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1804>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1805>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1806>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1807>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1808>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1809>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1810>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1811>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1812>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1813>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1814>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1815>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1816>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1817>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1818>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1819>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1820>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1821>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1822>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1823>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1824>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1825>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1826>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1827>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1828>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1829>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1830>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1831>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1832>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1833>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1834>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1835>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1836>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1837>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1838>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1839>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1840>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1841>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (bicg_compute_unit:58) [3051]  (7.3 ns)

 <State 1842>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343
	State 344
	State 345
	State 346
	State 347
	State 348
	State 349
	State 350
	State 351
	State 352
	State 353
	State 354
	State 355
	State 356
	State 357
	State 358
	State 359
	State 360
	State 361
	State 362
	State 363
	State 364
	State 365
	State 366
	State 367
	State 368
	State 369
	State 370
	State 371
	State 372
	State 373
	State 374
	State 375
	State 376
	State 377
	State 378
	State 379
	State 380
	State 381
	State 382
	State 383
	State 384
	State 385
	State 386
	State 387
	State 388
	State 389
	State 390
	State 391
	State 392
	State 393
	State 394
	State 395
	State 396
	State 397
	State 398
	State 399
	State 400
	State 401
	State 402
	State 403
	State 404
	State 405
	State 406
	State 407
	State 408
	State 409
	State 410
	State 411
	State 412
	State 413
	State 414
	State 415
	State 416
	State 417
	State 418
	State 419
	State 420
	State 421
	State 422
	State 423
	State 424
	State 425
	State 426
	State 427
	State 428
	State 429
	State 430
	State 431
	State 432
	State 433
	State 434
	State 435
	State 436
	State 437
	State 438
	State 439
	State 440
	State 441
	State 442
	State 443
	State 444
	State 445
	State 446
	State 447
	State 448
	State 449
	State 450
	State 451
	State 452
	State 453
	State 454
	State 455
	State 456
	State 457
	State 458
	State 459
	State 460
	State 461
	State 462
	State 463
	State 464
	State 465
	State 466
	State 467
	State 468
	State 469
	State 470
	State 471
	State 472
	State 473
	State 474
	State 475
	State 476
	State 477
	State 478
	State 479
	State 480
	State 481
	State 482
	State 483
	State 484
	State 485
	State 486
	State 487
	State 488
	State 489
	State 490
	State 491
	State 492
	State 493
	State 494
	State 495
	State 496
	State 497
	State 498
	State 499
	State 500
	State 501
	State 502
	State 503
	State 504
	State 505
	State 506
	State 507
	State 508
	State 509
	State 510
	State 511
	State 512
	State 513
	State 514
	State 515
	State 516
	State 517
	State 518
	State 519
	State 520
	State 521
	State 522
	State 523
	State 524
	State 525
	State 526
	State 527
	State 528
	State 529
	State 530
	State 531
	State 532
	State 533
	State 534
	State 535
	State 536
	State 537
	State 538
	State 539
	State 540
	State 541
	State 542
	State 543
	State 544
	State 545
	State 546
	State 547
	State 548
	State 549
	State 550
	State 551
	State 552
	State 553
	State 554
	State 555
	State 556
	State 557
	State 558
	State 559
	State 560
	State 561
	State 562
	State 563
	State 564
	State 565
	State 566
	State 567
	State 568
	State 569
	State 570
	State 571
	State 572
	State 573
	State 574
	State 575
	State 576
	State 577
	State 578
	State 579
	State 580
	State 581
	State 582
	State 583
	State 584
	State 585
	State 586
	State 587
	State 588
	State 589
	State 590
	State 591
	State 592
	State 593
	State 594
	State 595
	State 596
	State 597
	State 598
	State 599
	State 600
	State 601
	State 602
	State 603
	State 604
	State 605
	State 606
	State 607
	State 608
	State 609
	State 610
	State 611
	State 612
	State 613
	State 614
	State 615
	State 616
	State 617
	State 618
	State 619
	State 620
	State 621
	State 622
	State 623
	State 624
	State 625
	State 626
	State 627
	State 628
	State 629
	State 630
	State 631
	State 632
	State 633
	State 634
	State 635
	State 636
	State 637
	State 638
	State 639
	State 640
	State 641
	State 642
	State 643
	State 644
	State 645
	State 646
	State 647
	State 648
	State 649
	State 650
	State 651
	State 652
	State 653
	State 654
	State 655
	State 656
	State 657
	State 658
	State 659
	State 660
	State 661
	State 662
	State 663
	State 664
	State 665
	State 666
	State 667
	State 668
	State 669
	State 670
	State 671
	State 672
	State 673
	State 674
	State 675
	State 676
	State 677
	State 678
	State 679
	State 680
	State 681
	State 682
	State 683
	State 684
	State 685
	State 686
	State 687
	State 688
	State 689
	State 690
	State 691
	State 692
	State 693
	State 694
	State 695
	State 696
	State 697
	State 698
	State 699
	State 700
	State 701
	State 702
	State 703
	State 704
	State 705
	State 706
	State 707
	State 708
	State 709
	State 710
	State 711
	State 712
	State 713
	State 714
	State 715
	State 716
	State 717
	State 718
	State 719
	State 720
	State 721
	State 722
	State 723
	State 724
	State 725
	State 726
	State 727
	State 728
	State 729
	State 730
	State 731
	State 732
	State 733
	State 734
	State 735
	State 736
	State 737
	State 738
	State 739
	State 740
	State 741
	State 742
	State 743
	State 744
	State 745
	State 746
	State 747
	State 748
	State 749
	State 750
	State 751
	State 752
	State 753
	State 754
	State 755
	State 756
	State 757
	State 758
	State 759
	State 760
	State 761
	State 762
	State 763
	State 764
	State 765
	State 766
	State 767
	State 768
	State 769
	State 770
	State 771
	State 772
	State 773
	State 774
	State 775
	State 776
	State 777
	State 778
	State 779
	State 780
	State 781
	State 782
	State 783
	State 784
	State 785
	State 786
	State 787
	State 788
	State 789
	State 790
	State 791
	State 792
	State 793
	State 794
	State 795
	State 796
	State 797
	State 798
	State 799
	State 800
	State 801
	State 802
	State 803
	State 804
	State 805
	State 806
	State 807
	State 808
	State 809
	State 810
	State 811
	State 812
	State 813
	State 814
	State 815
	State 816
	State 817
	State 818
	State 819
	State 820
	State 821
	State 822
	State 823
	State 824
	State 825
	State 826
	State 827
	State 828
	State 829
	State 830
	State 831
	State 832
	State 833
	State 834
	State 835
	State 836
	State 837
	State 838
	State 839
	State 840
	State 841
	State 842
	State 843
	State 844
	State 845
	State 846
	State 847
	State 848
	State 849
	State 850
	State 851
	State 852
	State 853
	State 854
	State 855
	State 856
	State 857
	State 858
	State 859
	State 860
	State 861
	State 862
	State 863
	State 864
	State 865
	State 866
	State 867
	State 868
	State 869
	State 870
	State 871
	State 872
	State 873
	State 874
	State 875
	State 876
	State 877
	State 878
	State 879
	State 880
	State 881
	State 882
	State 883
	State 884
	State 885
	State 886
	State 887
	State 888
	State 889
	State 890
	State 891
	State 892
	State 893
	State 894
	State 895
	State 896
	State 897
	State 898
	State 899
	State 900
	State 901
	State 902
	State 903
	State 904
	State 905
	State 906
	State 907
	State 908
	State 909
	State 910
	State 911
	State 912
	State 913
	State 914
	State 915
	State 916
	State 917
	State 918
	State 919
	State 920
	State 921
	State 922
	State 923
	State 924
	State 925
	State 926
	State 927
	State 928
	State 929
	State 930
	State 931
	State 932
	State 933
	State 934
	State 935
	State 936
	State 937
	State 938
	State 939
	State 940
	State 941
	State 942
	State 943
	State 944
	State 945
	State 946
	State 947
	State 948
	State 949
	State 950
	State 951
	State 952
	State 953
	State 954
	State 955
	State 956
	State 957
	State 958
	State 959
	State 960
	State 961
	State 962
	State 963
	State 964
	State 965
	State 966
	State 967
	State 968
	State 969
	State 970
	State 971
	State 972
	State 973
	State 974
	State 975
	State 976
	State 977
	State 978
	State 979
	State 980
	State 981
	State 982
	State 983
	State 984
	State 985
	State 986
	State 987
	State 988
	State 989
	State 990
	State 991
	State 992
	State 993
	State 994
	State 995
	State 996
	State 997
	State 998
	State 999
	State 1000
	State 1001
	State 1002
	State 1003
	State 1004
	State 1005
	State 1006
	State 1007
	State 1008
	State 1009
	State 1010
	State 1011
	State 1012
	State 1013
	State 1014
	State 1015
	State 1016
	State 1017
	State 1018
	State 1019
	State 1020
	State 1021
	State 1022
	State 1023
	State 1024
	State 1025
	State 1026
	State 1027
	State 1028
	State 1029
	State 1030
	State 1031
	State 1032
	State 1033
	State 1034
	State 1035
	State 1036
	State 1037
	State 1038
	State 1039
	State 1040
	State 1041
	State 1042
	State 1043
	State 1044
	State 1045
	State 1046
	State 1047
	State 1048
	State 1049
	State 1050
	State 1051
	State 1052
	State 1053
	State 1054
	State 1055
	State 1056
	State 1057
	State 1058
	State 1059
	State 1060
	State 1061
	State 1062
	State 1063
	State 1064
	State 1065
	State 1066
	State 1067
	State 1068
	State 1069
	State 1070
	State 1071
	State 1072
	State 1073
	State 1074
	State 1075
	State 1076
	State 1077
	State 1078
	State 1079
	State 1080
	State 1081
	State 1082
	State 1083
	State 1084
	State 1085
	State 1086
	State 1087
	State 1088
	State 1089
	State 1090
	State 1091
	State 1092
	State 1093
	State 1094
	State 1095
	State 1096
	State 1097
	State 1098
	State 1099
	State 1100
	State 1101
	State 1102
	State 1103
	State 1104
	State 1105
	State 1106
	State 1107
	State 1108
	State 1109
	State 1110
	State 1111
	State 1112
	State 1113
	State 1114
	State 1115
	State 1116
	State 1117
	State 1118
	State 1119
	State 1120
	State 1121
	State 1122
	State 1123
	State 1124
	State 1125
	State 1126
	State 1127
	State 1128
	State 1129
	State 1130
	State 1131
	State 1132
	State 1133
	State 1134
	State 1135
	State 1136
	State 1137
	State 1138
	State 1139
	State 1140
	State 1141
	State 1142
	State 1143
	State 1144
	State 1145
	State 1146
	State 1147
	State 1148
	State 1149
	State 1150
	State 1151
	State 1152
	State 1153
	State 1154
	State 1155
	State 1156
	State 1157
	State 1158
	State 1159
	State 1160
	State 1161
	State 1162
	State 1163
	State 1164
	State 1165
	State 1166
	State 1167
	State 1168
	State 1169
	State 1170
	State 1171
	State 1172
	State 1173
	State 1174
	State 1175
	State 1176
	State 1177
	State 1178
	State 1179
	State 1180
	State 1181
	State 1182
	State 1183
	State 1184
	State 1185
	State 1186
	State 1187
	State 1188
	State 1189
	State 1190
	State 1191
	State 1192
	State 1193
	State 1194
	State 1195
	State 1196
	State 1197
	State 1198
	State 1199
	State 1200
	State 1201
	State 1202
	State 1203
	State 1204
	State 1205
	State 1206
	State 1207
	State 1208
	State 1209
	State 1210
	State 1211
	State 1212
	State 1213
	State 1214
	State 1215
	State 1216
	State 1217
	State 1218
	State 1219
	State 1220
	State 1221
	State 1222
	State 1223
	State 1224
	State 1225
	State 1226
	State 1227
	State 1228
	State 1229
	State 1230
	State 1231
	State 1232
	State 1233
	State 1234
	State 1235
	State 1236
	State 1237
	State 1238
	State 1239
	State 1240
	State 1241
	State 1242
	State 1243
	State 1244
	State 1245
	State 1246
	State 1247
	State 1248
	State 1249
	State 1250
	State 1251
	State 1252
	State 1253
	State 1254
	State 1255
	State 1256
	State 1257
	State 1258
	State 1259
	State 1260
	State 1261
	State 1262
	State 1263
	State 1264
	State 1265
	State 1266
	State 1267
	State 1268
	State 1269
	State 1270
	State 1271
	State 1272
	State 1273
	State 1274
	State 1275
	State 1276
	State 1277
	State 1278
	State 1279
	State 1280
	State 1281
	State 1282
	State 1283
	State 1284
	State 1285
	State 1286
	State 1287
	State 1288
	State 1289
	State 1290
	State 1291
	State 1292
	State 1293
	State 1294
	State 1295
	State 1296
	State 1297
	State 1298
	State 1299
	State 1300
	State 1301
	State 1302
	State 1303
	State 1304
	State 1305
	State 1306
	State 1307
	State 1308
	State 1309
	State 1310
	State 1311
	State 1312
	State 1313
	State 1314
	State 1315
	State 1316
	State 1317
	State 1318
	State 1319
	State 1320
	State 1321
	State 1322
	State 1323
	State 1324
	State 1325
	State 1326
	State 1327
	State 1328
	State 1329
	State 1330
	State 1331
	State 1332
	State 1333
	State 1334
	State 1335
	State 1336
	State 1337
	State 1338
	State 1339
	State 1340
	State 1341
	State 1342
	State 1343
	State 1344
	State 1345
	State 1346
	State 1347
	State 1348
	State 1349
	State 1350
	State 1351
	State 1352
	State 1353
	State 1354
	State 1355
	State 1356
	State 1357
	State 1358
	State 1359
	State 1360
	State 1361
	State 1362
	State 1363
	State 1364
	State 1365
	State 1366
	State 1367
	State 1368
	State 1369
	State 1370
	State 1371
	State 1372
	State 1373
	State 1374
	State 1375
	State 1376
	State 1377
	State 1378
	State 1379
	State 1380
	State 1381
	State 1382
	State 1383
	State 1384
	State 1385
	State 1386
	State 1387
	State 1388
	State 1389
	State 1390
	State 1391
	State 1392
	State 1393
	State 1394
	State 1395
	State 1396
	State 1397
	State 1398
	State 1399
	State 1400
	State 1401
	State 1402
	State 1403
	State 1404
	State 1405
	State 1406
	State 1407
	State 1408
	State 1409
	State 1410
	State 1411
	State 1412
	State 1413
	State 1414
	State 1415
	State 1416
	State 1417
	State 1418
	State 1419
	State 1420
	State 1421
	State 1422
	State 1423
	State 1424
	State 1425
	State 1426
	State 1427
	State 1428
	State 1429
	State 1430
	State 1431
	State 1432
	State 1433
	State 1434
	State 1435
	State 1436
	State 1437
	State 1438
	State 1439
	State 1440
	State 1441
	State 1442
	State 1443
	State 1444
	State 1445
	State 1446
	State 1447
	State 1448
	State 1449
	State 1450
	State 1451
	State 1452
	State 1453
	State 1454
	State 1455
	State 1456
	State 1457
	State 1458
	State 1459
	State 1460
	State 1461
	State 1462
	State 1463
	State 1464
	State 1465
	State 1466
	State 1467
	State 1468
	State 1469
	State 1470
	State 1471
	State 1472
	State 1473
	State 1474
	State 1475
	State 1476
	State 1477
	State 1478
	State 1479
	State 1480
	State 1481
	State 1482
	State 1483
	State 1484
	State 1485
	State 1486
	State 1487
	State 1488
	State 1489
	State 1490
	State 1491
	State 1492
	State 1493
	State 1494
	State 1495
	State 1496
	State 1497
	State 1498
	State 1499
	State 1500
	State 1501
	State 1502
	State 1503
	State 1504
	State 1505
	State 1506
	State 1507
	State 1508
	State 1509
	State 1510
	State 1511
	State 1512
	State 1513
	State 1514
	State 1515
	State 1516
	State 1517
	State 1518
	State 1519
	State 1520
	State 1521
	State 1522
	State 1523
	State 1524
	State 1525
	State 1526
	State 1527
	State 1528
	State 1529
	State 1530
	State 1531
	State 1532
	State 1533
	State 1534
	State 1535
	State 1536
	State 1537
	State 1538
	State 1539
	State 1540
	State 1541
	State 1542
	State 1543
	State 1544
	State 1545
	State 1546
	State 1547
	State 1548
	State 1549
	State 1550
	State 1551
	State 1552
	State 1553
	State 1554
	State 1555
	State 1556
	State 1557
	State 1558
	State 1559
	State 1560
	State 1561
	State 1562
	State 1563
	State 1564
	State 1565
	State 1566
	State 1567
	State 1568
	State 1569
	State 1570
	State 1571
	State 1572
	State 1573
	State 1574
	State 1575
	State 1576
	State 1577
	State 1578
	State 1579
	State 1580
	State 1581
	State 1582
	State 1583
	State 1584
	State 1585
	State 1586
	State 1587
	State 1588
	State 1589
	State 1590
	State 1591
	State 1592
	State 1593
	State 1594
	State 1595
	State 1596
	State 1597
	State 1598
	State 1599
	State 1600
	State 1601
	State 1602
	State 1603
	State 1604
	State 1605
	State 1606
	State 1607
	State 1608
	State 1609
	State 1610
	State 1611
	State 1612
	State 1613
	State 1614
	State 1615
	State 1616
	State 1617
	State 1618
	State 1619
	State 1620
	State 1621
	State 1622
	State 1623
	State 1624
	State 1625
	State 1626
	State 1627
	State 1628
	State 1629
	State 1630
	State 1631
	State 1632
	State 1633
	State 1634
	State 1635
	State 1636
	State 1637
	State 1638
	State 1639
	State 1640
	State 1641
	State 1642
	State 1643
	State 1644
	State 1645
	State 1646
	State 1647
	State 1648
	State 1649
	State 1650
	State 1651
	State 1652
	State 1653
	State 1654
	State 1655
	State 1656
	State 1657
	State 1658
	State 1659
	State 1660
	State 1661
	State 1662
	State 1663
	State 1664
	State 1665
	State 1666
	State 1667
	State 1668
	State 1669
	State 1670
	State 1671
	State 1672
	State 1673
	State 1674
	State 1675
	State 1676
	State 1677
	State 1678
	State 1679
	State 1680
	State 1681
	State 1682
	State 1683
	State 1684
	State 1685
	State 1686
	State 1687
	State 1688
	State 1689
	State 1690
	State 1691
	State 1692
	State 1693
	State 1694
	State 1695
	State 1696
	State 1697
	State 1698
	State 1699
	State 1700
	State 1701
	State 1702
	State 1703
	State 1704
	State 1705
	State 1706
	State 1707
	State 1708
	State 1709
	State 1710
	State 1711
	State 1712
	State 1713
	State 1714
	State 1715
	State 1716
	State 1717
	State 1718
	State 1719
	State 1720
	State 1721
	State 1722
	State 1723
	State 1724
	State 1725
	State 1726
	State 1727
	State 1728
	State 1729
	State 1730
	State 1731
	State 1732
	State 1733
	State 1734
	State 1735
	State 1736
	State 1737
	State 1738
	State 1739
	State 1740
	State 1741
	State 1742
	State 1743
	State 1744
	State 1745
	State 1746
	State 1747
	State 1748
	State 1749
	State 1750
	State 1751
	State 1752
	State 1753
	State 1754
	State 1755
	State 1756
	State 1757
	State 1758
	State 1759
	State 1760
	State 1761
	State 1762
	State 1763
	State 1764
	State 1765
	State 1766
	State 1767
	State 1768
	State 1769
	State 1770
	State 1771
	State 1772
	State 1773
	State 1774
	State 1775
	State 1776
	State 1777
	State 1778
	State 1779
	State 1780
	State 1781
	State 1782
	State 1783
	State 1784
	State 1785
	State 1786
	State 1787
	State 1788
	State 1789
	State 1790
	State 1791
	State 1792
	State 1793
	State 1794
	State 1795
	State 1796
	State 1797
	State 1798
	State 1799
	State 1800
	State 1801
	State 1802
	State 1803
	State 1804
	State 1805
	State 1806
	State 1807
	State 1808
	State 1809
	State 1810
	State 1811
	State 1812
	State 1813
	State 1814
	State 1815
	State 1816
	State 1817
	State 1818
	State 1819
	State 1820
	State 1821
	State 1822
	State 1823
	State 1824
	State 1825
	State 1826
	State 1827
	State 1828
	State 1829
	State 1830
	State 1831
	State 1832
	State 1833
	State 1834
	State 1835
	State 1836
	State 1837
	State 1838
	State 1839
	State 1840
	State 1841
	State 1842


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
