library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.ALL;
entity Count64 is 
 port(clock:in std_logic;Y:out std_logic_vector(4 downto 0));
end entity Count64;
architecture behav of Count000 is
signal A:std_logic_vector(4 downto 0):="0000000";
begin
dff_reset_proc: process (clock,A)
begin
if(clock'event and (clock='1') and not ((A(6)='1') and (A(5)='0') and (A(4)='0')and (A(3)='0') and (A(2)='0') and (A(1)='0') and (A(0)='0'))) then
A <= A + "0000001";
end if ;
Y <= A;
end process dff_reset_proc;
end behav;

