============================================================
   Tang Dynasty, V5.6.53426
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/TD/bin/td.exe
   Built at =   19:26:25 Jun 10 2022
   Run by =     Teriia
   Run Date =   Fri Jun 24 22:04:06 2022

   Run on =     DESKTOP-ND05MAH
============================================================
RUN-1002 : start command "open_project SDRV4_0.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/APB/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/APB/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/apb_spi_master.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_apb_if.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_clkgen.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_controller.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_fifo.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_rx.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_tx.sv
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/APB_BDMAC.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/AddrCnt.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BDMA.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BeatCnt.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BeatDecoder.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/Buzzer.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BuzzerCtr.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/TuneDecoder.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/TunePWM.v
HDL-1007 : analyze verilog file ../../../rtl/FIFO_synq.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/apb.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/i2c.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/module_i2c.v
HDL-1007 : analyze verilog file ../../../rtl/Keyboard/APB_Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/Keyboard/KeyToCol.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/AHB_FIFO_Interface.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Block_ROM_init_data.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Block_ROM_init_sign.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Interface_9341.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/LCD_ini.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Printer.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Printer_ctr.v
HDL-1007 : analyze verilog file ../../../rtl/PWM.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM3.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS3.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v
HDL-5007 WARNING: macro 'TRN_IDLE' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(117)
HDL-5007 WARNING: macro 'TRN_BUSY' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(118)
HDL-5007 WARNING: macro 'TRN_NONSEQ' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(119)
HDL-5007 WARNING: macro 'TRN_SEQ' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(120)
HDL-5007 WARNING: macro 'BUR_SINGLE' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(123)
HDL-5007 WARNING: macro 'BUR_INCR' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(124)
HDL-5007 WARNING: macro 'BUR_WRAP4' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(125)
HDL-5007 WARNING: macro 'BUR_INCR4' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(126)
HDL-5007 WARNING: macro 'BUR_WRAP8' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(127)
HDL-5007 WARNING: macro 'BUR_INCR8' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(128)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx_default_slave.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM3.v
HDL-1007 : analyze verilog file ../../../rtl/SDR_Pad.v
HDL-1007 : undeclared symbol 'BDMAC_READY', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(693)
HDL-1007 : undeclared symbol 'clk_lock', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(1155)
HDL-1007 : undeclared symbol 'rstn', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(1220)
HDL-1007 : analyze verilog file ../../../rtl/SNR/SNR_interface.v
HDL-1007 : undeclared symbol 'apb_read', assumed default net type 'wire' in ../../../rtl/SNR/SNR_interface.v(23)
HDL-1007 : analyze verilog file ../../../rtl/SNR/SNR_reader.v
HDL-1007 : analyze verilog file ../../../rtl/Timer.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/APBTube.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/ClkDiv.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/DigSel.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/SSeg.v
HDL-1007 : analyze verilog file ../../../rtl/UART/cmsdk_apb_uart.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/differentiator01.v
HDL-1007 : analyze verilog file ../../../rtl/filter.v
HDL-1007 : analyze verilog file ../../../rtl/tune_detector/RSSI_interface.v
HDL-1007 : analyze verilog file ../../../rtl/tune_detector/RSSI_reader.v
HDL-1007 : analyze verilog file ../../../rtl/ip/ADC.v
HDL-1007 : analyze verilog file ../../../rtl/ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/ip/PLL.v(96)
HDL-1007 : analyze verilog file ../../../rtl/ethernet/CRC32_D8.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/Ethernet_RX.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/Ethernet_TX.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/UDP_ENET.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/apb_ethernet.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/ethernet.v
HDL-1007 : undeclared symbol 'clk', assumed default net type 'wire' in ../../../rtl/ethernet/ethernet.v(65)
HDL-1007 : analyze verilog file ../../../rtl/ethernet/gmii2rgmii.v
HDL-1007 : analyze verilog file ../../../rtl/ip/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/ip/iddr.v
HDL-1007 : analyze verilog file ../../../rtl/ip/oddr.v
RUN-1001 : Project manager successfully analyzed 76 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "elaborate -top SDR_Pad"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../../../rtl/SDR_Pad.v(117)
HDL-1007 : elaborate module SDR_Pad in ../../../rtl/SDR_Pad.v(1)
HDL-1007 : elaborate module cortexm0ds_logic in ../../../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module RealTankSoCBusMtx in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx.v(49)
HDL-1007 : elaborate module RealTankSoCBusIn in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(32)
HDL-1007 : elaborate module RealTankSoCBusDecS0 in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS0.v(36)
HDL-1007 : elaborate module RealTankSoCBusMtx_default_slave in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx_default_slave.v(31)
HDL-1007 : elaborate module RealTankSoCBusDecS1 in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS1.v(36)
HDL-1007 : elaborate module RealTankSoCBusDecS2 in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS2.v(36)
HDL-1007 : elaborate module RealTankSoCBusDecS3 in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS3.v(36)
HDL-1007 : elaborate module RealTankSoCBusOutM0 in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM0.v(35)
HDL-1007 : elaborate module RealTankSoCBusArbM0 in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM0.v(35)
HDL-1007 : elaborate module RealTankSoCBusOutM1 in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM1.v(38)
HDL-1007 : elaborate module RealTankSoCBusArbM1 in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM1.v(39)
HDL-1007 : elaborate module RealTankSoCBusOutM2 in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM2.v(38)
HDL-1007 : elaborate module RealTankSoCBusArbM2 in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM2.v(39)
HDL-1007 : elaborate module RealTankSoCBusOutM3 in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM3.v(38)
HDL-1007 : elaborate module RealTankSoCBusArbM3 in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM3.v(39)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESPS0' in ../../../rtl/SDR_Pad.v(281)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESPM2' in ../../../rtl/SDR_Pad.v(395)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESPM3' in ../../../rtl/SDR_Pad.v(414)
HDL-1007 : elaborate module cmsdk_ahb_to_apb(REGISTER_RDATA=0) in ../../../rtl/APB/cmsdk_ahb_to_apb.v(31)
HDL-1007 : elaborate module cmsdk_apb_slave_mux(PORT10_ENABLE=0,PORT11_ENABLE=0,PORT12_ENABLE=0,PORT13_ENABLE=0,PORT14_ENABLE=0,PORT15_ENABLE=0) in ../../../rtl/APB/cmsdk_apb_slave_mux.v(26)
HDL-1007 : elaborate module Buzzer(isAHB=0) in ../../../rtl/Buzzer/Buzzer.v(1)
HDL-1007 : elaborate module APB_BDMAC in ../../../rtl/Buzzer/APB_BDMAC.v(1)
HDL-1007 : elaborate module BuzzerCtr in ../../../rtl/Buzzer/BuzzerCtr.v(1)
HDL-1007 : elaborate module BDMA in ../../../rtl/Buzzer/BDMA.v(1)
HDL-1007 : elaborate module AddrCnt in ../../../rtl/Buzzer/AddrCnt.v(1)
HDL-1007 : elaborate module BeatCnt in ../../../rtl/Buzzer/BeatCnt.v(1)
HDL-1007 : elaborate module BeatDecoder in ../../../rtl/Buzzer/BeatDecoder.v(1)
HDL-1007 : elaborate module TuneDecoder in ../../../rtl/Buzzer/TuneDecoder.v(1)
HDL-1007 : elaborate module TunePWM in ../../../rtl/Buzzer/TunePWM.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../../../rtl/AHBlite_Block_RAM.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM(ADDR_WIDTH=10) in ../../../rtl/AHBlite_Block_RAM.v(1)
HDL-1007 : elaborate module Block_RAM in ../../../rtl/Block_RAM.v(1)
HDL-1007 : extracting RAM for identifier 'mem' in ../../../rtl/Block_RAM.v(12)
HDL-1007 : elaborate module Block_RAM(ADDR_WIDTH=10) in ../../../rtl/Block_RAM.v(1)
HDL-1007 : extracting RAM for identifier 'mem' in ../../../rtl/Block_RAM.v(12)
HDL-7007 CRITICAL-WARNING: illegal entry at D:/Project/anlogic/SDRV4_0/keil/code.hex:1025 for index 1024 in range [0:1023] in ../../../rtl/Block_RAM.v(16)
HDL-1007 : elaborate module APB_Keyboard in ../../../rtl/Keyboard/APB_Keyboard.v(1)
HDL-1007 : elaborate module KeyToCol in ../../../rtl/Keyboard/KeyToCol.v(1)
HDL-1007 : elaborate module AHB_FIFO_Interface in ../../../rtl/LCD_printer/AHB_FIFO_Interface.v(1)
HDL-1007 : elaborate module FIFO_synq(width=32,depth=5) in ../../../rtl/FIFO_synq.v(1)
HDL-1007 : extracting RAM for identifier 'mem' in ../../../rtl/FIFO_synq.v(9)
HDL-1007 : elaborate module Printer in ../../../rtl/LCD_printer/Printer.v(1)
HDL-1007 : elaborate module Printer_ctr in ../../../rtl/LCD_printer/Printer_ctr.v(1)
HDL-1007 : elaborate module LCD_ini in ../../../rtl/LCD_printer/LCD_ini.v(1)
HDL-1007 : elaborate module Block_ROM_init_data in ../../../rtl/LCD_printer/Block_ROM_init_data.v(1)
HDL-1007 : extracting RAM for identifier 'mem' in ../../../rtl/LCD_printer/Block_ROM_init_data.v(9)
HDL-5007 WARNING: net 'mem' does not have a driver in ../../../rtl/LCD_printer/Block_ROM_init_data.v(9)
HDL-1007 : elaborate module Block_ROM_init_sign in ../../../rtl/LCD_printer/Block_ROM_init_sign.v(1)
HDL-1007 : extracting RAM for identifier 'mem' in ../../../rtl/LCD_printer/Block_ROM_init_sign.v(9)
HDL-7007 CRITICAL-WARNING: entry size 4 at D:/Project/anlogic/SDRV4_0/rtl/LCD_printer/sign.hex:0 does not match memory width 1 in ../../../rtl/LCD_printer/Block_ROM_init_sign.v(13)
HDL-5007 WARNING: net 'mem' does not have a driver in ../../../rtl/LCD_printer/Block_ROM_init_sign.v(9)
HDL-1007 : elaborate module FIFO_synq(width=17,depth=4) in ../../../rtl/FIFO_synq.v(1)
HDL-1007 : extracting RAM for identifier 'mem' in ../../../rtl/FIFO_synq.v(9)
HDL-1007 : elaborate module Interface_9341 in ../../../rtl/LCD_printer/Interface_9341.v(1)
HDL-1007 : elaborate module Timer in ../../../rtl/Timer.v(1)
HDL-1007 : elaborate module cmsdk_apb_uart in ../../../rtl/UART/cmsdk_apb_uart.v(53)
HDL-1007 : elaborate module apb_spi_master in ../../../rtl/APB_SPI_MASTER/apb_spi_master.sv(13)
HDL-1007 : elaborate module spi_master_apb_if in ../../../rtl/APB_SPI_MASTER/spi_master_apb_if.sv(24)
HDL-1007 : elaborate module spi_master_fifo(BUFFER_DEPTH=10) in ../../../rtl/APB_SPI_MASTER/spi_master_fifo.sv(13)
HDL-1007 : elaborate module spi_master_controller in ../../../rtl/APB_SPI_MASTER/spi_master_controller.sv(15)
HDL-1007 : elaborate module spi_master_clkgen in ../../../rtl/APB_SPI_MASTER/spi_master_clkgen.sv(11)
HDL-1007 : elaborate module spi_master_tx in ../../../rtl/APB_SPI_MASTER/spi_master_tx.sv(11)
HDL-1007 : elaborate module spi_master_rx in ../../../rtl/APB_SPI_MASTER/spi_master_rx.sv(11)
HDL-1007 : elaborate module RSSI_APB_interface in ../../../rtl/tune_detector/RSSI_interface.v(1)
HDL-1007 : elaborate module RSSI_reader in ../../../rtl/tune_detector/RSSI_reader.v(1)
HDL-1007 : elaborate module SNR_APB_interface in ../../../rtl/SNR/SNR_interface.v(1)
HDL-1007 : elaborate module SNR_reader in ../../../rtl/SNR/SNR_reader.v(1)
HDL-1007 : elaborate module APBTube in ../../../rtl/Tube/APBTube.v(1)
HDL-1007 : elaborate module ClkDiv in ../../../rtl/Tube/ClkDiv.v(1)
HDL-1007 : elaborate module DigSel in ../../../rtl/Tube/DigSel.v(1)
HDL-1007 : elaborate module SSeg in ../../../rtl/Tube/SSeg.v(1)
HDL-1007 : elaborate module i2c in ../../../rtl/I2C/i2c.v(79)
HDL-1007 : elaborate module i2c_fifo in ../../../rtl/I2C/fifo.v(76)
HDL-1007 : extracting RAM for identifier 'mem' in ../../../rtl/I2C/fifo.v(90)
HDL-5007 WARNING: latch inferred for net 'w_counter[3]' in ../../../rtl/I2C/fifo.v(154)
HDL-1007 : elaborate module apb in ../../../rtl/I2C/apb.v(79)
HDL-1007 : elaborate module module_i2c in ../../../rtl/I2C/module_i2c.v(80)
HDL-1007 : elaborate module ADC in ../../../rtl/ip/ADC.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH4="ENABLE",CH6="ENABLE") in D:/TD/arch/eagle_macro.v(1073)
HDL-1007 : elaborate module PLL in ../../../rtl/ip/PLL.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=4,CLKC0_DIV=6,CLKC1_DIV=75,CLKC2_DIV=50,CLKC3_DIV=24,CLKC4_DIV=100,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=5,CLKC1_CPHASE=74,CLKC2_CPHASE=49,CLKC3_CPHASE=23,CLKC4_CPHASE=99,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in D:/TD/arch/eagle_macro.v(929)
HDL-1007 : elaborate module pwm in ../../../rtl/PWM.v(1)
HDL-1007 : elaborate module differentiator in ../../../rtl/differentiator01.v(1)
HDL-1007 : elaborate module filter in ../../../rtl/filter.v(1)
HDL-1007 : elaborate module apb_ethernet in ../../../rtl/ethernet/apb_ethernet.v(1)
HDL-1007 : elaborate module ethernet in ../../../rtl/ethernet/ethernet.v(1)
HDL-1007 : elaborate module UDP_ENET in ../../../rtl/ethernet/UDP_ENET.v(3)
HDL-1007 : elaborate module Ethernet_TX in ../../../rtl/ethernet/Ethernet_TX.v(4)
HDL-1007 : elaborate module CRC32_D8 in ../../../rtl/ethernet/CRC32_D8.v(19)
HDL-1007 : elaborate module Ethernet_RX in ../../../rtl/ethernet/Ethernet_RX.v(1)
HDL-5007 WARNING: actual bit length 10 differs from formal bit length 8 for port 'data_fifo2ENET' in ../../../rtl/ethernet/ethernet.v(51)
HDL-1007 : elaborate module fifo in ../../../rtl/ip/fifo.v(14)
HDL-1007 : elaborate module EG_LOGIC_RAMFIFO in D:/TD/arch/eagle_macro.v(792)
HDL-5007 WARNING: actual bit length 10 differs from formal bit length 8 for port 'di' in ../../../rtl/ethernet/ethernet.v(64)
HDL-5007 WARNING: actual bit length 10 differs from formal bit length 8 for port 'do' in ../../../rtl/ethernet/ethernet.v(68)
HDL-1007 : elaborate module Gmii_to_Rgmii in ../../../rtl/ethernet/gmii2rgmii.v(1)
HDL-1007 : elaborate module iddr in ../../../rtl/ip/iddr.v(14)
HDL-1007 : elaborate module EG_LOGIC_IDDR in D:/TD/arch/eagle_macro.v(76)
HDL-1007 : elaborate module oddr in ../../../rtl/ip/oddr.v(14)
HDL-1007 : elaborate module EG_LOGIC_ODDR in D:/TD/arch/eagle_macro.v(87)
HDL-5007 WARNING: net 'clk' does not have a driver in ../../../rtl/ethernet/ethernet.v(65)
HDL-5007 WARNING: net 'BDMAC_PREADY' does not have a driver in ../../../rtl/SDR_Pad.v(487)
HDL-5007 WARNING: net 'rstn' does not have a driver in ../../../rtl/SDR_Pad.v(1220)
HDL-5007 WARNING: input port 'spi_sdi0' remains unconnected for this instance in ../../../rtl/SDR_Pad.v(977)
HDL-5001 WARNING: Contains anonymous inst(s) and/or net(s) that have not been renamed
HDL-5001 WARNING: Contains anonymous inst(s) and/or net(s) that have not been renamed
HDL-5001 WARNING: Contains anonymous inst(s) and/or net(s) that have not been renamed
HDL-1200 : Current top model is SDR_Pad
HDL-1100 : Inferred 7 RAMs.
ARC-1002 : Mark IO location M12 as dedicate.
ARC-1002 : Mark IO location P12 as dedicate.
RUN-1003 : finish command "elaborate -top SDR_Pad" in  3.312747s wall, 2.953125s user + 0.250000s system = 3.203125s CPU (96.7%)

RUN-1004 : used memory is 267 MB, reserved memory is 240 MB, peak memory is 576 MB
RUN-1002 : start command "export_db SDRV4_0_elaborate.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SDRV4_0_elaborate.db" in  1.324221s wall, 1.734375s user + 0.093750s system = 1.828125s CPU (138.1%)

RUN-1004 : used memory is 271 MB, reserved memory is 250 MB, peak memory is 576 MB
RUN-1002 : start command "read_adc ../../../pin/pin_anlogic.adc"
RUN-1002 : start command "set_pin_assignment  clk_in   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_CS   LOCATION = C7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RS   LOCATION = D8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_WR   LOCATION = F7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RD   LOCATION = E7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RST   LOCATION = D6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_BL_CTR   LOCATION = F5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[0]   LOCATION = C6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[1]   LOCATION = C5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[2]   LOCATION = E6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[3]   LOCATION = C4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[4]   LOCATION = D5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[5]   LOCATION = B3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[6]   LOCATION = F6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[7]   LOCATION = B2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[8]   LOCATION = A2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[9]   LOCATION = B1; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[10]   LOCATION = C3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[11]   LOCATION = C1; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[12]   LOCATION = C2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[13]   LOCATION = E4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[14]   LOCATION = D3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[15]   LOCATION = E3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PWM_out   LOCATION = H11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD   LOCATION = F13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  TXD   LOCATION = F15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  BGM_sw   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CLK   LOCATION = M9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  MSI001_clk   LOCATION = R15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CS_0   LOCATION = P9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_SDO_0   LOCATION = N9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  pwm_start   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  speaker_out   LOCATION = N8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DIG[3]   LOCATION = A3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DIG[2]   LOCATION = A5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DIG[1]   LOCATION = B6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DIG[0]   LOCATION = C9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  A    LOCATION = A4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  B    LOCATION = A6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  C    LOCATION = B8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  D    LOCATION = E8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  E    LOCATION = A7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  F    LOCATION = B5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  G    LOCATION = A8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DP   LOCATION = C8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN8027_clk   LOCATION = T15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SDA   LOCATION = L8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SCL   LOCATION = P7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Audio_Lo   LOCATION = P8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  mic_in   LOCATION = P11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  out_switch   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  eneten   LOCATION = A10; IOSTANDARD = LVCMOS33; "
USR-8055 ERROR: Pin eneten is set to the same pad with BGM_sw.
USR-8168 ERROR: Line: 82, set_pin_assignment	{ eneten }	{ LOCATION = A10; IOSTANDARD = LVCMOS33; } is not a valid ADC command.
RUN-1002 : start command "backup_run_log run.log ../.logs/syn_1/td_20220624_220406.log"
