
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
 "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
  <title>[1/2] sparc64: Trim page tables for 8M hugepages - Patchwork</title>
  <link rel="stylesheet" type="text/css" href="/static/css/style.css"/>
  <script type="text/javascript" src="/static/js/common.js"></script>
  <script type="text/javascript" src="/static/js/jquery-1.10.1.min.js"></script>

 </head>
 <body>
  <div id="title">
  <h1 style="float: left;">
     <a
      href="/">Patchwork</a>
    [1/2] sparc64: Trim page tables for 8M hugepages</h1>
  <div id="auth">

     <a href="/user/login/">login</a>
     <br/>
     <a href="/register/">register</a>
     <br/>
     <a href="/mail/">mail settings</a>

   </div>
   <div style="clear: both;"></div>
  </div>
  <div id="nav">
   <div id="navleft">
   
    <strong>Project</strong>: LKML
     :
     <a href="/project/LKML/list/"
      >patches</a>
     :
     <a href="/project/LKML/"
      >project info</a>
    
     :
     <a href="/"
     >other projects</a>
     
    
   </div>
   <div id="navright">
    <a href="/help/about/">about</a>
   </div>
   <div style="clear: both"></div>
  </div>

  <div id="content">

<script language="JavaScript" type="text/javascript">
function toggle_headers(link_id, headers_id)
{
    var link = document.getElementById(link_id)
    var headers = document.getElementById(headers_id)

    var hidden = headers.style['display'] == 'none';

    if (hidden) {
        link.innerHTML = 'hide';
        headers.style['display'] = 'block';
    } else {
        link.innerHTML = 'show';
        headers.style['display'] = 'none';
    }

}
</script>

<table class="patchmeta">
 <tr>
  <th>Submitter</th>
  <td><a href="/project/LKML/list/?submitter=145751">Nitin Gupta</a></td>
 </tr>
 <tr>
  <th>Date</th>
  <td>June 23, 2016, 1:11 a.m.</td>
 </tr>
 <tr>
  <th>Message ID</th>
  <td>&lt;1466644374-58354-1-git-send-email-nitin.m.gupta@oracle.com&gt;</td>
 </tr>
 <tr>
  <th>Download</th>
  <td>
   <a href="/patch/9194299/mbox/"
   >mbox</a>
|
   <a href="/patch/9194299/raw/"
   >patch</a>

   </td>
 </tr>
 <tr>
  <th>Permalink</th>
  <td><a href="/patch/9194299/">/patch/9194299/</a>
 </tr>
  <tr>
   <th>State</th>
   <td>New</td>
  </tr>


 <tr>
  <th>Headers</th>
  <td><a id="togglepatchheaders"
   href="javascript:toggle_headers('togglepatchheaders', 'patchheaders')"
   >show</a>
   <div id="patchheaders" class="patchheaders" style="display:none;">
    <pre>Return-Path: &lt;linux-kernel-owner@kernel.org&gt;
Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org
	[172.30.200.125])
	by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id
	142C06075A for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Thu, 23 Jun 2016 01:14:02 +0000 (UTC)
Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 0348728418
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Thu, 23 Jun 2016 01:14:02 +0000 (UTC)
Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486)
	id E96A228425; Thu, 23 Jun 2016 01:14:01 +0000 (UTC)
X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on
	pdx-wl-mail.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-6.9 required=2.0 tests=BAYES_00, RCVD_IN_DNSWL_HI, 
	UNPARSEABLE_RELAY autolearn=ham version=3.3.1
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 2F2FD28418
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Thu, 23 Jun 2016 01:14:01 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1751954AbcFWBN4 (ORCPT
	&lt;rfc822;patchwork-LKML@patchwork.kernel.org&gt;);
	Wed, 22 Jun 2016 21:13:56 -0400
Received: from userp1040.oracle.com ([156.151.31.81]:48910 &quot;EHLO
	userp1040.oracle.com&quot; rhost-flags-OK-OK-OK-OK) by vger.kernel.org
	with ESMTP id S1750835AbcFWBNy (ORCPT
	&lt;rfc822;linux-kernel@vger.kernel.org&gt;);
	Wed, 22 Jun 2016 21:13:54 -0400
Received: from aserv0021.oracle.com (aserv0021.oracle.com [141.146.126.233])
	by userp1040.oracle.com (Sentrion-MTA-4.3.2/Sentrion-MTA-4.3.2)
	with ESMTP id u5N1D5d1001649
	(version=TLSv1 cipher=DHE-RSA-AES256-SHA bits=256 verify=OK);
	Thu, 23 Jun 2016 01:13:05 GMT
Received: from aserv0121.oracle.com (aserv0121.oracle.com [141.146.126.235])
	by aserv0021.oracle.com (8.13.8/8.13.8) with ESMTP id
	u5N1D4WA007998
	(version=TLSv1/SSLv3 cipher=DHE-RSA-AES256-SHA bits=256 verify=OK);
	Thu, 23 Jun 2016 01:13:04 GMT
Received: from abhmp0005.oracle.com (abhmp0005.oracle.com [141.146.116.11])
	by aserv0121.oracle.com (8.13.8/8.13.8) with ESMTP id
	u5N1D36g006746; Thu, 23 Jun 2016 01:13:03 GMT
Received: from ca-qasparc20.us.oracle.com (/10.147.24.73)
	by default (Oracle Beehive Gateway v4.0)
	with ESMTP ; Wed, 22 Jun 2016 18:13:02 -0700
From: Nitin Gupta &lt;nitin.m.gupta@oracle.com&gt;
To: &quot;David S. Miller&quot; &lt;davem@davemloft.net&gt;
Cc: Nitin Gupta &lt;nitin.m.gupta@oracle.com&gt;,
	&quot;David S. Miller&quot; &lt;davem@davemloft.net&gt;,
	Andrew Morton &lt;akpm@linux-foundation.org&gt;,
	&quot;Kirill A. Shutemov&quot; &lt;kirill.shutemov@linux.intel.com&gt;,
	Julian Calaby &lt;julian.calaby@gmail.com&gt;,
	&quot;Aneesh Kumar K.V&quot; &lt;aneesh.kumar@linux.vnet.ibm.com&gt;,
	Hugh Dickins &lt;hughd@google.com&gt;,
	Adam Buchbinder &lt;adam.buchbinder@gmail.com&gt;,
	Minchan Kim &lt;minchan@kernel.org&gt;, David Ahern &lt;david.ahern@oracle.com&gt;,
	Stephen Rothwell &lt;sfr@canb.auug.org.au&gt;,
	Sudeep Holla &lt;sudeep.holla@arm.com&gt;,
	Zhang Zhen &lt;zhenzhang.zhang@huawei.com&gt;,
	Chris Hyser &lt;chris.hyser@oracle.com&gt;,
	Khalid Aziz &lt;khalid.aziz@oracle.com&gt;, Toshi Kani &lt;toshi.kani@hpe.com&gt;,
	Tony Luck &lt;tony.luck@intel.com&gt;, sparclinux@vger.kernel.org,
	linux-kernel@vger.kernel.org
Subject: [PATCH 1/2] sparc64: Trim page tables for 8M hugepages
Date: Wed, 22 Jun 2016 18:11:41 -0700
Message-Id: &lt;1466644374-58354-1-git-send-email-nitin.m.gupta@oracle.com&gt;
X-Mailer: git-send-email 1.7.1
X-Source-IP: aserv0021.oracle.com [141.146.126.233]
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: &lt;linux-kernel.vger.kernel.org&gt;
X-Mailing-List: linux-kernel@vger.kernel.org
X-Virus-Scanned: ClamAV using ClamSMTP
</pre>
   </div>
  </td>
 </tr>
</table>

<div class="patchforms">





 <div style="clear: both;">
 </div>
</div>



<h2>Comments</h2>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=145751">Nitin Gupta</a> - June 23, 2016, 1:11 a.m.</div>
<pre class="content">
For PMD aligned (8M) hugepages, we currently allocate
all four page table levels which is wasteful. We now
allocate till PMD level only which saves memory usage
from page tables.

Orabug: 22630259
<span class="signed-off-by">
Signed-off-by: Nitin Gupta &lt;nitin.m.gupta@oracle.com&gt;</span>
---
 arch/sparc/include/asm/pgtable_64.h |  7 +++-
 arch/sparc/include/asm/tsb.h        |  2 +-
 arch/sparc/mm/fault_64.c            |  4 +--
 arch/sparc/mm/hugetlbpage.c         | 68 ++++++++-----------------------------
 arch/sparc/mm/init_64.c             |  5 ++-
 5 files changed, 27 insertions(+), 59 deletions(-)
</pre>
</div>



<h2>Patch</h2>
<div class="patch">
<pre class="content">
<span class="p_header">diff --git a/arch/sparc/include/asm/pgtable_64.h b/arch/sparc/include/asm/pgtable_64.h</span>
<span class="p_header">index e7d8280..1fb317f 100644</span>
<span class="p_header">--- a/arch/sparc/include/asm/pgtable_64.h</span>
<span class="p_header">+++ b/arch/sparc/include/asm/pgtable_64.h</span>
<span class="p_chunk">@@ -395,7 +395,7 @@</span> <span class="p_context"> static inline unsigned long __pte_huge_mask(void)</span>
 
 static inline pte_t pte_mkhuge(pte_t pte)
 {
<span class="p_del">-	return __pte(pte_val(pte) | __pte_huge_mask());</span>
<span class="p_add">+	return __pte(pte_val(pte) | _PAGE_PMD_HUGE | __pte_huge_mask());</span>
 }
 
 static inline bool is_hugetlb_pte(pte_t pte)
<span class="p_chunk">@@ -403,6 +403,11 @@</span> <span class="p_context"> static inline bool is_hugetlb_pte(pte_t pte)</span>
 	return !!(pte_val(pte) &amp; __pte_huge_mask());
 }
 
<span class="p_add">+static inline bool is_hugetlb_pmd(pmd_t pmd)</span>
<span class="p_add">+{</span>
<span class="p_add">+	return !!(pmd_val(pmd) &amp; _PAGE_PMD_HUGE);</span>
<span class="p_add">+}</span>
<span class="p_add">+</span>
 #ifdef CONFIG_TRANSPARENT_HUGEPAGE
 static inline pmd_t pmd_mkhuge(pmd_t pmd)
 {
<span class="p_header">diff --git a/arch/sparc/include/asm/tsb.h b/arch/sparc/include/asm/tsb.h</span>
<span class="p_header">index c6a155c..32258e0 100644</span>
<span class="p_header">--- a/arch/sparc/include/asm/tsb.h</span>
<span class="p_header">+++ b/arch/sparc/include/asm/tsb.h</span>
<span class="p_chunk">@@ -203,7 +203,7 @@</span> <span class="p_context"> extern struct tsb_phys_patch_entry __tsb_phys_patch, __tsb_phys_patch_end;</span>
 	 * We have to propagate the 4MB bit of the virtual address
 	 * because we are fabricating 8MB pages using 4MB hw pages.
 	 */
<span class="p_del">-#ifdef CONFIG_TRANSPARENT_HUGEPAGE</span>
<span class="p_add">+#if defined(CONFIG_HUGETLB_PAGE) || defined(CONFIG_TRANSPARENT_HUGEPAGE)</span>
 #define USER_PGTABLE_CHECK_PMD_HUGE(VADDR, REG1, REG2, FAIL_LABEL, PTE_LABEL) \
 	brz,pn		REG1, FAIL_LABEL;		\
 	 sethi		%uhi(_PAGE_PMD_HUGE), REG2;	\
<span class="p_header">diff --git a/arch/sparc/mm/fault_64.c b/arch/sparc/mm/fault_64.c</span>
<span class="p_header">index cb841a3..ff3f9f9 100644</span>
<span class="p_header">--- a/arch/sparc/mm/fault_64.c</span>
<span class="p_header">+++ b/arch/sparc/mm/fault_64.c</span>
<span class="p_chunk">@@ -111,8 +111,8 @@</span> <span class="p_context"> static unsigned int get_user_insn(unsigned long tpc)</span>
 	if (pmd_none(*pmdp) || unlikely(pmd_bad(*pmdp)))
 		goto out_irq_enable;
 
<span class="p_del">-#ifdef CONFIG_TRANSPARENT_HUGEPAGE</span>
<span class="p_del">-	if (pmd_trans_huge(*pmdp)) {</span>
<span class="p_add">+#if defined(CONFIG_HUGETLB_PAGE) || defined(CONFIG_TRANSPARENT_HUGEPAGE)</span>
<span class="p_add">+	if (is_hugetlb_pmd(*pmdp)) {</span>
 		pa  = pmd_pfn(*pmdp) &lt;&lt; PAGE_SHIFT;
 		pa += tpc &amp; ~HPAGE_MASK;
 
<span class="p_header">diff --git a/arch/sparc/mm/hugetlbpage.c b/arch/sparc/mm/hugetlbpage.c</span>
<span class="p_header">index ba52e64..cafb5ca 100644</span>
<span class="p_header">--- a/arch/sparc/mm/hugetlbpage.c</span>
<span class="p_header">+++ b/arch/sparc/mm/hugetlbpage.c</span>
<span class="p_chunk">@@ -131,23 +131,13 @@</span> <span class="p_context"> pte_t *huge_pte_alloc(struct mm_struct *mm,</span>
 {
 	pgd_t *pgd;
 	pud_t *pud;
<span class="p_del">-	pmd_t *pmd;</span>
 	pte_t *pte = NULL;
 
<span class="p_del">-	/* We must align the address, because our caller will run</span>
<span class="p_del">-	 * set_huge_pte_at() on whatever we return, which writes out</span>
<span class="p_del">-	 * all of the sub-ptes for the hugepage range.  So we have</span>
<span class="p_del">-	 * to give it the first such sub-pte.</span>
<span class="p_del">-	 */</span>
<span class="p_del">-	addr &amp;= HPAGE_MASK;</span>
<span class="p_del">-</span>
 	pgd = pgd_offset(mm, addr);
 	pud = pud_alloc(mm, pgd, addr);
<span class="p_del">-	if (pud) {</span>
<span class="p_del">-		pmd = pmd_alloc(mm, pud, addr);</span>
<span class="p_del">-		if (pmd)</span>
<span class="p_del">-			pte = pte_alloc_map(mm, pmd, addr);</span>
<span class="p_del">-	}</span>
<span class="p_add">+	if (pud)</span>
<span class="p_add">+		pte = (pte_t *)pmd_alloc(mm, pud, addr);</span>
<span class="p_add">+</span>
 	return pte;
 }
 
<span class="p_chunk">@@ -155,19 +145,13 @@</span> <span class="p_context"> pte_t *huge_pte_offset(struct mm_struct *mm, unsigned long addr)</span>
 {
 	pgd_t *pgd;
 	pud_t *pud;
<span class="p_del">-	pmd_t *pmd;</span>
 	pte_t *pte = NULL;
 
<span class="p_del">-	addr &amp;= HPAGE_MASK;</span>
<span class="p_del">-</span>
 	pgd = pgd_offset(mm, addr);
 	if (!pgd_none(*pgd)) {
 		pud = pud_offset(pgd, addr);
<span class="p_del">-		if (!pud_none(*pud)) {</span>
<span class="p_del">-			pmd = pmd_offset(pud, addr);</span>
<span class="p_del">-			if (!pmd_none(*pmd))</span>
<span class="p_del">-				pte = pte_offset_map(pmd, addr);</span>
<span class="p_del">-		}</span>
<span class="p_add">+		if (!pud_none(*pud))</span>
<span class="p_add">+			pte = (pte_t *)pmd_offset(pud, addr);</span>
 	}
 	return pte;
 }
<span class="p_chunk">@@ -175,67 +159,43 @@</span> <span class="p_context"> pte_t *huge_pte_offset(struct mm_struct *mm, unsigned long addr)</span>
 void set_huge_pte_at(struct mm_struct *mm, unsigned long addr,
 		     pte_t *ptep, pte_t entry)
 {
<span class="p_del">-	int i;</span>
<span class="p_del">-	pte_t orig[2];</span>
<span class="p_del">-	unsigned long nptes;</span>
<span class="p_add">+	pte_t orig;</span>
 
 	if (!pte_present(*ptep) &amp;&amp; pte_present(entry))
 		mm-&gt;context.huge_pte_count++;
 
 	addr &amp;= HPAGE_MASK;
<span class="p_del">-</span>
<span class="p_del">-	nptes = 1 &lt;&lt; HUGETLB_PAGE_ORDER;</span>
<span class="p_del">-	orig[0] = *ptep;</span>
<span class="p_del">-	orig[1] = *(ptep + nptes / 2);</span>
<span class="p_del">-	for (i = 0; i &lt; nptes; i++) {</span>
<span class="p_del">-		*ptep = entry;</span>
<span class="p_del">-		ptep++;</span>
<span class="p_del">-		addr += PAGE_SIZE;</span>
<span class="p_del">-		pte_val(entry) += PAGE_SIZE;</span>
<span class="p_del">-	}</span>
<span class="p_add">+	orig = *ptep;</span>
<span class="p_add">+	*ptep = entry;</span>
 
 	/* Issue TLB flush at REAL_HPAGE_SIZE boundaries */
<span class="p_del">-	addr -= REAL_HPAGE_SIZE;</span>
<span class="p_del">-	ptep -= nptes / 2;</span>
<span class="p_del">-	maybe_tlb_batch_add(mm, addr, ptep, orig[1], 0);</span>
<span class="p_del">-	addr -= REAL_HPAGE_SIZE;</span>
<span class="p_del">-	ptep -= nptes / 2;</span>
<span class="p_del">-	maybe_tlb_batch_add(mm, addr, ptep, orig[0], 0);</span>
<span class="p_add">+	maybe_tlb_batch_add(mm, addr, ptep, orig, 0);</span>
<span class="p_add">+	maybe_tlb_batch_add(mm, addr + REAL_HPAGE_SIZE, ptep, orig, 0);</span>
 }
 
 pte_t huge_ptep_get_and_clear(struct mm_struct *mm, unsigned long addr,
 			      pte_t *ptep)
 {
 	pte_t entry;
<span class="p_del">-	int i;</span>
<span class="p_del">-	unsigned long nptes;</span>
 
 	entry = *ptep;
 	if (pte_present(entry))
 		mm-&gt;context.huge_pte_count--;
 
 	addr &amp;= HPAGE_MASK;
<span class="p_del">-	nptes = 1 &lt;&lt; HUGETLB_PAGE_ORDER;</span>
<span class="p_del">-	for (i = 0; i &lt; nptes; i++) {</span>
<span class="p_del">-		*ptep = __pte(0UL);</span>
<span class="p_del">-		addr += PAGE_SIZE;</span>
<span class="p_del">-		ptep++;</span>
<span class="p_del">-	}</span>
<span class="p_add">+	*ptep = __pte(0UL);</span>
 
 	/* Issue TLB flush at REAL_HPAGE_SIZE boundaries */
<span class="p_del">-	addr -= REAL_HPAGE_SIZE;</span>
<span class="p_del">-	ptep -= nptes / 2;</span>
<span class="p_del">-	maybe_tlb_batch_add(mm, addr, ptep, entry, 0);</span>
<span class="p_del">-	addr -= REAL_HPAGE_SIZE;</span>
<span class="p_del">-	ptep -= nptes / 2;</span>
 	maybe_tlb_batch_add(mm, addr, ptep, entry, 0);
<span class="p_add">+	maybe_tlb_batch_add(mm, addr + REAL_HPAGE_SIZE, ptep, entry, 0);</span>
 
 	return entry;
 }
 
 int pmd_huge(pmd_t pmd)
 {
<span class="p_del">-	return 0;</span>
<span class="p_add">+	return !pmd_none(pmd) &amp;&amp;</span>
<span class="p_add">+		(pmd_val(pmd) &amp; (_PAGE_VALID|_PAGE_PMD_HUGE)) != _PAGE_VALID;</span>
 }
 
 int pud_huge(pud_t pud)
<span class="p_header">diff --git a/arch/sparc/mm/init_64.c b/arch/sparc/mm/init_64.c</span>
<span class="p_header">index 14bb0d5..2d94fed 100644</span>
<span class="p_header">--- a/arch/sparc/mm/init_64.c</span>
<span class="p_header">+++ b/arch/sparc/mm/init_64.c</span>
<span class="p_chunk">@@ -346,9 +346,12 @@</span> <span class="p_context"> void update_mmu_cache(struct vm_area_struct *vma, unsigned long address, pte_t *</span>
 	spin_lock_irqsave(&amp;mm-&gt;context.lock, flags);
 
 #if defined(CONFIG_HUGETLB_PAGE) || defined(CONFIG_TRANSPARENT_HUGEPAGE)
<span class="p_del">-	if (mm-&gt;context.huge_pte_count &amp;&amp; is_hugetlb_pte(pte))</span>
<span class="p_add">+	if (mm-&gt;context.huge_pte_count &amp;&amp; is_hugetlb_pte(pte)) {</span>
<span class="p_add">+		/* We are fabricating 8MB pages using 4MB real hw pages.  */</span>
<span class="p_add">+		pte_val(pte) |= (address &amp; (1UL &lt;&lt; REAL_HPAGE_SHIFT));</span>
 		__update_mmu_tsb_insert(mm, MM_TSB_HUGE, REAL_HPAGE_SHIFT,
 					address, pte_val(pte));
<span class="p_add">+	}</span>
 	else
 #endif
 		__update_mmu_tsb_insert(mm, MM_TSB_BASE, PAGE_SHIFT,

</pre>
</div>




  </div>
  <div id="footer">
   <a href="http://jk.ozlabs.org/projects/patchwork/">patchwork</a>
   patch tracking system
  </div>
 </body>
</html>



