
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035392                       # Number of seconds simulated
sim_ticks                                 35391652773                       # Number of ticks simulated
final_tick                               563307909432                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 271815                       # Simulator instruction rate (inst/s)
host_op_rate                                   352173                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2989716                       # Simulator tick rate (ticks/s)
host_mem_usage                               16906128                       # Number of bytes of host memory used
host_seconds                                 11837.80                       # Real time elapsed on the host
sim_insts                                  3217689779                       # Number of instructions simulated
sim_ops                                    4168957249                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1097088                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1763712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       712960                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3579008                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1536                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1510144                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1510144                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           12                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8571                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13779                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         5570                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 27961                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11798                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11798                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        43400                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     30998496                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        54250                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     49834124                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        50633                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     20144863                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               101125766                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        43400                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        54250                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        50633                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             148284                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          42669496                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               42669496                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          42669496                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        43400                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     30998496                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        54250                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     49834124                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        50633                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     20144863                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              143795262                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84872070                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31063635                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25263345                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2076178                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13188807                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12243627                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3192420                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91329                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     34354838                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             169626836                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31063635                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15436047                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             35633224                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10650510                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5252099                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           42                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16786333                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       821782                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83779297                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.494441                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.300577                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48146073     57.47%     57.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1912316      2.28%     59.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2488603      2.97%     62.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3781950      4.51%     67.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3667219      4.38%     71.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2793358      3.33%     74.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1655741      1.98%     76.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2495248      2.98%     79.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        16838789     20.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83779297                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.366005                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.998618                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        35496540                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5136663                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34339544                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       267689                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8538855                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5272517                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          288                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202918527                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1337                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8538855                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        37363322                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1017197                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1383722                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         32696641                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2779555                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197037224                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          722                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1199884                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       873864                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           16                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    274524836                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    917639161                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    917639161                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170749012                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       103775741                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        41864                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23669                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7861253                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18258477                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9682845                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       187843                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3416561                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183147812                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39779                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147544674                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       272084                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     59535995                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    181056093                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6443                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83779297                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.761111                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.896242                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     28927558     34.53%     34.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18477391     22.05%     56.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12006483     14.33%     70.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8097215      9.66%     80.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7594270      9.06%     89.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4055687      4.84%     94.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2981634      3.56%     98.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       895119      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       743940      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83779297                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         724303     69.27%     69.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             7      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        149724     14.32%     83.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       171543     16.41%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    122788763     83.22%     83.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2083703      1.41%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14558691      9.87%     94.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8096848      5.49%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147544674                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.738436                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1045577                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007087                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    380186298                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    242724423                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143395044                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     148590251                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       499308                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      6990543                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2210                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          877                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2460396                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked           86                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8538855                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         593782                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        97780                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183187596                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1191463                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18258477                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9682845                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        23111                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         73952                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          877                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1270672                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1169688                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2440360                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    144706560                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13702589                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2838106                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21618531                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20268573                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7915942                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.704996                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143432871                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143395044                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92123482                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        258736823                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.689543                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356051                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904423                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     60283356                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2110482                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75240442                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.633489                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.152058                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28851859     38.35%     38.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21703276     28.85%     67.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      7977255     10.60%     77.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4572120      6.08%     83.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3825408      5.08%     88.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1921583      2.55%     91.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1845132      2.45%     93.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       800534      1.06%     95.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3743275      4.98%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75240442                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904423                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490372                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267928                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781810                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507803                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3743275                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           254684946                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          374918915                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32770                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1092773                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.848721                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.848721                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.178244                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.178244                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       651173918                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      198067733                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      187425706                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84872070                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30992486                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27104004                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1964134                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15500252                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14905093                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2226587                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        61949                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36561013                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             172517725                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30992486                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17131680                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35505413                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9639549                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4073871                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         18023369                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       779782                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83804567                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.369173                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.172240                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48299154     57.63%     57.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1755711      2.10%     59.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3214607      3.84%     63.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3019993      3.60%     67.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4973847      5.94%     73.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5183199      6.18%     79.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1227482      1.46%     80.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          918265      1.10%     81.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15212309     18.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83804567                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.365167                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.032680                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37711382                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3936833                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34360502                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       137224                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7658622                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3364731                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5644                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     192973313                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1356                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7658622                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39293587                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1314568                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       453001                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32900710                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2184069                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     187894272                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           25                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        749497                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       876752                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    249444419                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    855216753                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    855216753                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    162346454                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        87097874                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22089                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10813                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5857621                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     28940034                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6278627                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       104508                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2163571                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         177830220                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21611                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150113452                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       198801                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53321172                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    146406338                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83804567                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.791232                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.840213                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28903408     34.49%     34.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15632998     18.65%     53.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13698435     16.35%     69.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8369369      9.99%     79.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8754202     10.45%     89.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5154448      6.15%     96.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2271128      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       604971      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       415608      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83804567                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         589809     66.37%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        189500     21.32%     87.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       109374     12.31%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    117719098     78.42%     78.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1181101      0.79%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10798      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25872181     17.24%     96.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5330274      3.55%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150113452                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.768703                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             888683                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005920                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    385118951                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    231173472                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145222439                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151002135                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       366491                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8254015                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          870                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          469                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1536213                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7658622                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         691070                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        62030                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    177851834                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       206424                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     28940034                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6278627                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10813                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33289                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          211                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          469                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1048621                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1154548                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2203169                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147312183                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24868941                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2801265                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30070515                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22266476                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5201574                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.735697                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145384507                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145222439                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89217260                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        217636641                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.711075                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.409937                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    109098833                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    123911942                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     53940547                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21596                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1969327                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76145945                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.627295                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.321331                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     34929991     45.87%     45.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16172562     21.24%     67.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9055618     11.89%     79.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3063573      4.02%     83.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2937558      3.86%     86.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1228214      1.61%     88.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3283150      4.31%     92.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       955009      1.25%     94.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4520270      5.94%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76145945                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    109098833                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     123911942                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25428422                       # Number of memory references committed
system.switch_cpus1.commit.loads             20686011                       # Number of loads committed
system.switch_cpus1.commit.membars              10798                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19406335                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108161989                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1673277                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4520270                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           249478164                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          363370200                       # The number of ROB writes
system.switch_cpus1.timesIdled                  30685                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1067503                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          109098833                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            123911942                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    109098833                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.777937                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.777937                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.285450                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.285450                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       681523525                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      190313746                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      198979413                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21596                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                84872070                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31416716                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25615079                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2099502                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13057267                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12251714                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3383912                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        92657                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31411471                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             172555514                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31416716                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15635626                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             38308230                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11157662                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5193714                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15505587                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1018555                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     83945749                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.547139                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.295757                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        45637519     54.37%     54.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2533636      3.02%     57.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4716938      5.62%     63.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4721725      5.62%     68.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2925091      3.48%     72.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2336254      2.78%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1458605      1.74%     76.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1372297      1.63%     78.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18243684     21.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     83945749                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.370166                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.033125                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32752061                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5135014                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36801866                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       226127                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9030670                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5312905                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1681                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     207014529                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         8440                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9030670                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        35128559                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         992377                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       889980                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34606161                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3297992                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     199638101                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1370893                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1009671                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    280411267                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    931279173                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    931279173                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    173240233                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       107171021                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35539                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17058                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9186001                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18463830                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9429494                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       117305                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3298528                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         188175856                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34116                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        149848845                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       295830                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     63706915                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    194824183                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     83945749                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.785068                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.897372                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28634859     34.11%     34.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18261452     21.75%     55.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12112716     14.43%     70.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7923601      9.44%     79.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8337685      9.93%     89.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4016043      4.78%     94.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3195492      3.81%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       723957      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       739944      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     83945749                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         934928     72.49%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        178791     13.86%     86.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       176083     13.65%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    125350910     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2012610      1.34%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17058      0.01%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14490728      9.67%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7977539      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     149848845                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.765585                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1289802                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008607                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    385229071                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    251917218                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    146417875                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     151138647                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       466672                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7170161                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1908                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          332                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2274950                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9030670                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         513403                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        89407                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    188209973                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       372324                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18463830                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9429494                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17058                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         70119                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          332                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1309410                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1168765                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2478175                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    147864820                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13828925                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1984025                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21618168                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20967372                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7789243                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.742208                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             146463799                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            146417875                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93315713                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        267799302                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.725160                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348454                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    100894525                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124231036                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     63979326                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34116                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2123435                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     74915079                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.658291                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.150344                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28295955     37.77%     37.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21045491     28.09%     65.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8741149     11.67%     77.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4358769      5.82%     83.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4351157      5.81%     89.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1758570      2.35%     91.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1768254      2.36%     93.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       945934      1.26%     95.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3649800      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     74915079                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    100894525                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124231036                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18448210                       # Number of memory references committed
system.switch_cpus2.commit.loads             11293666                       # Number of loads committed
system.switch_cpus2.commit.membars              17058                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17931336                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        111922778                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2562313                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3649800                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           259475641                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          385457371                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32400                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 926321                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          100894525                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124231036                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    100894525                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.841196                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.841196                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.188784                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.188784                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       664198060                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      203424098                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      190167286                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34116                       # number of misc regfile writes
system.l2.replacements                          27963                       # number of replacements
system.l2.tagsinuse                      32767.969941                       # Cycle average of tags in use
system.l2.total_refs                           872431                       # Total number of references to valid blocks.
system.l2.sampled_refs                          60731                       # Sample count of references to valid blocks.
system.l2.avg_refs                          14.365497                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1020.595828                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.984259                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   4022.363968                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.377087                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   6471.154938                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     11.546716                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2647.315192                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           6222.152632                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           7445.058826                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4904.420494                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.031146                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000305                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.122753                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000408                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.197484                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000352                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.080790                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.189885                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.227205                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.149671                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        43683                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        40272                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        33628                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  117583                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            44948                       # number of Writeback hits
system.l2.Writeback_hits::total                 44948                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        43683                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        40272                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        33628                       # number of demand (read+write) hits
system.l2.demand_hits::total                   117583                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        43683                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        40272                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        33628                       # number of overall hits
system.l2.overall_hits::total                  117583                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           12                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         8564                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        13779                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         5570                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 27954                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   7                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           12                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         8571                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        13779                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         5570                       # number of demand (read+write) misses
system.l2.demand_misses::total                  27961                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           12                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         8571                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        13779                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         5570                       # number of overall misses
system.l2.overall_misses::total                 27961                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       564482                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    450341887                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       635675                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    731255469                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       654397                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    310408340                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1493860250                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       377296                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        377296                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       564482                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    450719183                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       635675                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    731255469                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       654397                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    310408340                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1494237546                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       564482                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    450719183                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       635675                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    731255469                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       654397                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    310408340                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1494237546                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        52247                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        54051                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        39198                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              145537                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        44948                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             44948                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            7                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 7                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           12                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        52254                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        54051                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        39198                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               145544                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           12                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        52254                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        54051                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        39198                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              145544                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.163914                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.254926                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.142099                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.192075                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.164026                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.254926                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.142099                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.192114                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.164026                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.254926                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.142099                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.192114                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 47040.166667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 52585.460883                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 42378.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 53070.285870                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 46742.642857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 55728.606822                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53439.945983                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 53899.428571                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53899.428571                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 47040.166667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 52586.534010                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 42378.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 53070.285870                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 46742.642857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 55728.606822                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53440.061014                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 47040.166667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 52586.534010                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 42378.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 53070.285870                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 46742.642857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 55728.606822                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53440.061014                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                11798                       # number of writebacks
system.l2.writebacks::total                     11798                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           12                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         8564                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        13779                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         5570                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            27954                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            7                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              7                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         8571                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        13779                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         5570                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             27961                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         8571                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        13779                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         5570                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            27961                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       494408                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    400572950                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       547222                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    651326711                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       574102                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    278276041                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1331791434                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       336577                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       336577                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       494408                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    400909527                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       547222                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    651326711                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       574102                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    278276041                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1332128011                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       494408                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    400909527                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       547222                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    651326711                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       574102                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    278276041                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1332128011                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.163914                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.254926                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.142099                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.192075                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.164026                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.254926                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.142099                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.192114                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.164026                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.254926                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.142099                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.192114                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 41200.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 46774.048342                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 36481.466667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 47269.519631                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 41007.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 49959.791921                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 47642.249195                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 48082.428571                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 48082.428571                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 41200.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 46775.116906                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 36481.466667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 47269.519631                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 41007.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 49959.791921                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47642.359393                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 41200.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 46775.116906                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 36481.466667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 47269.519631                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 41007.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 49959.791921                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47642.359393                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               494.997012                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016793935                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2054129.161616                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    11.997012                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.019226                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.793264                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16786318                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16786318                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16786318                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16786318                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16786318                       # number of overall hits
system.cpu0.icache.overall_hits::total       16786318                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       737133                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       737133                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       737133                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       737133                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       737133                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       737133                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16786333                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16786333                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16786333                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16786333                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16786333                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16786333                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 49142.200000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 49142.200000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 49142.200000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 49142.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 49142.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 49142.200000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           12                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           12                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           12                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           12                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           12                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       577822                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       577822                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       577822                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       577822                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       577822                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       577822                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 48151.833333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 48151.833333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 48151.833333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 48151.833333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 48151.833333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 48151.833333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52254                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               173616259                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52510                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3306.346582                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.272692                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.727308                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911221                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088779                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10423639                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10423639                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7185166                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7185166                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17616                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17616                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17608805                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17608805                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17608805                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17608805                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       133167                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       133167                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2936                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2936                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       136103                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        136103                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       136103                       # number of overall misses
system.cpu0.dcache.overall_misses::total       136103                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4347499225                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4347499225                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    171049854                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    171049854                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4518549079                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4518549079                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4518549079                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4518549079                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10556806                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10556806                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17616                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17616                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17744908                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17744908                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17744908                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17744908                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012614                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012614                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000408                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000408                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007670                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007670                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007670                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007670                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 32646.971284                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32646.971284                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 58259.487057                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 58259.487057                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 33199.481856                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 33199.481856                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 33199.481856                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 33199.481856                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       311381                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 28307.363636                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        23888                       # number of writebacks
system.cpu0.dcache.writebacks::total            23888                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        80920                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        80920                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         2929                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2929                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        83849                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        83849                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        83849                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        83849                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52247                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52247                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            7                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52254                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52254                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52254                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52254                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    843469258                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    843469258                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       407471                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       407471                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    843876729                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    843876729                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    843876729                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    843876729                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004949                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004949                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002945                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002945                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002945                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002945                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 16143.879228                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16143.879228                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 58210.142857                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 58210.142857                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 16149.514468                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16149.514468                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 16149.514468                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16149.514468                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.996546                       # Cycle average of tags in use
system.cpu1.icache.total_refs               926009275                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1708504.197417                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.996546                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024033                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868584                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18023353                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18023353                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18023353                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18023353                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18023353                       # number of overall hits
system.cpu1.icache.overall_hits::total       18023353                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       732861                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       732861                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       732861                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       732861                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       732861                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       732861                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18023369                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18023369                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18023369                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18023369                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18023369                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18023369                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 45803.812500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 45803.812500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 45803.812500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 45803.812500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 45803.812500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 45803.812500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       658960                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       658960                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       658960                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       658960                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       658960                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       658960                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 43930.666667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 43930.666667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 43930.666667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 43930.666667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 43930.666667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 43930.666667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 54051                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               231634871                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54307                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4265.285709                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   213.133592                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    42.866408                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.832553                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.167447                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22590010                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22590010                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4720795                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4720795                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10815                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10815                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10798                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10798                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27310805                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27310805                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27310805                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27310805                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       166522                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       166522                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       166522                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        166522                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       166522                       # number of overall misses
system.cpu1.dcache.overall_misses::total       166522                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   6497310459                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6497310459                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   6497310459                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   6497310459                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   6497310459                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   6497310459                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22756532                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22756532                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4720795                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4720795                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10815                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10815                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10798                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10798                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27477327                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27477327                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27477327                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27477327                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007318                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007318                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006060                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006060                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006060                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006060                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 39017.730144                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 39017.730144                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 39017.730144                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 39017.730144                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 39017.730144                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 39017.730144                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        12086                       # number of writebacks
system.cpu1.dcache.writebacks::total            12086                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       112471                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       112471                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       112471                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       112471                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       112471                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       112471                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        54051                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        54051                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        54051                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        54051                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        54051                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        54051                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1054448275                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1054448275                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1054448275                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1054448275                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1054448275                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1054448275                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002375                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002375                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001967                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001967                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001967                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001967                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 19508.395312                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19508.395312                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 19508.395312                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19508.395312                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 19508.395312                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19508.395312                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.996497                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015255832                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2192777.174946                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996497                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022430                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15505571                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15505571                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15505571                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15505571                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15505571                       # number of overall hits
system.cpu2.icache.overall_hits::total       15505571                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       805987                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       805987                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       805987                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       805987                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       805987                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       805987                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15505587                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15505587                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15505587                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15505587                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15505587                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15505587                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 50374.187500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 50374.187500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 50374.187500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 50374.187500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 50374.187500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 50374.187500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       672913                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       672913                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       672913                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       672913                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       672913                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       672913                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 48065.214286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 48065.214286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 48065.214286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 48065.214286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 48065.214286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 48065.214286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 39198                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               169318779                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 39454                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4291.549120                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.520859                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.479141                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.904378                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.095622                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10552883                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10552883                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7120977                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7120977                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17058                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17058                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17058                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17058                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17673860                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17673860                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17673860                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17673860                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       102184                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       102184                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       102184                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        102184                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       102184                       # number of overall misses
system.cpu2.dcache.overall_misses::total       102184                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   3242107708                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   3242107708                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   3242107708                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   3242107708                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   3242107708                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   3242107708                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10655067                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10655067                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7120977                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7120977                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17058                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17058                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17058                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17058                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17776044                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17776044                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17776044                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17776044                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009590                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009590                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005748                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005748                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005748                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005748                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 31728.134620                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 31728.134620                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 31728.134620                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 31728.134620                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 31728.134620                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 31728.134620                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8974                       # number of writebacks
system.cpu2.dcache.writebacks::total             8974                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        62986                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        62986                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        62986                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        62986                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        62986                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        62986                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        39198                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        39198                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        39198                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        39198                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        39198                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        39198                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    557321946                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    557321946                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    557321946                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    557321946                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    557321946                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    557321946                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003679                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003679                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002205                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002205                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002205                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002205                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 14218.121996                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 14218.121996                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 14218.121996                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 14218.121996                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 14218.121996                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 14218.121996                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
