Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Jul 02 21:57:51 2017
| Host         : RAICHU running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    64 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             212 |           57 |
| No           | No                    | Yes                    |               3 |            1 |
| No           | Yes                   | No                     |              58 |           23 |
| Yes          | No                    | No                     |              21 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              34 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------+-----------------------------------+------------------------------------------------------+------------------+----------------+
|            Clock Signal           |           Enable Signal           |                   Set/Reset Signal                   | Slice Load Count | Bel Load Count |
+-----------------------------------+-----------------------------------+------------------------------------------------------+------------------+----------------+
|  led_OBUF_BUFG[14]                |                                   |                                                      |                2 |              2 |
|  led_OBUF_BUFG[14]                |                                   | gun_blanker/state_reg[1]_0                           |                1 |              3 |
|  my_clk_ctrl/inst/clk_out1        | gun_blanker/blnk_count[3]_i_1_n_0 | sw_IBUF[3]                                           |                2 |              4 |
|  main_cnc/state_clock/led_OBUF[0] |                                   |                                                      |                3 |              6 |
|  led_OBUF_BUFG[14]                |                                   | btnC_IBUF                                            |                3 |              7 |
|  led_OBUF_BUFG[14]                | main_cnc/duck1_ctl/x[10]_i_1_n_0  | btnC_IBUF                                            |                6 |              9 |
|  led_OBUF_BUFG[14]                | main_cnc/duck1_ctl/y[10]_i_1_n_0  | btnC_IBUF                                            |                5 |             10 |
|  my_clk_ctrl/inst/clk_out1        |                                   | my_timing/hcount_out[10]_i_1_n_0                     |                3 |             11 |
|  my_clk_ctrl/inst/clk_out1        | my_timing/hcount_out[10]_i_1_n_0  | my_timing/vcount_out[10]_i_1_n_0                     |                2 |             11 |
|  my_clk_ctrl/inst/clk_out1        |                                   | gun_blanker/SR[0]                                    |                4 |             12 |
|  my_clk_ctrl/inst/clk_out1        |                                   | trigger_db/SS[0]                                     |                5 |             12 |
|  my_clk_ctrl/inst/clk_out1        |                                   | main_cnc/duck1_sprite/draw_image/pixel_addr_reg[9]_0 |                8 |             16 |
|  my_background/clktest_reg        |                                   |                                                      |                7 |             18 |
|  my_clk_ctrl/inst/clk_out1        | trigger_db/q_reg[20]_inv_i_1_n_0  |                                                      |                6 |             21 |
|  my_clk_ctrl/inst/clk_out1        |                                   |                                                      |               69 |            309 |
+-----------------------------------+-----------------------------------+------------------------------------------------------+------------------+----------------+


