// Seed: 3045310708
module module_0 (
    input  tri1 id_0,
    output wor  id_1
);
  tri  id_3 = 1;
  tri  id_4;
  wire id_5;
  wand id_6 = ~id_4;
  assign id_6 = id_3;
  wire id_7;
endmodule
module module_1 (
    output tri0 id_0,
    output wire id_1,
    output supply0 id_2,
    input supply1 id_3,
    input supply1 id_4,
    output tri0 id_5,
    input tri0 id_6,
    input wire id_7,
    input wor id_8,
    output wand id_9,
    input supply0 id_10,
    output wand id_11
);
  logic [7:0] id_13;
  module_0(
      id_8, id_5
  );
  assign id_9 = 1;
  assign id_2 = id_4;
  wire id_14;
  assign id_13[1] = 1;
endmodule
