DECL|function|assign_pipes
DECL|function|can_cache
DECL|function|compute_format
DECL|function|detect_jump_type
DECL|function|emit_const
DECL|function|emit_const_64
DECL|function|emit_op
DECL|function|emit_op_mem
DECL|function|emit_op_mem2
DECL|function|emit_single_op
DECL|function|flush_buffer
DECL|function|get_any_valid_pipe
DECL|function|get_bundle_bit
DECL|function|getput_arg
DECL|function|getput_arg_fast
DECL|function|insert_nop
DECL|function|load_immediate
DECL|function|push_0_buffer
DECL|function|push_2_buffer
DECL|function|push_3_buffer
DECL|function|push_4_buffer
DECL|function|push_inst
DECL|function|push_inst_debug
DECL|function|push_inst_nodebug
DECL|function|push_jr_buffer
DECL|function|sljit_emit_const
DECL|function|sljit_emit_enter
DECL|function|sljit_emit_fast_enter
DECL|function|sljit_emit_fast_return
DECL|function|sljit_emit_fop1
DECL|function|sljit_emit_fop2
DECL|function|sljit_emit_ijump
DECL|function|sljit_emit_jump
DECL|function|sljit_emit_label
DECL|function|sljit_emit_op0
DECL|function|sljit_emit_op1
DECL|function|sljit_emit_op2
DECL|function|sljit_emit_op_flags
DECL|function|sljit_emit_return
DECL|function|sljit_generate_code
DECL|function|sljit_get_platform_name
DECL|function|sljit_is_fpu_available
DECL|function|sljit_set_const
DECL|function|sljit_set_context
DECL|function|sljit_set_jump_addr
DECL|function|update_buffer
DECL|macro|ADD
DECL|macro|ADDI_SOLO
DECL|macro|ADDI_X1
DECL|macro|ADDLI
DECL|macro|ADDLI_SOLO
DECL|macro|ADDLI_X1
DECL|macro|ADDR_TMP
DECL|macro|ADDR_TMP_mapped
DECL|macro|ADD_SOLO
DECL|macro|ADD_X1
DECL|macro|ALT_KEEP_CACHE
DECL|macro|AND
DECL|macro|ANDI_X1
DECL|macro|AND_X1
DECL|macro|ANOP_X0
DECL|macro|ARG_TEST
DECL|macro|BEQZ_X1
DECL|macro|BFEND_X0
DECL|macro|BFEXTS
DECL|macro|BFEXTS_X0
DECL|macro|BFEXTU
DECL|macro|BFEXTU_X0
DECL|macro|BFSTART_X0
DECL|macro|BNEZ_X1
DECL|macro|BOFF_X1
DECL|macro|BPT
DECL|macro|BR_NZ
DECL|macro|BR_Z
DECL|macro|BUNDLE_FORMAT
DECL|macro|BUNDLE_FORMAT_MASK
DECL|macro|BYTE_DATA
DECL|macro|CHECK_FLAGS
DECL|macro|CLZ
DECL|macro|CLZ_X0
DECL|macro|CMOVEQZ
DECL|macro|CMOVEQZ_X0
DECL|macro|CMOVNEZ
DECL|macro|CMOVNEZ_X0
DECL|macro|CMPLTS
DECL|macro|CMPLTS_X1
DECL|macro|CMPLTU
DECL|macro|CMPLTUI
DECL|macro|CMPLTUI_X1
DECL|macro|CMPLTU_X1
DECL|macro|CUMULATIVE_OP
DECL|macro|DEST_X0
DECL|macro|DEST_X1
DECL|macro|DOUBLE_DATA
DECL|macro|EMIT_LOGICAL
DECL|macro|EMIT_SHIFT
DECL|macro|EQUAL_FLAG
DECL|macro|FNOP_X0
DECL|macro|FNOP_X1
DECL|macro|GPR_REG
DECL|macro|GREATER_FLAG
DECL|macro|HALF_DATA
DECL|macro|IMM16
DECL|macro|IMM16_X1
DECL|macro|IMM8_X1
DECL|macro|IMM_OP
DECL|macro|INT_DATA
DECL|macro|JALR_SOLO
DECL|macro|JALR_X1
DECL|macro|JAL_X1
DECL|macro|JOFF_X1
DECL|macro|JR
DECL|macro|JR_SOLO
DECL|macro|JR_X1
DECL|macro|J_X1
DECL|macro|LD
DECL|macro|LD_ADD
DECL|macro|LD_X1
DECL|macro|LESS_FLAG
DECL|macro|LOAD_DATA
DECL|macro|LOGICAL_OP
DECL|macro|MEM_MASK
DECL|macro|NOP
DECL|macro|NOR
DECL|macro|NOR_X1
DECL|macro|NO_PIPELINE
DECL|macro|OR
DECL|macro|ORI
DECL|macro|ORI_X1
DECL|macro|OR_X1
DECL|macro|OVERFLOW_FLAG
DECL|macro|PB2
DECL|macro|PB3
DECL|macro|PI
DECL|macro|PIC_ADDR_REG
DECL|macro|RA
DECL|macro|REG1_SOURCE
DECL|macro|REG2_SOURCE
DECL|macro|REG_DEST
DECL|macro|SHIFTIMM_X1
DECL|macro|SHL16INSLI
DECL|macro|SHL16INSLI_SOLO
DECL|macro|SHL16INSLI_X1
DECL|macro|SHLI
DECL|macro|SHLI_X1
DECL|macro|SHL_X1
DECL|macro|SHRSI_X1
DECL|macro|SHRS_X1
DECL|macro|SHRUI
DECL|macro|SHRUI_X1
DECL|macro|SHRU_X1
DECL|macro|SIGNED_DATA
DECL|macro|SIMM_16BIT_MAX
DECL|macro|SIMM_16BIT_MIN
DECL|macro|SIMM_17BIT_MAX
DECL|macro|SIMM_17BIT_MIN
DECL|macro|SIMM_32BIT_MAX
DECL|macro|SIMM_32BIT_MIN
DECL|macro|SIMM_48BIT_MAX
DECL|macro|SIMM_48BIT_MIN
DECL|macro|SIMM_8BIT_MAX
DECL|macro|SIMM_8BIT_MIN
DECL|macro|SLJIT_LOCALS_REG_mapped
DECL|macro|SLJIT_SAVED_EREG1_mapped
DECL|macro|SLJIT_SAVED_EREG2_mapped
DECL|macro|SLJIT_SAVED_REG1_mapped
DECL|macro|SLJIT_SAVED_REG2_mapped
DECL|macro|SLJIT_SAVED_REG3_mapped
DECL|macro|SLOW_DEST
DECL|macro|SLOW_SRC1
DECL|macro|SLOW_SRC2
DECL|macro|SRC2_IMM
DECL|macro|SRCA_X0
DECL|macro|SRCA_X1
DECL|macro|SRCB_X0
DECL|macro|SRCB_X1
DECL|macro|ST_ADD
DECL|macro|ST_X1
DECL|macro|SUB
DECL|macro|SUB_X1
DECL|macro|TILEGX_X_MODE
DECL|macro|TMP_EREG1
DECL|macro|TMP_EREG2
DECL|macro|TMP_REG1
DECL|macro|TMP_REG1_mapped
DECL|macro|TMP_REG2
DECL|macro|TMP_REG2_mapped
DECL|macro|TMP_REG3
DECL|macro|TMP_REG3_mapped
DECL|macro|UGREATER_FLAG
DECL|macro|UIMM_16BIT_MAX
DECL|macro|ULESS_FLAG
DECL|macro|UNUSED_DEST
DECL|macro|V4INT_L_X1
DECL|macro|WORD_DATA
DECL|macro|WRITE_BACK
DECL|macro|XOR
DECL|macro|XORI
DECL|macro|XORI_X1
DECL|macro|XOR_X1
DECL|macro|X_MODE
DECL|macro|ZERO
DECL|macro|push_inst
DECL|macro|tilegx_is_x_pipeline
DECL|member|input_registers
DECL|member|line
DECL|member|opcode
DECL|member|operand_value
DECL|member|output_registers
DECL|member|pipe
DECL|member|pipe
DECL|member|pipe_mask
DECL|struct|Format
DECL|struct|jit_instr
DECL|typedef|sljit_ins
DECL|variable|data_transfer_insts
DECL|variable|formats
DECL|variable|inst_buf
DECL|variable|inst_buf_index
DECL|variable|reg_map
