Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Nov 30 19:47:36 2023
| Host         : DESKTOP-ILB2V0D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (4)
6. checking no_output_delay (50)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 2 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (50)
--------------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.016        0.000                      0                 8915        0.105        0.000                      0                 8915        3.000        0.000                       0                  1368  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  clkfbout   {0.000 5.000}      10.000          100.000         
  clkout0    {0.000 5.000}      10.000          100.000         
  clkout3    {0.000 40.000}     80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  clkfbout                                                                                                                                                      7.845        0.000                       0                     3  
  clkout0           5.216        0.000                      0                  884        0.105        0.000                      0                  884        4.020        0.000                       0                   406  
  clkout3          47.155        0.000                      0                 8030        0.262        0.000                      0                 8030       38.750        0.000                       0                   958  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout3       clkout0             4.016        0.000                      0                   32        0.344        0.000                      0                   32  
clkout0       clkout3             5.472        0.000                      0                   53        0.131        0.000                      0                   53  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdv/mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y19   clkdv/bufclkfb/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdv/mmcm/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdv/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdv/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkdv/mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        5.216ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.216ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/x_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.276ns  (logic 1.168ns (27.316%)  route 3.108ns (72.684%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 8.577 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=400, routed)         1.716    -0.824    display/myvgatimer/xy/clk100
    SLICE_X2Y82          FDRE                                         r  display/myvgatimer/xy/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.518    -0.306 f  display/myvgatimer/xy/x_reg[0]/Q
                         net (fo=122, routed)         0.998     0.692    display/myvgatimer/xy/Q[0]
    SLICE_X2Y82          LUT5 (Prop_lut5_I1_O)        0.152     0.844 f  display/myvgatimer/xy/x[6]_i_2/O
                         net (fo=2, routed)           0.654     1.498    display/myvgatimer/xy/x[6]_i_2_n_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I0_O)        0.348     1.846 r  display/myvgatimer/xy/x[9]_i_4/O
                         net (fo=4, routed)           0.608     2.454    display/myvgatimer/xy/x[9]_i_4_n_0
    SLICE_X4Y84          LUT3 (Prop_lut3_I2_O)        0.150     2.604 r  display/myvgatimer/xy/x[9]_i_2/O
                         net (fo=10, routed)          0.848     3.452    display/myvgatimer/xy/x[9]_i_2_n_0
    SLICE_X3Y82          FDRE                                         r  display/myvgatimer/xy/x_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=400, routed)         1.597     8.577    display/myvgatimer/xy/clk100
    SLICE_X3Y82          FDRE                                         r  display/myvgatimer/xy/x_reg[5]/C
                         clock pessimism              0.577     9.154    
                         clock uncertainty           -0.074     9.081    
    SLICE_X3Y82          FDRE (Setup_fdre_C_CE)      -0.413     8.668    display/myvgatimer/xy/x_reg[5]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -3.452    
  -------------------------------------------------------------------
                         slack                                  5.216    

Slack (MET) :             5.229ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/x_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 1.168ns (27.408%)  route 3.093ns (72.592%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 8.578 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=400, routed)         1.716    -0.824    display/myvgatimer/xy/clk100
    SLICE_X2Y82          FDRE                                         r  display/myvgatimer/xy/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.518    -0.306 f  display/myvgatimer/xy/x_reg[0]/Q
                         net (fo=122, routed)         0.998     0.692    display/myvgatimer/xy/Q[0]
    SLICE_X2Y82          LUT5 (Prop_lut5_I1_O)        0.152     0.844 f  display/myvgatimer/xy/x[6]_i_2/O
                         net (fo=2, routed)           0.654     1.498    display/myvgatimer/xy/x[6]_i_2_n_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I0_O)        0.348     1.846 r  display/myvgatimer/xy/x[9]_i_4/O
                         net (fo=4, routed)           0.608     2.454    display/myvgatimer/xy/x[9]_i_4_n_0
    SLICE_X4Y84          LUT3 (Prop_lut3_I2_O)        0.150     2.604 r  display/myvgatimer/xy/x[9]_i_2/O
                         net (fo=10, routed)          0.834     3.438    display/myvgatimer/xy/x[9]_i_2_n_0
    SLICE_X3Y83          FDRE                                         r  display/myvgatimer/xy/x_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=400, routed)         1.598     8.578    display/myvgatimer/xy/clk100
    SLICE_X3Y83          FDRE                                         r  display/myvgatimer/xy/x_reg[6]/C
                         clock pessimism              0.575     9.153    
                         clock uncertainty           -0.074     9.080    
    SLICE_X3Y83          FDRE (Setup_fdre_C_CE)      -0.413     8.667    display/myvgatimer/xy/x_reg[6]
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -3.438    
  -------------------------------------------------------------------
                         slack                                  5.229    

Slack (MET) :             5.394ns  (required time - arrival time)
  Source:                 keyb/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb/keyb_char_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 1.075ns (27.021%)  route 2.903ns (72.979%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=400, routed)         1.606    -0.934    keyb/clk100
    SLICE_X35Y123        FDRE                                         r  keyb/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y123        FDRE (Prop_fdre_C_Q)         0.419    -0.515 r  keyb/count_reg[1]/Q
                         net (fo=5, routed)           0.882     0.366    keyb/count_reg[1]
    SLICE_X35Y123        LUT5 (Prop_lut5_I3_O)        0.329     0.695 r  keyb/temp_char[21]_i_1/O
                         net (fo=19, routed)          1.366     2.062    keyb/count0
    SLICE_X12Y121        LUT6 (Prop_lut6_I0_O)        0.327     2.389 r  keyb/keyb_char[29]_i_1/O
                         net (fo=5, routed)           0.656     3.044    keyb/keyb_char[29]_i_1_n_0
    SLICE_X12Y120        FDRE                                         r  keyb/keyb_char_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=400, routed)         1.497     8.476    keyb/clk100
    SLICE_X12Y120        FDRE                                         r  keyb/keyb_char_reg[12]/C
                         clock pessimism              0.560     9.036    
                         clock uncertainty           -0.074     8.962    
    SLICE_X12Y120        FDRE (Setup_fdre_C_R)       -0.524     8.438    keyb/keyb_char_reg[12]
  -------------------------------------------------------------------
                         required time                          8.438    
                         arrival time                          -3.044    
  -------------------------------------------------------------------
                         slack                                  5.394    

Slack (MET) :             5.394ns  (required time - arrival time)
  Source:                 keyb/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb/keyb_char_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 1.075ns (27.021%)  route 2.903ns (72.979%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=400, routed)         1.606    -0.934    keyb/clk100
    SLICE_X35Y123        FDRE                                         r  keyb/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y123        FDRE (Prop_fdre_C_Q)         0.419    -0.515 r  keyb/count_reg[1]/Q
                         net (fo=5, routed)           0.882     0.366    keyb/count_reg[1]
    SLICE_X35Y123        LUT5 (Prop_lut5_I3_O)        0.329     0.695 r  keyb/temp_char[21]_i_1/O
                         net (fo=19, routed)          1.366     2.062    keyb/count0
    SLICE_X12Y121        LUT6 (Prop_lut6_I0_O)        0.327     2.389 r  keyb/keyb_char[29]_i_1/O
                         net (fo=5, routed)           0.656     3.044    keyb/keyb_char[29]_i_1_n_0
    SLICE_X12Y120        FDRE                                         r  keyb/keyb_char_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=400, routed)         1.497     8.476    keyb/clk100
    SLICE_X12Y120        FDRE                                         r  keyb/keyb_char_reg[20]/C
                         clock pessimism              0.560     9.036    
                         clock uncertainty           -0.074     8.962    
    SLICE_X12Y120        FDRE (Setup_fdre_C_R)       -0.524     8.438    keyb/keyb_char_reg[20]
  -------------------------------------------------------------------
                         required time                          8.438    
                         arrival time                          -3.044    
  -------------------------------------------------------------------
                         slack                                  5.394    

Slack (MET) :             5.394ns  (required time - arrival time)
  Source:                 keyb/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb/keyb_char_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 1.075ns (27.021%)  route 2.903ns (72.979%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=400, routed)         1.606    -0.934    keyb/clk100
    SLICE_X35Y123        FDRE                                         r  keyb/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y123        FDRE (Prop_fdre_C_Q)         0.419    -0.515 r  keyb/count_reg[1]/Q
                         net (fo=5, routed)           0.882     0.366    keyb/count_reg[1]
    SLICE_X35Y123        LUT5 (Prop_lut5_I3_O)        0.329     0.695 r  keyb/temp_char[21]_i_1/O
                         net (fo=19, routed)          1.366     2.062    keyb/count0
    SLICE_X12Y121        LUT6 (Prop_lut6_I0_O)        0.327     2.389 r  keyb/keyb_char[29]_i_1/O
                         net (fo=5, routed)           0.656     3.044    keyb/keyb_char[29]_i_1_n_0
    SLICE_X12Y120        FDRE                                         r  keyb/keyb_char_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=400, routed)         1.497     8.476    keyb/clk100
    SLICE_X12Y120        FDRE                                         r  keyb/keyb_char_reg[28]/C
                         clock pessimism              0.560     9.036    
                         clock uncertainty           -0.074     8.962    
    SLICE_X12Y120        FDRE (Setup_fdre_C_R)       -0.524     8.438    keyb/keyb_char_reg[28]
  -------------------------------------------------------------------
                         required time                          8.438    
                         arrival time                          -3.044    
  -------------------------------------------------------------------
                         slack                                  5.394    

Slack (MET) :             5.394ns  (required time - arrival time)
  Source:                 keyb/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb/keyb_char_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 1.075ns (27.021%)  route 2.903ns (72.979%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=400, routed)         1.606    -0.934    keyb/clk100
    SLICE_X35Y123        FDRE                                         r  keyb/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y123        FDRE (Prop_fdre_C_Q)         0.419    -0.515 r  keyb/count_reg[1]/Q
                         net (fo=5, routed)           0.882     0.366    keyb/count_reg[1]
    SLICE_X35Y123        LUT5 (Prop_lut5_I3_O)        0.329     0.695 r  keyb/temp_char[21]_i_1/O
                         net (fo=19, routed)          1.366     2.062    keyb/count0
    SLICE_X12Y121        LUT6 (Prop_lut6_I0_O)        0.327     2.389 r  keyb/keyb_char[29]_i_1/O
                         net (fo=5, routed)           0.656     3.044    keyb/keyb_char[29]_i_1_n_0
    SLICE_X12Y120        FDRE                                         r  keyb/keyb_char_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=400, routed)         1.497     8.476    keyb/clk100
    SLICE_X12Y120        FDRE                                         r  keyb/keyb_char_reg[29]/C
                         clock pessimism              0.560     9.036    
                         clock uncertainty           -0.074     8.962    
    SLICE_X12Y120        FDRE (Setup_fdre_C_R)       -0.524     8.438    keyb/keyb_char_reg[29]
  -------------------------------------------------------------------
                         required time                          8.438    
                         arrival time                          -3.044    
  -------------------------------------------------------------------
                         slack                                  5.394    

Slack (MET) :             5.454ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/x_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.072ns  (logic 1.168ns (28.682%)  route 2.904ns (71.318%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 8.578 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=400, routed)         1.716    -0.824    display/myvgatimer/xy/clk100
    SLICE_X2Y82          FDRE                                         r  display/myvgatimer/xy/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.518    -0.306 f  display/myvgatimer/xy/x_reg[0]/Q
                         net (fo=122, routed)         0.998     0.692    display/myvgatimer/xy/Q[0]
    SLICE_X2Y82          LUT5 (Prop_lut5_I1_O)        0.152     0.844 f  display/myvgatimer/xy/x[6]_i_2/O
                         net (fo=2, routed)           0.654     1.498    display/myvgatimer/xy/x[6]_i_2_n_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I0_O)        0.348     1.846 r  display/myvgatimer/xy/x[9]_i_4/O
                         net (fo=4, routed)           0.608     2.454    display/myvgatimer/xy/x[9]_i_4_n_0
    SLICE_X4Y84          LUT3 (Prop_lut3_I2_O)        0.150     2.604 r  display/myvgatimer/xy/x[9]_i_2/O
                         net (fo=10, routed)          0.645     3.249    display/myvgatimer/xy/x[9]_i_2_n_0
    SLICE_X2Y83          FDRE                                         r  display/myvgatimer/xy/x_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=400, routed)         1.598     8.578    display/myvgatimer/xy/clk100
    SLICE_X2Y83          FDRE                                         r  display/myvgatimer/xy/x_reg[1]/C
                         clock pessimism              0.575     9.153    
                         clock uncertainty           -0.074     9.080    
    SLICE_X2Y83          FDRE (Setup_fdre_C_CE)      -0.377     8.703    display/myvgatimer/xy/x_reg[1]
  -------------------------------------------------------------------
                         required time                          8.703    
                         arrival time                          -3.249    
  -------------------------------------------------------------------
                         slack                                  5.454    

Slack (MET) :             5.454ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/x_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.072ns  (logic 1.168ns (28.682%)  route 2.904ns (71.318%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 8.578 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=400, routed)         1.716    -0.824    display/myvgatimer/xy/clk100
    SLICE_X2Y82          FDRE                                         r  display/myvgatimer/xy/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.518    -0.306 f  display/myvgatimer/xy/x_reg[0]/Q
                         net (fo=122, routed)         0.998     0.692    display/myvgatimer/xy/Q[0]
    SLICE_X2Y82          LUT5 (Prop_lut5_I1_O)        0.152     0.844 f  display/myvgatimer/xy/x[6]_i_2/O
                         net (fo=2, routed)           0.654     1.498    display/myvgatimer/xy/x[6]_i_2_n_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I0_O)        0.348     1.846 r  display/myvgatimer/xy/x[9]_i_4/O
                         net (fo=4, routed)           0.608     2.454    display/myvgatimer/xy/x[9]_i_4_n_0
    SLICE_X4Y84          LUT3 (Prop_lut3_I2_O)        0.150     2.604 r  display/myvgatimer/xy/x[9]_i_2/O
                         net (fo=10, routed)          0.645     3.249    display/myvgatimer/xy/x[9]_i_2_n_0
    SLICE_X2Y83          FDRE                                         r  display/myvgatimer/xy/x_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=400, routed)         1.598     8.578    display/myvgatimer/xy/clk100
    SLICE_X2Y83          FDRE                                         r  display/myvgatimer/xy/x_reg[2]/C
                         clock pessimism              0.575     9.153    
                         clock uncertainty           -0.074     9.080    
    SLICE_X2Y83          FDRE (Setup_fdre_C_CE)      -0.377     8.703    display/myvgatimer/xy/x_reg[2]
  -------------------------------------------------------------------
                         required time                          8.703    
                         arrival time                          -3.249    
  -------------------------------------------------------------------
                         slack                                  5.454    

Slack (MET) :             5.454ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/x_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.072ns  (logic 1.168ns (28.682%)  route 2.904ns (71.318%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 8.578 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=400, routed)         1.716    -0.824    display/myvgatimer/xy/clk100
    SLICE_X2Y82          FDRE                                         r  display/myvgatimer/xy/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.518    -0.306 f  display/myvgatimer/xy/x_reg[0]/Q
                         net (fo=122, routed)         0.998     0.692    display/myvgatimer/xy/Q[0]
    SLICE_X2Y82          LUT5 (Prop_lut5_I1_O)        0.152     0.844 f  display/myvgatimer/xy/x[6]_i_2/O
                         net (fo=2, routed)           0.654     1.498    display/myvgatimer/xy/x[6]_i_2_n_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I0_O)        0.348     1.846 r  display/myvgatimer/xy/x[9]_i_4/O
                         net (fo=4, routed)           0.608     2.454    display/myvgatimer/xy/x[9]_i_4_n_0
    SLICE_X4Y84          LUT3 (Prop_lut3_I2_O)        0.150     2.604 r  display/myvgatimer/xy/x[9]_i_2/O
                         net (fo=10, routed)          0.645     3.249    display/myvgatimer/xy/x[9]_i_2_n_0
    SLICE_X2Y83          FDRE                                         r  display/myvgatimer/xy/x_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=400, routed)         1.598     8.578    display/myvgatimer/xy/clk100
    SLICE_X2Y83          FDRE                                         r  display/myvgatimer/xy/x_reg[7]/C
                         clock pessimism              0.575     9.153    
                         clock uncertainty           -0.074     9.080    
    SLICE_X2Y83          FDRE (Setup_fdre_C_CE)      -0.377     8.703    display/myvgatimer/xy/x_reg[7]
  -------------------------------------------------------------------
                         required time                          8.703    
                         arrival time                          -3.249    
  -------------------------------------------------------------------
                         slack                                  5.454    

Slack (MET) :             5.454ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/x_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.072ns  (logic 1.168ns (28.682%)  route 2.904ns (71.318%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 8.578 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=400, routed)         1.716    -0.824    display/myvgatimer/xy/clk100
    SLICE_X2Y82          FDRE                                         r  display/myvgatimer/xy/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.518    -0.306 f  display/myvgatimer/xy/x_reg[0]/Q
                         net (fo=122, routed)         0.998     0.692    display/myvgatimer/xy/Q[0]
    SLICE_X2Y82          LUT5 (Prop_lut5_I1_O)        0.152     0.844 f  display/myvgatimer/xy/x[6]_i_2/O
                         net (fo=2, routed)           0.654     1.498    display/myvgatimer/xy/x[6]_i_2_n_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I0_O)        0.348     1.846 r  display/myvgatimer/xy/x[9]_i_4/O
                         net (fo=4, routed)           0.608     2.454    display/myvgatimer/xy/x[9]_i_4_n_0
    SLICE_X4Y84          LUT3 (Prop_lut3_I2_O)        0.150     2.604 r  display/myvgatimer/xy/x[9]_i_2/O
                         net (fo=10, routed)          0.645     3.249    display/myvgatimer/xy/x[9]_i_2_n_0
    SLICE_X2Y83          FDRE                                         r  display/myvgatimer/xy/x_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=400, routed)         1.598     8.578    display/myvgatimer/xy/clk100
    SLICE_X2Y83          FDRE                                         r  display/myvgatimer/xy/x_reg[9]/C
                         clock pessimism              0.575     9.153    
                         clock uncertainty           -0.074     9.080    
    SLICE_X2Y83          FDRE (Setup_fdre_C_CE)      -0.377     8.703    display/myvgatimer/xy/x_reg[9]
  -------------------------------------------------------------------
                         required time                          8.703    
                         arrival time                          -3.249    
  -------------------------------------------------------------------
                         slack                                  5.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 disp/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/c_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.400%)  route 0.122ns (25.600%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=400, routed)         0.605    -0.559    disp/clk100
    SLICE_X0Y99          FDRE                                         r  disp/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  disp/c_reg[2]/Q
                         net (fo=1, routed)           0.121    -0.297    disp/c_reg_n_0_[2]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.137 r  disp/c_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.136    disp/c_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.082 r  disp/c_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.082    disp/c_reg[4]_i_1_n_7
    SLICE_X0Y100         FDRE                                         r  disp/c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=400, routed)         0.872    -0.801    disp/clk100
    SLICE_X0Y100         FDRE                                         r  disp/c_reg[4]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    disp/c_reg[4]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 disp/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/c_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (74.977%)  route 0.122ns (25.023%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=400, routed)         0.605    -0.559    disp/clk100
    SLICE_X0Y99          FDRE                                         r  disp/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  disp/c_reg[2]/Q
                         net (fo=1, routed)           0.121    -0.297    disp/c_reg_n_0_[2]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.137 r  disp/c_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.136    disp/c_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.071 r  disp/c_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.071    disp/c_reg[4]_i_1_n_5
    SLICE_X0Y100         FDRE                                         r  disp/c_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=400, routed)         0.872    -0.801    disp/clk100
    SLICE_X0Y100         FDRE                                         r  disp/c_reg[6]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    disp/c_reg[6]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/SPI_Interface/Dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[3][5]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=400, routed)         0.589    -0.575    accel/accel/ADXL_Control/SPI_Interface/clk100
    SLICE_X3Y120         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[5]/Q
                         net (fo=1, routed)           0.115    -0.319    accel/accel/ADXL_Control/Dout[5]
    SLICE_X2Y119         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][5]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=400, routed)         0.860    -0.812    accel/accel/ADXL_Control/clk100
    SLICE_X2Y119         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][5]_srl4/CLK
                         clock pessimism              0.252    -0.560    
    SLICE_X2Y119         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.443    accel/accel/ADXL_Control/Data_Reg_reg[3][5]_srl4
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/SPI_Interface/Dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=400, routed)         0.589    -0.575    accel/accel/ADXL_Control/SPI_Interface/clk100
    SLICE_X3Y120         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[2]/Q
                         net (fo=1, routed)           0.110    -0.324    accel/accel/ADXL_Control/Dout[2]
    SLICE_X2Y119         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=400, routed)         0.860    -0.812    accel/accel/ADXL_Control/clk100
    SLICE_X2Y119         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
                         clock pessimism              0.252    -0.560    
    SLICE_X2Y119         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.451    accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/SPI_Interface/Dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=400, routed)         0.589    -0.575    accel/accel/ADXL_Control/SPI_Interface/clk100
    SLICE_X3Y120         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[1]/Q
                         net (fo=1, routed)           0.110    -0.324    accel/accel/ADXL_Control/Dout[1]
    SLICE_X2Y119         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=400, routed)         0.860    -0.812    accel/accel/ADXL_Control/clk100
    SLICE_X2Y119         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
                         clock pessimism              0.252    -0.560    
    SLICE_X2Y119         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.458    accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 disp/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/c_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=400, routed)         0.605    -0.559    disp/clk100
    SLICE_X0Y99          FDRE                                         r  disp/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  disp/c_reg[2]/Q
                         net (fo=1, routed)           0.121    -0.297    disp/c_reg_n_0_[2]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.137 r  disp/c_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.136    disp/c_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.046 r  disp/c_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.046    disp/c_reg[4]_i_1_n_6
    SLICE_X0Y100         FDRE                                         r  disp/c_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=400, routed)         0.872    -0.801    disp/clk100
    SLICE_X0Y100         FDRE                                         r  disp/c_reg[5]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    disp/c_reg[5]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 disp/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/c_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=400, routed)         0.605    -0.559    disp/clk100
    SLICE_X0Y99          FDRE                                         r  disp/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  disp/c_reg[2]/Q
                         net (fo=1, routed)           0.121    -0.297    disp/c_reg_n_0_[2]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.137 r  disp/c_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.136    disp/c_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.046 r  disp/c_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.046    disp/c_reg[4]_i_1_n_4
    SLICE_X0Y100         FDRE                                         r  disp/c_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=400, routed)         0.872    -0.801    disp/clk100
    SLICE_X0Y100         FDRE                                         r  disp/c_reg[7]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    disp/c_reg[7]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 disp/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/c_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.394ns (76.334%)  route 0.122ns (23.666%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=400, routed)         0.605    -0.559    disp/clk100
    SLICE_X0Y99          FDRE                                         r  disp/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  disp/c_reg[2]/Q
                         net (fo=1, routed)           0.121    -0.297    disp/c_reg_n_0_[2]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.137 r  disp/c_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.136    disp/c_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.097 r  disp/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.097    disp/c_reg[4]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.043 r  disp/c_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.043    disp/c_reg[8]_i_1_n_7
    SLICE_X0Y101         FDRE                                         r  disp/c_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=400, routed)         0.872    -0.801    disp/clk100
    SLICE_X0Y101         FDRE                                         r  disp/c_reg[8]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105    -0.187    disp/c_reg[8]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 disp/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/c_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.405ns (76.828%)  route 0.122ns (23.172%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=400, routed)         0.605    -0.559    disp/clk100
    SLICE_X0Y99          FDRE                                         r  disp/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  disp/c_reg[2]/Q
                         net (fo=1, routed)           0.121    -0.297    disp/c_reg_n_0_[2]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.137 r  disp/c_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.136    disp/c_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.097 r  disp/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.097    disp/c_reg[4]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.032 r  disp/c_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.032    disp/c_reg[8]_i_1_n_5
    SLICE_X0Y101         FDRE                                         r  disp/c_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=400, routed)         0.872    -0.801    disp/clk100
    SLICE_X0Y101         FDRE                                         r  disp/c_reg[10]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105    -0.187    disp/c_reg[10]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/ACCEL_Y_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.650%)  route 0.112ns (44.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=400, routed)         0.588    -0.576    accel/accel/ADXL_Control/clk100
    SLICE_X4Y120         FDRE                                         r  accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[14]/Q
                         net (fo=2, routed)           0.112    -0.323    accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[14]
    SLICE_X6Y119         FDRE                                         r  accel/accel/ADXL_Control/ACCEL_Y_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=400, routed)         0.857    -0.815    accel/accel/ADXL_Control/clk100
    SLICE_X6Y119         FDRE                                         r  accel/accel/ADXL_Control/ACCEL_Y_reg[10]/C
                         clock pessimism              0.254    -0.561    
    SLICE_X6Y119         FDRE (Hold_fdre_C_D)         0.076    -0.485    accel/accel/ADXL_Control/ACCEL_Y_reg[10]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdv/mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clkdv/buf100/I0
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clkdv/clkout0_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdv/mmcm/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y123     accel/accel/ADXL_Control/SPI_Interface/SCLK_2X_DIV_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y123     accel/accel/ADXL_Control/SPI_Interface/SCLK_2X_DIV_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y122     accel/accel/ADXL_Control/SPI_Interface/SCLK_INT_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y121     accel/accel/ADXL_Control/SPI_RnW_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y113     accel/accel/ADXL_Control/ACCEL_X_SUM_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y115     accel/accel/ADXL_Control/ACCEL_X_SUM_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y115     accel/accel/ADXL_Control/ACCEL_X_SUM_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkdv/mmcm/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y120     accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y119     accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y119     accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y119     accel/accel/ADXL_Control/Data_Reg_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y119     accel/accel/ADXL_Control/Data_Reg_reg[3][4]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y119     accel/accel/ADXL_Control/Data_Reg_reg[3][5]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y119     accel/accel/ADXL_Control/Data_Reg_reg[3][6]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y120     accel/accel/ADXL_Control/Data_Reg_reg[3][7]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y120     accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y120     accel/accel/ADXL_Control/Data_Reg_reg[3][7]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y120     accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y119     accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y119     accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y119     accel/accel/ADXL_Control/Data_Reg_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y119     accel/accel/ADXL_Control/Data_Reg_reg[3][4]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y119     accel/accel/ADXL_Control/Data_Reg_reg[3][5]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y119     accel/accel/ADXL_Control/Data_Reg_reg[3][6]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y120     accel/accel/ADXL_Control/Data_Reg_reg[3][7]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y120     accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y119     accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       47.155ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       38.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.155ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        32.446ns  (logic 3.916ns (12.069%)  route 28.530ns (87.931%))
  Logic Levels:           18  (LUT2=3 LUT3=1 LUT5=5 LUT6=6 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 78.483 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=956, routed)         1.622    -0.918    mips/dp/clk12
    SLICE_X28Y112        FDRE                                         r  mips/dp/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  mips/dp/pc_reg[8]/Q
                         net (fo=494, routed)         4.669     4.207    mips/dp/rf/pc[6]
    SLICE_X7Y98          LUT6 (Prop_lut6_I0_O)        0.124     4.331 r  mips/dp/rf/pc[17]_i_25/O
                         net (fo=1, routed)           0.149     4.480    mips/dp/rf/pc[17]_i_25_n_0
    SLICE_X7Y98          LUT5 (Prop_lut5_I4_O)        0.124     4.604 r  mips/dp/rf/pc[17]_i_10/O
                         net (fo=1, routed)           0.993     5.597    mips/dp/rf/pc[17]_i_10_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I1_O)        0.124     5.721 r  mips/dp/rf/pc[17]_i_4/O
                         net (fo=1, routed)           0.000     5.721    mips/dp/rf/pc[17]_i_4_n_0
    SLICE_X3Y95          MUXF7 (Prop_muxf7_I1_O)      0.217     5.938 r  mips/dp/rf/pc_reg[17]_i_2/O
                         net (fo=19, routed)          2.636     8.574    mips/dp/rf/instr[15]
    SLICE_X30Y114        LUT5 (Prop_lut5_I2_O)        0.325     8.899 r  mips/dp/rf/rf_reg_r1_0_31_12_17_i_70/O
                         net (fo=16, routed)          1.716    10.616    mips/dp/rf/rf_reg_r1_0_31_12_17_i_70_n_0
    SLICE_X15Y120        LUT5 (Prop_lut5_I2_O)        0.356    10.972 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_162/O
                         net (fo=16, routed)          1.830    12.802    mips/dp/rf/rf_reg_r1_0_31_0_5_i_162_n_0
    SLICE_X42Y117        LUT2 (Prop_lut2_I0_O)        0.332    13.134 r  mips/dp/rf/mem_reg_0_127_0_0_i_65/O
                         net (fo=18, routed)          0.855    13.989    mips/dp/rf/mem_reg_0_127_0_0_i_65_n_0
    SLICE_X44Y113        LUT3 (Prop_lut3_I1_O)        0.124    14.113 r  mips/dp/rf/mem_reg_0_127_0_0_i_35/O
                         net (fo=7, routed)           0.998    15.111    mips/dp/rf/mem_reg_0_127_0_0_i_35_n_0
    SLICE_X41Y112        LUT2 (Prop_lut2_I0_O)        0.124    15.235 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_158/O
                         net (fo=5, routed)           0.572    15.807    mips/dp/rf/rf_reg_r1_0_31_0_5_i_158_n_0
    SLICE_X39Y113        LUT2 (Prop_lut2_I0_O)        0.119    15.926 r  mips/dp/rf/mem_reg_0_127_0_0_i_56/O
                         net (fo=2, routed)           0.544    16.470    mips/dp/rf/mem_reg_0_127_0_0_i_56_n_0
    SLICE_X38Y113        LUT6 (Prop_lut6_I4_O)        0.332    16.802 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_80/O
                         net (fo=1, routed)           0.648    17.450    mips/dp/rf/rf_reg_r1_0_31_0_5_i_80_n_0
    SLICE_X36Y113        LUT6 (Prop_lut6_I2_O)        0.124    17.574 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_28/O
                         net (fo=878, routed)         8.088    25.662    memIO/screenmem/mem_reg_256_383_1_1/A0
    SLICE_X10Y82         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    25.786 r  memIO/screenmem/mem_reg_256_383_1_1/SP.LOW/O
                         net (fo=1, routed)           0.000    25.786    memIO/screenmem/mem_reg_256_383_1_1/SPO0
    SLICE_X10Y82         MUXF7 (Prop_muxf7_I0_O)      0.241    26.027 r  memIO/screenmem/mem_reg_256_383_1_1/F7.SP/O
                         net (fo=1, routed)           1.152    27.179    memIO/screenmem/mem_reg_256_383_1_1_n_1
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.298    27.477 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_142/O
                         net (fo=1, routed)           1.168    28.645    mips/dp/rf/rf_reg_r1_0_31_0_5_i_21
    SLICE_X13Y89         LUT6 (Prop_lut6_I1_O)        0.124    28.769 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_55/O
                         net (fo=1, routed)           1.538    30.307    memIO/datamem/dout1[0]
    SLICE_X13Y110        LUT5 (Prop_lut5_I0_O)        0.124    30.431 r  memIO/datamem/rf_reg_r1_0_31_0_5_i_21/O
                         net (fo=1, routed)           0.431    30.862    mips/dp/rf/rf_reg_r2_0_31_0_5_0
    SLICE_X13Y112        LUT5 (Prop_lut5_I0_O)        0.124    30.986 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.542    31.528    mips/dp/rf/rf_reg_r2_0_31_0_5/DIA1
    SLICE_X12Y112        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=956, routed)         1.504    78.483    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X12Y112        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.560    79.043    
                         clock uncertainty           -0.102    78.941    
    SLICE_X12Y112        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    78.683    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         78.683    
                         arrival time                         -31.528    
  -------------------------------------------------------------------
                         slack                                 47.155    

Slack (MET) :             47.254ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        32.377ns  (logic 3.916ns (12.095%)  route 28.461ns (87.905%))
  Logic Levels:           18  (LUT2=3 LUT3=1 LUT5=5 LUT6=6 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 78.483 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=956, routed)         1.622    -0.918    mips/dp/clk12
    SLICE_X28Y112        FDRE                                         r  mips/dp/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  mips/dp/pc_reg[8]/Q
                         net (fo=494, routed)         4.669     4.207    mips/dp/rf/pc[6]
    SLICE_X7Y98          LUT6 (Prop_lut6_I0_O)        0.124     4.331 r  mips/dp/rf/pc[17]_i_25/O
                         net (fo=1, routed)           0.149     4.480    mips/dp/rf/pc[17]_i_25_n_0
    SLICE_X7Y98          LUT5 (Prop_lut5_I4_O)        0.124     4.604 r  mips/dp/rf/pc[17]_i_10/O
                         net (fo=1, routed)           0.993     5.597    mips/dp/rf/pc[17]_i_10_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I1_O)        0.124     5.721 r  mips/dp/rf/pc[17]_i_4/O
                         net (fo=1, routed)           0.000     5.721    mips/dp/rf/pc[17]_i_4_n_0
    SLICE_X3Y95          MUXF7 (Prop_muxf7_I1_O)      0.217     5.938 r  mips/dp/rf/pc_reg[17]_i_2/O
                         net (fo=19, routed)          2.636     8.574    mips/dp/rf/instr[15]
    SLICE_X30Y114        LUT5 (Prop_lut5_I2_O)        0.325     8.899 r  mips/dp/rf/rf_reg_r1_0_31_12_17_i_70/O
                         net (fo=16, routed)          1.716    10.616    mips/dp/rf/rf_reg_r1_0_31_12_17_i_70_n_0
    SLICE_X15Y120        LUT5 (Prop_lut5_I2_O)        0.356    10.972 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_162/O
                         net (fo=16, routed)          1.830    12.802    mips/dp/rf/rf_reg_r1_0_31_0_5_i_162_n_0
    SLICE_X42Y117        LUT2 (Prop_lut2_I0_O)        0.332    13.134 r  mips/dp/rf/mem_reg_0_127_0_0_i_65/O
                         net (fo=18, routed)          0.855    13.989    mips/dp/rf/mem_reg_0_127_0_0_i_65_n_0
    SLICE_X44Y113        LUT3 (Prop_lut3_I1_O)        0.124    14.113 r  mips/dp/rf/mem_reg_0_127_0_0_i_35/O
                         net (fo=7, routed)           0.998    15.111    mips/dp/rf/mem_reg_0_127_0_0_i_35_n_0
    SLICE_X41Y112        LUT2 (Prop_lut2_I0_O)        0.124    15.235 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_158/O
                         net (fo=5, routed)           0.572    15.807    mips/dp/rf/rf_reg_r1_0_31_0_5_i_158_n_0
    SLICE_X39Y113        LUT2 (Prop_lut2_I0_O)        0.119    15.926 r  mips/dp/rf/mem_reg_0_127_0_0_i_56/O
                         net (fo=2, routed)           0.544    16.470    mips/dp/rf/mem_reg_0_127_0_0_i_56_n_0
    SLICE_X38Y113        LUT6 (Prop_lut6_I4_O)        0.332    16.802 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_80/O
                         net (fo=1, routed)           0.648    17.450    mips/dp/rf/rf_reg_r1_0_31_0_5_i_80_n_0
    SLICE_X36Y113        LUT6 (Prop_lut6_I2_O)        0.124    17.574 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_28/O
                         net (fo=878, routed)         8.024    25.598    memIO/screenmem/mem_reg_384_511_3_3/A0
    SLICE_X6Y84          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    25.722 r  memIO/screenmem/mem_reg_384_511_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000    25.722    memIO/screenmem/mem_reg_384_511_3_3/SPO0
    SLICE_X6Y84          MUXF7 (Prop_muxf7_I0_O)      0.241    25.963 r  memIO/screenmem/mem_reg_384_511_3_3/F7.SP/O
                         net (fo=1, routed)           0.941    26.904    memIO/screenmem/mem_reg_384_511_3_3_n_1
    SLICE_X7Y85          LUT6 (Prop_lut6_I1_O)        0.298    27.202 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_169/O
                         net (fo=1, routed)           1.254    28.456    mips/dp/rf/rf_reg_r1_0_31_0_5_i_26_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I1_O)        0.124    28.580 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_72/O
                         net (fo=1, routed)           1.558    30.139    mips/dp/rf/memIO/dout1[3]
    SLICE_X13Y109        LUT5 (Prop_lut5_I0_O)        0.124    30.263 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.444    30.707    mips/dp/rf/rf_reg_r1_0_31_0_5_i_26_n_0
    SLICE_X15Y109        LUT5 (Prop_lut5_I0_O)        0.124    30.831 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.628    31.459    mips/dp/rf/rf_reg_r2_0_31_0_5/DIB1
    SLICE_X12Y112        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=956, routed)         1.504    78.483    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X12Y112        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.560    79.043    
                         clock uncertainty           -0.102    78.941    
    SLICE_X12Y112        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    78.713    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         78.713    
                         arrival time                         -31.459    
  -------------------------------------------------------------------
                         slack                                 47.254    

Slack (MET) :             47.259ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        32.372ns  (logic 3.916ns (12.097%)  route 28.456ns (87.903%))
  Logic Levels:           18  (LUT2=3 LUT3=1 LUT5=5 LUT6=6 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 78.483 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=956, routed)         1.622    -0.918    mips/dp/clk12
    SLICE_X28Y112        FDRE                                         r  mips/dp/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  mips/dp/pc_reg[8]/Q
                         net (fo=494, routed)         4.669     4.207    mips/dp/rf/pc[6]
    SLICE_X7Y98          LUT6 (Prop_lut6_I0_O)        0.124     4.331 r  mips/dp/rf/pc[17]_i_25/O
                         net (fo=1, routed)           0.149     4.480    mips/dp/rf/pc[17]_i_25_n_0
    SLICE_X7Y98          LUT5 (Prop_lut5_I4_O)        0.124     4.604 r  mips/dp/rf/pc[17]_i_10/O
                         net (fo=1, routed)           0.993     5.597    mips/dp/rf/pc[17]_i_10_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I1_O)        0.124     5.721 r  mips/dp/rf/pc[17]_i_4/O
                         net (fo=1, routed)           0.000     5.721    mips/dp/rf/pc[17]_i_4_n_0
    SLICE_X3Y95          MUXF7 (Prop_muxf7_I1_O)      0.217     5.938 r  mips/dp/rf/pc_reg[17]_i_2/O
                         net (fo=19, routed)          2.636     8.574    mips/dp/rf/instr[15]
    SLICE_X30Y114        LUT5 (Prop_lut5_I2_O)        0.325     8.899 r  mips/dp/rf/rf_reg_r1_0_31_12_17_i_70/O
                         net (fo=16, routed)          1.716    10.616    mips/dp/rf/rf_reg_r1_0_31_12_17_i_70_n_0
    SLICE_X15Y120        LUT5 (Prop_lut5_I2_O)        0.356    10.972 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_162/O
                         net (fo=16, routed)          1.830    12.802    mips/dp/rf/rf_reg_r1_0_31_0_5_i_162_n_0
    SLICE_X42Y117        LUT2 (Prop_lut2_I0_O)        0.332    13.134 r  mips/dp/rf/mem_reg_0_127_0_0_i_65/O
                         net (fo=18, routed)          0.855    13.989    mips/dp/rf/mem_reg_0_127_0_0_i_65_n_0
    SLICE_X44Y113        LUT3 (Prop_lut3_I1_O)        0.124    14.113 r  mips/dp/rf/mem_reg_0_127_0_0_i_35/O
                         net (fo=7, routed)           0.998    15.111    mips/dp/rf/mem_reg_0_127_0_0_i_35_n_0
    SLICE_X41Y112        LUT2 (Prop_lut2_I0_O)        0.124    15.235 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_158/O
                         net (fo=5, routed)           0.572    15.807    mips/dp/rf/rf_reg_r1_0_31_0_5_i_158_n_0
    SLICE_X39Y113        LUT2 (Prop_lut2_I0_O)        0.119    15.926 r  mips/dp/rf/mem_reg_0_127_0_0_i_56/O
                         net (fo=2, routed)           0.544    16.470    mips/dp/rf/mem_reg_0_127_0_0_i_56_n_0
    SLICE_X38Y113        LUT6 (Prop_lut6_I4_O)        0.332    16.802 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_80/O
                         net (fo=1, routed)           0.648    17.450    mips/dp/rf/rf_reg_r1_0_31_0_5_i_80_n_0
    SLICE_X36Y113        LUT6 (Prop_lut6_I2_O)        0.124    17.574 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_28/O
                         net (fo=878, routed)         8.024    25.598    memIO/screenmem/mem_reg_384_511_3_3/A0
    SLICE_X6Y84          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    25.722 r  memIO/screenmem/mem_reg_384_511_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000    25.722    memIO/screenmem/mem_reg_384_511_3_3/SPO0
    SLICE_X6Y84          MUXF7 (Prop_muxf7_I0_O)      0.241    25.963 r  memIO/screenmem/mem_reg_384_511_3_3/F7.SP/O
                         net (fo=1, routed)           0.941    26.904    memIO/screenmem/mem_reg_384_511_3_3_n_1
    SLICE_X7Y85          LUT6 (Prop_lut6_I1_O)        0.298    27.202 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_169/O
                         net (fo=1, routed)           1.254    28.456    mips/dp/rf/rf_reg_r1_0_31_0_5_i_26_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I1_O)        0.124    28.580 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_72/O
                         net (fo=1, routed)           1.558    30.139    mips/dp/rf/memIO/dout1[3]
    SLICE_X13Y109        LUT5 (Prop_lut5_I0_O)        0.124    30.263 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.444    30.707    mips/dp/rf/rf_reg_r1_0_31_0_5_i_26_n_0
    SLICE_X15Y109        LUT5 (Prop_lut5_I0_O)        0.124    30.831 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.623    31.454    mips/dp/rf/rf_reg_r1_0_31_0_5/DIB1
    SLICE_X14Y112        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=956, routed)         1.504    78.483    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X14Y112        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.560    79.043    
                         clock uncertainty           -0.102    78.941    
    SLICE_X14Y112        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    78.713    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         78.713    
                         arrival time                         -31.454    
  -------------------------------------------------------------------
                         slack                                 47.259    

Slack (MET) :             47.360ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        32.241ns  (logic 3.916ns (12.146%)  route 28.325ns (87.854%))
  Logic Levels:           18  (LUT2=3 LUT3=1 LUT5=5 LUT6=6 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 78.483 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=956, routed)         1.622    -0.918    mips/dp/clk12
    SLICE_X28Y112        FDRE                                         r  mips/dp/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  mips/dp/pc_reg[8]/Q
                         net (fo=494, routed)         4.669     4.207    mips/dp/rf/pc[6]
    SLICE_X7Y98          LUT6 (Prop_lut6_I0_O)        0.124     4.331 r  mips/dp/rf/pc[17]_i_25/O
                         net (fo=1, routed)           0.149     4.480    mips/dp/rf/pc[17]_i_25_n_0
    SLICE_X7Y98          LUT5 (Prop_lut5_I4_O)        0.124     4.604 r  mips/dp/rf/pc[17]_i_10/O
                         net (fo=1, routed)           0.993     5.597    mips/dp/rf/pc[17]_i_10_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I1_O)        0.124     5.721 r  mips/dp/rf/pc[17]_i_4/O
                         net (fo=1, routed)           0.000     5.721    mips/dp/rf/pc[17]_i_4_n_0
    SLICE_X3Y95          MUXF7 (Prop_muxf7_I1_O)      0.217     5.938 r  mips/dp/rf/pc_reg[17]_i_2/O
                         net (fo=19, routed)          2.636     8.574    mips/dp/rf/instr[15]
    SLICE_X30Y114        LUT5 (Prop_lut5_I2_O)        0.325     8.899 r  mips/dp/rf/rf_reg_r1_0_31_12_17_i_70/O
                         net (fo=16, routed)          1.716    10.616    mips/dp/rf/rf_reg_r1_0_31_12_17_i_70_n_0
    SLICE_X15Y120        LUT5 (Prop_lut5_I2_O)        0.356    10.972 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_162/O
                         net (fo=16, routed)          1.830    12.802    mips/dp/rf/rf_reg_r1_0_31_0_5_i_162_n_0
    SLICE_X42Y117        LUT2 (Prop_lut2_I0_O)        0.332    13.134 r  mips/dp/rf/mem_reg_0_127_0_0_i_65/O
                         net (fo=18, routed)          0.855    13.989    mips/dp/rf/mem_reg_0_127_0_0_i_65_n_0
    SLICE_X44Y113        LUT3 (Prop_lut3_I1_O)        0.124    14.113 r  mips/dp/rf/mem_reg_0_127_0_0_i_35/O
                         net (fo=7, routed)           0.998    15.111    mips/dp/rf/mem_reg_0_127_0_0_i_35_n_0
    SLICE_X41Y112        LUT2 (Prop_lut2_I0_O)        0.124    15.235 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_158/O
                         net (fo=5, routed)           0.572    15.807    mips/dp/rf/rf_reg_r1_0_31_0_5_i_158_n_0
    SLICE_X39Y113        LUT2 (Prop_lut2_I0_O)        0.119    15.926 r  mips/dp/rf/mem_reg_0_127_0_0_i_56/O
                         net (fo=2, routed)           0.544    16.470    mips/dp/rf/mem_reg_0_127_0_0_i_56_n_0
    SLICE_X38Y113        LUT6 (Prop_lut6_I4_O)        0.332    16.802 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_80/O
                         net (fo=1, routed)           0.648    17.450    mips/dp/rf/rf_reg_r1_0_31_0_5_i_80_n_0
    SLICE_X36Y113        LUT6 (Prop_lut6_I2_O)        0.124    17.574 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_28/O
                         net (fo=878, routed)         8.088    25.662    memIO/screenmem/mem_reg_256_383_1_1/A0
    SLICE_X10Y82         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    25.786 r  memIO/screenmem/mem_reg_256_383_1_1/SP.LOW/O
                         net (fo=1, routed)           0.000    25.786    memIO/screenmem/mem_reg_256_383_1_1/SPO0
    SLICE_X10Y82         MUXF7 (Prop_muxf7_I0_O)      0.241    26.027 r  memIO/screenmem/mem_reg_256_383_1_1/F7.SP/O
                         net (fo=1, routed)           1.152    27.179    memIO/screenmem/mem_reg_256_383_1_1_n_1
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.298    27.477 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_142/O
                         net (fo=1, routed)           1.168    28.645    mips/dp/rf/rf_reg_r1_0_31_0_5_i_21
    SLICE_X13Y89         LUT6 (Prop_lut6_I1_O)        0.124    28.769 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_55/O
                         net (fo=1, routed)           1.538    30.307    memIO/datamem/dout1[0]
    SLICE_X13Y110        LUT5 (Prop_lut5_I0_O)        0.124    30.431 r  memIO/datamem/rf_reg_r1_0_31_0_5_i_21/O
                         net (fo=1, routed)           0.431    30.862    mips/dp/rf/rf_reg_r2_0_31_0_5_0
    SLICE_X13Y112        LUT5 (Prop_lut5_I0_O)        0.124    30.986 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.337    31.323    mips/dp/rf/rf_reg_r1_0_31_0_5/DIA1
    SLICE_X14Y112        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=956, routed)         1.504    78.483    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X14Y112        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.560    79.043    
                         clock uncertainty           -0.102    78.941    
    SLICE_X14Y112        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    78.683    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         78.683    
                         arrival time                         -31.323    
  -------------------------------------------------------------------
                         slack                                 47.360    

Slack (MET) :             47.493ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        32.117ns  (logic 3.916ns (12.193%)  route 28.201ns (87.807%))
  Logic Levels:           18  (LUT2=3 LUT3=1 LUT5=5 LUT6=6 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 78.483 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=956, routed)         1.622    -0.918    mips/dp/clk12
    SLICE_X28Y112        FDRE                                         r  mips/dp/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  mips/dp/pc_reg[8]/Q
                         net (fo=494, routed)         4.669     4.207    mips/dp/rf/pc[6]
    SLICE_X7Y98          LUT6 (Prop_lut6_I0_O)        0.124     4.331 r  mips/dp/rf/pc[17]_i_25/O
                         net (fo=1, routed)           0.149     4.480    mips/dp/rf/pc[17]_i_25_n_0
    SLICE_X7Y98          LUT5 (Prop_lut5_I4_O)        0.124     4.604 r  mips/dp/rf/pc[17]_i_10/O
                         net (fo=1, routed)           0.993     5.597    mips/dp/rf/pc[17]_i_10_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I1_O)        0.124     5.721 r  mips/dp/rf/pc[17]_i_4/O
                         net (fo=1, routed)           0.000     5.721    mips/dp/rf/pc[17]_i_4_n_0
    SLICE_X3Y95          MUXF7 (Prop_muxf7_I1_O)      0.217     5.938 r  mips/dp/rf/pc_reg[17]_i_2/O
                         net (fo=19, routed)          2.636     8.574    mips/dp/rf/instr[15]
    SLICE_X30Y114        LUT5 (Prop_lut5_I2_O)        0.325     8.899 r  mips/dp/rf/rf_reg_r1_0_31_12_17_i_70/O
                         net (fo=16, routed)          1.716    10.616    mips/dp/rf/rf_reg_r1_0_31_12_17_i_70_n_0
    SLICE_X15Y120        LUT5 (Prop_lut5_I2_O)        0.356    10.972 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_162/O
                         net (fo=16, routed)          1.830    12.802    mips/dp/rf/rf_reg_r1_0_31_0_5_i_162_n_0
    SLICE_X42Y117        LUT2 (Prop_lut2_I0_O)        0.332    13.134 r  mips/dp/rf/mem_reg_0_127_0_0_i_65/O
                         net (fo=18, routed)          0.855    13.989    mips/dp/rf/mem_reg_0_127_0_0_i_65_n_0
    SLICE_X44Y113        LUT3 (Prop_lut3_I1_O)        0.124    14.113 r  mips/dp/rf/mem_reg_0_127_0_0_i_35/O
                         net (fo=7, routed)           0.998    15.111    mips/dp/rf/mem_reg_0_127_0_0_i_35_n_0
    SLICE_X41Y112        LUT2 (Prop_lut2_I0_O)        0.124    15.235 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_158/O
                         net (fo=5, routed)           0.572    15.807    mips/dp/rf/rf_reg_r1_0_31_0_5_i_158_n_0
    SLICE_X39Y113        LUT2 (Prop_lut2_I0_O)        0.119    15.926 r  mips/dp/rf/mem_reg_0_127_0_0_i_56/O
                         net (fo=2, routed)           0.544    16.470    mips/dp/rf/mem_reg_0_127_0_0_i_56_n_0
    SLICE_X38Y113        LUT6 (Prop_lut6_I4_O)        0.332    16.802 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_80/O
                         net (fo=1, routed)           0.648    17.450    mips/dp/rf/rf_reg_r1_0_31_0_5_i_80_n_0
    SLICE_X36Y113        LUT6 (Prop_lut6_I2_O)        0.124    17.574 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_28/O
                         net (fo=878, routed)         7.706    25.280    memIO/screenmem/mem_reg_384_511_5_5/A0
    SLICE_X6Y86          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    25.404 r  memIO/screenmem/mem_reg_384_511_5_5/SP.LOW/O
                         net (fo=1, routed)           0.000    25.404    memIO/screenmem/mem_reg_384_511_5_5/SPO0
    SLICE_X6Y86          MUXF7 (Prop_muxf7_I0_O)      0.241    25.645 r  memIO/screenmem/mem_reg_384_511_5_5/F7.SP/O
                         net (fo=1, routed)           1.094    26.739    memIO/screenmem/mem_reg_384_511_5_5_n_1
    SLICE_X7Y89          LUT6 (Prop_lut6_I1_O)        0.298    27.037 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_177/O
                         net (fo=1, routed)           1.224    28.260    mips/dp/rf/rf_reg_r1_0_31_0_5_i_29_0
    SLICE_X13Y90         LUT6 (Prop_lut6_I1_O)        0.124    28.384 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_83/O
                         net (fo=1, routed)           1.403    29.787    mips/dp/rf/memIO/dout1[5]
    SLICE_X13Y109        LUT5 (Prop_lut5_I0_O)        0.124    29.911 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_29/O
                         net (fo=1, routed)           0.546    30.457    mips/dp/rf/rf_reg_r1_0_31_0_5_i_29_n_0
    SLICE_X13Y112        LUT5 (Prop_lut5_I0_O)        0.124    30.581 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.618    31.199    mips/dp/rf/rf_reg_r1_0_31_0_5/DIC1
    SLICE_X14Y112        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=956, routed)         1.504    78.483    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X14Y112        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.560    79.043    
                         clock uncertainty           -0.102    78.941    
    SLICE_X14Y112        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    78.692    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         78.692    
                         arrival time                         -31.199    
  -------------------------------------------------------------------
                         slack                                 47.493    

Slack (MET) :             47.530ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        32.080ns  (logic 3.916ns (12.207%)  route 28.164ns (87.793%))
  Logic Levels:           18  (LUT2=3 LUT3=1 LUT5=5 LUT6=6 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 78.483 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=956, routed)         1.622    -0.918    mips/dp/clk12
    SLICE_X28Y112        FDRE                                         r  mips/dp/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  mips/dp/pc_reg[8]/Q
                         net (fo=494, routed)         4.669     4.207    mips/dp/rf/pc[6]
    SLICE_X7Y98          LUT6 (Prop_lut6_I0_O)        0.124     4.331 r  mips/dp/rf/pc[17]_i_25/O
                         net (fo=1, routed)           0.149     4.480    mips/dp/rf/pc[17]_i_25_n_0
    SLICE_X7Y98          LUT5 (Prop_lut5_I4_O)        0.124     4.604 r  mips/dp/rf/pc[17]_i_10/O
                         net (fo=1, routed)           0.993     5.597    mips/dp/rf/pc[17]_i_10_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I1_O)        0.124     5.721 r  mips/dp/rf/pc[17]_i_4/O
                         net (fo=1, routed)           0.000     5.721    mips/dp/rf/pc[17]_i_4_n_0
    SLICE_X3Y95          MUXF7 (Prop_muxf7_I1_O)      0.217     5.938 r  mips/dp/rf/pc_reg[17]_i_2/O
                         net (fo=19, routed)          2.636     8.574    mips/dp/rf/instr[15]
    SLICE_X30Y114        LUT5 (Prop_lut5_I2_O)        0.325     8.899 r  mips/dp/rf/rf_reg_r1_0_31_12_17_i_70/O
                         net (fo=16, routed)          1.716    10.616    mips/dp/rf/rf_reg_r1_0_31_12_17_i_70_n_0
    SLICE_X15Y120        LUT5 (Prop_lut5_I2_O)        0.356    10.972 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_162/O
                         net (fo=16, routed)          1.830    12.802    mips/dp/rf/rf_reg_r1_0_31_0_5_i_162_n_0
    SLICE_X42Y117        LUT2 (Prop_lut2_I0_O)        0.332    13.134 r  mips/dp/rf/mem_reg_0_127_0_0_i_65/O
                         net (fo=18, routed)          0.855    13.989    mips/dp/rf/mem_reg_0_127_0_0_i_65_n_0
    SLICE_X44Y113        LUT3 (Prop_lut3_I1_O)        0.124    14.113 r  mips/dp/rf/mem_reg_0_127_0_0_i_35/O
                         net (fo=7, routed)           0.998    15.111    mips/dp/rf/mem_reg_0_127_0_0_i_35_n_0
    SLICE_X41Y112        LUT2 (Prop_lut2_I0_O)        0.124    15.235 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_158/O
                         net (fo=5, routed)           0.572    15.807    mips/dp/rf/rf_reg_r1_0_31_0_5_i_158_n_0
    SLICE_X39Y113        LUT2 (Prop_lut2_I0_O)        0.119    15.926 r  mips/dp/rf/mem_reg_0_127_0_0_i_56/O
                         net (fo=2, routed)           0.544    16.470    mips/dp/rf/mem_reg_0_127_0_0_i_56_n_0
    SLICE_X38Y113        LUT6 (Prop_lut6_I4_O)        0.332    16.802 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_80/O
                         net (fo=1, routed)           0.648    17.450    mips/dp/rf/rf_reg_r1_0_31_0_5_i_80_n_0
    SLICE_X36Y113        LUT6 (Prop_lut6_I2_O)        0.124    17.574 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_28/O
                         net (fo=878, routed)         7.706    25.280    memIO/screenmem/mem_reg_384_511_5_5/A0
    SLICE_X6Y86          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    25.404 r  memIO/screenmem/mem_reg_384_511_5_5/SP.LOW/O
                         net (fo=1, routed)           0.000    25.404    memIO/screenmem/mem_reg_384_511_5_5/SPO0
    SLICE_X6Y86          MUXF7 (Prop_muxf7_I0_O)      0.241    25.645 r  memIO/screenmem/mem_reg_384_511_5_5/F7.SP/O
                         net (fo=1, routed)           1.094    26.739    memIO/screenmem/mem_reg_384_511_5_5_n_1
    SLICE_X7Y89          LUT6 (Prop_lut6_I1_O)        0.298    27.037 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_177/O
                         net (fo=1, routed)           1.224    28.260    mips/dp/rf/rf_reg_r1_0_31_0_5_i_29_0
    SLICE_X13Y90         LUT6 (Prop_lut6_I1_O)        0.124    28.384 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_83/O
                         net (fo=1, routed)           1.403    29.787    mips/dp/rf/memIO/dout1[5]
    SLICE_X13Y109        LUT5 (Prop_lut5_I0_O)        0.124    29.911 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_29/O
                         net (fo=1, routed)           0.546    30.457    mips/dp/rf/rf_reg_r1_0_31_0_5_i_29_n_0
    SLICE_X13Y112        LUT5 (Prop_lut5_I0_O)        0.124    30.581 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.580    31.162    mips/dp/rf/rf_reg_r2_0_31_0_5/DIC1
    SLICE_X12Y112        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=956, routed)         1.504    78.483    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X12Y112        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.560    79.043    
                         clock uncertainty           -0.102    78.941    
    SLICE_X12Y112        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    78.692    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         78.692    
                         arrival time                         -31.162    
  -------------------------------------------------------------------
                         slack                                 47.530    

Slack (MET) :             47.871ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        31.727ns  (logic 6.813ns (21.474%)  route 24.914ns (78.526%))
  Logic Levels:           18  (LUT2=4 LUT3=1 LUT5=3 LUT6=6 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 78.480 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=956, routed)         1.622    -0.918    mips/dp/clk12
    SLICE_X28Y112        FDRE                                         r  mips/dp/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  mips/dp/pc_reg[8]/Q
                         net (fo=494, routed)         4.669     4.207    mips/dp/rf/pc[6]
    SLICE_X7Y98          LUT6 (Prop_lut6_I0_O)        0.124     4.331 r  mips/dp/rf/pc[17]_i_25/O
                         net (fo=1, routed)           0.149     4.480    mips/dp/rf/pc[17]_i_25_n_0
    SLICE_X7Y98          LUT5 (Prop_lut5_I4_O)        0.124     4.604 r  mips/dp/rf/pc[17]_i_10/O
                         net (fo=1, routed)           0.993     5.597    mips/dp/rf/pc[17]_i_10_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I1_O)        0.124     5.721 r  mips/dp/rf/pc[17]_i_4/O
                         net (fo=1, routed)           0.000     5.721    mips/dp/rf/pc[17]_i_4_n_0
    SLICE_X3Y95          MUXF7 (Prop_muxf7_I1_O)      0.217     5.938 r  mips/dp/rf/pc_reg[17]_i_2/O
                         net (fo=19, routed)          2.636     8.574    mips/dp/rf/instr[15]
    SLICE_X30Y114        LUT5 (Prop_lut5_I2_O)        0.325     8.899 r  mips/dp/rf/rf_reg_r1_0_31_12_17_i_70/O
                         net (fo=16, routed)          1.716    10.616    mips/dp/rf/rf_reg_r1_0_31_12_17_i_70_n_0
    SLICE_X15Y120        LUT5 (Prop_lut5_I2_O)        0.356    10.972 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_162/O
                         net (fo=16, routed)          1.830    12.802    mips/dp/rf/rf_reg_r1_0_31_0_5_i_162_n_0
    SLICE_X42Y117        LUT2 (Prop_lut2_I0_O)        0.332    13.134 r  mips/dp/rf/mem_reg_0_127_0_0_i_65/O
                         net (fo=18, routed)          0.855    13.989    mips/dp/rf/mem_reg_0_127_0_0_i_65_n_0
    SLICE_X44Y113        LUT3 (Prop_lut3_I1_O)        0.124    14.113 r  mips/dp/rf/mem_reg_0_127_0_0_i_35/O
                         net (fo=7, routed)           0.998    15.111    mips/dp/rf/mem_reg_0_127_0_0_i_35_n_0
    SLICE_X41Y112        LUT2 (Prop_lut2_I0_O)        0.124    15.235 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_158/O
                         net (fo=5, routed)           0.572    15.807    mips/dp/rf/rf_reg_r1_0_31_0_5_i_158_n_0
    SLICE_X39Y113        LUT2 (Prop_lut2_I0_O)        0.119    15.926 r  mips/dp/rf/mem_reg_0_127_0_0_i_56/O
                         net (fo=2, routed)           0.544    16.470    mips/dp/rf/mem_reg_0_127_0_0_i_56_n_0
    SLICE_X38Y113        LUT6 (Prop_lut6_I4_O)        0.332    16.802 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_80/O
                         net (fo=1, routed)           0.648    17.450    mips/dp/rf/rf_reg_r1_0_31_0_5_i_80_n_0
    SLICE_X36Y113        LUT6 (Prop_lut6_I2_O)        0.124    17.574 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_28/O
                         net (fo=878, routed)         6.274    23.848    memIO/datamem/mem_reg_0_255_13_13/A0
    SLICE_X2Y98          RAMS64E (Prop_rams64e_ADR0_O)
                                                      2.833    26.681 r  memIO/datamem/mem_reg_0_255_13_13/RAMS64E_A/O
                         net (fo=1, routed)           0.000    26.681    memIO/datamem/mem_reg_0_255_13_13/OA
    SLICE_X2Y98          MUXF7 (Prop_muxf7_I1_O)      0.214    26.895 r  memIO/datamem/mem_reg_0_255_13_13/F7.A/O
                         net (fo=1, routed)           0.000    26.895    memIO/datamem/mem_reg_0_255_13_13/O1
    SLICE_X2Y98          MUXF8 (Prop_muxf8_I1_O)      0.088    26.983 r  memIO/datamem/mem_reg_0_255_13_13/F8/O
                         net (fo=1, routed)           0.447    27.431    memIO/datamem_n_52
    SLICE_X5Y100         LUT6 (Prop_lut6_I5_O)        0.319    27.750 r  memIO/__0/rf_reg_r1_0_31_12_17_i_25/O
                         net (fo=1, routed)           1.613    29.363    memIO/datamem/dout[3]
    SLICE_X11Y115        LUT2 (Prop_lut2_I0_O)        0.152    29.515 r  memIO/datamem/rf_reg_r1_0_31_12_17_i_9/O
                         net (fo=1, routed)           0.458    29.972    mips/dp/rf/rf_reg_r2_0_31_12_17_2
    SLICE_X11Y115        LUT6 (Prop_lut6_I5_O)        0.326    30.298 r  mips/dp/rf/rf_reg_r1_0_31_12_17_i_1/O
                         net (fo=2, routed)           0.511    30.809    mips/dp/rf/rf_reg_r1_0_31_12_17/DIA1
    SLICE_X14Y116        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=956, routed)         1.501    78.480    mips/dp/rf/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X14Y116        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA_D1/CLK
                         clock pessimism              0.560    79.040    
                         clock uncertainty           -0.102    78.938    
    SLICE_X14Y116        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    78.680    mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         78.680    
                         arrival time                         -30.809    
  -------------------------------------------------------------------
                         slack                                 47.871    

Slack (MET) :             47.882ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        31.717ns  (logic 6.813ns (21.481%)  route 24.904ns (78.520%))
  Logic Levels:           18  (LUT2=4 LUT3=1 LUT5=3 LUT6=6 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 78.481 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=956, routed)         1.622    -0.918    mips/dp/clk12
    SLICE_X28Y112        FDRE                                         r  mips/dp/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  mips/dp/pc_reg[8]/Q
                         net (fo=494, routed)         4.669     4.207    mips/dp/rf/pc[6]
    SLICE_X7Y98          LUT6 (Prop_lut6_I0_O)        0.124     4.331 r  mips/dp/rf/pc[17]_i_25/O
                         net (fo=1, routed)           0.149     4.480    mips/dp/rf/pc[17]_i_25_n_0
    SLICE_X7Y98          LUT5 (Prop_lut5_I4_O)        0.124     4.604 r  mips/dp/rf/pc[17]_i_10/O
                         net (fo=1, routed)           0.993     5.597    mips/dp/rf/pc[17]_i_10_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I1_O)        0.124     5.721 r  mips/dp/rf/pc[17]_i_4/O
                         net (fo=1, routed)           0.000     5.721    mips/dp/rf/pc[17]_i_4_n_0
    SLICE_X3Y95          MUXF7 (Prop_muxf7_I1_O)      0.217     5.938 r  mips/dp/rf/pc_reg[17]_i_2/O
                         net (fo=19, routed)          2.636     8.574    mips/dp/rf/instr[15]
    SLICE_X30Y114        LUT5 (Prop_lut5_I2_O)        0.325     8.899 r  mips/dp/rf/rf_reg_r1_0_31_12_17_i_70/O
                         net (fo=16, routed)          1.716    10.616    mips/dp/rf/rf_reg_r1_0_31_12_17_i_70_n_0
    SLICE_X15Y120        LUT5 (Prop_lut5_I2_O)        0.356    10.972 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_162/O
                         net (fo=16, routed)          1.830    12.802    mips/dp/rf/rf_reg_r1_0_31_0_5_i_162_n_0
    SLICE_X42Y117        LUT2 (Prop_lut2_I0_O)        0.332    13.134 r  mips/dp/rf/mem_reg_0_127_0_0_i_65/O
                         net (fo=18, routed)          0.855    13.989    mips/dp/rf/mem_reg_0_127_0_0_i_65_n_0
    SLICE_X44Y113        LUT3 (Prop_lut3_I1_O)        0.124    14.113 r  mips/dp/rf/mem_reg_0_127_0_0_i_35/O
                         net (fo=7, routed)           0.998    15.111    mips/dp/rf/mem_reg_0_127_0_0_i_35_n_0
    SLICE_X41Y112        LUT2 (Prop_lut2_I0_O)        0.124    15.235 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_158/O
                         net (fo=5, routed)           0.572    15.807    mips/dp/rf/rf_reg_r1_0_31_0_5_i_158_n_0
    SLICE_X39Y113        LUT2 (Prop_lut2_I0_O)        0.119    15.926 r  mips/dp/rf/mem_reg_0_127_0_0_i_56/O
                         net (fo=2, routed)           0.544    16.470    mips/dp/rf/mem_reg_0_127_0_0_i_56_n_0
    SLICE_X38Y113        LUT6 (Prop_lut6_I4_O)        0.332    16.802 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_80/O
                         net (fo=1, routed)           0.648    17.450    mips/dp/rf/rf_reg_r1_0_31_0_5_i_80_n_0
    SLICE_X36Y113        LUT6 (Prop_lut6_I2_O)        0.124    17.574 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_28/O
                         net (fo=878, routed)         6.274    23.848    memIO/datamem/mem_reg_0_255_13_13/A0
    SLICE_X2Y98          RAMS64E (Prop_rams64e_ADR0_O)
                                                      2.833    26.681 r  memIO/datamem/mem_reg_0_255_13_13/RAMS64E_A/O
                         net (fo=1, routed)           0.000    26.681    memIO/datamem/mem_reg_0_255_13_13/OA
    SLICE_X2Y98          MUXF7 (Prop_muxf7_I1_O)      0.214    26.895 r  memIO/datamem/mem_reg_0_255_13_13/F7.A/O
                         net (fo=1, routed)           0.000    26.895    memIO/datamem/mem_reg_0_255_13_13/O1
    SLICE_X2Y98          MUXF8 (Prop_muxf8_I1_O)      0.088    26.983 r  memIO/datamem/mem_reg_0_255_13_13/F8/O
                         net (fo=1, routed)           0.447    27.431    memIO/datamem_n_52
    SLICE_X5Y100         LUT6 (Prop_lut6_I5_O)        0.319    27.750 r  memIO/__0/rf_reg_r1_0_31_12_17_i_25/O
                         net (fo=1, routed)           1.613    29.363    memIO/datamem/dout[3]
    SLICE_X11Y115        LUT2 (Prop_lut2_I0_O)        0.152    29.515 r  memIO/datamem/rf_reg_r1_0_31_12_17_i_9/O
                         net (fo=1, routed)           0.458    29.972    mips/dp/rf/rf_reg_r2_0_31_12_17_2
    SLICE_X11Y115        LUT6 (Prop_lut6_I5_O)        0.326    30.298 r  mips/dp/rf/rf_reg_r1_0_31_12_17_i_1/O
                         net (fo=2, routed)           0.501    30.799    mips/dp/rf/rf_reg_r2_0_31_12_17/DIA1
    SLICE_X14Y115        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=956, routed)         1.502    78.481    mips/dp/rf/rf_reg_r2_0_31_12_17/WCLK
    SLICE_X14Y115        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_12_17/RAMA_D1/CLK
                         clock pessimism              0.560    79.041    
                         clock uncertainty           -0.102    78.939    
    SLICE_X14Y115        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    78.681    mips/dp/rf/rf_reg_r2_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         78.681    
                         arrival time                         -30.799    
  -------------------------------------------------------------------
                         slack                                 47.882    

Slack (MET) :             47.918ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        31.963ns  (logic 6.670ns (20.868%)  route 25.293ns (79.132%))
  Logic Levels:           26  (CARRY4=6 LUT2=2 LUT3=4 LUT4=1 LUT5=6 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 78.477 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=956, routed)         1.622    -0.918    mips/dp/clk12
    SLICE_X28Y112        FDRE                                         r  mips/dp/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  mips/dp/pc_reg[8]/Q
                         net (fo=494, routed)         4.669     4.207    mips/dp/rf/pc[6]
    SLICE_X7Y98          LUT6 (Prop_lut6_I0_O)        0.124     4.331 r  mips/dp/rf/pc[17]_i_25/O
                         net (fo=1, routed)           0.149     4.480    mips/dp/rf/pc[17]_i_25_n_0
    SLICE_X7Y98          LUT5 (Prop_lut5_I4_O)        0.124     4.604 r  mips/dp/rf/pc[17]_i_10/O
                         net (fo=1, routed)           0.993     5.597    mips/dp/rf/pc[17]_i_10_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I1_O)        0.124     5.721 r  mips/dp/rf/pc[17]_i_4/O
                         net (fo=1, routed)           0.000     5.721    mips/dp/rf/pc[17]_i_4_n_0
    SLICE_X3Y95          MUXF7 (Prop_muxf7_I1_O)      0.217     5.938 r  mips/dp/rf/pc_reg[17]_i_2/O
                         net (fo=19, routed)          2.636     8.574    mips/dp/rf/instr[15]
    SLICE_X30Y114        LUT5 (Prop_lut5_I2_O)        0.325     8.899 r  mips/dp/rf/rf_reg_r1_0_31_12_17_i_70/O
                         net (fo=16, routed)          1.716    10.616    mips/dp/rf/rf_reg_r1_0_31_12_17_i_70_n_0
    SLICE_X15Y120        LUT5 (Prop_lut5_I2_O)        0.356    10.972 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_162/O
                         net (fo=16, routed)          1.830    12.802    mips/dp/rf/rf_reg_r1_0_31_0_5_i_162_n_0
    SLICE_X42Y117        LUT2 (Prop_lut2_I0_O)        0.332    13.134 r  mips/dp/rf/mem_reg_0_127_0_0_i_65/O
                         net (fo=18, routed)          0.703    13.837    mips/dp/rf/mem_reg_0_127_0_0_i_65_n_0
    SLICE_X42Y115        LUT5 (Prop_lut5_I4_O)        0.148    13.985 r  mips/dp/rf/rf_reg_r1_0_31_12_17_i_76/O
                         net (fo=5, routed)           0.685    14.670    mips/dp/rf/rf_reg_r1_0_31_12_17_i_76_n_0
    SLICE_X43Y114        LUT3 (Prop_lut3_I0_O)        0.357    15.027 f  mips/dp/rf/rf_reg_r1_0_31_6_11_i_67/O
                         net (fo=2, routed)           0.284    15.311    mips/dp/rf/rf_reg_r1_0_31_6_11_i_67_n_0
    SLICE_X43Y114        LUT3 (Prop_lut3_I0_O)        0.322    15.633 r  mips/dp/rf/rf_reg_r1_0_31_6_11_i_45/O
                         net (fo=2, routed)           0.812    16.445    mips/dp/rf/rf_reg_r1_0_31_6_11_i_45_n_0
    SLICE_X41Y112        LUT4 (Prop_lut4_I1_O)        0.358    16.803 r  mips/dp/rf/rf_reg_r1_0_31_6_11_i_52/O
                         net (fo=1, routed)           0.436    17.239    mips/dp/rf/rf_reg_r1_0_31_6_11_i_52_n_0
    SLICE_X41Y112        LUT6 (Prop_lut6_I0_O)        0.326    17.565 r  mips/dp/rf/rf_reg_r1_0_31_6_11_i_30/O
                         net (fo=1, routed)           0.439    18.004    mips/dp/rf/rf_reg_r1_0_31_6_11_i_30_n_0
    SLICE_X35Y112        LUT6 (Prop_lut6_I4_O)        0.124    18.128 r  mips/dp/rf/rf_reg_r1_0_31_6_11_i_14/O
                         net (fo=1045, routed)        3.032    21.160    mips/dp/rf/A[5]
    SLICE_X13Y97         LUT2 (Prop_lut2_I0_O)        0.152    21.312 f  mips/dp/rf/mem_reg_0_31_0_0_i_3/O
                         net (fo=3, routed)           1.079    22.391    mips/dp/rf/mem_reg_0_31_0_0_i_3_n_0
    SLICE_X13Y107        LUT5 (Prop_lut5_I2_O)        0.352    22.743 f  mips/dp/rf/seg_val[31]_i_13/O
                         net (fo=1, routed)           1.461    24.204    mips/dp/rf/seg_val[31]_i_13_n_0
    SLICE_X15Y121        LUT3 (Prop_lut3_I2_O)        0.352    24.556 r  mips/dp/rf/seg_val[31]_i_12/O
                         net (fo=2, routed)           1.342    25.898    mips/dp/rf/seg_val[31]_i_12_n_0
    SLICE_X29Y117        LUT5 (Prop_lut5_I2_O)        0.326    26.224 r  mips/dp/rf/pc[27]_i_6/O
                         net (fo=2, routed)           0.305    26.529    mips/dp/rf/pc[27]_i_6_n_0
    SLICE_X31Y117        LUT6 (Prop_lut6_I3_O)        0.124    26.653 r  mips/dp/rf/pc[27]_i_2/O
                         net (fo=30, routed)          1.377    28.030    mips/dp/rf/pc[27]_i_2_n_0
    SLICE_X28Y112        LUT3 (Prop_lut3_I1_O)        0.124    28.154 r  mips/dp/rf/BT_carry__0_i_3/O
                         net (fo=1, routed)           0.000    28.154    mips/dp/rf_n_156
    SLICE_X28Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.704 r  mips/dp/BT_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.704    mips/dp/BT_carry__0_n_0
    SLICE_X28Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.818 r  mips/dp/BT_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.818    mips/dp/BT_carry__1_n_0
    SLICE_X28Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.932 r  mips/dp/BT_carry__2/CO[3]
                         net (fo=1, routed)           0.000    28.932    mips/dp/BT_carry__2_n_0
    SLICE_X28Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.046 r  mips/dp/BT_carry__3/CO[3]
                         net (fo=1, routed)           0.000    29.046    mips/dp/BT_carry__3_n_0
    SLICE_X28Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.160 r  mips/dp/BT_carry__4/CO[3]
                         net (fo=1, routed)           0.000    29.160    mips/dp/BT_carry__4_n_0
    SLICE_X28Y117        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.399 r  mips/dp/BT_carry__5/O[2]
                         net (fo=1, routed)           1.345    30.743    mips/dp/rf/newPC1[26]
    SLICE_X13Y118        LUT6 (Prop_lut6_I0_O)        0.302    31.045 r  mips/dp/rf/pc[27]_i_1/O
                         net (fo=1, routed)           0.000    31.045    mips/dp/rf_n_53
    SLICE_X13Y118        FDRE                                         r  mips/dp/pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=956, routed)         1.498    78.477    mips/dp/clk12
    SLICE_X13Y118        FDRE                                         r  mips/dp/pc_reg[27]/C
                         clock pessimism              0.560    79.037    
                         clock uncertainty           -0.102    78.935    
    SLICE_X13Y118        FDRE (Setup_fdre_C_D)        0.029    78.964    mips/dp/pc_reg[27]
  -------------------------------------------------------------------
                         required time                         78.964    
                         arrival time                         -31.045    
  -------------------------------------------------------------------
                         slack                                 47.918    

Slack (MET) :             48.188ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        31.489ns  (logic 9.778ns (31.054%)  route 21.710ns (68.946%))
  Logic Levels:           18  (LUT2=4 LUT3=1 LUT5=3 LUT6=6 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 78.476 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=956, routed)         1.622    -0.918    mips/dp/clk12
    SLICE_X28Y112        FDRE                                         r  mips/dp/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  mips/dp/pc_reg[8]/Q
                         net (fo=494, routed)         4.669     4.207    mips/dp/rf/pc[6]
    SLICE_X7Y98          LUT6 (Prop_lut6_I0_O)        0.124     4.331 r  mips/dp/rf/pc[17]_i_25/O
                         net (fo=1, routed)           0.149     4.480    mips/dp/rf/pc[17]_i_25_n_0
    SLICE_X7Y98          LUT5 (Prop_lut5_I4_O)        0.124     4.604 r  mips/dp/rf/pc[17]_i_10/O
                         net (fo=1, routed)           0.993     5.597    mips/dp/rf/pc[17]_i_10_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I1_O)        0.124     5.721 r  mips/dp/rf/pc[17]_i_4/O
                         net (fo=1, routed)           0.000     5.721    mips/dp/rf/pc[17]_i_4_n_0
    SLICE_X3Y95          MUXF7 (Prop_muxf7_I1_O)      0.217     5.938 r  mips/dp/rf/pc_reg[17]_i_2/O
                         net (fo=19, routed)          2.636     8.574    mips/dp/rf/instr[15]
    SLICE_X30Y114        LUT5 (Prop_lut5_I2_O)        0.325     8.899 r  mips/dp/rf/rf_reg_r1_0_31_12_17_i_70/O
                         net (fo=16, routed)          1.716    10.616    mips/dp/rf/rf_reg_r1_0_31_12_17_i_70_n_0
    SLICE_X15Y120        LUT5 (Prop_lut5_I2_O)        0.356    10.972 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_162/O
                         net (fo=16, routed)          1.830    12.802    mips/dp/rf/rf_reg_r1_0_31_0_5_i_162_n_0
    SLICE_X42Y117        LUT2 (Prop_lut2_I0_O)        0.332    13.134 r  mips/dp/rf/mem_reg_0_127_0_0_i_65/O
                         net (fo=18, routed)          0.855    13.989    mips/dp/rf/mem_reg_0_127_0_0_i_65_n_0
    SLICE_X44Y113        LUT3 (Prop_lut3_I1_O)        0.124    14.113 r  mips/dp/rf/mem_reg_0_127_0_0_i_35/O
                         net (fo=7, routed)           0.998    15.111    mips/dp/rf/mem_reg_0_127_0_0_i_35_n_0
    SLICE_X41Y112        LUT2 (Prop_lut2_I0_O)        0.124    15.235 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_158/O
                         net (fo=5, routed)           0.572    15.807    mips/dp/rf/rf_reg_r1_0_31_0_5_i_158_n_0
    SLICE_X39Y113        LUT2 (Prop_lut2_I0_O)        0.119    15.926 r  mips/dp/rf/mem_reg_0_127_0_0_i_56/O
                         net (fo=2, routed)           0.544    16.470    mips/dp/rf/mem_reg_0_127_0_0_i_56_n_0
    SLICE_X38Y113        LUT6 (Prop_lut6_I4_O)        0.332    16.802 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_80/O
                         net (fo=1, routed)           0.648    17.450    mips/dp/rf/rf_reg_r1_0_31_0_5_i_80_n_0
    SLICE_X36Y113        LUT6 (Prop_lut6_I2_O)        0.124    17.574 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_28/O
                         net (fo=878, routed)         2.746    20.320    memIO/datamem/mem_reg_256_511_22_22/A0
    SLICE_X6Y118         RAMS64E (Prop_rams64e_ADR0_O)
                                                      5.825    26.145 r  memIO/datamem/mem_reg_256_511_22_22/RAMS64E_A/O
                         net (fo=1, routed)           0.000    26.145    memIO/datamem/mem_reg_256_511_22_22/OA
    SLICE_X6Y118         MUXF7 (Prop_muxf7_I1_O)      0.214    26.359 r  memIO/datamem/mem_reg_256_511_22_22/F7.A/O
                         net (fo=1, routed)           0.000    26.359    memIO/datamem/mem_reg_256_511_22_22/O1
    SLICE_X6Y118         MUXF8 (Prop_muxf8_I1_O)      0.088    26.447 r  memIO/datamem/mem_reg_256_511_22_22/F8/O
                         net (fo=1, routed)           0.731    27.178    memIO/datamem_n_89
    SLICE_X3Y117         LUT6 (Prop_lut6_I3_O)        0.319    27.497 r  memIO/__0/rf_reg_r1_0_31_18_23_i_50/O
                         net (fo=1, routed)           0.473    27.970    memIO/datamem/dout[8]
    SLICE_X3Y117         LUT2 (Prop_lut2_I0_O)        0.119    28.089 r  memIO/datamem/rf_reg_r1_0_31_18_23_i_22/O
                         net (fo=1, routed)           1.189    29.278    mips/dp/rf/rf_reg_r2_0_31_18_23_2
    SLICE_X13Y120        LUT6 (Prop_lut6_I5_O)        0.332    29.610 r  mips/dp/rf/rf_reg_r1_0_31_18_23_i_6/O
                         net (fo=2, routed)           0.960    30.570    mips/dp/rf/rf_reg_r1_0_31_18_23/DIC0
    SLICE_X14Y119        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=956, routed)         1.497    78.476    mips/dp/rf/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X14Y119        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_18_23/RAMC/CLK
                         clock pessimism              0.560    79.036    
                         clock uncertainty           -0.102    78.934    
    SLICE_X14Y119        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    78.759    mips/dp/rf/rf_reg_r1_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         78.759    
                         arrival time                         -30.570    
  -------------------------------------------------------------------
                         slack                                 48.188    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=956, routed)         0.562    -0.602    mips/dp/clk12
    SLICE_X29Y115        FDRE                                         r  mips/dp/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  mips/dp/pc_reg[0]/Q
                         net (fo=2, routed)           0.167    -0.294    mips/dp/rf/pc_reg[0]_1
    SLICE_X29Y115        LUT5 (Prop_lut5_I1_O)        0.045    -0.249 r  mips/dp/rf/pc[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    mips/dp/rf_n_79
    SLICE_X29Y115        FDRE                                         r  mips/dp/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=956, routed)         0.830    -0.843    mips/dp/clk12
    SLICE_X29Y115        FDRE                                         r  mips/dp/pc_reg[0]/C
                         clock pessimism              0.241    -0.602    
    SLICE_X29Y115        FDRE (Hold_fdre_C_D)         0.091    -0.511    mips/dp/pc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.186ns (32.667%)  route 0.383ns (67.333%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=956, routed)         0.562    -0.602    mips/dp/clk12
    SLICE_X29Y115        FDRE                                         r  mips/dp/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  mips/dp/pc_reg[0]/Q
                         net (fo=2, routed)           0.123    -0.338    mips/dp/rf/pc_reg[0]_1
    SLICE_X29Y115        LUT5 (Prop_lut5_I4_O)        0.045    -0.293 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.260    -0.033    mips/dp/rf/rf_reg_r1_0_31_0_5/DIA0
    SLICE_X14Y112        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=956, routed)         0.836    -0.837    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X14Y112        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism              0.275    -0.562    
    SLICE_X14Y112        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.415    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.186ns (32.365%)  route 0.389ns (67.635%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=956, routed)         0.562    -0.602    mips/dp/clk12
    SLICE_X29Y115        FDRE                                         r  mips/dp/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  mips/dp/pc_reg[0]/Q
                         net (fo=2, routed)           0.123    -0.338    mips/dp/rf/pc_reg[0]_1
    SLICE_X29Y115        LUT5 (Prop_lut5_I4_O)        0.045    -0.293 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.265    -0.027    mips/dp/rf/rf_reg_r2_0_31_0_5/DIA0
    SLICE_X12Y112        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=956, routed)         0.836    -0.837    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X12Y112        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism              0.275    -0.562    
    SLICE_X12Y112        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.415    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 mips/dp/rf/rf_reg_r1_0_31_24_29/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.431ns (76.831%)  route 0.130ns (23.169%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=956, routed)         0.562    -0.602    mips/dp/rf/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X14Y118        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_24_29/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y118        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386    -0.216 r  mips/dp/rf/rf_reg_r1_0_31_24_29/RAMC_D1/O
                         net (fo=2, routed)           0.130    -0.086    mips/dp/rf/ReadData10[29]
    SLICE_X29Y118        LUT4 (Prop_lut4_I2_O)        0.045    -0.041 r  mips/dp/rf/pc[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.041    mips/dp/rf_n_83
    SLICE_X29Y118        FDRE                                         r  mips/dp/pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=956, routed)         0.827    -0.846    mips/dp/clk12
    SLICE_X29Y118        FDRE                                         r  mips/dp/pc_reg[29]/C
                         clock pessimism              0.275    -0.571    
    SLICE_X29Y118        FDRE (Hold_fdre_C_D)         0.092    -0.479    mips/dp/pc_reg[29]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 mips/dp/rf/rf_reg_r1_0_31_24_29/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.433ns (75.828%)  route 0.138ns (24.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=956, routed)         0.562    -0.602    mips/dp/rf/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X14Y118        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_24_29/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y118        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388    -0.214 r  mips/dp/rf/rf_reg_r1_0_31_24_29/RAMB_D1/O
                         net (fo=2, routed)           0.138    -0.076    mips/dp/rf/ReadData10[27]
    SLICE_X13Y118        LUT6 (Prop_lut6_I4_O)        0.045    -0.031 r  mips/dp/rf/pc[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.031    mips/dp/rf_n_53
    SLICE_X13Y118        FDRE                                         r  mips/dp/pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=956, routed)         0.831    -0.842    mips/dp/clk12
    SLICE_X13Y118        FDRE                                         r  mips/dp/pc_reg[27]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X13Y118        FDRE (Hold_fdre_C_D)         0.091    -0.497    mips/dp/pc_reg[27]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 mips/dp/rf/rf_reg_r1_0_31_12_17/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.431ns (68.539%)  route 0.198ns (31.461%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=956, routed)         0.564    -0.600    mips/dp/rf/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X14Y116        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y116        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386    -0.214 r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMC_D1/O
                         net (fo=2, routed)           0.198    -0.016    mips/dp/rf/ReadData10[17]
    SLICE_X29Y116        LUT6 (Prop_lut6_I4_O)        0.045     0.029 r  mips/dp/rf/pc[17]_i_1/O
                         net (fo=1, routed)           0.000     0.029    mips/dp/rf_n_43
    SLICE_X29Y116        FDRE                                         r  mips/dp/pc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=956, routed)         0.829    -0.844    mips/dp/clk12
    SLICE_X29Y116        FDRE                                         r  mips/dp/pc_reg[17]/C
                         clock pessimism              0.275    -0.569    
    SLICE_X29Y116        FDRE (Hold_fdre_C_D)         0.091    -0.478    mips/dp/pc_reg[17]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 mips/dp/rf/rf_reg_r1_0_31_6_11/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.523ns (75.137%)  route 0.173ns (24.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=956, routed)         0.567    -0.597    mips/dp/rf/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X14Y111        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_6_11/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y111        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478    -0.119 r  mips/dp/rf/rf_reg_r1_0_31_6_11/RAMA_D1/O
                         net (fo=2, routed)           0.173     0.054    mips/dp/rf/ReadData10[7]
    SLICE_X28Y110        LUT6 (Prop_lut6_I4_O)        0.045     0.099 r  mips/dp/rf/pc[7]_i_1/O
                         net (fo=1, routed)           0.000     0.099    mips/dp/rf_n_33
    SLICE_X28Y110        FDRE                                         r  mips/dp/pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=956, routed)         0.834    -0.839    mips/dp/clk12
    SLICE_X28Y110        FDRE                                         r  mips/dp/pc_reg[7]/C
                         clock pessimism              0.275    -0.564    
    SLICE_X28Y110        FDRE (Hold_fdre_C_D)         0.092    -0.472    mips/dp/pc_reg[7]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 mips/dp/rf/rf_reg_r1_0_31_24_29/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.503ns (67.729%)  route 0.240ns (32.271%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=956, routed)         0.562    -0.602    mips/dp/rf/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X14Y118        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_24_29/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y118        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390    -0.212 r  mips/dp/rf/rf_reg_r1_0_31_24_29/RAMC/O
                         net (fo=2, routed)           0.240     0.027    mips/dp/rf/ReadData10[28]
    SLICE_X29Y118        LUT4 (Prop_lut4_I2_O)        0.113     0.140 r  mips/dp/rf/pc[28]_i_1/O
                         net (fo=1, routed)           0.000     0.140    mips/dp/rf_n_84
    SLICE_X29Y118        FDRE                                         r  mips/dp/pc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=956, routed)         0.827    -0.846    mips/dp/clk12
    SLICE_X29Y118        FDRE                                         r  mips/dp/pc_reg[28]/C
                         clock pessimism              0.275    -0.571    
    SLICE_X29Y118        FDRE (Hold_fdre_C_D)         0.091    -0.480    mips/dp/pc_reg[28]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.523ns (70.223%)  route 0.222ns (29.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=956, routed)         0.564    -0.600    mips/dp/rf/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X14Y116        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y116        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478    -0.122 r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA_D1/O
                         net (fo=2, routed)           0.222     0.100    mips/dp/rf/ReadData10[13]
    SLICE_X29Y114        LUT6 (Prop_lut6_I4_O)        0.045     0.145 r  mips/dp/rf/pc[13]_i_1/O
                         net (fo=1, routed)           0.000     0.145    mips/dp/rf_n_39
    SLICE_X29Y114        FDRE                                         r  mips/dp/pc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=956, routed)         0.831    -0.842    mips/dp/clk12
    SLICE_X29Y114        FDRE                                         r  mips/dp/pc_reg[13]/C
                         clock pessimism              0.275    -0.567    
    SLICE_X29Y114        FDRE (Hold_fdre_C_D)         0.091    -0.476    mips/dp/pc_reg[13]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                           0.145    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_24_29/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/datamem/mem_reg_256_511_27_27/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.433ns (53.102%)  route 0.382ns (46.898%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=956, routed)         0.563    -0.601    mips/dp/rf/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X14Y117        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_24_29/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y117        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388    -0.213 r  mips/dp/rf/rf_reg_r2_0_31_24_29/RAMB_D1/O
                         net (fo=2, routed)           0.205    -0.009    mips/dp/rf/ReadData20[27]
    SLICE_X29Y117        LUT2 (Prop_lut2_I0_O)        0.045     0.036 r  mips/dp/rf/seg_val[27]_i_1/O
                         net (fo=18, routed)          0.178     0.214    memIO/datamem/mem_reg_256_511_27_27/D
    SLICE_X30Y117        RAMS64E                                      r  memIO/datamem/mem_reg_256_511_27_27/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=956, routed)         0.827    -0.845    memIO/datamem/mem_reg_256_511_27_27/WCLK
    SLICE_X30Y117        RAMS64E                                      r  memIO/datamem/mem_reg_256_511_27_27/RAMS64E_D/CLK
                         clock pessimism              0.275    -0.570    
    SLICE_X30Y117        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.426    memIO/datamem/mem_reg_256_511_27_27/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                           0.214    
  -------------------------------------------------------------------
                         slack                                  0.640    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { clkdv/mmcm/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         80.000      77.845     BUFGCTRL_X0Y16   clkdv/buf12/I0
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y2  clkdv/mmcm/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X5Y108     memIO/seg_val_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X0Y108     memIO/seg_val_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X2Y110     memIO/seg_val_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X4Y108     memIO/seg_val_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X3Y109     memIO/seg_val_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X1Y108     memIO/seg_val_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X3Y111     memIO/seg_val_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X5Y108     memIO/seg_val_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       80.000      133.360    MMCME2_ADV_X1Y2  clkdv/mmcm/CLKOUT3
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X12Y108    memIO/datamem/mem_reg_768_1023_28_28/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X12Y108    memIO/datamem/mem_reg_768_1023_28_28/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X12Y108    memIO/datamem/mem_reg_768_1023_28_28/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X12Y108    memIO/datamem/mem_reg_768_1023_28_28/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X8Y83      memIO/screenmem/mem_reg_896_1023_3_3/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X8Y83      memIO/screenmem/mem_reg_896_1023_3_3/DP.LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X6Y98      memIO/datamem/mem_reg_0_255_11_11/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X6Y98      memIO/datamem/mem_reg_0_255_11_11/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X6Y98      memIO/datamem/mem_reg_0_255_11_11/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X6Y98      memIO/datamem/mem_reg_0_255_11_11/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X12Y110    memIO/datamem/mem_reg_0_255_30_30/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X12Y110    memIO/datamem/mem_reg_0_255_30_30/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X12Y110    memIO/datamem/mem_reg_0_255_30_30/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X12Y110    memIO/datamem/mem_reg_0_255_30_30/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X12Y110    memIO/datamem/mem_reg_0_255_30_30/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X12Y110    memIO/datamem/mem_reg_0_255_30_30/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X12Y109    memIO/datamem/mem_reg_0_255_31_31/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X12Y109    memIO/datamem/mem_reg_0_255_31_31/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X12Y109    memIO/datamem/mem_reg_0_255_31_31/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X12Y109    memIO/datamem/mem_reg_0_255_31_31/RAMS64E_D/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        4.016ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.344ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.016ns  (required time - arrival time)
  Source:                 memIO/period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.219ns  (logic 2.774ns (53.150%)  route 2.445ns (46.850%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=956, routed)         1.710    -0.830    memIO/clk12
    SLICE_X1Y101         FDRE                                         r  memIO/period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  memIO/period_reg[2]/Q
                         net (fo=5, routed)           0.600     0.225    memIO/period_reg[31]_0[2]
    SLICE_X4Y100         LUT1 (Prop_lut1_I0_O)        0.124     0.349 r  memIO/count1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.349    sound/count0_carry_i_8_0[1]
    SLICE_X4Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.899 r  sound/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.899    sound/count1_carry_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.013 r  sound/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.013    sound/count1_carry__0_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.127 r  sound/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.127    sound/count1_carry__1_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.241 r  sound/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.241    sound/count1_carry__2_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.355 r  sound/count1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.355    sound/count1_carry__3_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.469 r  sound/count1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.469    sound/count1_carry__4_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.708 r  sound/count1_carry__5/O[2]
                         net (fo=2, routed)           0.820     2.528    sound/count1[27]
    SLICE_X2Y105         LUT4 (Prop_lut4_I1_O)        0.302     2.830 r  sound/count0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     2.830    sound/count0_carry__2_i_7_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.363 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.026     4.389    sound/clear
    SLICE_X3Y107         FDRE                                         r  sound/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=400, routed)         1.588     8.567    sound/clk100
    SLICE_X3Y107         FDRE                                         r  sound/count_reg[28]/C
                         clock pessimism              0.395     8.962    
                         clock uncertainty           -0.222     8.740    
    SLICE_X3Y107         FDRE (Setup_fdre_C_R)       -0.335     8.405    sound/count_reg[28]
  -------------------------------------------------------------------
                         required time                          8.405    
                         arrival time                          -4.389    
  -------------------------------------------------------------------
                         slack                                  4.016    

Slack (MET) :             4.016ns  (required time - arrival time)
  Source:                 memIO/period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.219ns  (logic 2.774ns (53.150%)  route 2.445ns (46.850%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=956, routed)         1.710    -0.830    memIO/clk12
    SLICE_X1Y101         FDRE                                         r  memIO/period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  memIO/period_reg[2]/Q
                         net (fo=5, routed)           0.600     0.225    memIO/period_reg[31]_0[2]
    SLICE_X4Y100         LUT1 (Prop_lut1_I0_O)        0.124     0.349 r  memIO/count1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.349    sound/count0_carry_i_8_0[1]
    SLICE_X4Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.899 r  sound/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.899    sound/count1_carry_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.013 r  sound/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.013    sound/count1_carry__0_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.127 r  sound/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.127    sound/count1_carry__1_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.241 r  sound/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.241    sound/count1_carry__2_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.355 r  sound/count1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.355    sound/count1_carry__3_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.469 r  sound/count1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.469    sound/count1_carry__4_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.708 r  sound/count1_carry__5/O[2]
                         net (fo=2, routed)           0.820     2.528    sound/count1[27]
    SLICE_X2Y105         LUT4 (Prop_lut4_I1_O)        0.302     2.830 r  sound/count0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     2.830    sound/count0_carry__2_i_7_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.363 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.026     4.389    sound/clear
    SLICE_X3Y107         FDRE                                         r  sound/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=400, routed)         1.588     8.567    sound/clk100
    SLICE_X3Y107         FDRE                                         r  sound/count_reg[29]/C
                         clock pessimism              0.395     8.962    
                         clock uncertainty           -0.222     8.740    
    SLICE_X3Y107         FDRE (Setup_fdre_C_R)       -0.335     8.405    sound/count_reg[29]
  -------------------------------------------------------------------
                         required time                          8.405    
                         arrival time                          -4.389    
  -------------------------------------------------------------------
                         slack                                  4.016    

Slack (MET) :             4.016ns  (required time - arrival time)
  Source:                 memIO/period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.219ns  (logic 2.774ns (53.150%)  route 2.445ns (46.850%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=956, routed)         1.710    -0.830    memIO/clk12
    SLICE_X1Y101         FDRE                                         r  memIO/period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  memIO/period_reg[2]/Q
                         net (fo=5, routed)           0.600     0.225    memIO/period_reg[31]_0[2]
    SLICE_X4Y100         LUT1 (Prop_lut1_I0_O)        0.124     0.349 r  memIO/count1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.349    sound/count0_carry_i_8_0[1]
    SLICE_X4Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.899 r  sound/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.899    sound/count1_carry_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.013 r  sound/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.013    sound/count1_carry__0_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.127 r  sound/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.127    sound/count1_carry__1_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.241 r  sound/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.241    sound/count1_carry__2_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.355 r  sound/count1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.355    sound/count1_carry__3_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.469 r  sound/count1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.469    sound/count1_carry__4_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.708 r  sound/count1_carry__5/O[2]
                         net (fo=2, routed)           0.820     2.528    sound/count1[27]
    SLICE_X2Y105         LUT4 (Prop_lut4_I1_O)        0.302     2.830 r  sound/count0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     2.830    sound/count0_carry__2_i_7_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.363 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.026     4.389    sound/clear
    SLICE_X3Y107         FDRE                                         r  sound/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=400, routed)         1.588     8.567    sound/clk100
    SLICE_X3Y107         FDRE                                         r  sound/count_reg[30]/C
                         clock pessimism              0.395     8.962    
                         clock uncertainty           -0.222     8.740    
    SLICE_X3Y107         FDRE (Setup_fdre_C_R)       -0.335     8.405    sound/count_reg[30]
  -------------------------------------------------------------------
                         required time                          8.405    
                         arrival time                          -4.389    
  -------------------------------------------------------------------
                         slack                                  4.016    

Slack (MET) :             4.016ns  (required time - arrival time)
  Source:                 memIO/period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.219ns  (logic 2.774ns (53.150%)  route 2.445ns (46.850%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=956, routed)         1.710    -0.830    memIO/clk12
    SLICE_X1Y101         FDRE                                         r  memIO/period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  memIO/period_reg[2]/Q
                         net (fo=5, routed)           0.600     0.225    memIO/period_reg[31]_0[2]
    SLICE_X4Y100         LUT1 (Prop_lut1_I0_O)        0.124     0.349 r  memIO/count1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.349    sound/count0_carry_i_8_0[1]
    SLICE_X4Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.899 r  sound/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.899    sound/count1_carry_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.013 r  sound/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.013    sound/count1_carry__0_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.127 r  sound/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.127    sound/count1_carry__1_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.241 r  sound/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.241    sound/count1_carry__2_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.355 r  sound/count1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.355    sound/count1_carry__3_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.469 r  sound/count1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.469    sound/count1_carry__4_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.708 r  sound/count1_carry__5/O[2]
                         net (fo=2, routed)           0.820     2.528    sound/count1[27]
    SLICE_X2Y105         LUT4 (Prop_lut4_I1_O)        0.302     2.830 r  sound/count0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     2.830    sound/count0_carry__2_i_7_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.363 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.026     4.389    sound/clear
    SLICE_X3Y107         FDRE                                         r  sound/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=400, routed)         1.588     8.567    sound/clk100
    SLICE_X3Y107         FDRE                                         r  sound/count_reg[31]/C
                         clock pessimism              0.395     8.962    
                         clock uncertainty           -0.222     8.740    
    SLICE_X3Y107         FDRE (Setup_fdre_C_R)       -0.335     8.405    sound/count_reg[31]
  -------------------------------------------------------------------
                         required time                          8.405    
                         arrival time                          -4.389    
  -------------------------------------------------------------------
                         slack                                  4.016    

Slack (MET) :             4.030ns  (required time - arrival time)
  Source:                 memIO/period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.207ns  (logic 2.774ns (53.273%)  route 2.433ns (46.727%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 8.569 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=956, routed)         1.710    -0.830    memIO/clk12
    SLICE_X1Y101         FDRE                                         r  memIO/period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  memIO/period_reg[2]/Q
                         net (fo=5, routed)           0.600     0.225    memIO/period_reg[31]_0[2]
    SLICE_X4Y100         LUT1 (Prop_lut1_I0_O)        0.124     0.349 r  memIO/count1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.349    sound/count0_carry_i_8_0[1]
    SLICE_X4Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.899 r  sound/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.899    sound/count1_carry_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.013 r  sound/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.013    sound/count1_carry__0_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.127 r  sound/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.127    sound/count1_carry__1_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.241 r  sound/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.241    sound/count1_carry__2_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.355 r  sound/count1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.355    sound/count1_carry__3_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.469 r  sound/count1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.469    sound/count1_carry__4_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.708 r  sound/count1_carry__5/O[2]
                         net (fo=2, routed)           0.820     2.528    sound/count1[27]
    SLICE_X2Y105         LUT4 (Prop_lut4_I1_O)        0.302     2.830 r  sound/count0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     2.830    sound/count0_carry__2_i_7_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.363 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.014     4.377    sound/clear
    SLICE_X3Y100         FDRE                                         r  sound/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=400, routed)         1.590     8.569    sound/clk100
    SLICE_X3Y100         FDRE                                         r  sound/count_reg[0]/C
                         clock pessimism              0.395     8.964    
                         clock uncertainty           -0.222     8.742    
    SLICE_X3Y100         FDRE (Setup_fdre_C_R)       -0.335     8.407    sound/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.407    
                         arrival time                          -4.377    
  -------------------------------------------------------------------
                         slack                                  4.030    

Slack (MET) :             4.030ns  (required time - arrival time)
  Source:                 memIO/period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.207ns  (logic 2.774ns (53.273%)  route 2.433ns (46.727%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 8.569 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=956, routed)         1.710    -0.830    memIO/clk12
    SLICE_X1Y101         FDRE                                         r  memIO/period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  memIO/period_reg[2]/Q
                         net (fo=5, routed)           0.600     0.225    memIO/period_reg[31]_0[2]
    SLICE_X4Y100         LUT1 (Prop_lut1_I0_O)        0.124     0.349 r  memIO/count1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.349    sound/count0_carry_i_8_0[1]
    SLICE_X4Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.899 r  sound/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.899    sound/count1_carry_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.013 r  sound/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.013    sound/count1_carry__0_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.127 r  sound/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.127    sound/count1_carry__1_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.241 r  sound/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.241    sound/count1_carry__2_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.355 r  sound/count1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.355    sound/count1_carry__3_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.469 r  sound/count1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.469    sound/count1_carry__4_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.708 r  sound/count1_carry__5/O[2]
                         net (fo=2, routed)           0.820     2.528    sound/count1[27]
    SLICE_X2Y105         LUT4 (Prop_lut4_I1_O)        0.302     2.830 r  sound/count0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     2.830    sound/count0_carry__2_i_7_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.363 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.014     4.377    sound/clear
    SLICE_X3Y100         FDRE                                         r  sound/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=400, routed)         1.590     8.569    sound/clk100
    SLICE_X3Y100         FDRE                                         r  sound/count_reg[1]/C
                         clock pessimism              0.395     8.964    
                         clock uncertainty           -0.222     8.742    
    SLICE_X3Y100         FDRE (Setup_fdre_C_R)       -0.335     8.407    sound/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.407    
                         arrival time                          -4.377    
  -------------------------------------------------------------------
                         slack                                  4.030    

Slack (MET) :             4.030ns  (required time - arrival time)
  Source:                 memIO/period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.207ns  (logic 2.774ns (53.273%)  route 2.433ns (46.727%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 8.569 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=956, routed)         1.710    -0.830    memIO/clk12
    SLICE_X1Y101         FDRE                                         r  memIO/period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  memIO/period_reg[2]/Q
                         net (fo=5, routed)           0.600     0.225    memIO/period_reg[31]_0[2]
    SLICE_X4Y100         LUT1 (Prop_lut1_I0_O)        0.124     0.349 r  memIO/count1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.349    sound/count0_carry_i_8_0[1]
    SLICE_X4Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.899 r  sound/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.899    sound/count1_carry_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.013 r  sound/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.013    sound/count1_carry__0_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.127 r  sound/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.127    sound/count1_carry__1_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.241 r  sound/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.241    sound/count1_carry__2_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.355 r  sound/count1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.355    sound/count1_carry__3_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.469 r  sound/count1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.469    sound/count1_carry__4_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.708 r  sound/count1_carry__5/O[2]
                         net (fo=2, routed)           0.820     2.528    sound/count1[27]
    SLICE_X2Y105         LUT4 (Prop_lut4_I1_O)        0.302     2.830 r  sound/count0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     2.830    sound/count0_carry__2_i_7_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.363 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.014     4.377    sound/clear
    SLICE_X3Y100         FDRE                                         r  sound/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=400, routed)         1.590     8.569    sound/clk100
    SLICE_X3Y100         FDRE                                         r  sound/count_reg[2]/C
                         clock pessimism              0.395     8.964    
                         clock uncertainty           -0.222     8.742    
    SLICE_X3Y100         FDRE (Setup_fdre_C_R)       -0.335     8.407    sound/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.407    
                         arrival time                          -4.377    
  -------------------------------------------------------------------
                         slack                                  4.030    

Slack (MET) :             4.030ns  (required time - arrival time)
  Source:                 memIO/period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.207ns  (logic 2.774ns (53.273%)  route 2.433ns (46.727%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 8.569 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=956, routed)         1.710    -0.830    memIO/clk12
    SLICE_X1Y101         FDRE                                         r  memIO/period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  memIO/period_reg[2]/Q
                         net (fo=5, routed)           0.600     0.225    memIO/period_reg[31]_0[2]
    SLICE_X4Y100         LUT1 (Prop_lut1_I0_O)        0.124     0.349 r  memIO/count1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.349    sound/count0_carry_i_8_0[1]
    SLICE_X4Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.899 r  sound/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.899    sound/count1_carry_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.013 r  sound/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.013    sound/count1_carry__0_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.127 r  sound/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.127    sound/count1_carry__1_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.241 r  sound/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.241    sound/count1_carry__2_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.355 r  sound/count1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.355    sound/count1_carry__3_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.469 r  sound/count1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.469    sound/count1_carry__4_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.708 r  sound/count1_carry__5/O[2]
                         net (fo=2, routed)           0.820     2.528    sound/count1[27]
    SLICE_X2Y105         LUT4 (Prop_lut4_I1_O)        0.302     2.830 r  sound/count0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     2.830    sound/count0_carry__2_i_7_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.363 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.014     4.377    sound/clear
    SLICE_X3Y100         FDRE                                         r  sound/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=400, routed)         1.590     8.569    sound/clk100
    SLICE_X3Y100         FDRE                                         r  sound/count_reg[3]/C
                         clock pessimism              0.395     8.964    
                         clock uncertainty           -0.222     8.742    
    SLICE_X3Y100         FDRE (Setup_fdre_C_R)       -0.335     8.407    sound/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.407    
                         arrival time                          -4.377    
  -------------------------------------------------------------------
                         slack                                  4.030    

Slack (MET) :             4.034ns  (required time - arrival time)
  Source:                 memIO/period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.204ns  (logic 2.774ns (53.308%)  route 2.430ns (46.692%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 8.569 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=956, routed)         1.710    -0.830    memIO/clk12
    SLICE_X1Y101         FDRE                                         r  memIO/period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  memIO/period_reg[2]/Q
                         net (fo=5, routed)           0.600     0.225    memIO/period_reg[31]_0[2]
    SLICE_X4Y100         LUT1 (Prop_lut1_I0_O)        0.124     0.349 r  memIO/count1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.349    sound/count0_carry_i_8_0[1]
    SLICE_X4Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.899 r  sound/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.899    sound/count1_carry_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.013 r  sound/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.013    sound/count1_carry__0_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.127 r  sound/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.127    sound/count1_carry__1_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.241 r  sound/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.241    sound/count1_carry__2_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.355 r  sound/count1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.355    sound/count1_carry__3_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.469 r  sound/count1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.469    sound/count1_carry__4_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.708 r  sound/count1_carry__5/O[2]
                         net (fo=2, routed)           0.820     2.528    sound/count1[27]
    SLICE_X2Y105         LUT4 (Prop_lut4_I1_O)        0.302     2.830 r  sound/count0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     2.830    sound/count0_carry__2_i_7_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.363 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.011     4.374    sound/clear
    SLICE_X3Y101         FDRE                                         r  sound/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=400, routed)         1.590     8.569    sound/clk100
    SLICE_X3Y101         FDRE                                         r  sound/count_reg[4]/C
                         clock pessimism              0.395     8.964    
                         clock uncertainty           -0.222     8.742    
    SLICE_X3Y101         FDRE (Setup_fdre_C_R)       -0.335     8.407    sound/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.407    
                         arrival time                          -4.374    
  -------------------------------------------------------------------
                         slack                                  4.034    

Slack (MET) :             4.034ns  (required time - arrival time)
  Source:                 memIO/period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.204ns  (logic 2.774ns (53.308%)  route 2.430ns (46.692%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 8.569 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=956, routed)         1.710    -0.830    memIO/clk12
    SLICE_X1Y101         FDRE                                         r  memIO/period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  memIO/period_reg[2]/Q
                         net (fo=5, routed)           0.600     0.225    memIO/period_reg[31]_0[2]
    SLICE_X4Y100         LUT1 (Prop_lut1_I0_O)        0.124     0.349 r  memIO/count1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.349    sound/count0_carry_i_8_0[1]
    SLICE_X4Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.899 r  sound/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.899    sound/count1_carry_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.013 r  sound/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.013    sound/count1_carry__0_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.127 r  sound/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.127    sound/count1_carry__1_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.241 r  sound/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.241    sound/count1_carry__2_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.355 r  sound/count1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.355    sound/count1_carry__3_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.469 r  sound/count1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.469    sound/count1_carry__4_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.708 r  sound/count1_carry__5/O[2]
                         net (fo=2, routed)           0.820     2.528    sound/count1[27]
    SLICE_X2Y105         LUT4 (Prop_lut4_I1_O)        0.302     2.830 r  sound/count0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     2.830    sound/count0_carry__2_i_7_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.363 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.011     4.374    sound/clear
    SLICE_X3Y101         FDRE                                         r  sound/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=400, routed)         1.590     8.569    sound/clk100
    SLICE_X3Y101         FDRE                                         r  sound/count_reg[5]/C
                         clock pessimism              0.395     8.964    
                         clock uncertainty           -0.222     8.742    
    SLICE_X3Y101         FDRE (Setup_fdre_C_R)       -0.335     8.407    sound/count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.407    
                         arrival time                          -4.374    
  -------------------------------------------------------------------
                         slack                                  4.034    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 memIO/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.436ns (48.597%)  route 0.461ns (51.403%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=956, routed)         0.598    -0.566    memIO/clk12
    SLICE_X4Y102         FDRE                                         r  memIO/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  memIO/period_reg[0]/Q
                         net (fo=4, routed)           0.173    -0.252    sound/audPWM_carry__2_0[0]
    SLICE_X2Y102         LUT4 (Prop_lut4_I3_O)        0.048    -0.204 r  sound/count0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.204    sound/count0_carry_i_4_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127    -0.077 r  sound/count0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.077    sound/count0_carry_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.037 r  sound/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.037    sound/count0_carry__0_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.003 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.003    sound/count0_carry__1_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.043 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.288     0.331    sound/clear
    SLICE_X3Y104         FDRE                                         r  sound/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=400, routed)         0.871    -0.802    sound/clk100
    SLICE_X3Y104         FDRE                                         r  sound/count_reg[16]/C
                         clock pessimism              0.557    -0.246    
                         clock uncertainty            0.222    -0.024    
    SLICE_X3Y104         FDRE (Hold_fdre_C_R)         0.011    -0.013    sound/count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.331    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 memIO/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.436ns (48.597%)  route 0.461ns (51.403%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=956, routed)         0.598    -0.566    memIO/clk12
    SLICE_X4Y102         FDRE                                         r  memIO/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  memIO/period_reg[0]/Q
                         net (fo=4, routed)           0.173    -0.252    sound/audPWM_carry__2_0[0]
    SLICE_X2Y102         LUT4 (Prop_lut4_I3_O)        0.048    -0.204 r  sound/count0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.204    sound/count0_carry_i_4_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127    -0.077 r  sound/count0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.077    sound/count0_carry_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.037 r  sound/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.037    sound/count0_carry__0_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.003 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.003    sound/count0_carry__1_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.043 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.288     0.331    sound/clear
    SLICE_X3Y104         FDRE                                         r  sound/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=400, routed)         0.871    -0.802    sound/clk100
    SLICE_X3Y104         FDRE                                         r  sound/count_reg[17]/C
                         clock pessimism              0.557    -0.246    
                         clock uncertainty            0.222    -0.024    
    SLICE_X3Y104         FDRE (Hold_fdre_C_R)         0.011    -0.013    sound/count_reg[17]
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.331    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 memIO/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.436ns (48.597%)  route 0.461ns (51.403%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=956, routed)         0.598    -0.566    memIO/clk12
    SLICE_X4Y102         FDRE                                         r  memIO/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  memIO/period_reg[0]/Q
                         net (fo=4, routed)           0.173    -0.252    sound/audPWM_carry__2_0[0]
    SLICE_X2Y102         LUT4 (Prop_lut4_I3_O)        0.048    -0.204 r  sound/count0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.204    sound/count0_carry_i_4_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127    -0.077 r  sound/count0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.077    sound/count0_carry_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.037 r  sound/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.037    sound/count0_carry__0_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.003 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.003    sound/count0_carry__1_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.043 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.288     0.331    sound/clear
    SLICE_X3Y104         FDRE                                         r  sound/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=400, routed)         0.871    -0.802    sound/clk100
    SLICE_X3Y104         FDRE                                         r  sound/count_reg[18]/C
                         clock pessimism              0.557    -0.246    
                         clock uncertainty            0.222    -0.024    
    SLICE_X3Y104         FDRE (Hold_fdre_C_R)         0.011    -0.013    sound/count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.331    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 memIO/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.436ns (48.597%)  route 0.461ns (51.403%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=956, routed)         0.598    -0.566    memIO/clk12
    SLICE_X4Y102         FDRE                                         r  memIO/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  memIO/period_reg[0]/Q
                         net (fo=4, routed)           0.173    -0.252    sound/audPWM_carry__2_0[0]
    SLICE_X2Y102         LUT4 (Prop_lut4_I3_O)        0.048    -0.204 r  sound/count0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.204    sound/count0_carry_i_4_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127    -0.077 r  sound/count0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.077    sound/count0_carry_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.037 r  sound/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.037    sound/count0_carry__0_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.003 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.003    sound/count0_carry__1_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.043 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.288     0.331    sound/clear
    SLICE_X3Y104         FDRE                                         r  sound/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=400, routed)         0.871    -0.802    sound/clk100
    SLICE_X3Y104         FDRE                                         r  sound/count_reg[19]/C
                         clock pessimism              0.557    -0.246    
                         clock uncertainty            0.222    -0.024    
    SLICE_X3Y104         FDRE (Hold_fdre_C_R)         0.011    -0.013    sound/count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.331    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 memIO/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.436ns (45.371%)  route 0.525ns (54.629%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=956, routed)         0.598    -0.566    memIO/clk12
    SLICE_X4Y102         FDRE                                         r  memIO/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  memIO/period_reg[0]/Q
                         net (fo=4, routed)           0.173    -0.252    sound/audPWM_carry__2_0[0]
    SLICE_X2Y102         LUT4 (Prop_lut4_I3_O)        0.048    -0.204 r  sound/count0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.204    sound/count0_carry_i_4_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127    -0.077 r  sound/count0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.077    sound/count0_carry_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.037 r  sound/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.037    sound/count0_carry__0_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.003 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.003    sound/count0_carry__1_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.043 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.351     0.395    sound/clear
    SLICE_X3Y103         FDRE                                         r  sound/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=400, routed)         0.871    -0.802    sound/clk100
    SLICE_X3Y103         FDRE                                         r  sound/count_reg[12]/C
                         clock pessimism              0.557    -0.246    
                         clock uncertainty            0.222    -0.024    
    SLICE_X3Y103         FDRE (Hold_fdre_C_R)         0.011    -0.013    sound/count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.395    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 memIO/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.436ns (45.371%)  route 0.525ns (54.629%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=956, routed)         0.598    -0.566    memIO/clk12
    SLICE_X4Y102         FDRE                                         r  memIO/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  memIO/period_reg[0]/Q
                         net (fo=4, routed)           0.173    -0.252    sound/audPWM_carry__2_0[0]
    SLICE_X2Y102         LUT4 (Prop_lut4_I3_O)        0.048    -0.204 r  sound/count0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.204    sound/count0_carry_i_4_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127    -0.077 r  sound/count0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.077    sound/count0_carry_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.037 r  sound/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.037    sound/count0_carry__0_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.003 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.003    sound/count0_carry__1_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.043 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.351     0.395    sound/clear
    SLICE_X3Y103         FDRE                                         r  sound/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=400, routed)         0.871    -0.802    sound/clk100
    SLICE_X3Y103         FDRE                                         r  sound/count_reg[13]/C
                         clock pessimism              0.557    -0.246    
                         clock uncertainty            0.222    -0.024    
    SLICE_X3Y103         FDRE (Hold_fdre_C_R)         0.011    -0.013    sound/count_reg[13]
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.395    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 memIO/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.436ns (45.371%)  route 0.525ns (54.629%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=956, routed)         0.598    -0.566    memIO/clk12
    SLICE_X4Y102         FDRE                                         r  memIO/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  memIO/period_reg[0]/Q
                         net (fo=4, routed)           0.173    -0.252    sound/audPWM_carry__2_0[0]
    SLICE_X2Y102         LUT4 (Prop_lut4_I3_O)        0.048    -0.204 r  sound/count0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.204    sound/count0_carry_i_4_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127    -0.077 r  sound/count0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.077    sound/count0_carry_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.037 r  sound/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.037    sound/count0_carry__0_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.003 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.003    sound/count0_carry__1_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.043 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.351     0.395    sound/clear
    SLICE_X3Y103         FDRE                                         r  sound/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=400, routed)         0.871    -0.802    sound/clk100
    SLICE_X3Y103         FDRE                                         r  sound/count_reg[14]/C
                         clock pessimism              0.557    -0.246    
                         clock uncertainty            0.222    -0.024    
    SLICE_X3Y103         FDRE (Hold_fdre_C_R)         0.011    -0.013    sound/count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.395    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 memIO/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.436ns (45.371%)  route 0.525ns (54.629%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=956, routed)         0.598    -0.566    memIO/clk12
    SLICE_X4Y102         FDRE                                         r  memIO/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  memIO/period_reg[0]/Q
                         net (fo=4, routed)           0.173    -0.252    sound/audPWM_carry__2_0[0]
    SLICE_X2Y102         LUT4 (Prop_lut4_I3_O)        0.048    -0.204 r  sound/count0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.204    sound/count0_carry_i_4_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127    -0.077 r  sound/count0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.077    sound/count0_carry_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.037 r  sound/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.037    sound/count0_carry__0_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.003 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.003    sound/count0_carry__1_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.043 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.351     0.395    sound/clear
    SLICE_X3Y103         FDRE                                         r  sound/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=400, routed)         0.871    -0.802    sound/clk100
    SLICE_X3Y103         FDRE                                         r  sound/count_reg[15]/C
                         clock pessimism              0.557    -0.246    
                         clock uncertainty            0.222    -0.024    
    SLICE_X3Y103         FDRE (Hold_fdre_C_R)         0.011    -0.013    sound/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.395    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 memIO/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.436ns (45.071%)  route 0.531ns (54.929%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=956, routed)         0.598    -0.566    memIO/clk12
    SLICE_X4Y102         FDRE                                         r  memIO/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  memIO/period_reg[0]/Q
                         net (fo=4, routed)           0.173    -0.252    sound/audPWM_carry__2_0[0]
    SLICE_X2Y102         LUT4 (Prop_lut4_I3_O)        0.048    -0.204 r  sound/count0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.204    sound/count0_carry_i_4_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127    -0.077 r  sound/count0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.077    sound/count0_carry_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.037 r  sound/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.037    sound/count0_carry__0_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.003 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.003    sound/count0_carry__1_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.043 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.358     0.401    sound/clear
    SLICE_X3Y102         FDRE                                         r  sound/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=400, routed)         0.872    -0.801    sound/clk100
    SLICE_X3Y102         FDRE                                         r  sound/count_reg[10]/C
                         clock pessimism              0.557    -0.245    
                         clock uncertainty            0.222    -0.023    
    SLICE_X3Y102         FDRE (Hold_fdre_C_R)         0.011    -0.012    sound/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 memIO/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.436ns (45.071%)  route 0.531ns (54.929%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=956, routed)         0.598    -0.566    memIO/clk12
    SLICE_X4Y102         FDRE                                         r  memIO/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  memIO/period_reg[0]/Q
                         net (fo=4, routed)           0.173    -0.252    sound/audPWM_carry__2_0[0]
    SLICE_X2Y102         LUT4 (Prop_lut4_I3_O)        0.048    -0.204 r  sound/count0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.204    sound/count0_carry_i_4_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127    -0.077 r  sound/count0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.077    sound/count0_carry_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.037 r  sound/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.037    sound/count0_carry__0_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.003 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.003    sound/count0_carry__1_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.043 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.358     0.401    sound/clear
    SLICE_X3Y102         FDRE                                         r  sound/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=400, routed)         0.872    -0.801    sound/clk100
    SLICE_X3Y102         FDRE                                         r  sound/count_reg[11]/C
                         clock pessimism              0.557    -0.245    
                         clock uncertainty            0.222    -0.023    
    SLICE_X3Y102         FDRE (Hold_fdre_C_R)         0.011    -0.012    sound/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.413    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack        5.472ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.472ns  (required time - arrival time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        3.945ns  (logic 1.263ns (32.015%)  route 2.682ns (67.985%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 78.483 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.922ns = ( 69.078 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=400, routed)         1.618    69.078    accel/accel/Accel_Calculation/clk100
    SLICE_X11Y120        FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y120        FDRE (Prop_fdre_C_Q)         0.456    69.534 r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[0]/Q
                         net (fo=1, routed)           0.639    70.173    mips/dp/rf/rf_reg_r1_0_31_6_11_i_4_0[0]
    SLICE_X11Y119        LUT4 (Prop_lut4_I0_O)        0.152    70.325 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_71/O
                         net (fo=1, routed)           0.903    71.228    mips/dp/rf/rf_reg_r1_0_31_0_5_i_71_n_0
    SLICE_X29Y115        LUT5 (Prop_lut5_I4_O)        0.328    71.556 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_25/O
                         net (fo=1, routed)           0.407    71.963    mips/dp/rf/rf_reg_r1_0_31_0_5_i_25_n_0
    SLICE_X29Y115        LUT5 (Prop_lut5_I2_O)        0.327    72.290 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.733    73.023    mips/dp/rf/rf_reg_r2_0_31_0_5/DIA0
    SLICE_X12Y112        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=956, routed)         1.504    78.483    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X12Y112        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism              0.395    78.878    
                         clock uncertainty           -0.222    78.656    
    SLICE_X12Y112        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    78.495    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         78.495    
                         arrival time                         -73.023    
  -------------------------------------------------------------------
                         slack                                  5.472    

Slack (MET) :             5.558ns  (required time - arrival time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        3.860ns  (logic 1.263ns (32.722%)  route 2.597ns (67.278%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 78.483 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.922ns = ( 69.078 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=400, routed)         1.618    69.078    accel/accel/Accel_Calculation/clk100
    SLICE_X11Y120        FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y120        FDRE (Prop_fdre_C_Q)         0.456    69.534 r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[0]/Q
                         net (fo=1, routed)           0.639    70.173    mips/dp/rf/rf_reg_r1_0_31_6_11_i_4_0[0]
    SLICE_X11Y119        LUT4 (Prop_lut4_I0_O)        0.152    70.325 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_71/O
                         net (fo=1, routed)           0.903    71.228    mips/dp/rf/rf_reg_r1_0_31_0_5_i_71_n_0
    SLICE_X29Y115        LUT5 (Prop_lut5_I4_O)        0.328    71.556 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_25/O
                         net (fo=1, routed)           0.407    71.963    mips/dp/rf/rf_reg_r1_0_31_0_5_i_25_n_0
    SLICE_X29Y115        LUT5 (Prop_lut5_I2_O)        0.327    72.290 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.648    72.938    mips/dp/rf/rf_reg_r1_0_31_0_5/DIA0
    SLICE_X14Y112        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=956, routed)         1.504    78.483    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X14Y112        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism              0.395    78.878    
                         clock uncertainty           -0.222    78.656    
    SLICE_X14Y112        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    78.495    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         78.495    
                         arrival time                         -72.938    
  -------------------------------------------------------------------
                         slack                                  5.558    

Slack (MET) :             5.682ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        3.649ns  (logic 0.890ns (24.389%)  route 2.759ns (75.611%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 78.483 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.924ns = ( 69.076 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=400, routed)         1.616    69.076    keyb/clk100
    SLICE_X12Y121        FDRE                                         r  keyb/keyb_char_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y121        FDRE (Prop_fdre_C_Q)         0.518    69.594 r  keyb/keyb_char_reg[5]/Q
                         net (fo=1, routed)           0.772    70.366    mips/dp/rf/keyb_char[5]
    SLICE_X10Y120        LUT4 (Prop_lut4_I2_O)        0.124    70.490 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_85/O
                         net (fo=1, routed)           0.824    71.313    mips/dp/rf/rf_reg_r1_0_31_0_5_i_85_n_0
    SLICE_X13Y109        LUT5 (Prop_lut5_I4_O)        0.124    71.437 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_29/O
                         net (fo=1, routed)           0.546    71.983    mips/dp/rf/rf_reg_r1_0_31_0_5_i_29_n_0
    SLICE_X13Y112        LUT5 (Prop_lut5_I0_O)        0.124    72.107 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.618    72.725    mips/dp/rf/rf_reg_r1_0_31_0_5/DIC1
    SLICE_X14Y112        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=956, routed)         1.504    78.483    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X14Y112        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.395    78.878    
                         clock uncertainty           -0.222    78.656    
    SLICE_X14Y112        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    78.407    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         78.407    
                         arrival time                         -72.725    
  -------------------------------------------------------------------
                         slack                                  5.682    

Slack (MET) :             5.720ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        3.612ns  (logic 0.890ns (24.642%)  route 2.722ns (75.358%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 78.483 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.924ns = ( 69.076 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=400, routed)         1.616    69.076    keyb/clk100
    SLICE_X12Y121        FDRE                                         r  keyb/keyb_char_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y121        FDRE (Prop_fdre_C_Q)         0.518    69.594 r  keyb/keyb_char_reg[5]/Q
                         net (fo=1, routed)           0.772    70.366    mips/dp/rf/keyb_char[5]
    SLICE_X10Y120        LUT4 (Prop_lut4_I2_O)        0.124    70.490 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_85/O
                         net (fo=1, routed)           0.824    71.313    mips/dp/rf/rf_reg_r1_0_31_0_5_i_85_n_0
    SLICE_X13Y109        LUT5 (Prop_lut5_I4_O)        0.124    71.437 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_29/O
                         net (fo=1, routed)           0.546    71.983    mips/dp/rf/rf_reg_r1_0_31_0_5_i_29_n_0
    SLICE_X13Y112        LUT5 (Prop_lut5_I0_O)        0.124    72.107 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.580    72.688    mips/dp/rf/rf_reg_r2_0_31_0_5/DIC1
    SLICE_X12Y112        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=956, routed)         1.504    78.483    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X12Y112        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.395    78.878    
                         clock uncertainty           -0.222    78.656    
    SLICE_X12Y112        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    78.407    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         78.407    
                         arrival time                         -72.688    
  -------------------------------------------------------------------
                         slack                                  5.720    

Slack (MET) :             5.731ns  (required time - arrival time)
  Source:                 clkdv/start_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdv/buf12/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        1.872ns  (logic 0.743ns (39.681%)  route 1.129ns (60.319%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.112ns = ( 76.888 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 69.070 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clkdv/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    67.460 r  clkdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           1.610    69.070    clkdv/clkout0_BUFG
    SLICE_X52Y100        FDRE                                         r  clkdv/start_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.419    69.489 r  clkdv/start_cnt_reg[2]/Q
                         net (fo=4, routed)           0.697    70.186    clkdv/p_0_in
    SLICE_X52Y100        LUT2 (Prop_lut2_I1_O)        0.324    70.510 f  clkdv/I1_i_1/O
                         net (fo=4, routed)           0.433    70.942    clkdv/not_clock_enable
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  clkdv/buf12/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  clkdv/buf12/I0
                         clock pessimism              0.395    77.284    
                         clock uncertainty           -0.222    77.062    
    BUFGCTRL_X0Y16       BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.388    76.674    clkdv/buf12
  -------------------------------------------------------------------
                         required time                         76.674    
                         arrival time                         -70.942    
  -------------------------------------------------------------------
                         slack                                  5.731    

Slack (MET) :             5.746ns  (required time - arrival time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        3.517ns  (logic 0.704ns (20.020%)  route 2.813ns (79.980%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 78.476 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.841ns = ( 69.159 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=400, routed)         1.699    69.159    accel/accel/Accel_Calculation/clk100
    SLICE_X7Y117         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y117         FDRE (Prop_fdre_C_Q)         0.456    69.615 r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[5]/Q
                         net (fo=1, routed)           1.239    70.853    mips/dp/rf/rf_reg_r1_0_31_24_29_i_2_0[5]
    SLICE_X13Y121        LUT5 (Prop_lut5_I1_O)        0.124    70.977 r  mips/dp/rf/rf_reg_r1_0_31_18_23_i_12/O
                         net (fo=1, routed)           0.494    71.471    mips/dp/rf/rf_reg_r1_0_31_18_23_i_12_n_0
    SLICE_X13Y119        LUT6 (Prop_lut6_I4_O)        0.124    71.595 r  mips/dp/rf/rf_reg_r1_0_31_18_23_i_3/O
                         net (fo=2, routed)           1.080    72.675    mips/dp/rf/rf_reg_r1_0_31_18_23/DIB1
    SLICE_X14Y119        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=956, routed)         1.497    78.476    mips/dp/rf/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X14Y119        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.395    78.871    
                         clock uncertainty           -0.222    78.649    
    SLICE_X14Y119        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    78.421    mips/dp/rf/rf_reg_r1_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         78.421    
                         arrival time                         -72.675    
  -------------------------------------------------------------------
                         slack                                  5.746    

Slack (MET) :             6.001ns  (required time - arrival time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        3.319ns  (logic 0.966ns (29.105%)  route 2.353ns (70.895%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 78.483 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.922ns = ( 69.078 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=400, routed)         1.618    69.078    accel/accel/Accel_Calculation/clk100
    SLICE_X11Y120        FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y120        FDRE (Prop_fdre_C_Q)         0.419    69.497 r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[1]/Q
                         net (fo=1, routed)           0.630    70.127    mips/dp/rf/rf_reg_r1_0_31_6_11_i_4_0[1]
    SLICE_X12Y120        LUT4 (Prop_lut4_I0_O)        0.299    70.426 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_57/O
                         net (fo=1, routed)           0.750    71.176    memIO/datamem/rf_reg_r1_0_31_0_5_i_2_1
    SLICE_X13Y110        LUT5 (Prop_lut5_I4_O)        0.124    71.300 r  memIO/datamem/rf_reg_r1_0_31_0_5_i_21/O
                         net (fo=1, routed)           0.431    71.731    mips/dp/rf/rf_reg_r2_0_31_0_5_0
    SLICE_X13Y112        LUT5 (Prop_lut5_I0_O)        0.124    71.855 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.542    72.397    mips/dp/rf/rf_reg_r2_0_31_0_5/DIA1
    SLICE_X12Y112        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=956, routed)         1.504    78.483    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X12Y112        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.395    78.878    
                         clock uncertainty           -0.222    78.656    
    SLICE_X12Y112        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    78.398    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         78.398    
                         arrival time                         -72.397    
  -------------------------------------------------------------------
                         slack                                  6.001    

Slack (MET) :             6.019ns  (required time - arrival time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        3.331ns  (logic 0.963ns (28.908%)  route 2.368ns (71.092%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 78.483 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.922ns = ( 69.078 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=400, routed)         1.618    69.078    accel/accel/Accel_Calculation/clk100
    SLICE_X11Y120        FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y120        FDRE (Prop_fdre_C_Q)         0.419    69.497 r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[3]/Q
                         net (fo=1, routed)           0.480    69.977    mips/dp/rf/rf_reg_r1_0_31_6_11_i_4_0[3]
    SLICE_X12Y121        LUT4 (Prop_lut4_I0_O)        0.296    70.273 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_74/O
                         net (fo=1, routed)           0.817    71.089    mips/dp/rf/rf_reg_r1_0_31_0_5_i_74_n_0
    SLICE_X13Y109        LUT5 (Prop_lut5_I4_O)        0.124    71.213 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.444    71.657    mips/dp/rf/rf_reg_r1_0_31_0_5_i_26_n_0
    SLICE_X15Y109        LUT5 (Prop_lut5_I0_O)        0.124    71.781 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.628    72.409    mips/dp/rf/rf_reg_r2_0_31_0_5/DIB1
    SLICE_X12Y112        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=956, routed)         1.504    78.483    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X12Y112        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.395    78.878    
                         clock uncertainty           -0.222    78.656    
    SLICE_X12Y112        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    78.428    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         78.428    
                         arrival time                         -72.409    
  -------------------------------------------------------------------
                         slack                                  6.019    

Slack (MET) :             6.024ns  (required time - arrival time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        3.326ns  (logic 0.963ns (28.953%)  route 2.363ns (71.047%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 78.483 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.922ns = ( 69.078 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=400, routed)         1.618    69.078    accel/accel/Accel_Calculation/clk100
    SLICE_X11Y120        FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y120        FDRE (Prop_fdre_C_Q)         0.419    69.497 r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[3]/Q
                         net (fo=1, routed)           0.480    69.977    mips/dp/rf/rf_reg_r1_0_31_6_11_i_4_0[3]
    SLICE_X12Y121        LUT4 (Prop_lut4_I0_O)        0.296    70.273 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_74/O
                         net (fo=1, routed)           0.817    71.089    mips/dp/rf/rf_reg_r1_0_31_0_5_i_74_n_0
    SLICE_X13Y109        LUT5 (Prop_lut5_I4_O)        0.124    71.213 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.444    71.657    mips/dp/rf/rf_reg_r1_0_31_0_5_i_26_n_0
    SLICE_X15Y109        LUT5 (Prop_lut5_I0_O)        0.124    71.781 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.623    72.404    mips/dp/rf/rf_reg_r1_0_31_0_5/DIB1
    SLICE_X14Y112        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=956, routed)         1.504    78.483    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X14Y112        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.395    78.878    
                         clock uncertainty           -0.222    78.656    
    SLICE_X14Y112        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    78.428    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         78.428    
                         arrival time                         -72.404    
  -------------------------------------------------------------------
                         slack                                  6.024    

Slack (MET) :             6.060ns  (required time - arrival time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        3.202ns  (logic 0.704ns (21.984%)  route 2.498ns (78.016%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 78.476 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.841ns = ( 69.159 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=400, routed)         1.699    69.159    accel/accel/Accel_Calculation/clk100
    SLICE_X7Y117         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y117         FDRE (Prop_fdre_C_Q)         0.456    69.615 r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[5]/Q
                         net (fo=1, routed)           1.239    70.853    mips/dp/rf/rf_reg_r1_0_31_24_29_i_2_0[5]
    SLICE_X13Y121        LUT5 (Prop_lut5_I1_O)        0.124    70.977 r  mips/dp/rf/rf_reg_r1_0_31_18_23_i_12/O
                         net (fo=1, routed)           0.494    71.471    mips/dp/rf/rf_reg_r1_0_31_18_23_i_12_n_0
    SLICE_X13Y119        LUT6 (Prop_lut6_I4_O)        0.124    71.595 r  mips/dp/rf/rf_reg_r1_0_31_18_23_i_3/O
                         net (fo=2, routed)           0.766    72.361    mips/dp/rf/rf_reg_r2_0_31_18_23/DIB1
    SLICE_X12Y119        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=956, routed)         1.497    78.476    mips/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X12Y119        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.395    78.871    
                         clock uncertainty           -0.222    78.649    
    SLICE_X12Y119        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    78.421    mips/dp/rf/rf_reg_r2_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         78.421    
                         arrival time                         -72.361    
  -------------------------------------------------------------------
                         slack                                  6.060    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 keyb/keyb_char_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.231ns (28.923%)  route 0.568ns (71.077%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=400, routed)         0.559    -0.605    keyb/clk100
    SLICE_X13Y121        FDRE                                         r  keyb/keyb_char_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  keyb/keyb_char_reg[13]/Q
                         net (fo=1, routed)           0.193    -0.271    mips/dp/rf/keyb_char[9]
    SLICE_X12Y120        LUT4 (Prop_lut4_I1_O)        0.045    -0.226 r  mips/dp/rf/rf_reg_r1_0_31_12_17_i_8/O
                         net (fo=3, routed)           0.208    -0.018    mips/dp/rf/rf_reg_r1_0_31_12_17_i_8_n_0
    SLICE_X13Y115        LUT6 (Prop_lut6_I5_O)        0.045     0.027 r  mips/dp/rf/rf_reg_r1_0_31_12_17_i_3/O
                         net (fo=2, routed)           0.167     0.194    mips/dp/rf/rf_reg_r1_0_31_12_17/DIB1
    SLICE_X14Y116        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=956, routed)         0.833    -0.840    mips/dp/rf/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X14Y116        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMB_D1/CLK
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.222    -0.062    
    SLICE_X14Y116        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     0.062    mips/dp/rf/rf_reg_r1_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 keyb/keyb_char_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.231ns (28.814%)  route 0.571ns (71.186%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=400, routed)         0.559    -0.605    keyb/clk100
    SLICE_X13Y121        FDRE                                         r  keyb/keyb_char_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  keyb/keyb_char_reg[13]/Q
                         net (fo=1, routed)           0.193    -0.271    mips/dp/rf/keyb_char[9]
    SLICE_X12Y120        LUT4 (Prop_lut4_I1_O)        0.045    -0.226 r  mips/dp/rf/rf_reg_r1_0_31_12_17_i_8/O
                         net (fo=3, routed)           0.208    -0.018    mips/dp/rf/rf_reg_r1_0_31_12_17_i_8_n_0
    SLICE_X13Y115        LUT6 (Prop_lut6_I5_O)        0.045     0.027 r  mips/dp/rf/rf_reg_r1_0_31_12_17_i_3/O
                         net (fo=2, routed)           0.170     0.197    mips/dp/rf/rf_reg_r2_0_31_12_17/DIB1
    SLICE_X14Y115        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=956, routed)         0.834    -0.839    mips/dp/rf/rf_reg_r2_0_31_12_17/WCLK
    SLICE_X14Y115        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_12_17/RAMB_D1/CLK
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.222    -0.061    
    SLICE_X14Y115        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     0.063    mips/dp/rf/rf_reg_r2_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.197    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 keyb/keyb_char_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.319ns (38.847%)  route 0.502ns (61.153%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=400, routed)         0.560    -0.604    keyb/clk100
    SLICE_X12Y120        FDRE                                         r  keyb/keyb_char_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  keyb/keyb_char_reg[20]/Q
                         net (fo=1, routed)           0.223    -0.217    mips/dp/rf/keyb_char[10]
    SLICE_X12Y120        LUT5 (Prop_lut5_I1_O)        0.044    -0.173 r  mips/dp/rf/rf_reg_r1_0_31_18_23_i_15/O
                         net (fo=1, routed)           0.165    -0.008    mips/dp/rf/rf_reg_r1_0_31_18_23_i_15_n_0
    SLICE_X13Y119        LUT6 (Prop_lut6_I4_O)        0.111     0.103 r  mips/dp/rf/rf_reg_r1_0_31_18_23_i_4/O
                         net (fo=2, routed)           0.114     0.217    mips/dp/rf/rf_reg_r1_0_31_18_23/DIB0
    SLICE_X14Y119        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=956, routed)         0.830    -0.843    mips/dp/rf/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X14Y119        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_18_23/RAMB/CLK
                         clock pessimism              0.557    -0.287    
                         clock uncertainty            0.222    -0.065    
    SLICE_X14Y119        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     0.081    mips/dp/rf/rf_reg_r1_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.254ns (30.103%)  route 0.590ns (69.897%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=400, routed)         0.560    -0.604    accel/accel/Accel_Calculation/clk100
    SLICE_X10Y120        FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y120        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[8]/Q
                         net (fo=1, routed)           0.264    -0.176    mips/dp/rf/rf_reg_r1_0_31_6_11_i_4_0[8]
    SLICE_X11Y114        LUT6 (Prop_lut6_I1_O)        0.045    -0.131 r  mips/dp/rf/rf_reg_r1_0_31_6_11_i_15/O
                         net (fo=1, routed)           0.198     0.067    mips/dp/rf/rf_reg_r1_0_31_6_11_i_15_n_0
    SLICE_X15Y110        LUT5 (Prop_lut5_I4_O)        0.045     0.112 r  mips/dp/rf/rf_reg_r1_0_31_6_11_i_4/O
                         net (fo=2, routed)           0.128     0.240    mips/dp/rf/rf_reg_r1_0_31_6_11/DIB0
    SLICE_X14Y111        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=956, routed)         0.838    -0.835    mips/dp/rf/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X14Y111        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_6_11/RAMB/CLK
                         clock pessimism              0.557    -0.279    
                         clock uncertainty            0.222    -0.057    
    SLICE_X14Y111        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     0.089    mips/dp/rf/rf_reg_r1_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 keyb/keyb_char_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.231ns (27.399%)  route 0.612ns (72.601%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=400, routed)         0.559    -0.605    keyb/clk100
    SLICE_X13Y121        FDRE                                         r  keyb/keyb_char_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  keyb/keyb_char_reg[13]/Q
                         net (fo=1, routed)           0.193    -0.271    mips/dp/rf/keyb_char[9]
    SLICE_X12Y120        LUT4 (Prop_lut4_I1_O)        0.045    -0.226 r  mips/dp/rf/rf_reg_r1_0_31_12_17_i_8/O
                         net (fo=3, routed)           0.231     0.005    mips/dp/rf/rf_reg_r1_0_31_12_17_i_8_n_0
    SLICE_X11Y115        LUT6 (Prop_lut6_I4_O)        0.045     0.050 r  mips/dp/rf/rf_reg_r1_0_31_12_17_i_4/O
                         net (fo=2, routed)           0.187     0.238    mips/dp/rf/rf_reg_r2_0_31_12_17/DIB0
    SLICE_X14Y115        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=956, routed)         0.834    -0.839    mips/dp/rf/rf_reg_r2_0_31_12_17/WCLK
    SLICE_X14Y115        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_12_17/RAMB/CLK
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.222    -0.061    
    SLICE_X14Y115        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     0.085    mips/dp/rf/rf_reg_r2_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 keyb/keyb_char_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.231ns (28.119%)  route 0.591ns (71.881%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=400, routed)         0.559    -0.605    keyb/clk100
    SLICE_X13Y122        FDRE                                         r  keyb/keyb_char_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  keyb/keyb_char_reg[21]/Q
                         net (fo=3, routed)           0.313    -0.151    mips/dp/rf/keyb_char[11]
    SLICE_X13Y120        LUT5 (Prop_lut5_I4_O)        0.045    -0.106 r  mips/dp/rf/rf_reg_r1_0_31_18_23_i_18/O
                         net (fo=1, routed)           0.106    -0.001    mips/dp/rf/rf_reg_r1_0_31_18_23_i_18_n_0
    SLICE_X13Y119        LUT6 (Prop_lut6_I4_O)        0.045     0.044 r  mips/dp/rf/rf_reg_r1_0_31_18_23_i_5/O
                         net (fo=2, routed)           0.172     0.216    mips/dp/rf/rf_reg_r1_0_31_18_23/DIC1
    SLICE_X14Y119        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=956, routed)         0.830    -0.843    mips/dp/rf/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X14Y119        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.557    -0.287    
                         clock uncertainty            0.222    -0.065    
    SLICE_X14Y119        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     0.049    mips/dp/rf/rf_reg_r1_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.216    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.231ns (27.484%)  route 0.609ns (72.516%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=400, routed)         0.589    -0.575    accel/accel/Accel_Calculation/clk100
    SLICE_X7Y119         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[2]/Q
                         net (fo=1, routed)           0.136    -0.298    mips/dp/rf/rf_reg_r1_0_31_24_29_i_2_0[2]
    SLICE_X7Y119         LUT6 (Prop_lut6_I1_O)        0.045    -0.253 r  mips/dp/rf/rf_reg_r1_0_31_18_23_i_10/O
                         net (fo=1, routed)           0.364     0.111    mips/dp/rf/rf_reg_r1_0_31_18_23_i_10_n_0
    SLICE_X15Y119        LUT5 (Prop_lut5_I4_O)        0.045     0.156 r  mips/dp/rf/rf_reg_r1_0_31_18_23_i_2/O
                         net (fo=2, routed)           0.109     0.265    mips/dp/rf/rf_reg_r2_0_31_18_23/DIA0
    SLICE_X12Y119        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=956, routed)         0.830    -0.843    mips/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X12Y119        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMA/CLK
                         clock pessimism              0.557    -0.287    
                         clock uncertainty            0.222    -0.065    
    SLICE_X12Y119        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.082    mips/dp/rf/rf_reg_r2_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 keyb/keyb_char_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.231ns (27.289%)  route 0.615ns (72.711%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=400, routed)         0.559    -0.605    keyb/clk100
    SLICE_X13Y121        FDRE                                         r  keyb/keyb_char_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  keyb/keyb_char_reg[13]/Q
                         net (fo=1, routed)           0.193    -0.271    mips/dp/rf/keyb_char[9]
    SLICE_X12Y120        LUT4 (Prop_lut4_I1_O)        0.045    -0.226 r  mips/dp/rf/rf_reg_r1_0_31_12_17_i_8/O
                         net (fo=3, routed)           0.235     0.009    mips/dp/rf/rf_reg_r1_0_31_12_17_i_8_n_0
    SLICE_X11Y115        LUT6 (Prop_lut6_I4_O)        0.045     0.054 r  mips/dp/rf/rf_reg_r1_0_31_12_17_i_1/O
                         net (fo=2, routed)           0.187     0.241    mips/dp/rf/rf_reg_r1_0_31_12_17/DIA1
    SLICE_X14Y116        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=956, routed)         0.833    -0.840    mips/dp/rf/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X14Y116        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA_D1/CLK
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.222    -0.062    
    SLICE_X14Y116        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     0.058    mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 keyb/keyb_char_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.231ns (27.568%)  route 0.607ns (72.432%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=400, routed)         0.559    -0.605    keyb/clk100
    SLICE_X13Y122        FDRE                                         r  keyb/keyb_char_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  keyb/keyb_char_reg[21]/Q
                         net (fo=3, routed)           0.313    -0.151    mips/dp/rf/keyb_char[11]
    SLICE_X13Y120        LUT5 (Prop_lut5_I4_O)        0.045    -0.106 r  mips/dp/rf/rf_reg_r1_0_31_18_23_i_18/O
                         net (fo=1, routed)           0.106    -0.001    mips/dp/rf/rf_reg_r1_0_31_18_23_i_18_n_0
    SLICE_X13Y119        LUT6 (Prop_lut6_I4_O)        0.045     0.044 r  mips/dp/rf/rf_reg_r1_0_31_18_23_i_5/O
                         net (fo=2, routed)           0.188     0.233    mips/dp/rf/rf_reg_r2_0_31_18_23/DIC1
    SLICE_X12Y119        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=956, routed)         0.830    -0.843    mips/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X12Y119        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.557    -0.287    
                         clock uncertainty            0.222    -0.065    
    SLICE_X12Y119        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     0.049    mips/dp/rf/rf_reg_r2_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 keyb/keyb_char_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.231ns (27.232%)  route 0.617ns (72.768%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=400, routed)         0.559    -0.605    keyb/clk100
    SLICE_X13Y121        FDRE                                         r  keyb/keyb_char_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  keyb/keyb_char_reg[13]/Q
                         net (fo=1, routed)           0.193    -0.271    mips/dp/rf/keyb_char[9]
    SLICE_X12Y120        LUT4 (Prop_lut4_I1_O)        0.045    -0.226 r  mips/dp/rf/rf_reg_r1_0_31_12_17_i_8/O
                         net (fo=3, routed)           0.235     0.009    mips/dp/rf/rf_reg_r1_0_31_12_17_i_8_n_0
    SLICE_X11Y115        LUT6 (Prop_lut6_I4_O)        0.045     0.054 r  mips/dp/rf/rf_reg_r1_0_31_12_17_i_1/O
                         net (fo=2, routed)           0.189     0.243    mips/dp/rf/rf_reg_r2_0_31_12_17/DIA1
    SLICE_X14Y115        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=956, routed)         0.834    -0.839    mips/dp/rf/rf_reg_r2_0_31_12_17/WCLK
    SLICE_X14Y115        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_12_17/RAMA_D1/CLK
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.222    -0.061    
    SLICE_X14Y115        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     0.059    mips/dp/rf/rf_reg_r2_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.243    
  -------------------------------------------------------------------
                         slack                                  0.184    





