{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 13 07:55:17 2016 " "Info: Processing started: Tue Dec 13 07:55:17 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lap8_pre -c lap8_pre --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lap8_pre -c lap8_pre --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "SinTableTC.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/LabElectrical16/week8/SinTableTC.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLK " "Info: No valid register-to-register data paths exist for clock \"CLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Q\[2\]~reg0 ADDR\[7\] CLK 9.029 ns register " "Info: tsu for register \"Q\[2\]~reg0\" (data pin = \"ADDR\[7\]\", clock pin = \"CLK\") is 9.029 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.403 ns + Longest pin register " "Info: + Longest pin to register delay is 11.403 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns ADDR\[7\] 1 PIN PIN_97 31 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_97; Fanout = 31; PIN Node = 'ADDR\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[7] } "NODE_NAME" } } { "SinTableTC.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/LabElectrical16/week8/SinTableTC.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.971 ns) + CELL(0.150 ns) 6.963 ns Mux4~12 2 COMB LCCOMB_X19_Y4_N16 1 " "Info: 2: + IC(5.971 ns) + CELL(0.150 ns) = 6.963 ns; Loc. = LCCOMB_X19_Y4_N16; Fanout = 1; COMB Node = 'Mux4~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.121 ns" { ADDR[7] Mux4~12 } "NODE_NAME" } } { "SinTableTC.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/LabElectrical16/week8/SinTableTC.vhd" 294 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.223 ns) + CELL(0.436 ns) 8.622 ns Mux4~14 3 COMB LCCOMB_X24_Y5_N12 1 " "Info: 3: + IC(1.223 ns) + CELL(0.436 ns) = 8.622 ns; Loc. = LCCOMB_X24_Y5_N12; Fanout = 1; COMB Node = 'Mux4~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.659 ns" { Mux4~12 Mux4~14 } "NODE_NAME" } } { "SinTableTC.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/LabElectrical16/week8/SinTableTC.vhd" 294 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.211 ns) + CELL(0.420 ns) 10.253 ns Mux4~16 4 COMB LCCOMB_X17_Y6_N26 1 " "Info: 4: + IC(1.211 ns) + CELL(0.420 ns) = 10.253 ns; Loc. = LCCOMB_X17_Y6_N26; Fanout = 1; COMB Node = 'Mux4~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.631 ns" { Mux4~14 Mux4~16 } "NODE_NAME" } } { "SinTableTC.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/LabElectrical16/week8/SinTableTC.vhd" 294 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.416 ns) 10.920 ns Mux4~17 5 COMB LCCOMB_X17_Y6_N28 1 " "Info: 5: + IC(0.251 ns) + CELL(0.416 ns) = 10.920 ns; Loc. = LCCOMB_X17_Y6_N28; Fanout = 1; COMB Node = 'Mux4~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.667 ns" { Mux4~16 Mux4~17 } "NODE_NAME" } } { "SinTableTC.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/LabElectrical16/week8/SinTableTC.vhd" 294 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 11.319 ns Mux4~24 6 COMB LCCOMB_X17_Y6_N0 1 " "Info: 6: + IC(0.249 ns) + CELL(0.150 ns) = 11.319 ns; Loc. = LCCOMB_X17_Y6_N0; Fanout = 1; COMB Node = 'Mux4~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { Mux4~17 Mux4~24 } "NODE_NAME" } } { "SinTableTC.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/LabElectrical16/week8/SinTableTC.vhd" 294 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 11.403 ns Q\[2\]~reg0 7 REG LCFF_X17_Y6_N1 1 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 11.403 ns; Loc. = LCFF_X17_Y6_N1; Fanout = 1; REG Node = 'Q\[2\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Mux4~24 Q[2]~reg0 } "NODE_NAME" } } { "SinTableTC.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/LabElectrical16/week8/SinTableTC.vhd" 290 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.498 ns ( 21.91 % ) " "Info: Total cell delay = 2.498 ns ( 21.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.905 ns ( 78.09 % ) " "Info: Total interconnect delay = 8.905 ns ( 78.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.403 ns" { ADDR[7] Mux4~12 Mux4~14 Mux4~16 Mux4~17 Mux4~24 Q[2]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.403 ns" { ADDR[7] {} ADDR[7]~combout {} Mux4~12 {} Mux4~14 {} Mux4~16 {} Mux4~17 {} Mux4~24 {} Q[2]~reg0 {} } { 0.000ns 0.000ns 5.971ns 1.223ns 1.211ns 0.251ns 0.249ns 0.000ns } { 0.000ns 0.842ns 0.150ns 0.436ns 0.420ns 0.416ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "SinTableTC.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/LabElectrical16/week8/SinTableTC.vhd" 290 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.338 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "SinTableTC.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/LabElectrical16/week8/SinTableTC.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns CLK~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "SinTableTC.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/LabElectrical16/week8/SinTableTC.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.690 ns) + CELL(0.537 ns) 2.338 ns Q\[2\]~reg0 3 REG LCFF_X17_Y6_N1 1 " "Info: 3: + IC(0.690 ns) + CELL(0.537 ns) = 2.338 ns; Loc. = LCFF_X17_Y6_N1; Fanout = 1; REG Node = 'Q\[2\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.227 ns" { CLK~clkctrl Q[2]~reg0 } "NODE_NAME" } } { "SinTableTC.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/LabElectrical16/week8/SinTableTC.vhd" 290 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 65.27 % ) " "Info: Total cell delay = 1.526 ns ( 65.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.812 ns ( 34.73 % ) " "Info: Total interconnect delay = 0.812 ns ( 34.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { CLK CLK~clkctrl Q[2]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.338 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Q[2]~reg0 {} } { 0.000ns 0.000ns 0.122ns 0.690ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.403 ns" { ADDR[7] Mux4~12 Mux4~14 Mux4~16 Mux4~17 Mux4~24 Q[2]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.403 ns" { ADDR[7] {} ADDR[7]~combout {} Mux4~12 {} Mux4~14 {} Mux4~16 {} Mux4~17 {} Mux4~24 {} Q[2]~reg0 {} } { 0.000ns 0.000ns 5.971ns 1.223ns 1.211ns 0.251ns 0.249ns 0.000ns } { 0.000ns 0.842ns 0.150ns 0.436ns 0.420ns 0.416ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { CLK CLK~clkctrl Q[2]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.338 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Q[2]~reg0 {} } { 0.000ns 0.000ns 0.122ns 0.690ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Q\[4\] Q\[4\]~reg0 7.545 ns register " "Info: tco from clock \"CLK\" to destination pin \"Q\[4\]\" through register \"Q\[4\]~reg0\" is 7.545 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.356 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.356 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "SinTableTC.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/LabElectrical16/week8/SinTableTC.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns CLK~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "SinTableTC.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/LabElectrical16/week8/SinTableTC.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.537 ns) 2.356 ns Q\[4\]~reg0 3 REG LCFF_X19_Y4_N1 1 " "Info: 3: + IC(0.708 ns) + CELL(0.537 ns) = 2.356 ns; Loc. = LCFF_X19_Y4_N1; Fanout = 1; REG Node = 'Q\[4\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.245 ns" { CLK~clkctrl Q[4]~reg0 } "NODE_NAME" } } { "SinTableTC.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/LabElectrical16/week8/SinTableTC.vhd" 290 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.77 % ) " "Info: Total cell delay = 1.526 ns ( 64.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.830 ns ( 35.23 % ) " "Info: Total interconnect delay = 0.830 ns ( 35.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.356 ns" { CLK CLK~clkctrl Q[4]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.356 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Q[4]~reg0 {} } { 0.000ns 0.000ns 0.122ns 0.708ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "SinTableTC.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/LabElectrical16/week8/SinTableTC.vhd" 290 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.939 ns + Longest register pin " "Info: + Longest register to pin delay is 4.939 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Q\[4\]~reg0 1 REG LCFF_X19_Y4_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y4_N1; Fanout = 1; REG Node = 'Q\[4\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q[4]~reg0 } "NODE_NAME" } } { "SinTableTC.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/LabElectrical16/week8/SinTableTC.vhd" 290 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.140 ns) + CELL(2.799 ns) 4.939 ns Q\[4\] 2 PIN PIN_31 0 " "Info: 2: + IC(2.140 ns) + CELL(2.799 ns) = 4.939 ns; Loc. = PIN_31; Fanout = 0; PIN Node = 'Q\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.939 ns" { Q[4]~reg0 Q[4] } "NODE_NAME" } } { "SinTableTC.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/LabElectrical16/week8/SinTableTC.vhd" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.799 ns ( 56.67 % ) " "Info: Total cell delay = 2.799 ns ( 56.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.140 ns ( 43.33 % ) " "Info: Total interconnect delay = 2.140 ns ( 43.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.939 ns" { Q[4]~reg0 Q[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.939 ns" { Q[4]~reg0 {} Q[4] {} } { 0.000ns 2.140ns } { 0.000ns 2.799ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.356 ns" { CLK CLK~clkctrl Q[4]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.356 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Q[4]~reg0 {} } { 0.000ns 0.000ns 0.122ns 0.708ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.939 ns" { Q[4]~reg0 Q[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.939 ns" { Q[4]~reg0 {} Q[4] {} } { 0.000ns 2.140ns } { 0.000ns 2.799ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Q\[3\]~reg0 ENA CLK 0.323 ns register " "Info: th for register \"Q\[3\]~reg0\" (data pin = \"ENA\", clock pin = \"CLK\") is 0.323 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.362 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.362 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "SinTableTC.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/LabElectrical16/week8/SinTableTC.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns CLK~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "SinTableTC.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/LabElectrical16/week8/SinTableTC.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.537 ns) 2.362 ns Q\[3\]~reg0 3 REG LCFF_X27_Y5_N1 1 " "Info: 3: + IC(0.714 ns) + CELL(0.537 ns) = 2.362 ns; Loc. = LCFF_X27_Y5_N1; Fanout = 1; REG Node = 'Q\[3\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { CLK~clkctrl Q[3]~reg0 } "NODE_NAME" } } { "SinTableTC.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/LabElectrical16/week8/SinTableTC.vhd" 290 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.61 % ) " "Info: Total cell delay = 1.526 ns ( 64.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.836 ns ( 35.39 % ) " "Info: Total interconnect delay = 0.836 ns ( 35.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.362 ns" { CLK CLK~clkctrl Q[3]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.362 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Q[3]~reg0 {} } { 0.000ns 0.000ns 0.122ns 0.714ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "SinTableTC.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/LabElectrical16/week8/SinTableTC.vhd" 290 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.305 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.305 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns ENA 1 PIN PIN_89 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_89; Fanout = 8; PIN Node = 'ENA'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENA } "NODE_NAME" } } { "SinTableTC.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/LabElectrical16/week8/SinTableTC.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.646 ns) + CELL(0.660 ns) 2.305 ns Q\[3\]~reg0 2 REG LCFF_X27_Y5_N1 1 " "Info: 2: + IC(0.646 ns) + CELL(0.660 ns) = 2.305 ns; Loc. = LCFF_X27_Y5_N1; Fanout = 1; REG Node = 'Q\[3\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.306 ns" { ENA Q[3]~reg0 } "NODE_NAME" } } { "SinTableTC.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/LabElectrical16/week8/SinTableTC.vhd" 290 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.659 ns ( 71.97 % ) " "Info: Total cell delay = 1.659 ns ( 71.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.646 ns ( 28.03 % ) " "Info: Total interconnect delay = 0.646 ns ( 28.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.305 ns" { ENA Q[3]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.305 ns" { ENA {} ENA~combout {} Q[3]~reg0 {} } { 0.000ns 0.000ns 0.646ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.362 ns" { CLK CLK~clkctrl Q[3]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.362 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Q[3]~reg0 {} } { 0.000ns 0.000ns 0.122ns 0.714ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.305 ns" { ENA Q[3]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.305 ns" { ENA {} ENA~combout {} Q[3]~reg0 {} } { 0.000ns 0.000ns 0.646ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "204 " "Info: Peak virtual memory: 204 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 13 07:55:18 2016 " "Info: Processing ended: Tue Dec 13 07:55:18 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
