=====
SETUP
-10.432
15.791
5.358
uart0/ppi/row[8]_3_s0
6.356
6.588
cpu_din_3_s38
7.590
8.107
cpu_din_3_s32
8.520
8.891
cpu_din_3_s25
9.725
10.280
cpu_din_3_s26
10.702
11.272
cpu_din_3_s18
11.274
11.829
cpu_din_3_s6
12.226
12.597
cpu_din_3_s2
12.601
13.118
cpu_din_3_s1
13.515
14.070
cpu1/u0/n1140_s0
15.329
15.791
cpu1/u0/IR_3_s0
15.791
=====
SETUP
-10.421
10.965
0.544
uart0/ppi/row[0]_0_s1
1.197
1.429
cpu_din_0_s40
2.234
2.696
cpu_din_0_s37
2.697
3.150
cpu_din_0_s34
4.028
4.399
cpu_din_0_s22
4.796
5.351
cpu_din_0_s20
5.769
6.231
cpu_din_0_s13
6.232
6.787
cpu_din_0_s6
7.034
7.583
cpu_din_0_s2
7.585
8.038
cpu_din_0_s1
8.451
8.822
cpu1/u0/n1143_s0
10.594
10.965
cpu1/u0/IR_0_s0
10.965
=====
SETUP
-10.094
15.655
5.561
uart0/ppi/row[8]_3_s0
6.356
6.588
cpu_din_3_s38
7.590
8.107
cpu_din_3_s32
8.520
8.891
cpu_din_3_s25
9.725
10.280
cpu_din_3_s26
10.702
11.272
cpu_din_3_s18
11.274
11.829
cpu_din_3_s6
12.226
12.597
cpu_din_3_s2
12.601
13.118
cpu_din_3_s1
13.515
14.070
cpu_din_3_s0
15.106
15.655
cpu1/DI_Reg_3_s0
15.655
=====
SETUP
-10.062
10.606
0.544
uart0/ppi/row[0]_2_s1
1.197
1.429
cpu_din_2_s39
2.084
2.633
cpu_din_2_s36
2.634
3.189
cpu_din_2_s28
3.978
4.349
cpu_din_2_s19
4.354
4.909
cpu_din_2_s20
5.161
5.532
cpu_din_2_s14
5.537
6.092
cpu_din_2_s6
6.489
7.059
cpu_din_2_s2
7.060
7.630
cpu_din_2_s1
7.803
8.358
cpu1/u0/n1141_s0
10.235
10.606
cpu1/u0/IR_2_s0
10.606
=====
SETUP
-9.897
10.274
0.377
uart0/ppi/row[0]_0_s1
1.197
1.429
cpu_din_0_s40
2.234
2.696
cpu_din_0_s37
2.697
3.150
cpu_din_0_s34
4.028
4.399
cpu_din_0_s22
4.796
5.351
cpu_din_0_s20
5.769
6.231
cpu_din_0_s13
6.232
6.787
cpu_din_0_s6
7.034
7.583
cpu_din_0_s2
7.585
8.038
cpu_din_0_s1
8.451
8.822
cpu_din_0_s0
9.725
10.274
cpu1/DI_Reg_0_s0
10.274
=====
SETUP
-9.827
10.370
0.544
uart0/ppi/row[2]_1_s1
1.197
1.429
cpu_din_1_s41
2.327
2.876
cpu_din_1_s38
2.877
3.330
cpu_din_1_s29
4.269
4.818
cpu_din_1_s18
4.819
5.374
cpu_din_1_s19
5.792
6.362
cpu_din_1_s13
6.363
6.825
cpu_din_1_s6
6.997
7.459
cpu_din_1_s2
7.461
8.031
cpu_din_1_s1
8.203
8.574
cpu1/u0/n1142_s0
9.999
10.370
cpu1/u0/IR_1_s0
10.370
=====
SETUP
-9.464
9.840
0.377
uart0/ppi/row[2]_1_s1
1.197
1.429
cpu_din_1_s41
2.327
2.876
cpu_din_1_s38
2.877
3.330
cpu_din_1_s29
4.269
4.818
cpu_din_1_s18
4.819
5.374
cpu_din_1_s19
5.792
6.362
cpu_din_1_s13
6.363
6.825
cpu_din_1_s6
6.997
7.459
cpu_din_1_s2
7.461
8.031
cpu_din_1_s1
8.203
8.574
cpu_din_1_s0
9.291
9.840
cpu1/DI_Reg_1_s0
9.840
=====
SETUP
-9.146
9.522
0.377
uart0/ppi/row[0]_2_s1
1.197
1.429
cpu_din_2_s39
2.084
2.633
cpu_din_2_s36
2.634
3.189
cpu_din_2_s28
3.978
4.349
cpu_din_2_s19
4.354
4.909
cpu_din_2_s20
5.161
5.532
cpu_din_2_s14
5.537
6.092
cpu_din_2_s6
6.489
7.059
cpu_din_2_s2
7.060
7.630
cpu_din_2_s1
7.803
8.358
cpu_din_2_s0
9.151
9.522
cpu1/DI_Reg_2_s0
9.522
=====
SETUP
-8.522
9.066
0.544
uart0/ppi/row[2]_5_s1
1.197
1.429
cpu_din_5_s34
2.084
2.654
cpu_din_5_s31
2.655
3.210
cpu_din_5_s28
4.436
4.898
cpu_din_5_s21
4.899
5.448
cpu_din_5_s11
5.450
5.912
cpu_din_5_s4
5.913
6.375
cpu_din_5_s1
6.376
6.747
cpu1/u0/n1138_s0
8.496
9.066
cpu1/u0/IR_5_s0
9.066
=====
SETUP
-8.432
13.790
5.358
uart0/ppi/row[8]_4_s0
6.356
6.588
cpu_din_4_s30
7.513
8.062
cpu_din_4_s27
8.064
8.435
cpu_din_4_s20
9.091
9.640
cpu_din_4_s11
9.641
10.103
cpu_din_4_s4
10.275
10.792
cpu_din_4_s1
11.206
11.723
cpu1/u0/n1139_s0
13.328
13.790
cpu1/u0/IR_4_s0
13.790
=====
SETUP
-8.301
8.844
0.544
uart0/ppi/row[0]_6_s1
1.197
1.429
cpu_din_6_s34
2.112
2.661
cpu_din_6_s31
2.662
3.179
cpu_din_6_s28
4.239
4.788
cpu_din_6_s21
4.790
5.339
cpu_din_6_s11
5.340
5.802
cpu_din_6_s4
5.974
6.436
cpu_din_6_s1
6.438
6.809
cpu1/u0/n1137_s0
8.382
8.844
cpu1/u0/IR_6_s0
8.844
=====
SETUP
-7.747
8.291
0.544
uart0/ppi/row[0]_7_s1
1.197
1.429
cpu_din_7_s48
2.112
2.661
cpu_din_7_s46
2.662
3.179
cpu_din_7_s33
4.377
4.839
cpu_din_7_s17
4.840
5.211
cpu_din_7_s5
5.459
6.008
cpu_din_7_s1
6.009
6.462
cpu1/u0/n1136_s0
7.721
8.291
cpu1/u0/IR_7_s0
8.291
=====
SETUP
-7.585
7.961
0.377
uart0/ppi/row[2]_5_s1
1.197
1.429
cpu_din_5_s34
2.084
2.654
cpu_din_5_s31
2.655
3.210
cpu_din_5_s28
4.436
4.898
cpu_din_5_s21
4.899
5.448
cpu_din_5_s11
5.450
5.912
cpu_din_5_s4
5.913
6.375
cpu_din_5_s1
6.376
6.747
cpu_din_5_s0
7.412
7.961
cpu1/DI_Reg_5_s0
7.961
=====
SETUP
-7.501
7.878
0.377
uart0/ppi/row[2]_4_s1
1.197
1.429
cpu_din_4_s32
1.841
2.390
cpu_din_4_s29
2.392
2.845
cpu_din_4_s26
3.723
4.272
cpu_din_4_s20
4.273
4.735
cpu_din_4_s11
4.736
5.198
cpu_din_4_s4
5.371
5.888
cpu_din_4_s1
6.301
6.818
cpu_din_4_s0
7.507
7.878
cpu1/DI_Reg_4_s0
7.878
=====
SETUP
-7.321
7.698
0.377
uart0/ppi/row[0]_6_s1
1.197
1.429
cpu_din_6_s34
2.112
2.661
cpu_din_6_s31
2.662
3.179
cpu_din_6_s28
4.239
4.788
cpu_din_6_s21
4.790
5.339
cpu_din_6_s11
5.340
5.802
cpu_din_6_s4
5.974
6.436
cpu_din_6_s1
6.438
6.809
cpu_din_6_s0
7.327
7.698
cpu1/DI_Reg_6_s0
7.698
=====
SETUP
-7.070
7.447
0.377
uart0/ppi/row[0]_7_s1
1.197
1.429
cpu_din_7_s48
2.112
2.661
cpu_din_7_s46
2.662
3.179
cpu_din_7_s33
4.377
4.839
cpu_din_7_s17
4.840
5.211
cpu_din_7_s5
5.459
6.008
cpu_din_7_s1
6.009
6.462
cpu_din_7_s0
6.985
7.447
cpu1/DI_Reg_7_s0
7.447
=====
SETUP
-4.593
5.338
0.745
ex_clk_27m_ibuf
0.000
0.683
uart0/uart_rx_inst1/rx_data_6_s0
1.896
2.128
uart0/n362_s3
2.549
3.002
uart0/n362_s2
3.399
3.852
uart0/n360_s1
4.045
4.615
uart0/reset4_n_ff_s2
5.338
=====
SETUP
-4.163
4.908
0.745
ex_clk_27m_ibuf
0.000
0.683
uart0/uart_rx_inst1/rx_data_6_s0
1.896
2.128
uart0/n362_s3
2.549
3.002
uart0/n362_s2
3.399
3.852
uart0/n362_s1
4.253
4.580
uart0/SCANLINES_s2
4.908
=====
SETUP
-4.126
4.871
0.745
ex_clk_27m_ibuf
0.000
0.683
uart0/uart_rx_inst1/rx_data_6_s0
1.896
2.128
uart0/n362_s3
2.549
3.002
uart0/n362_s2
3.399
3.852
uart0/n358_s1
4.045
4.372
uart0/SHIFT_UP_s1
4.871
=====
SETUP
-4.055
4.800
0.745
ex_clk_27m_ibuf
0.000
0.683
uart0/uart_rx_inst1/rx_data_6_s0
1.896
2.128
uart0/n362_s3
2.549
3.002
uart0/n362_s2
3.399
3.852
uart0/n356_s1
4.045
4.615
uart0/OSD_s1
4.800
=====
SETUP
-3.508
4.254
0.745
ex_clk_27m_ibuf
0.000
0.683
uart0/uart_rx_inst1/rx_data_1_s0
1.896
2.128
uart0/n10_s2
2.720
3.290
uart0/n10_s1
3.462
3.924
uart0/key_col_1_s0
4.254
=====
SETUP
-3.337
4.082
0.745
ex_clk_27m_ibuf
0.000
0.683
uart0/uart_rx_inst1/rx_data_1_s0
1.896
2.128
uart0/n10_s2
2.720
3.290
uart0/n10_s1
3.462
3.924
uart0/key_col_2_s0
4.082
=====
SETUP
-3.337
4.082
0.745
ex_clk_27m_ibuf
0.000
0.683
uart0/uart_rx_inst1/rx_data_1_s0
1.896
2.128
uart0/n10_s2
2.720
3.290
uart0/n10_s1
3.462
3.924
uart0/key_row_0_s0
4.082
=====
SETUP
-3.337
4.082
0.745
ex_clk_27m_ibuf
0.000
0.683
uart0/uart_rx_inst1/rx_data_1_s0
1.896
2.128
uart0/n10_s2
2.720
3.290
uart0/n10_s1
3.462
3.924
uart0/key_row_1_s0
4.082
=====
SETUP
-3.337
4.082
0.745
ex_clk_27m_ibuf
0.000
0.683
uart0/uart_rx_inst1/rx_data_1_s0
1.896
2.128
uart0/n10_s2
2.720
3.290
uart0/n10_s1
3.462
3.924
uart0/key_row_2_s0
4.082
=====
SETUP
-3.337
4.082
0.745
ex_clk_27m_ibuf
0.000
0.683
uart0/uart_rx_inst1/rx_data_1_s0
1.896
2.128
uart0/n10_s2
2.720
3.290
uart0/n10_s1
3.462
3.924
uart0/key_row_3_s0
4.082
=====
SETUP
-3.337
4.082
0.745
ex_clk_27m_ibuf
0.000
0.683
uart0/uart_rx_inst1/rx_data_1_s0
1.896
2.128
uart0/n10_s2
2.720
3.290
uart0/n10_s1
3.462
3.924
uart0/key_col_0_s0
4.082
=====
SETUP
-2.721
13.806
11.085
cpu1/u0/IStatus_0_s15
0.243
2.503
cpu1/u0/n1100_s3
3.932
4.303
cpu1/u0/A_i_7_s10
5.032
5.581
cpu1/u0/A_i_7_s9
5.582
6.044
cpu1/u0/A_i_7_s8
6.045
6.615
cpu1/u0/A_i_7_s7
6.788
7.305
megaram1/ff_ram_ena_s7
8.826
9.197
vdp_csr_n_s3
9.890
10.343
vdp4/io_state_r_s4
11.691
12.261
vdp4/io_state_r_s6
12.434
12.989
vdp4/CpuDbo_7_s4
13.236
13.806
vdp4/io_state_r_s5
13.806
=====
SETUP
-2.186
2.729
0.544
uart0/reset4_n_ff_s2
0.814
1.046
dn3/n9_s3
1.199
1.769
dn3/n9_s0
2.729
=====
SETUP
-2.178
2.923
0.745
ex_clk_27m_ibuf
0.000
0.683
uart0/uart_rx_inst1/rx_data_2_s0
1.896
2.128
uart0/key_row_2_s0
2.923
=====
SETUP
-2.175
2.920
0.745
ex_clk_27m_ibuf
0.000
0.683
uart0/uart_rx_inst1/rx_data_6_s0
1.896
2.128
uart0/key_col_2_s0
2.920
=====
SETUP
-2.172
2.917
0.745
ex_clk_27m_ibuf
0.000
0.683
uart0/uart_rx_inst1/rx_data_1_s0
1.896
2.128
uart0/key_row_1_s0
2.917
=====
SETUP
-2.156
2.901
0.745
ex_clk_27m_ibuf
0.000
0.683
uart0/uart_rx_inst1/rx_data_0_s0
1.896
2.128
uart0/key_row_0_s0
2.901
=====
SETUP
-2.074
4.269
2.194
uart0/SCANLINES_s2
0.814
1.046
vdp4/dvi_r_6_s3
1.926
2.443
vdp4/dvi_b_2_s1
3.265
3.636
vdp4/dvi_b_2_s0
3.807
4.269
vdp4/hdmi_ntsc/video_data_2_s0
4.269
=====
SETUP
-1.988
11.455
9.468
cpu1/u0/IStatus_0_s15
0.243
2.503
cpu1/u0/n1098_s3
3.859
4.429
cpu1/u0/n1098_s1
4.430
4.883
cpu1/u0/A_i_14_s655
6.293
6.746
scc1/n12_s10
7.606
7.977
scc1/n12_s5
8.467
8.920
megaram1/cart_ena_ff_s3
9.882
10.335
megaram1/cart_ena_ff_s12
10.528
11.098
megaram1/cart_ena_ff_s0
11.455
=====
SETUP
-1.975
11.443
9.468
cpu1/u0/IStatus_0_s15
0.243
2.503
cpu1/u0/n1100_s3
3.932
4.303
cpu1/u0/A_i_4_s10
5.312
5.683
cpu1/u0/A_i_4_s9
5.854
6.409
cpu1/u0/A_i_4_s8
7.335
7.706
cpu1/u0/A_i_4_s7
7.711
8.228
n664_s11
9.285
9.802
n664_s9
10.057
10.612
n664_s8
10.873
11.443
xffl_s0
11.443
=====
SETUP
-1.941
2.686
0.745
ex_clk_27m_ibuf
0.000
0.683
uart0/uart_rx_inst1/rx_data_3_s0
1.896
2.128
uart0/key_row_3_s0
2.686
=====
SETUP
-1.932
2.677
0.745
ex_clk_27m_ibuf
0.000
0.683
uart0/uart_rx_inst1/rx_data_5_s0
1.896
2.128
uart0/key_col_1_s0
2.677
=====
SETUP
-1.926
2.671
0.745
ex_clk_27m_ibuf
0.000
0.683
uart0/uart_rx_inst1/rx_data_4_s0
1.896
2.128
uart0/key_col_0_s0
2.671
=====
SETUP
-1.900
2.645
0.745
ex_clk_27m_ibuf
0.000
0.683
uart0/uart_rx_inst1/rx_data_7_s0
1.896
2.127
uart0/key_col_2_s0
2.645
=====
SETUP
-1.900
2.645
0.745
ex_clk_27m_ibuf
0.000
0.683
uart0/uart_rx_inst1/rx_data_7_s0
1.896
2.127
uart0/key_row_0_s0
2.645
=====
SETUP
-1.900
2.645
0.745
ex_clk_27m_ibuf
0.000
0.683
uart0/uart_rx_inst1/rx_data_7_s0
1.896
2.127
uart0/key_row_1_s0
2.645
=====
SETUP
-1.900
2.645
0.745
ex_clk_27m_ibuf
0.000
0.683
uart0/uart_rx_inst1/rx_data_7_s0
1.896
2.127
uart0/key_row_2_s0
2.645
=====
SETUP
-1.900
2.645
0.745
ex_clk_27m_ibuf
0.000
0.683
uart0/uart_rx_inst1/rx_data_7_s0
1.896
2.127
uart0/key_row_3_s0
2.645
=====
SETUP
-1.900
2.645
0.745
ex_clk_27m_ibuf
0.000
0.683
uart0/uart_rx_inst1/rx_data_7_s0
1.896
2.127
uart0/key_col_0_s0
2.645
=====
SETUP
-1.810
4.004
2.194
uart0/SCANLINES_s2
0.814
1.046
vdp4/dvi_r_6_s3
1.926
2.443
vdp4/dvi_g_2_s1
3.092
3.463
vdp4/dvi_g_2_s0
3.633
4.004
vdp4/hdmi_ntsc/video_data_10_s0
4.004
=====
SETUP
-1.786
3.981
2.194
uart0/SCANLINES_s2
0.814
1.046
vdp4/dvi_r_6_s3
1.926
2.475
vdp4/dvi_b_1_s3
2.482
2.853
vdp4/dvi_g_1_s1
3.519
3.981
vdp4/hdmi_ntsc/video_data_9_s0
3.981
=====
SETUP
-1.786
3.981
2.194
uart0/SCANLINES_s2
0.814
1.046
vdp4/dvi_r_6_s3
1.926
2.475
vdp4/dvi_b_1_s3
2.482
2.853
vdp4/dvi_r_1_s1
3.519
3.981
vdp4/hdmi_ntsc/video_data_17_s0
3.981
=====
SETUP
-1.723
3.917
2.194
uart0/SCANLINES_s2
0.814
1.046
vdp4/dvi_r_6_s3
1.926
2.475
vdp4/dvi_b_1_s3
2.482
2.853
vdp4/dvi_b_1_s1
3.347
3.917
vdp4/hdmi_ntsc/video_data_1_s0
3.917
=====
SETUP
-1.721
3.915
2.194
uart0/OSD_s1
0.814
1.046
vdp4/dvi_b_6_s2
2.572
2.943
vdp4/dvi_b_6_s0
3.345
3.915
vdp4/hdmi_ntsc/video_data_6_s0
3.915
=====
SETUP
-1.719
2.464
0.745
ex_clk_27m_ibuf
0.000
0.683
uart0/uart_rx_inst1/rx_data_7_s0
1.896
2.127
uart0/key_col_1_s0
2.464
=====
SETUP
-1.699
3.893
2.194
uart0/OSD_s1
0.814
1.046
vdp4/dvi_b_5_s1
2.572
2.943
vdp4/dvi_b_5_s0
3.344
3.893
vdp4/hdmi_ntsc/video_data_5_s0
3.893
=====
SETUP
-1.685
3.879
2.194
uart0/OSD_s1
0.814
1.046
vdp4/dvi_b_3_s1
2.566
3.083
vdp4/dvi_b_3_s0
3.330
3.879
vdp4/hdmi_ntsc/video_data_3_s0
3.879
=====
SETUP
-1.644
3.838
2.194
uart0/SCANLINES_s2
0.814
1.046
vdp4/dvi_r_6_s3
1.926
2.443
vdp4/dvi_r_2_s2
3.092
3.463
vdp4/dvi_r_2_s0
3.467
3.838
vdp4/hdmi_ntsc/video_data_18_s0
3.838
=====
SETUP
-1.635
3.829
2.194
uart0/SCANLINES_s2
0.814
1.046
vdp4/dvi_r_6_s3
1.926
2.443
vdp4/dvi_b_7_s2
3.259
3.829
vdp4/hdmi_ntsc/video_data_7_s0
3.829
=====
SETUP
-1.584
3.779
2.194
uart0/OSD_s1
0.814
1.046
vdp4/dvi_b_4_s1
2.571
3.141
vdp4/dvi_b_4_s0
3.317
3.779
vdp4/hdmi_ntsc/video_data_4_s0
3.779
=====
SETUP
-1.583
3.777
2.194
uart0/OSD_s1
0.814
1.046
vdp4/dvi_g_6_s2
2.196
2.713
vdp4/dvi_g_6_s0
3.207
3.777
vdp4/hdmi_ntsc/video_data_14_s0
3.777
=====
SETUP
-1.544
3.739
2.194
uart0/OSD_s1
0.814
1.046
vdp4/dvi_g_4_s1
2.071
2.588
vdp4/dvi_g_3_s0
3.277
3.739
vdp4/hdmi_ntsc/video_data_11_s0
3.739
=====
SETUP
-1.501
3.696
2.194
uart0/SCANLINES_s2
0.814
1.046
vdp4/dvi_r_6_s3
1.926
2.443
vdp4/dvi_g_5_s0
3.126
3.696
vdp4/hdmi_ntsc/video_data_13_s0
3.696
=====
SETUP
-1.496
3.691
2.194
uart0/OSD_s1
0.814
1.046
vdp4/dvi_r_5_s1
2.223
2.740
vdp4/dvi_r_5_s0
3.142
3.691
vdp4/hdmi_ntsc/video_data_21_s0
3.691
=====
SETUP
-1.436
3.631
2.194
uart0/SCANLINES_s2
0.814
1.046
vdp4/dvi_r_6_s3
1.926
2.443
vdp4/dvi_r_4_s0
3.169
3.631
vdp4/hdmi_ntsc/video_data_20_s0
3.631
=====
SETUP
-1.417
3.612
2.194
uart0/SCANLINES_s2
0.814
1.046
vdp4/dvi_r_6_s3
1.926
2.443
vdp4/dvi_r_6_s0
3.150
3.612
vdp4/hdmi_ntsc/video_data_22_s0
3.612
=====
SETUP
-1.321
12.406
11.085
cpu1/u0/IStatus_0_s15
0.243
2.503
cpu1/u0/n1100_s3
3.932
4.303
cpu1/u0/A_i_7_s10
5.032
5.581
cpu1/u0/A_i_7_s9
5.582
6.044
cpu1/u0/A_i_7_s8
6.045
6.615
cpu1/u0/A_i_7_s7
6.788
7.305
megaram1/ff_ram_ena_s7
8.826
9.197
vdp_csr_n_s3
9.890
10.343
vdp_csr_n_s2
11.691
12.261
vdp4/cs_latch_1_s0
12.406
=====
SETUP
-1.319
3.513
2.194
uart0/OSD_s1
0.814
1.046
vdp4/dvi_g_5_s1
2.196
2.713
vdp4/dvi_g_4_s0
2.964
3.513
vdp4/hdmi_ntsc/video_data_12_s0
3.513
=====
SETUP
-1.275
12.360
11.085
cpu1/u0/IStatus_0_s15
0.243
2.503
cpu1/u0/n1100_s3
3.932
4.303
cpu1/u0/A_i_7_s10
5.032
5.581
cpu1/u0/A_i_7_s9
5.582
6.044
cpu1/u0/A_i_7_s8
6.045
6.615
cpu1/u0/A_i_7_s7
6.788
7.305
megaram1/ff_ram_ena_s7
8.826
9.197
vdp_csw_n_s3
9.890
10.343
vdp_csw_n_s2
11.754
12.216
vdp4/cs_latch_0_s0
12.360
=====
SETUP
-1.250
3.444
2.194
uart0/SCANLINES_s2
0.814
1.046
vdp4/dvi_r_6_s3
1.926
2.443
vdp4/dvi_r_3_s0
3.073
3.444
vdp4/hdmi_ntsc/video_data_19_s0
3.444
=====
SETUP
-1.171
3.365
2.194
uart0/SCANLINES_s2
0.814
1.046
vdp4/dvi_r_6_s3
1.926
2.443
vdp4/dvi_r_7_s2
2.994
3.365
vdp4/hdmi_ntsc/video_data_23_s0
3.365
=====
SETUP
-1.147
12.232
11.085
cpu1/u0/IStatus_0_s15
0.243
2.503
cpu1/u0/n1100_s3
3.932
4.303
cpu1/u0/A_i_7_s10
5.032
5.581
cpu1/u0/A_i_7_s9
5.582
6.044
cpu1/u0/A_i_7_s8
6.045
6.615
cpu1/u0/A_i_7_s7
6.788
7.305
megaram1/ff_ram_ena_s7
8.826
9.197
vdp_csw_n_s3
9.890
10.343
vdp4/n77_s2
11.683
12.232
vdp4/CpuReq_s0
12.232
=====
SETUP
-1.047
12.132
11.085
cpu1/u0/IStatus_0_s15
0.243
2.503
cpu1/u0/n1100_s3
3.932
4.303
cpu1/u0/A_i_7_s10
5.032
5.581
cpu1/u0/A_i_7_s9
5.582
6.044
cpu1/u0/A_i_7_s8
6.045
6.615
cpu1/u0/A_i_7_s7
6.788
7.305
megaram1/ff_ram_ena_s7
8.826
9.197
vdp_csw_n_s3
9.890
10.343
vdp4/n78_s2
11.583
12.132
vdp4/CpuWrt_s0
12.132
=====
SETUP
-0.890
3.085
2.194
uart0/SCANLINES_s2
0.814
1.046
vdp4/dvi_r_6_s3
1.926
2.443
vdp4/dvi_g_7_s2
2.714
3.085
vdp4/hdmi_ntsc/video_data_15_s0
3.085
=====
SETUP
-0.366
9.833
9.468
cpu1/u0/IStatus_0_s15
0.243
2.503
cpu1/u0/n1098_s3
3.859
4.429
cpu1/u0/n1098_s1
4.430
4.883
cpu1/u0/A_i_14_s655
6.293
6.746
megaram1/n506_s3
7.990
8.443
megaram1/n506_s4
9.371
9.833
megaram1/cart_ena_ff_s0
9.833
=====
SETUP
0.068
9.399
9.468
cpu1/u0/IStatus_0_s15
0.243
2.503
cpu1/u0/n1100_s3
3.932
4.303
cpu1/u0/n1104_s2
4.799
5.348
cpu1/u0/n1104_s0
5.349
5.866
cpu1/u0/A_i_8_s7
6.725
7.178
n655_s11
7.911
8.428
n655_s8
8.850
9.399
xffh_s0
9.399
=====
SETUP
0.559
8.909
9.468
cpu1/u0/IStatus_0_s15
0.243
2.503
cpu1/u0/n1098_s3
3.859
4.429
cpu1/u0/n1098_s1
4.430
4.883
cpu1/u0/A_i_14_s655
6.293
6.746
cpu1/u0/A_i_14_s633
7.210
7.727
bios1/mem_r_ADAREG_G[14]_s0
8.909
=====
SETUP
0.683
8.750
9.433
config_enable_megaram_s1
1.771
2.003
scc1/n12_s13
2.182
2.644
scc1/n12_s12
2.645
3.098
scc1/WavReq_s4
3.787
4.336
scc1/WavReq_s2
4.337
4.790
scc1/WavReq_s1
5.084
5.601
scc1/SccCh/w_wave_adr_5_s4
6.271
6.788
scc1/SccCh/w_wave_adr_5_s3
7.237
7.690
scc1/SccCh/wavemem/blkram_blkram_0_0_s
8.750
=====
SETUP
0.858
8.574
9.433
config_enable_ghost_scc_s1
1.771
2.003
scc2/SccCh/w_wave_ce_s4
2.935
3.490
scc2/SccCh/w_wave_ce_s6
4.554
4.925
scc2/SccCh/w_wave_adr_6_s2
5.619
5.990
scc2/SccCh/wavemem/iadr_6_s0
8.574
=====
SETUP
1.031
8.402
9.433
config_enable_ghost_scc_s1
1.771
2.003
scc2/SccCh/w_wave_ce_s4
2.935
3.490
scc2/SccCh/w_wave_ce_s6
4.554
4.925
scc2/SccCh/w_wave_adr_2_s2
6.169
6.724
scc2/SccCh/wavemem/iadr_2_s0
8.402
=====
SETUP
1.107
8.325
9.433
config_enable_ghost_scc_s1
1.771
2.003
scc2/SccCh/w_wave_ce_s4
2.935
3.490
scc2/SccCh/w_wave_ce_s6
4.554
4.925
scc2/SccCh/w_wave_adr_5_s2
5.627
6.182
scc2/SccCh/wavemem/iadr_5_s0
8.325
=====
SETUP
1.201
8.232
9.433
config_enable_ghost_scc_s1
1.771
2.003
scc2/SccCh/w_wave_ce_s4
2.935
3.490
scc2/SccCh/w_wave_ce_s6
4.554
4.925
scc2/SccCh/w_wave_adr_6_s2
5.619
5.990
scc2/SccCh/wavemem/blkram_blkram_0_0_s
8.232
=====
SETUP
1.212
8.221
9.433
config_enable_ghost_scc_s1
1.771
2.003
scc2/SccCh/w_wave_ce_s4
2.935
3.490
scc2/SccCh/w_wave_ce_s6
4.554
4.925
scc2/SccCh/w_wave_adr_7_s2
5.870
6.425
scc2/SccCh/wavemem/iadr_7_s0
8.221
=====
SETUP
1.244
8.188
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n133_s1
7.066
7.636
megaram1/mega1/SccCh/reg_freq_ch_c_6_s0
8.188
=====
SETUP
1.244
8.188
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n133_s1
7.066
7.636
megaram1/mega1/SccCh/reg_freq_ch_c_7_s0
8.188
=====
SETUP
1.245
8.187
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n129_s1
7.309
7.858
megaram1/mega1/SccCh/reg_freq_ch_c_8_s0
8.187
=====
SETUP
1.245
8.187
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n129_s1
7.309
7.858
megaram1/mega1/SccCh/reg_freq_ch_c_11_s0
8.187
=====
SETUP
1.267
8.166
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/w_wave_adr_7_s3
6.570
6.941
megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s
8.166
=====
SETUP
1.267
8.166
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/w_wave_adr_6_s3
6.570
6.941
megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s
8.166
=====
SETUP
1.267
8.166
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/w_wave_adr_5_s3
6.570
6.941
megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s
8.166
=====
SETUP
0.667
8.801
9.468
cpu1/WR_n_i_s0
4.891
5.123
megaram1/ff_ram_ena_s8
6.666
7.183
n479_s19
7.715
8.285
n479_s21
8.430
8.801
state_iso_1_s5
8.801
=====
SETUP
1.334
8.099
9.433
config_enable_ghost_scc_s1
1.771
2.003
scc2/SccCh/w_wave_ce_s4
2.935
3.490
scc2/SccCh/w_wave_ce_s6
4.554
4.925
scc2/SccCh/w_wave_adr_0_s2
5.879
6.250
scc2/SccCh/wavemem/blkram_blkram_0_0_s
8.099
=====
SETUP
1.351
8.082
9.433
config_enable_mapper0_s1
1.771
2.002
cpu_din_7_s24
2.175
2.745
cpu_din_7_s8
2.917
3.487
ex_bus_rd_n_d_s2
3.490
3.943
memory_ctrl/enable_write_seq_1_s5
4.830
5.385
memory_ctrl/n202_s12
7.533
8.082
memory_ctrl/enable_write_seq_0_s3
8.082
=====
SETUP
1.351
8.082
9.433
config_enable_mapper0_s1
1.771
2.002
cpu_din_7_s24
2.175
2.745
cpu_din_7_s8
2.917
3.487
ex_bus_rd_n_d_s2
3.490
3.943
memory_ctrl/enable_write_seq_1_s5
4.830
5.385
memory_ctrl/n201_s13
7.533
8.082
memory_ctrl/enable_write_seq_1_s6
8.082
=====
SETUP
1.398
8.034
9.433
config_enable_ghost_scc_s1
1.771
2.003
scc2/SccCh/w_wave_ce_s4
2.935
3.490
scc2/SccCh/w_wave_ce_s6
4.554
4.925
scc2/SccCh/w_wave_adr_3_s2
6.008
6.461
scc2/SccCh/wavemem/iadr_3_s0
8.034
=====
SETUP
1.402
8.031
9.433
config_enable_ghost_scc_s1
1.771
2.003
scc2/SccCh/w_wave_ce_s4
2.935
3.490
scc2/SccCh/w_wave_ce_s6
4.554
4.925
scc2/SccCh/w_wave_adr_7_s2
5.870
6.425
scc2/SccCh/wavemem/blkram_blkram_0_0_s
8.031
=====
SETUP
1.416
8.017
9.433
config_enable_ghost_scc_s1
1.771
2.003
scc2/SccCh/w_wave_ce_s4
2.935
3.490
scc2/SccCh/w_wave_ce_s6
4.554
4.925
scc2/SccCh/w_wave_adr_4_s2
6.019
6.536
scc2/SccCh/wavemem/iadr_4_s0
8.017
=====
SETUP
1.429
8.004
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n129_s1
7.309
7.858
megaram1/mega1/SccCh/reg_freq_ch_c_9_s0
8.004
=====
SETUP
1.429
8.004
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n129_s1
7.309
7.858
megaram1/mega1/SccCh/reg_freq_ch_c_10_s0
8.004
=====
SETUP
1.432
8.001
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n133_s1
7.066
7.636
megaram1/mega1/SccCh/reg_freq_ch_c_3_s0
8.001
=====
SETUP
1.435
7.997
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n133_s1
7.066
7.636
megaram1/mega1/SccCh/reg_freq_ch_c_5_s0
7.997
=====
SETUP
1.461
7.972
9.433
config_enable_ghost_scc_s1
1.771
2.003
scc2/SccCh/w_wave_ce_s4
2.935
3.490
scc2/SccCh/w_wave_ce_s6
4.554
4.925
scc2/SccCh/w_wave_adr_1_s2
6.019
6.536
scc2/SccCh/wavemem/iadr_1_s0
7.972
=====
SETUP
1.461
7.972
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n133_s1
7.066
7.636
megaram1/mega1/SccCh/reg_freq_ch_c_0_s0
7.972
=====
SETUP
1.461
7.972
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n133_s1
7.066
7.636
megaram1/mega1/SccCh/reg_freq_ch_c_1_s0
7.972
=====
SETUP
1.461
7.972
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n133_s1
7.066
7.636
megaram1/mega1/SccCh/reg_freq_ch_c_2_s0
7.972
=====
SETUP
1.461
7.972
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n133_s1
7.066
7.636
megaram1/mega1/SccCh/reg_freq_ch_c_4_s0
7.972
=====
SETUP
1.476
7.956
9.433
config_enable_ghost_scc_s1
1.771
2.003
scc2/SccCh/w_wave_ce_s4
2.935
3.490
scc2/SccCh/w_wave_ce_s6
4.554
4.925
scc2/SccCh/w_wave_adr_0_s2
5.879
6.250
scc2/SccCh/wavemem/iadr_0_s0
7.956
=====
SETUP
1.479
7.954
9.433
config_enable_ghost_scc_s1
1.771
2.003
scc2/SccCh/w_wave_ce_s4
2.935
3.490
scc2/SccCh/w_wave_ce_s6
4.554
4.925
scc2/SccCh/w_wave_adr_5_s2
5.627
6.182
scc2/SccCh/wavemem/blkram_blkram_0_0_s
7.954
=====
SETUP
1.533
9.552
11.085
cpu1/u0/IStatus_0_s15
0.243
2.503
cpu1/u0/n1100_s3
3.932
4.303
cpu1/u0/A_i_1_s10
5.239
5.809
cpu1/u0/A_i_1_s9
5.810
6.359
cpu1/u0/A_i_1_s8
6.361
6.910
cpu1/u0/A_i_1_s7
6.911
7.364
vdp4/CpuAdr_1_s0
9.552
=====
SETUP
1.556
7.877
9.433
config_enable_ghost_scc_s1
1.771
2.003
scc2/SccCh/w_wave_ce_s4
2.935
3.490
scc2/SccCh/w_wave_ce_s6
4.554
4.925
scc2/SccCh/w_wave_adr_2_s2
6.169
6.724
scc2/SccCh/wavemem/blkram_blkram_0_0_s
7.877
=====
SETUP
1.575
7.857
9.433
config_enable_ghost_scc_s1
1.771
2.003
scc2/SccCh/w_wave_ce_s4
2.935
3.490
scc2/SccCh/w_wave_ce_s6
4.554
4.925
scc2/SccCh/w_wave_adr_3_s2
6.008
6.461
scc2/SccCh/wavemem/blkram_blkram_0_0_s
7.857
=====
SETUP
1.580
7.853
9.433
config_enable_mapper0_s1
1.771
2.002
cpu_din_7_s24
2.175
2.745
cpu_din_7_s8
2.917
3.487
cpu_din_7_s2
3.490
3.943
memory_ctrl/enable_read_seq_1_s5
4.487
4.940
memory_ctrl/n181_s12
7.283
7.853
memory_ctrl/enable_read_seq_0_s3
7.853
=====
SETUP
1.642
7.791
9.433
ex_clk_27m_ibuf
0.000
0.683
vdp4/u_v9958/IRAMADR_0_s1
1.896
2.128
memory_ctrl/sdram_address_0_s0
2.540
2.911
memory_ctrl/vram/n45_s0
3.705
4.076
memory_ctrl/vram/u_sdram/n386_s5
5.312
5.829
memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_2_s1
7.791
=====
SETUP
1.666
7.767
9.433
config_enable_ghost_scc_s1
1.771
2.003
scc2/SccCh/w_wave_ce_s4
2.935
3.490
scc2/SccCh/w_wave_ce_s6
4.554
4.925
scc2/SccCh/w_wave_adr_4_s2
6.019
6.536
scc2/SccCh/wavemem/blkram_blkram_0_0_s
7.767
=====
SETUP
1.666
7.767
9.433
config_enable_ghost_scc_s1
1.771
2.003
scc2/SccCh/w_wave_ce_s4
2.935
3.490
scc2/SccCh/w_wave_ce_s6
4.554
4.925
scc2/SccCh/w_wave_adr_1_s2
6.019
6.536
scc2/SccCh/wavemem/blkram_blkram_0_0_s
7.767
=====
SETUP
1.779
7.654
9.433
config_enable_mapper0_s1
1.771
2.002
cpu_din_7_s24
2.175
2.745
cpu_din_7_s8
2.917
3.487
cpu_din_7_s2
3.490
3.943
memory_ctrl/enable_read_seq_1_s5
4.487
4.940
memory_ctrl/n180_s13
7.283
7.654
memory_ctrl/enable_read_seq_1_s6
7.654
=====
SETUP
1.781
7.652
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/w_wave_adr_2_s3
5.883
6.336
megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s
7.652
=====
SETUP
1.790
7.643
9.433
config_enable_megaram_s1
1.771
2.003
scc1/n12_s13
2.182
2.644
scc1/n12_s12
2.645
3.098
scc1/WavReq_s4
3.787
4.336
scc1/WavReq_s2
4.337
4.790
scc1/SccCh/w_wave_ce_s2
5.084
5.601
scc1/SccCh/w_wave_adr_1_s3
6.028
6.583
scc1/SccCh/wavemem/blkram_blkram_0_0_s
7.643
=====
SETUP
1.808
7.625
9.433
config_enable_megaram_s1
1.771
2.003
scc1/n12_s13
2.182
2.644
scc1/n12_s12
2.645
3.098
scc1/WavReq_s4
3.787
4.336
scc1/WavReq_s2
4.337
4.790
scc1/SccCh/w_wave_ce_s2
5.084
5.601
scc1/SccCh/w_wave_adr_2_s3
6.023
6.476
scc1/SccCh/wavemem/blkram_blkram_0_0_s
7.625
=====
SETUP
1.809
7.572
9.381
config_enable_ghost_scc_s1
1.771
2.003
scc2/SccCh/w_wave_ce_s4
2.935
3.490
scc2/SccCh/w_wave_ce_s6
4.554
4.925
scc2/SccCh/wavemem/blkram_s3
6.019
6.568
scc2/SccCh/wavemem/blkram_blkram_0_0_s
7.572
=====
SETUP
1.814
7.619
9.433
config_enable_megaram_s1
1.771
2.003
scc1/n12_s13
2.182
2.644
scc1/n12_s12
2.645
3.098
scc1/WavReq_s4
3.787
4.336
scc1/WavReq_s2
4.337
4.790
scc1/SccCh/w_wave_ce_s2
5.084
5.601
scc1/SccCh/w_wave_adr_6_s3
6.023
6.394
scc1/SccCh/wavemem/blkram_blkram_0_0_s
7.619
=====
SETUP
1.816
7.617
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n157_s1
6.564
6.891
megaram1/mega1/SccCh/reg_freq_ch_e_9_s0
7.617
=====
SETUP
1.840
7.592
9.433
ex_clk_27m_ibuf
0.000
0.683
vdp4/u_v9958/IRAMADR_8_s1
1.896
2.128
memory_ctrl/sdram_address_8_s0
2.811
3.264
memory_ctrl/vram/u_sdram/n356_s16
4.058
4.575
memory_ctrl/vram/u_sdram/n356_s14
5.259
5.630
memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s0
7.592
=====
SETUP
1.865
7.568
9.433
config_enable_megaram_s1
1.771
2.003
scc1/n12_s13
2.182
2.644
scc1/n12_s12
2.645
3.098
scc1/WavReq_s4
3.787
4.336
scc1/WavReq_s2
4.337
4.790
scc1/SccCh/w_wave_ce_s2
5.084
5.601
scc1/SccCh/w_wave_adr_3_s3
6.055
6.508
scc1/SccCh/wavemem/blkram_blkram_0_0_s
7.568
=====
SETUP
1.871
7.562
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/w_wave_adr_4_s3
5.883
6.336
megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s
7.562
=====
SETUP
1.871
7.562
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/w_wave_adr_3_s3
5.883
6.336
megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s
7.562
=====
SETUP
1.871
7.562
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/w_wave_adr_1_s3
5.883
6.336
megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s
7.562
=====
SETUP
1.871
7.562
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/w_wave_adr_0_s3
5.883
6.336
megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s
7.562
=====
SETUP
1.926
7.507
9.433
ex_clk_27m_ibuf
0.000
0.683
vdp4/u_v9958/IRAMADR_13_s1
1.896
2.128
memory_ctrl/sdram_address_13_s0
3.457
4.027
memory_ctrl/vram/u_sdram/n365_s16
4.030
4.600
memory_ctrl/vram/u_sdram/n365_s14
4.744
5.197
memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0
7.507
=====
SETUP
1.957
7.476
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n115_s1
6.181
6.751
megaram1/mega1/SccCh/reg_freq_ch_b_8_s0
7.476
=====
SETUP
1.957
7.476
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n115_s1
6.181
6.751
megaram1/mega1/SccCh/reg_freq_ch_b_11_s0
7.476
=====
SETUP
1.969
7.463
9.433
ex_clk_27m_ibuf
0.000
0.683
vdp4/u_v9958/IRAMADR_7_s1
1.896
2.128
memory_ctrl/sdram_address_7_s0
2.540
2.993
memory_ctrl/vram/u_sdram/n359_s16
3.847
4.364
memory_ctrl/vram/u_sdram/n359_s14
4.778
5.231
memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0
7.463
=====
SETUP
1.996
7.436
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n187_s1
6.170
6.719
megaram1/mega1/SccCh/reg_vol_ch_e_1_s0
7.436
=====
SETUP
1.999
7.434
9.433
ex_clk_27m_ibuf
0.000
0.683
vdp4/u_v9958/IRAMADR_0_s1
1.896
2.128
memory_ctrl/sdram_address_0_s0
2.540
2.911
memory_ctrl/vram/n45_s0
3.705
4.076
memory_ctrl/vram/u_sdram/n390_s5
5.372
5.743
memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_0_s1
7.434
=====
SETUP
2.020
7.413
9.433
config_enable_megaram_s1
1.771
2.003
scc1/n12_s13
2.182
2.644
scc1/n12_s12
2.645
3.098
scc1/WavReq_s4
3.787
4.336
scc1/WavReq_s2
4.337
4.790
scc1/SccCh/w_wave_ce_s2
5.084
5.633
scc1/SccCh/w_wave_adr_0_s3
5.811
6.264
scc1/SccCh/wavemem/blkram_blkram_0_0_s
7.413
=====
SETUP
2.040
7.393
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n157_s1
6.564
6.891
megaram1/mega1/SccCh/reg_freq_ch_e_8_s0
7.393
=====
SETUP
2.066
7.367
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n147_s1
6.570
7.032
megaram1/mega1/SccCh/reg_freq_ch_d_0_s0
7.367
=====
SETUP
2.066
7.367
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n147_s1
6.570
7.032
megaram1/mega1/SccCh/reg_freq_ch_d_1_s0
7.367
=====
SETUP
2.066
7.367
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n147_s1
6.570
7.032
megaram1/mega1/SccCh/reg_freq_ch_d_2_s0
7.367
=====
SETUP
2.066
7.367
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n147_s1
6.570
7.032
megaram1/mega1/SccCh/reg_freq_ch_d_3_s0
7.367
=====
SETUP
2.112
8.973
11.085
cpu1/u0/IStatus_0_s15
0.243
2.503
cpu1/u0/n1100_s3
3.932
4.303
cpu1/u0/A_i_0_s10
4.838
5.387
cpu1/u0/A_i_0_s9
5.388
5.850
cpu1/u0/A_i_0_s8
5.852
6.422
cpu1/u0/A_i_0_s7
6.423
6.794
vdp4/CpuAdr_0_s0
8.973
=====
SETUP
2.168
7.265
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n187_s1
6.170
6.719
megaram1/mega1/SccCh/reg_vol_ch_e_0_s0
7.265
=====
SETUP
2.183
7.250
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n157_s1
6.564
6.891
megaram1/mega1/SccCh/reg_freq_ch_e_10_s0
7.250
=====
SETUP
2.183
7.250
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n157_s1
6.564
6.891
megaram1/mega1/SccCh/reg_freq_ch_e_11_s0
7.250
=====
SETUP
2.186
7.247
9.433
config_enable_megaram_s1
1.771
2.003
scc1/n12_s13
2.182
2.644
scc1/n12_s12
2.645
3.098
scc1/WavReq_s4
3.787
4.336
scc1/WavReq_s2
4.337
4.790
scc1/SccCh/w_wave_ce_s2
5.084
5.633
scc1/SccCh/w_wave_adr_7_s3
5.811
6.264
scc1/SccCh/wavemem/blkram_blkram_0_0_s
7.247
=====
SETUP
2.190
7.243
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n143_s1
6.558
6.885
megaram1/mega1/SccCh/reg_freq_ch_d_10_s0
7.243
=====
SETUP
2.190
7.243
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n143_s1
6.558
6.885
megaram1/mega1/SccCh/reg_freq_ch_d_11_s0
7.243
=====
SETUP
2.198
7.234
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n175_s1
5.905
6.475
megaram1/mega1/SccCh/reg_vol_ch_b_1_s0
7.234
=====
SETUP
2.201
7.232
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n161_s1
6.564
6.891
megaram1/mega1/SccCh/reg_freq_ch_e_0_s0
7.232
=====
SETUP
2.201
7.232
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n161_s1
6.564
6.891
megaram1/mega1/SccCh/reg_freq_ch_e_1_s0
7.232
=====
SETUP
2.201
7.232
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n161_s1
6.564
6.891
megaram1/mega1/SccCh/reg_freq_ch_e_2_s0
7.232
=====
SETUP
2.201
7.232
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n161_s1
6.564
6.891
megaram1/mega1/SccCh/reg_freq_ch_e_3_s0
7.232
=====
SETUP
2.201
7.232
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n161_s1
6.564
6.891
megaram1/mega1/SccCh/reg_freq_ch_e_6_s0
7.232
=====
SETUP
2.201
7.232
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n161_s1
6.564
6.891
megaram1/mega1/SccCh/reg_freq_ch_e_7_s0
7.232
=====
SETUP
2.202
7.230
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n183_s1
5.899
6.469
megaram1/mega1/SccCh/reg_vol_ch_d_1_s0
7.230
=====
SETUP
2.248
146.073
148.321
psg1/env_vol_4_s4
140.245
140.477
psg1/n1363_s2
140.887
141.404
psg1/n1354_s8
142.089
142.644
psg1/n1354_s10
143.049
143.619
psg1/n1354_s6
143.622
144.171
psg1/n1369_s2
144.344
144.914
psg1/n1369_s4
145.087
145.540
psg1/env_inc_s1
146.073
=====
SETUP
2.248
146.073
148.321
psg1/env_vol_4_s4
140.245
140.477
psg1/n1363_s2
140.887
141.404
psg1/n1354_s8
142.089
142.644
psg1/n1354_s10
143.049
143.619
psg1/n1354_s6
143.622
144.171
psg1/n1369_s2
144.344
144.914
psg1/n1369_s4
145.087
145.540
psg1/env_inc_s0
146.073
=====
SETUP
2.250
7.183
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n147_s1
6.570
7.032
megaram1/mega1/SccCh/reg_freq_ch_d_4_s0
7.183
=====
SETUP
2.250
7.183
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n147_s1
6.570
7.032
megaram1/mega1/SccCh/reg_freq_ch_d_5_s0
7.183
=====
SETUP
2.250
7.183
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n147_s1
6.570
7.032
megaram1/mega1/SccCh/reg_freq_ch_d_6_s0
7.183
=====
SETUP
2.250
7.183
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n147_s1
6.570
7.032
megaram1/mega1/SccCh/reg_freq_ch_d_7_s0
7.183
=====
SETUP
2.262
7.171
9.433
config_enable_megaram_s1
1.771
2.003
scc1/n12_s13
2.182
2.644
scc1/n12_s12
2.645
3.098
scc1/WavReq_s4
3.787
4.336
scc1/WavReq_s2
4.337
4.790
scc1/SccCh/w_wave_ce_s2
5.084
5.633
scc1/SccCh/w_wave_adr_4_s3
5.817
6.188
scc1/SccCh/wavemem/blkram_blkram_0_0_s
7.171
=====
SETUP
2.337
7.095
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n179_s1
5.905
6.475
megaram1/mega1/SccCh/reg_vol_ch_c_1_s0
7.095
=====
SETUP
2.344
7.089
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n119_s1
6.181
6.730
megaram1/mega1/SccCh/reg_freq_ch_b_3_s0
7.089
=====
SETUP
2.344
7.089
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n119_s1
6.181
6.730
megaram1/mega1/SccCh/reg_freq_ch_b_5_s0
7.089
=====
SETUP
2.351
7.081
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n187_s1
6.170
6.719
megaram1/mega1/SccCh/reg_vol_ch_e_2_s0
7.081
=====
SETUP
2.366
7.067
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n119_s1
6.181
6.730
megaram1/mega1/SccCh/reg_freq_ch_b_0_s0
7.067
=====
SETUP
2.366
7.067
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n119_s1
6.181
6.730
megaram1/mega1/SccCh/reg_freq_ch_b_1_s0
7.067
=====
SETUP
2.366
7.067
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n119_s1
6.181
6.730
megaram1/mega1/SccCh/reg_freq_ch_b_2_s0
7.067
=====
SETUP
2.366
7.067
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n119_s1
6.181
6.730
megaram1/mega1/SccCh/reg_freq_ch_b_4_s0
7.067
=====
SETUP
2.370
7.063
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n179_s1
5.905
6.475
megaram1/mega1/SccCh/reg_vol_ch_c_3_s0
7.063
=====
SETUP
2.370
7.063
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n175_s1
5.905
6.475
megaram1/mega1/SccCh/reg_vol_ch_b_3_s0
7.063
=====
SETUP
2.382
7.051
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n179_s1
5.905
6.475
megaram1/mega1/SccCh/reg_vol_ch_c_2_s0
7.051
=====
SETUP
2.382
7.051
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n175_s1
5.905
6.475
megaram1/mega1/SccCh/reg_vol_ch_b_2_s0
7.051
=====
SETUP
2.383
7.049
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n187_s1
6.170
6.719
megaram1/mega1/SccCh/reg_vol_ch_e_3_s0
7.049
=====
SETUP
2.389
7.043
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n183_s1
5.899
6.469
megaram1/mega1/SccCh/reg_vol_ch_d_3_s0
7.043
=====
SETUP
2.396
7.036
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n161_s1
6.564
6.891
megaram1/mega1/SccCh/reg_freq_ch_e_4_s0
7.036
=====
SETUP
2.396
7.036
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n161_s1
6.564
6.891
megaram1/mega1/SccCh/reg_freq_ch_e_5_s0
7.036
=====
SETUP
2.397
7.036
9.433
ex_clk_27m_ibuf
0.000
0.683
vdp4/u_v9958/IRAMADR_2_s1
1.896
2.128
memory_ctrl/sdram_address_2_s0
3.276
3.831
memory_ctrl/vram/u_sdram/n374_s15
4.491
5.046
memory_ctrl/vram/u_sdram/n374_s14
5.459
5.976
memory_ctrl/vram/u_sdram/FF_SDRAM_A_1_s0
7.036
=====
SETUP
2.402
7.031
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n143_s1
6.558
6.885
megaram1/mega1/SccCh/reg_freq_ch_d_8_s0
7.031
=====
SETUP
2.402
7.031
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n143_s1
6.558
6.885
megaram1/mega1/SccCh/reg_freq_ch_d_9_s0
7.031
=====
SETUP
1.203
8.264
9.468
cpu1/WR_n_i_s0
4.891
5.123
megaram1/ff_ram_ena_s8
6.666
7.183
n480_s16
7.715
8.264
state_iso_0_s3
8.264
=====
SETUP
2.418
7.015
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n183_s1
5.899
6.469
megaram1/mega1/SccCh/reg_vol_ch_d_2_s0
7.015
=====
SETUP
2.495
6.938
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n115_s1
6.181
6.751
megaram1/mega1/SccCh/reg_freq_ch_b_9_s0
6.938
=====
SETUP
2.495
6.938
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n115_s1
6.181
6.751
megaram1/mega1/SccCh/reg_freq_ch_b_10_s0
6.938
=====
SETUP
2.497
6.971
9.468
memory_ctrl/vram/u_sdram/cycle_3_s0
0.243
0.475
memory_ctrl/vram/u_sdram/n447_s4
0.906
1.455
memory_ctrl/vram/u_sdram/n447_s2
1.457
2.012
memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s5
2.919
3.290
memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s3
3.955
4.417
memory_ctrl/vram/u_sdram/FF_SDRAM_A_9_s4
4.419
4.974
memory_ctrl/vram/u_sdram/FF_SDRAM_A_10_s4
5.505
5.967
memory_ctrl/vram/u_sdram/FF_SDRAM_A_10_s0
6.971
=====
SETUP
2.555
6.877
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n119_s1
6.181
6.730
megaram1/mega1/SccCh/reg_freq_ch_b_6_s0
6.877
=====
SETUP
2.555
6.877
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n119_s1
6.181
6.730
megaram1/mega1/SccCh/reg_freq_ch_b_7_s0
6.877
=====
SETUP
2.593
6.875
9.468
memory_ctrl/vram/u_sdram/cycle_3_s0
0.243
0.475
memory_ctrl/vram/u_sdram/n447_s4
0.906
1.455
memory_ctrl/vram/u_sdram/n447_s2
1.457
2.012
memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s5
2.919
3.290
memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s3
3.955
4.417
memory_ctrl/vram/u_sdram/FF_SDRAM_A_9_s4
4.419
4.989
memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s0
6.875
=====
SETUP
2.597
6.835
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n179_s1
5.905
6.475
megaram1/mega1/SccCh/reg_vol_ch_c_0_s0
6.835
=====
SETUP
2.598
6.835
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n175_s1
5.905
6.475
megaram1/mega1/SccCh/reg_vol_ch_b_0_s0
6.835
=====
SETUP
2.604
6.863
9.468
memory_ctrl/vram/u_sdram/cycle_3_s0
0.243
0.475
memory_ctrl/vram/u_sdram/n447_s4
0.906
1.455
memory_ctrl/vram/u_sdram/n447_s2
1.457
2.012
memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s5
2.919
3.290
memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s3
3.955
4.417
memory_ctrl/vram/u_sdram/FF_SDRAM_A_9_s4
4.419
4.989
memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0
6.863
=====
SETUP
2.604
6.863
9.468
memory_ctrl/vram/u_sdram/cycle_3_s0
0.243
0.475
memory_ctrl/vram/u_sdram/n447_s4
0.906
1.455
memory_ctrl/vram/u_sdram/n447_s2
1.457
2.012
memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s5
2.919
3.290
memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s3
3.955
4.417
memory_ctrl/vram/u_sdram/FF_SDRAM_A_9_s4
4.419
4.989
memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0
6.863
=====
SETUP
2.626
6.807
9.433
ex_clk_27m_ibuf
0.000
0.683
vdp4/u_v9958/IRAMADR_3_s1
1.896
2.128
memory_ctrl/sdram_address_3_s0
2.645
3.098
memory_ctrl/vram/u_sdram/n371_s15
4.058
4.613
memory_ctrl/vram/u_sdram/n371_s14
5.026
5.581
memory_ctrl/vram/u_sdram/FF_SDRAM_A_2_s0
6.807
=====
SETUP
2.633
6.799
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n183_s1
5.899
6.469
megaram1/mega1/SccCh/reg_vol_ch_d_0_s0
6.799
=====
SETUP
2.686
6.746
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n101_s1
5.656
6.205
megaram1/mega1/SccCh/reg_freq_ch_a_10_s0
6.746
=====
SETUP
2.686
6.746
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n101_s1
5.656
6.205
megaram1/mega1/SccCh/reg_freq_ch_a_11_s0
6.746
=====
SETUP
2.695
6.738
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n171_s1
5.654
6.224
megaram1/mega1/SccCh/reg_vol_ch_a_1_s0
6.738
=====
SETUP
2.708
6.725
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n105_s1
5.639
6.209
megaram1/mega1/SccCh/reg_freq_ch_a_0_s0
6.725
=====
SETUP
2.708
6.725
9.433
config_megaram_slot_0_s1
1.771
2.003
megaram1/cart_ena_ff_s5
2.157
2.674
megaram1/mega1/n319_s2
3.361
3.814
megaram1/mega1/SccCh/w_wave_ce_s8
4.760
5.213
megaram1/mega1/SccCh/n105_s1
5.639
6.209
megaram1/mega1/SccCh/reg_freq_ch_a_2_s0
6.725
=====
SETUP
2.726
6.706
9.433
ex_clk_27m_ibuf
0.000
0.683
vdp4/u_v9958/IRAMADR_0_s1
1.896
2.128
memory_ctrl/sdram_address_0_s0
2.540
2.911
memory_ctrl/vram/n45_s0
3.705
4.076
memory_ctrl/vram/u_sdram/n384_s5
4.858
5.375
memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_3_s1
6.706
=====
SETUP
1.687
7.781
9.468
cpu1/RD_s0
4.891
5.123
megaram1/n51_s2
6.604
6.975
megaram1/ff_ram_ena_s0
7.781
=====
SETUP
1.762
7.706
9.468
cpu1/RD_s0
4.891
5.123
megaram1/n51_s2
6.604
6.975
n470_s9
7.244
7.706
ex_bus_rd_n_ff_s1
7.706
=====
SETUP
2.669
6.799
9.468
cpu1/WR_n_i_s0
4.891
5.123
n472_s7
6.229
6.799
ex_bus_wr_n_ff_s1
6.799
=====
HOLD
-1.219
0.366
1.585
vdp4/audioclkd/n126_s0
0.002
0.366
vdp4/audioclkd/clkd_s0
0.366
=====
HOLD
-0.586
0.741
1.327
config1_ff_1_s1
0.184
0.385
config_enable_megaram_s1
0.741
=====
HOLD
-0.581
0.746
1.327
config1_ff_2_s0
0.184
0.386
config_enable_ghost_scc_s1
0.746
=====
HOLD
-0.467
0.860
1.327
config1_ff_5_s0
0.184
0.385
n2114_s0
0.516
0.860
config_enable_mapper0_s1
0.860
=====
HOLD
-0.463
0.863
1.327
config1_ff_7_s0
0.184
0.385
n2123_s0
0.519
0.863
config_enable_megaram123_s1
0.863
=====
HOLD
-0.463
0.863
1.327
config1_ff_7_s0
0.184
0.385
n2120_s0
0.519
0.863
config_enable_megaram0_s1
0.863
=====
HOLD
-0.455
0.872
1.327
config1_ff_6_s0
0.184
0.386
config_megaram_slot_0_s1
0.872
=====
HOLD
-0.448
0.884
1.332
config1_ff_5_s0
0.184
0.386
config_mapper_slot_1_s1
0.884
=====
HOLD
-0.439
0.893
1.332
config1_ff_0_s1
0.184
0.386
n2117_s0
0.661
0.893
config_enable_mapper123_s1
0.893
=====
HOLD
-0.326
1.006
1.332
config1_ff_4_s0
0.184
0.386
config_mapper_slot_0_s1
1.006
=====
HOLD
-0.129
1.198
1.327
config1_ff_7_s0
0.184
0.386
config_megaram_slot_1_s1
1.198
=====
HOLD
-0.056
1.530
1.586
audio_sample_0_s0
0.184
0.386
vdp4/audio_sample_word0[1]_0_s4
1.530
=====
HOLD
-0.047
1.537
1.584
uart0/OSD_s1
0.593
0.795
vdp4/dvi_g_7_s2
1.247
1.537
vdp4/hdmi_ntsc/video_data_15_s0
1.537
=====
HOLD
-0.032
1.554
1.586
audio_sample_15_s0
0.184
0.386
vdp4/audio_sample_word0[1]_0_s10
1.554
=====
HOLD
-0.032
1.554
1.586
audio_sample_14_s0
0.184
0.386
vdp4/audio_sample_word0[1]_0_s10
1.554
=====
HOLD
-0.032
1.554
1.586
audio_sample_13_s0
0.184
0.386
vdp4/audio_sample_word0[1]_0_s10
1.554
=====
HOLD
-0.032
1.554
1.586
audio_sample_12_s0
0.184
0.386
vdp4/audio_sample_word0[1]_0_s10
1.554
=====
HOLD
-0.032
1.554
1.586
audio_sample_11_s0
0.184
0.386
vdp4/audio_sample_word0[1]_0_s8
1.554
=====
HOLD
-0.032
1.554
1.586
audio_sample_10_s0
0.184
0.386
vdp4/audio_sample_word0[1]_0_s8
1.554
=====
HOLD
-0.032
1.554
1.586
audio_sample_9_s0
0.184
0.386
vdp4/audio_sample_word0[1]_0_s8
1.554
=====
HOLD
-0.032
1.554
1.586
audio_sample_8_s0
0.184
0.386
vdp4/audio_sample_word0[1]_0_s8
1.554
=====
HOLD
-0.032
1.554
1.586
audio_sample_3_s0
0.184
0.386
vdp4/audio_sample_word0[1]_0_s4
1.554
=====
HOLD
-0.032
1.554
1.586
audio_sample_2_s0
0.184
0.386
vdp4/audio_sample_word0[1]_0_s4
1.554
=====
HOLD
-0.032
1.554
1.586
audio_sample_1_s0
0.184
0.386
vdp4/audio_sample_word0[1]_0_s4
1.554
=====
HOLD
0.001
1.587
1.585
vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1
1.033
1.234
vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_synchronizer_chain_1_s0
1.587
