
SHH_RSSI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002cac  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000015c  20000000  00002cac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00004170  2000015c  00002e08  0002015c  2**2
                  ALLOC
  3 .stack        00002004  200042cc  00006f78  0002015c  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  0002015c  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020184  2**0
                  CONTENTS, READONLY
  6 .debug_info   0003cb25  00000000  00000000  000201dd  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00004dc6  00000000  00000000  0005cd02  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000647b  00000000  00000000  00061ac8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000688  00000000  00000000  00067f43  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000700  00000000  00000000  000685cb  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00015f84  00000000  00000000  00068ccb  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0001014a  00000000  00000000  0007ec4f  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00062fd2  00000000  00000000  0008ed99  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00000f90  00000000  00000000  000f1d6c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
}
//! [setup]


uint16_t  adc_get_val(enum adc_positive_input adc_pin )
{
       0:	d0 62 00 20 3d 23 00 00 39 23 00 00 39 23 00 00     .b. =#..9#..9#..
	...
	uint32_t int_flags = adc_module->INTFLAG.reg;

	uint32_t status_flags = 0;

	/* Check for ADC Result Ready */
	if (int_flags & ADC_INTFLAG_RESRDY) {
      2c:	39 23 00 00 00 00 00 00 00 00 00 00 39 23 00 00     9#..........9#..
      3c:	39 23 00 00 39 23 00 00 39 23 00 00 39 23 00 00     9#..9#..9#..9#..
		status_flags |= ADC_STATUS_WINDOW;
	}

	/* Check for ADC Overrun */
	if (int_flags & ADC_INTFLAG_OVERRUN) {
		status_flags |= ADC_STATUS_OVERRUN;
      4c:	39 23 00 00 51 01 00 00 39 23 00 00 39 23 00 00     9#..Q...9#..9#..
		/* Wait for synchronization */
	}
#endif

	/* Get ADC result */
	*result = adc_module->RESULT.reg;
      5c:	69 18 00 00 79 18 00 00 89 18 00 00 99 18 00 00     i...y...........
		status_flags |= ADC_STATUS_WINDOW;
      6c:	a9 18 00 00 b9 18 00 00 4d 03 00 00 5d 03 00 00     ........M...]...
	adc_module->INTFLAG.reg = int_flags;
      7c:	6d 03 00 00 7d 03 00 00 8d 03 00 00 9d 03 00 00     m...}...........
      8c:	ad 03 00 00 bd 03 00 00 39 23 00 00 39 23 00 00     ........9#..9#..
      9c:	39 23 00 00 39 23 00 00                             9#..9#..

000000a4 <__do_global_dtors_aux>:
      a4:	b510      	push	{r4, lr}
      a6:	4c06      	ldr	r4, [pc, #24]	; (c0 <__do_global_dtors_aux+0x1c>)
      a8:	7823      	ldrb	r3, [r4, #0]
      aa:	2b00      	cmp	r3, #0
      ac:	d107      	bne.n	be <__do_global_dtors_aux+0x1a>
      ae:	4b05      	ldr	r3, [pc, #20]	; (c4 <__do_global_dtors_aux+0x20>)
      b0:	2b00      	cmp	r3, #0
      b2:	d002      	beq.n	ba <__do_global_dtors_aux+0x16>
      b4:	4804      	ldr	r0, [pc, #16]	; (c8 <__do_global_dtors_aux+0x24>)
      b6:	e000      	b.n	ba <__do_global_dtors_aux+0x16>
      b8:	bf00      	nop
      ba:	2301      	movs	r3, #1
      bc:	7023      	strb	r3, [r4, #0]
      be:	bd10      	pop	{r4, pc}
      c0:	2000015c 	.word	0x2000015c
      c4:	00000000 	.word	0x00000000
      c8:	00002cac 	.word	0x00002cac

000000cc <frame_dummy>:
      cc:	4b08      	ldr	r3, [pc, #32]	; (f0 <frame_dummy+0x24>)
      ce:	b510      	push	{r4, lr}
      d0:	2b00      	cmp	r3, #0
      d2:	d003      	beq.n	dc <frame_dummy+0x10>
      d4:	4907      	ldr	r1, [pc, #28]	; (f4 <frame_dummy+0x28>)
      d6:	4808      	ldr	r0, [pc, #32]	; (f8 <frame_dummy+0x2c>)
      d8:	e000      	b.n	dc <frame_dummy+0x10>
      da:	bf00      	nop
      dc:	4807      	ldr	r0, [pc, #28]	; (fc <frame_dummy+0x30>)
      de:	6803      	ldr	r3, [r0, #0]
      e0:	2b00      	cmp	r3, #0
      e2:	d100      	bne.n	e6 <frame_dummy+0x1a>
      e4:	bd10      	pop	{r4, pc}
      e6:	4b06      	ldr	r3, [pc, #24]	; (100 <frame_dummy+0x34>)
      e8:	2b00      	cmp	r3, #0
      ea:	d0fb      	beq.n	e4 <frame_dummy+0x18>
      ec:	4798      	blx	r3
      ee:	e7f9      	b.n	e4 <frame_dummy+0x18>
      f0:	00000000 	.word	0x00000000
      f4:	20000160 	.word	0x20000160
      f8:	00002cac 	.word	0x00002cac
      fc:	00002cac 	.word	0x00002cac
     100:	00000000 	.word	0x00000000

00000104 <extint_register_callback>:
     104:	2317      	movs	r3, #23
     106:	2a00      	cmp	r2, #0
     108:	d001      	beq.n	10e <extint_register_callback+0xa>
     10a:	0018      	movs	r0, r3
     10c:	4770      	bx	lr
     10e:	008b      	lsls	r3, r1, #2
     110:	4a06      	ldr	r2, [pc, #24]	; (12c <extint_register_callback+0x28>)
     112:	589b      	ldr	r3, [r3, r2]
     114:	2b00      	cmp	r3, #0
     116:	d003      	beq.n	120 <extint_register_callback+0x1c>
     118:	4283      	cmp	r3, r0
     11a:	d005      	beq.n	128 <extint_register_callback+0x24>
     11c:	231d      	movs	r3, #29
     11e:	e7f4      	b.n	10a <extint_register_callback+0x6>
     120:	0089      	lsls	r1, r1, #2
     122:	5088      	str	r0, [r1, r2]
     124:	2300      	movs	r3, #0
     126:	e7f0      	b.n	10a <extint_register_callback+0x6>
     128:	2300      	movs	r3, #0
     12a:	e7ee      	b.n	10a <extint_register_callback+0x6>
     12c:	20004250 	.word	0x20004250

00000130 <extint_chan_enable_callback>:
     130:	2317      	movs	r3, #23
     132:	2900      	cmp	r1, #0
     134:	d001      	beq.n	13a <extint_chan_enable_callback+0xa>
     136:	0018      	movs	r0, r3
     138:	4770      	bx	lr
     13a:	2200      	movs	r2, #0
     13c:	281f      	cmp	r0, #31
     13e:	d800      	bhi.n	142 <extint_chan_enable_callback+0x12>
     140:	4a02      	ldr	r2, [pc, #8]	; (14c <extint_chan_enable_callback+0x1c>)
     142:	2301      	movs	r3, #1
     144:	4083      	lsls	r3, r0
     146:	60d3      	str	r3, [r2, #12]
     148:	2300      	movs	r3, #0
     14a:	e7f4      	b.n	136 <extint_chan_enable_callback+0x6>
     14c:	40001800 	.word	0x40001800

00000150 <EIC_Handler>:
     150:	b570      	push	{r4, r5, r6, lr}
     152:	2200      	movs	r2, #0
     154:	4b10      	ldr	r3, [pc, #64]	; (198 <EIC_Handler+0x48>)
     156:	701a      	strb	r2, [r3, #0]
     158:	2300      	movs	r3, #0
     15a:	4910      	ldr	r1, [pc, #64]	; (19c <EIC_Handler+0x4c>)
     15c:	251f      	movs	r5, #31
     15e:	4e10      	ldr	r6, [pc, #64]	; (1a0 <EIC_Handler+0x50>)
     160:	4c0d      	ldr	r4, [pc, #52]	; (198 <EIC_Handler+0x48>)
     162:	e00a      	b.n	17a <EIC_Handler+0x2a>
     164:	490d      	ldr	r1, [pc, #52]	; (19c <EIC_Handler+0x4c>)
     166:	e008      	b.n	17a <EIC_Handler+0x2a>
     168:	7823      	ldrb	r3, [r4, #0]
     16a:	3301      	adds	r3, #1
     16c:	b2db      	uxtb	r3, r3
     16e:	7023      	strb	r3, [r4, #0]
     170:	2b0f      	cmp	r3, #15
     172:	d810      	bhi.n	196 <EIC_Handler+0x46>
     174:	2100      	movs	r1, #0
     176:	2b1f      	cmp	r3, #31
     178:	d9f4      	bls.n	164 <EIC_Handler+0x14>
     17a:	0028      	movs	r0, r5
     17c:	4018      	ands	r0, r3
     17e:	2201      	movs	r2, #1
     180:	4082      	lsls	r2, r0
     182:	6908      	ldr	r0, [r1, #16]
     184:	4210      	tst	r0, r2
     186:	d0ef      	beq.n	168 <EIC_Handler+0x18>
     188:	610a      	str	r2, [r1, #16]
     18a:	009b      	lsls	r3, r3, #2
     18c:	599b      	ldr	r3, [r3, r6]
     18e:	2b00      	cmp	r3, #0
     190:	d0ea      	beq.n	168 <EIC_Handler+0x18>
     192:	4798      	blx	r3
     194:	e7e8      	b.n	168 <EIC_Handler+0x18>
     196:	bd70      	pop	{r4, r5, r6, pc}
     198:	2000424c 	.word	0x2000424c
     19c:	40001800 	.word	0x40001800
     1a0:	20004250 	.word	0x20004250

000001a4 <_extint_enable>:
     1a4:	4a04      	ldr	r2, [pc, #16]	; (1b8 <_extint_enable+0x14>)
     1a6:	7813      	ldrb	r3, [r2, #0]
     1a8:	2102      	movs	r1, #2
     1aa:	430b      	orrs	r3, r1
     1ac:	7013      	strb	r3, [r2, #0]
     1ae:	7853      	ldrb	r3, [r2, #1]
     1b0:	b25b      	sxtb	r3, r3
     1b2:	2b00      	cmp	r3, #0
     1b4:	dbfb      	blt.n	1ae <_extint_enable+0xa>
     1b6:	4770      	bx	lr
     1b8:	40001800 	.word	0x40001800

000001bc <_system_extint_init>:
     1bc:	b500      	push	{lr}
     1be:	b083      	sub	sp, #12
     1c0:	4a12      	ldr	r2, [pc, #72]	; (20c <_system_extint_init+0x50>)
     1c2:	6993      	ldr	r3, [r2, #24]
     1c4:	2140      	movs	r1, #64	; 0x40
     1c6:	430b      	orrs	r3, r1
     1c8:	6193      	str	r3, [r2, #24]
     1ca:	a901      	add	r1, sp, #4
     1cc:	2300      	movs	r3, #0
     1ce:	700b      	strb	r3, [r1, #0]
     1d0:	2003      	movs	r0, #3
     1d2:	4b0f      	ldr	r3, [pc, #60]	; (210 <_system_extint_init+0x54>)
     1d4:	4798      	blx	r3
     1d6:	2003      	movs	r0, #3
     1d8:	4b0e      	ldr	r3, [pc, #56]	; (214 <_system_extint_init+0x58>)
     1da:	4798      	blx	r3
     1dc:	4a0e      	ldr	r2, [pc, #56]	; (218 <_system_extint_init+0x5c>)
     1de:	7813      	ldrb	r3, [r2, #0]
     1e0:	2101      	movs	r1, #1
     1e2:	430b      	orrs	r3, r1
     1e4:	7013      	strb	r3, [r2, #0]
     1e6:	7853      	ldrb	r3, [r2, #1]
     1e8:	b25b      	sxtb	r3, r3
     1ea:	2b00      	cmp	r3, #0
     1ec:	dbfb      	blt.n	1e6 <_system_extint_init+0x2a>
     1ee:	4b0b      	ldr	r3, [pc, #44]	; (21c <_system_extint_init+0x60>)
     1f0:	0019      	movs	r1, r3
     1f2:	3140      	adds	r1, #64	; 0x40
     1f4:	2200      	movs	r2, #0
     1f6:	c304      	stmia	r3!, {r2}
     1f8:	4299      	cmp	r1, r3
     1fa:	d1fc      	bne.n	1f6 <_system_extint_init+0x3a>
     1fc:	2210      	movs	r2, #16
     1fe:	4b08      	ldr	r3, [pc, #32]	; (220 <_system_extint_init+0x64>)
     200:	601a      	str	r2, [r3, #0]
     202:	4b08      	ldr	r3, [pc, #32]	; (224 <_system_extint_init+0x68>)
     204:	4798      	blx	r3
     206:	b003      	add	sp, #12
     208:	bd00      	pop	{pc}
     20a:	46c0      	nop			; (mov r8, r8)
     20c:	40000400 	.word	0x40000400
     210:	000021e1 	.word	0x000021e1
     214:	00002155 	.word	0x00002155
     218:	40001800 	.word	0x40001800
     21c:	20004250 	.word	0x20004250
     220:	e000e100 	.word	0xe000e100
     224:	000001a5 	.word	0x000001a5

00000228 <extint_chan_get_config_defaults>:
     228:	2300      	movs	r3, #0
     22a:	6003      	str	r3, [r0, #0]
     22c:	6043      	str	r3, [r0, #4]
     22e:	2201      	movs	r2, #1
     230:	7202      	strb	r2, [r0, #8]
     232:	7242      	strb	r2, [r0, #9]
     234:	7283      	strb	r3, [r0, #10]
     236:	3302      	adds	r3, #2
     238:	72c3      	strb	r3, [r0, #11]
     23a:	4770      	bx	lr

0000023c <extint_chan_set_config>:
     23c:	b5f0      	push	{r4, r5, r6, r7, lr}
     23e:	b083      	sub	sp, #12
     240:	0005      	movs	r5, r0
     242:	000c      	movs	r4, r1
     244:	a901      	add	r1, sp, #4
     246:	2300      	movs	r3, #0
     248:	704b      	strb	r3, [r1, #1]
     24a:	70cb      	strb	r3, [r1, #3]
     24c:	7923      	ldrb	r3, [r4, #4]
     24e:	700b      	strb	r3, [r1, #0]
     250:	7a23      	ldrb	r3, [r4, #8]
     252:	708b      	strb	r3, [r1, #2]
     254:	7820      	ldrb	r0, [r4, #0]
     256:	4b15      	ldr	r3, [pc, #84]	; (2ac <extint_chan_set_config+0x70>)
     258:	4798      	blx	r3
     25a:	2000      	movs	r0, #0
     25c:	2d1f      	cmp	r5, #31
     25e:	d800      	bhi.n	262 <extint_chan_set_config+0x26>
     260:	4813      	ldr	r0, [pc, #76]	; (2b0 <extint_chan_set_config+0x74>)
     262:	2207      	movs	r2, #7
     264:	402a      	ands	r2, r5
     266:	0092      	lsls	r2, r2, #2
     268:	7ae7      	ldrb	r7, [r4, #11]
     26a:	7aa3      	ldrb	r3, [r4, #10]
     26c:	2b00      	cmp	r3, #0
     26e:	d001      	beq.n	274 <extint_chan_set_config+0x38>
     270:	2308      	movs	r3, #8
     272:	431f      	orrs	r7, r3
     274:	08eb      	lsrs	r3, r5, #3
     276:	009b      	lsls	r3, r3, #2
     278:	18c3      	adds	r3, r0, r3
     27a:	6999      	ldr	r1, [r3, #24]
     27c:	260f      	movs	r6, #15
     27e:	4096      	lsls	r6, r2
     280:	43b1      	bics	r1, r6
     282:	4097      	lsls	r7, r2
     284:	003a      	movs	r2, r7
     286:	430a      	orrs	r2, r1
     288:	619a      	str	r2, [r3, #24]
     28a:	7a63      	ldrb	r3, [r4, #9]
     28c:	2b00      	cmp	r3, #0
     28e:	d106      	bne.n	29e <extint_chan_set_config+0x62>
     290:	6943      	ldr	r3, [r0, #20]
     292:	2201      	movs	r2, #1
     294:	40aa      	lsls	r2, r5
     296:	4393      	bics	r3, r2
     298:	6143      	str	r3, [r0, #20]
     29a:	b003      	add	sp, #12
     29c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     29e:	6942      	ldr	r2, [r0, #20]
     2a0:	2301      	movs	r3, #1
     2a2:	40ab      	lsls	r3, r5
     2a4:	4313      	orrs	r3, r2
     2a6:	6143      	str	r3, [r0, #20]
     2a8:	e7f7      	b.n	29a <extint_chan_set_config+0x5e>
     2aa:	46c0      	nop			; (mov r8, r8)
     2ac:	000022d9 	.word	0x000022d9
     2b0:	40001800 	.word	0x40001800

000002b4 <tc_register_callback>:
     2b4:	1c93      	adds	r3, r2, #2
     2b6:	009b      	lsls	r3, r3, #2
     2b8:	5019      	str	r1, [r3, r0]
     2ba:	2a02      	cmp	r2, #2
     2bc:	d009      	beq.n	2d2 <tc_register_callback+0x1e>
     2be:	2a03      	cmp	r2, #3
     2c0:	d00c      	beq.n	2dc <tc_register_callback+0x28>
     2c2:	2301      	movs	r3, #1
     2c4:	4093      	lsls	r3, r2
     2c6:	001a      	movs	r2, r3
     2c8:	7e03      	ldrb	r3, [r0, #24]
     2ca:	4313      	orrs	r3, r2
     2cc:	7603      	strb	r3, [r0, #24]
     2ce:	2000      	movs	r0, #0
     2d0:	4770      	bx	lr
     2d2:	7e03      	ldrb	r3, [r0, #24]
     2d4:	2210      	movs	r2, #16
     2d6:	4313      	orrs	r3, r2
     2d8:	7603      	strb	r3, [r0, #24]
     2da:	e7f8      	b.n	2ce <tc_register_callback+0x1a>
     2dc:	7e03      	ldrb	r3, [r0, #24]
     2de:	2220      	movs	r2, #32
     2e0:	4313      	orrs	r3, r2
     2e2:	7603      	strb	r3, [r0, #24]
     2e4:	e7f3      	b.n	2ce <tc_register_callback+0x1a>
	...

000002e8 <_tc_interrupt_handler>:
     2e8:	b570      	push	{r4, r5, r6, lr}
     2ea:	0080      	lsls	r0, r0, #2
     2ec:	4b16      	ldr	r3, [pc, #88]	; (348 <_tc_interrupt_handler+0x60>)
     2ee:	58c4      	ldr	r4, [r0, r3]
     2f0:	6823      	ldr	r3, [r4, #0]
     2f2:	7b9d      	ldrb	r5, [r3, #14]
     2f4:	7e22      	ldrb	r2, [r4, #24]
     2f6:	7e63      	ldrb	r3, [r4, #25]
     2f8:	4013      	ands	r3, r2
     2fa:	401d      	ands	r5, r3
     2fc:	07eb      	lsls	r3, r5, #31
     2fe:	d406      	bmi.n	30e <_tc_interrupt_handler+0x26>
     300:	07ab      	lsls	r3, r5, #30
     302:	d40b      	bmi.n	31c <_tc_interrupt_handler+0x34>
     304:	06eb      	lsls	r3, r5, #27
     306:	d410      	bmi.n	32a <_tc_interrupt_handler+0x42>
     308:	06ab      	lsls	r3, r5, #26
     30a:	d415      	bmi.n	338 <_tc_interrupt_handler+0x50>
     30c:	bd70      	pop	{r4, r5, r6, pc}
     30e:	0020      	movs	r0, r4
     310:	68a3      	ldr	r3, [r4, #8]
     312:	4798      	blx	r3
     314:	2301      	movs	r3, #1
     316:	6822      	ldr	r2, [r4, #0]
     318:	7393      	strb	r3, [r2, #14]
     31a:	e7f1      	b.n	300 <_tc_interrupt_handler+0x18>
     31c:	0020      	movs	r0, r4
     31e:	68e3      	ldr	r3, [r4, #12]
     320:	4798      	blx	r3
     322:	2302      	movs	r3, #2
     324:	6822      	ldr	r2, [r4, #0]
     326:	7393      	strb	r3, [r2, #14]
     328:	e7ec      	b.n	304 <_tc_interrupt_handler+0x1c>
     32a:	0020      	movs	r0, r4
     32c:	6923      	ldr	r3, [r4, #16]
     32e:	4798      	blx	r3
     330:	2310      	movs	r3, #16
     332:	6822      	ldr	r2, [r4, #0]
     334:	7393      	strb	r3, [r2, #14]
     336:	e7e7      	b.n	308 <_tc_interrupt_handler+0x20>
     338:	0020      	movs	r0, r4
     33a:	6963      	ldr	r3, [r4, #20]
     33c:	4798      	blx	r3
     33e:	6823      	ldr	r3, [r4, #0]
     340:	2220      	movs	r2, #32
     342:	739a      	strb	r2, [r3, #14]
     344:	e7e2      	b.n	30c <_tc_interrupt_handler+0x24>
     346:	46c0      	nop			; (mov r8, r8)
     348:	20004290 	.word	0x20004290

0000034c <TC0_Handler>:
     34c:	b510      	push	{r4, lr}
     34e:	2000      	movs	r0, #0
     350:	4b01      	ldr	r3, [pc, #4]	; (358 <TC0_Handler+0xc>)
     352:	4798      	blx	r3
     354:	bd10      	pop	{r4, pc}
     356:	46c0      	nop			; (mov r8, r8)
     358:	000002e9 	.word	0x000002e9

0000035c <TC1_Handler>:
     35c:	b510      	push	{r4, lr}
     35e:	2001      	movs	r0, #1
     360:	4b01      	ldr	r3, [pc, #4]	; (368 <TC1_Handler+0xc>)
     362:	4798      	blx	r3
     364:	bd10      	pop	{r4, pc}
     366:	46c0      	nop			; (mov r8, r8)
     368:	000002e9 	.word	0x000002e9

0000036c <TC2_Handler>:
     36c:	b510      	push	{r4, lr}
     36e:	2002      	movs	r0, #2
     370:	4b01      	ldr	r3, [pc, #4]	; (378 <TC2_Handler+0xc>)
     372:	4798      	blx	r3
     374:	bd10      	pop	{r4, pc}
     376:	46c0      	nop			; (mov r8, r8)
     378:	000002e9 	.word	0x000002e9

0000037c <TC3_Handler>:
     37c:	b510      	push	{r4, lr}
     37e:	2003      	movs	r0, #3
     380:	4b01      	ldr	r3, [pc, #4]	; (388 <TC3_Handler+0xc>)
     382:	4798      	blx	r3
     384:	bd10      	pop	{r4, pc}
     386:	46c0      	nop			; (mov r8, r8)
     388:	000002e9 	.word	0x000002e9

0000038c <TC4_Handler>:
     38c:	b510      	push	{r4, lr}
     38e:	2004      	movs	r0, #4
     390:	4b01      	ldr	r3, [pc, #4]	; (398 <TC4_Handler+0xc>)
     392:	4798      	blx	r3
     394:	bd10      	pop	{r4, pc}
     396:	46c0      	nop			; (mov r8, r8)
     398:	000002e9 	.word	0x000002e9

0000039c <TC5_Handler>:
     39c:	b510      	push	{r4, lr}
     39e:	2005      	movs	r0, #5
     3a0:	4b01      	ldr	r3, [pc, #4]	; (3a8 <TC5_Handler+0xc>)
     3a2:	4798      	blx	r3
     3a4:	bd10      	pop	{r4, pc}
     3a6:	46c0      	nop			; (mov r8, r8)
     3a8:	000002e9 	.word	0x000002e9

000003ac <TC6_Handler>:
     3ac:	b510      	push	{r4, lr}
     3ae:	2006      	movs	r0, #6
     3b0:	4b01      	ldr	r3, [pc, #4]	; (3b8 <TC6_Handler+0xc>)
     3b2:	4798      	blx	r3
     3b4:	bd10      	pop	{r4, pc}
     3b6:	46c0      	nop			; (mov r8, r8)
     3b8:	000002e9 	.word	0x000002e9

000003bc <TC7_Handler>:
     3bc:	b510      	push	{r4, lr}
     3be:	2007      	movs	r0, #7
     3c0:	4b01      	ldr	r3, [pc, #4]	; (3c8 <TC7_Handler+0xc>)
     3c2:	4798      	blx	r3
     3c4:	bd10      	pop	{r4, pc}
     3c6:	46c0      	nop			; (mov r8, r8)
     3c8:	000002e9 	.word	0x000002e9

000003cc <_tc_get_inst_index>:
     3cc:	b530      	push	{r4, r5, lr}
     3ce:	b089      	sub	sp, #36	; 0x24
     3d0:	4b0c      	ldr	r3, [pc, #48]	; (404 <_tc_get_inst_index+0x38>)
     3d2:	466a      	mov	r2, sp
     3d4:	cb32      	ldmia	r3!, {r1, r4, r5}
     3d6:	c232      	stmia	r2!, {r1, r4, r5}
     3d8:	cb32      	ldmia	r3!, {r1, r4, r5}
     3da:	c232      	stmia	r2!, {r1, r4, r5}
     3dc:	cb12      	ldmia	r3!, {r1, r4}
     3de:	c212      	stmia	r2!, {r1, r4}
     3e0:	9b00      	ldr	r3, [sp, #0]
     3e2:	4298      	cmp	r0, r3
     3e4:	d00b      	beq.n	3fe <_tc_get_inst_index+0x32>
     3e6:	2301      	movs	r3, #1
     3e8:	009a      	lsls	r2, r3, #2
     3ea:	4669      	mov	r1, sp
     3ec:	5852      	ldr	r2, [r2, r1]
     3ee:	4282      	cmp	r2, r0
     3f0:	d006      	beq.n	400 <_tc_get_inst_index+0x34>
     3f2:	3301      	adds	r3, #1
     3f4:	2b08      	cmp	r3, #8
     3f6:	d1f7      	bne.n	3e8 <_tc_get_inst_index+0x1c>
     3f8:	2000      	movs	r0, #0
     3fa:	b009      	add	sp, #36	; 0x24
     3fc:	bd30      	pop	{r4, r5, pc}
     3fe:	2300      	movs	r3, #0
     400:	b2d8      	uxtb	r0, r3
     402:	e7fa      	b.n	3fa <_tc_get_inst_index+0x2e>
     404:	0000289c 	.word	0x0000289c

00000408 <tc_init>:
     408:	b5f0      	push	{r4, r5, r6, r7, lr}
     40a:	b089      	sub	sp, #36	; 0x24
     40c:	0004      	movs	r4, r0
     40e:	000d      	movs	r5, r1
     410:	0016      	movs	r6, r2
     412:	0008      	movs	r0, r1
     414:	4b87      	ldr	r3, [pc, #540]	; (634 <tc_init+0x22c>)
     416:	4798      	blx	r3
     418:	0007      	movs	r7, r0
     41a:	ab06      	add	r3, sp, #24
     41c:	2213      	movs	r2, #19
     41e:	701a      	strb	r2, [r3, #0]
     420:	705a      	strb	r2, [r3, #1]
     422:	3201      	adds	r2, #1
     424:	709a      	strb	r2, [r3, #2]
     426:	70da      	strb	r2, [r3, #3]
     428:	3201      	adds	r2, #1
     42a:	711a      	strb	r2, [r3, #4]
     42c:	715a      	strb	r2, [r3, #5]
     42e:	3201      	adds	r2, #1
     430:	719a      	strb	r2, [r3, #6]
     432:	71da      	strb	r2, [r3, #7]
     434:	3a06      	subs	r2, #6
     436:	4980      	ldr	r1, [pc, #512]	; (638 <tc_init+0x230>)
     438:	3120      	adds	r1, #32
     43a:	a802      	add	r0, sp, #8
     43c:	4b7f      	ldr	r3, [pc, #508]	; (63c <tc_init+0x234>)
     43e:	4798      	blx	r3
     440:	2300      	movs	r3, #0
     442:	60a3      	str	r3, [r4, #8]
     444:	60e3      	str	r3, [r4, #12]
     446:	6123      	str	r3, [r4, #16]
     448:	6163      	str	r3, [r4, #20]
     44a:	7623      	strb	r3, [r4, #24]
     44c:	7663      	strb	r3, [r4, #25]
     44e:	00ba      	lsls	r2, r7, #2
     450:	4b7b      	ldr	r3, [pc, #492]	; (640 <tc_init+0x238>)
     452:	50d4      	str	r4, [r2, r3]
     454:	6025      	str	r5, [r4, #0]
     456:	78b3      	ldrb	r3, [r6, #2]
     458:	2b08      	cmp	r3, #8
     45a:	d006      	beq.n	46a <tc_init+0x62>
     45c:	7123      	strb	r3, [r4, #4]
     45e:	882b      	ldrh	r3, [r5, #0]
     460:	2005      	movs	r0, #5
     462:	07db      	lsls	r3, r3, #31
     464:	d505      	bpl.n	472 <tc_init+0x6a>
     466:	b009      	add	sp, #36	; 0x24
     468:	bdf0      	pop	{r4, r5, r6, r7, pc}
     46a:	2017      	movs	r0, #23
     46c:	07fa      	lsls	r2, r7, #31
     46e:	d4fa      	bmi.n	466 <tc_init+0x5e>
     470:	e7f4      	b.n	45c <tc_init+0x54>
     472:	7beb      	ldrb	r3, [r5, #15]
     474:	3017      	adds	r0, #23
     476:	06db      	lsls	r3, r3, #27
     478:	d4f5      	bmi.n	466 <tc_init+0x5e>
     47a:	882b      	ldrh	r3, [r5, #0]
     47c:	079b      	lsls	r3, r3, #30
     47e:	d4f2      	bmi.n	466 <tc_init+0x5e>
     480:	7c33      	ldrb	r3, [r6, #16]
     482:	2b00      	cmp	r3, #0
     484:	d000      	beq.n	488 <tc_init+0x80>
     486:	e07a      	b.n	57e <tc_init+0x176>
     488:	7f33      	ldrb	r3, [r6, #28]
     48a:	2b00      	cmp	r3, #0
     48c:	d000      	beq.n	490 <tc_init+0x88>
     48e:	e082      	b.n	596 <tc_init+0x18e>
     490:	496c      	ldr	r1, [pc, #432]	; (644 <tc_init+0x23c>)
     492:	6a08      	ldr	r0, [r1, #32]
     494:	007a      	lsls	r2, r7, #1
     496:	ab02      	add	r3, sp, #8
     498:	5ad3      	ldrh	r3, [r2, r3]
     49a:	4303      	orrs	r3, r0
     49c:	620b      	str	r3, [r1, #32]
     49e:	78b3      	ldrb	r3, [r6, #2]
     4a0:	2b08      	cmp	r3, #8
     4a2:	d100      	bne.n	4a6 <tc_init+0x9e>
     4a4:	e087      	b.n	5b6 <tc_init+0x1ae>
     4a6:	7833      	ldrb	r3, [r6, #0]
     4a8:	466a      	mov	r2, sp
     4aa:	7013      	strb	r3, [r2, #0]
     4ac:	ab06      	add	r3, sp, #24
     4ae:	5ddf      	ldrb	r7, [r3, r7]
     4b0:	4669      	mov	r1, sp
     4b2:	0038      	movs	r0, r7
     4b4:	4b64      	ldr	r3, [pc, #400]	; (648 <tc_init+0x240>)
     4b6:	4798      	blx	r3
     4b8:	0038      	movs	r0, r7
     4ba:	4b64      	ldr	r3, [pc, #400]	; (64c <tc_init+0x244>)
     4bc:	4798      	blx	r3
     4be:	8931      	ldrh	r1, [r6, #8]
     4c0:	88b3      	ldrh	r3, [r6, #4]
     4c2:	430b      	orrs	r3, r1
     4c4:	78b1      	ldrb	r1, [r6, #2]
     4c6:	79b2      	ldrb	r2, [r6, #6]
     4c8:	4311      	orrs	r1, r2
     4ca:	4319      	orrs	r1, r3
     4cc:	7873      	ldrb	r3, [r6, #1]
     4ce:	2b00      	cmp	r3, #0
     4d0:	d002      	beq.n	4d8 <tc_init+0xd0>
     4d2:	2380      	movs	r3, #128	; 0x80
     4d4:	011b      	lsls	r3, r3, #4
     4d6:	4319      	orrs	r1, r3
     4d8:	6822      	ldr	r2, [r4, #0]
     4da:	7bd3      	ldrb	r3, [r2, #15]
     4dc:	b25b      	sxtb	r3, r3
     4de:	2b00      	cmp	r3, #0
     4e0:	dbfb      	blt.n	4da <tc_init+0xd2>
     4e2:	8029      	strh	r1, [r5, #0]
     4e4:	7b71      	ldrb	r1, [r6, #13]
     4e6:	1e4b      	subs	r3, r1, #1
     4e8:	4199      	sbcs	r1, r3
     4ea:	0089      	lsls	r1, r1, #2
     4ec:	7bb3      	ldrb	r3, [r6, #14]
     4ee:	2b00      	cmp	r3, #0
     4f0:	d001      	beq.n	4f6 <tc_init+0xee>
     4f2:	2301      	movs	r3, #1
     4f4:	4319      	orrs	r1, r3
     4f6:	6822      	ldr	r2, [r4, #0]
     4f8:	7bd3      	ldrb	r3, [r2, #15]
     4fa:	b25b      	sxtb	r3, r3
     4fc:	2b00      	cmp	r3, #0
     4fe:	dbfb      	blt.n	4f8 <tc_init+0xf0>
     500:	23ff      	movs	r3, #255	; 0xff
     502:	712b      	strb	r3, [r5, #4]
     504:	2900      	cmp	r1, #0
     506:	d005      	beq.n	514 <tc_init+0x10c>
     508:	6822      	ldr	r2, [r4, #0]
     50a:	7bd3      	ldrb	r3, [r2, #15]
     50c:	b25b      	sxtb	r3, r3
     50e:	2b00      	cmp	r3, #0
     510:	dbfb      	blt.n	50a <tc_init+0x102>
     512:	7169      	strb	r1, [r5, #5]
     514:	7ab1      	ldrb	r1, [r6, #10]
     516:	7af3      	ldrb	r3, [r6, #11]
     518:	2b00      	cmp	r3, #0
     51a:	d001      	beq.n	520 <tc_init+0x118>
     51c:	2310      	movs	r3, #16
     51e:	4319      	orrs	r1, r3
     520:	7b33      	ldrb	r3, [r6, #12]
     522:	2b00      	cmp	r3, #0
     524:	d001      	beq.n	52a <tc_init+0x122>
     526:	2320      	movs	r3, #32
     528:	4319      	orrs	r1, r3
     52a:	6822      	ldr	r2, [r4, #0]
     52c:	7bd3      	ldrb	r3, [r2, #15]
     52e:	b25b      	sxtb	r3, r3
     530:	2b00      	cmp	r3, #0
     532:	dbfb      	blt.n	52c <tc_init+0x124>
     534:	71a9      	strb	r1, [r5, #6]
     536:	6822      	ldr	r2, [r4, #0]
     538:	7bd3      	ldrb	r3, [r2, #15]
     53a:	b25b      	sxtb	r3, r3
     53c:	2b00      	cmp	r3, #0
     53e:	dbfb      	blt.n	538 <tc_init+0x130>
     540:	7923      	ldrb	r3, [r4, #4]
     542:	2b04      	cmp	r3, #4
     544:	d03f      	beq.n	5c6 <tc_init+0x1be>
     546:	2b08      	cmp	r3, #8
     548:	d05e      	beq.n	608 <tc_init+0x200>
     54a:	2017      	movs	r0, #23
     54c:	2b00      	cmp	r3, #0
     54e:	d000      	beq.n	552 <tc_init+0x14a>
     550:	e789      	b.n	466 <tc_init+0x5e>
     552:	7bd3      	ldrb	r3, [r2, #15]
     554:	b25b      	sxtb	r3, r3
     556:	2b00      	cmp	r3, #0
     558:	dbfb      	blt.n	552 <tc_init+0x14a>
     55a:	8d33      	ldrh	r3, [r6, #40]	; 0x28
     55c:	822b      	strh	r3, [r5, #16]
     55e:	6822      	ldr	r2, [r4, #0]
     560:	7bd3      	ldrb	r3, [r2, #15]
     562:	b25b      	sxtb	r3, r3
     564:	2b00      	cmp	r3, #0
     566:	dbfb      	blt.n	560 <tc_init+0x158>
     568:	8d73      	ldrh	r3, [r6, #42]	; 0x2a
     56a:	832b      	strh	r3, [r5, #24]
     56c:	6822      	ldr	r2, [r4, #0]
     56e:	7bd3      	ldrb	r3, [r2, #15]
     570:	b25b      	sxtb	r3, r3
     572:	2b00      	cmp	r3, #0
     574:	dbfb      	blt.n	56e <tc_init+0x166>
     576:	8db3      	ldrh	r3, [r6, #44]	; 0x2c
     578:	836b      	strh	r3, [r5, #26]
     57a:	2000      	movs	r0, #0
     57c:	e773      	b.n	466 <tc_init+0x5e>
     57e:	a901      	add	r1, sp, #4
     580:	2301      	movs	r3, #1
     582:	708b      	strb	r3, [r1, #2]
     584:	2200      	movs	r2, #0
     586:	70ca      	strb	r2, [r1, #3]
     588:	7e32      	ldrb	r2, [r6, #24]
     58a:	700a      	strb	r2, [r1, #0]
     58c:	704b      	strb	r3, [r1, #1]
     58e:	7d30      	ldrb	r0, [r6, #20]
     590:	4b2f      	ldr	r3, [pc, #188]	; (650 <tc_init+0x248>)
     592:	4798      	blx	r3
     594:	e778      	b.n	488 <tc_init+0x80>
     596:	a901      	add	r1, sp, #4
     598:	2301      	movs	r3, #1
     59a:	708b      	strb	r3, [r1, #2]
     59c:	2200      	movs	r2, #0
     59e:	70ca      	strb	r2, [r1, #3]
     5a0:	3224      	adds	r2, #36	; 0x24
     5a2:	18b2      	adds	r2, r6, r2
     5a4:	7812      	ldrb	r2, [r2, #0]
     5a6:	700a      	strb	r2, [r1, #0]
     5a8:	704b      	strb	r3, [r1, #1]
     5aa:	331f      	adds	r3, #31
     5ac:	18f3      	adds	r3, r6, r3
     5ae:	7818      	ldrb	r0, [r3, #0]
     5b0:	4b27      	ldr	r3, [pc, #156]	; (650 <tc_init+0x248>)
     5b2:	4798      	blx	r3
     5b4:	e76c      	b.n	490 <tc_init+0x88>
     5b6:	6a08      	ldr	r0, [r1, #32]
     5b8:	1c7a      	adds	r2, r7, #1
     5ba:	0052      	lsls	r2, r2, #1
     5bc:	ab02      	add	r3, sp, #8
     5be:	5ad3      	ldrh	r3, [r2, r3]
     5c0:	4303      	orrs	r3, r0
     5c2:	620b      	str	r3, [r1, #32]
     5c4:	e76f      	b.n	4a6 <tc_init+0x9e>
     5c6:	7bd3      	ldrb	r3, [r2, #15]
     5c8:	b25b      	sxtb	r3, r3
     5ca:	2b00      	cmp	r3, #0
     5cc:	dbfb      	blt.n	5c6 <tc_init+0x1be>
     5ce:	2328      	movs	r3, #40	; 0x28
     5d0:	5cf3      	ldrb	r3, [r6, r3]
     5d2:	742b      	strb	r3, [r5, #16]
     5d4:	6822      	ldr	r2, [r4, #0]
     5d6:	7bd3      	ldrb	r3, [r2, #15]
     5d8:	b25b      	sxtb	r3, r3
     5da:	2b00      	cmp	r3, #0
     5dc:	dbfb      	blt.n	5d6 <tc_init+0x1ce>
     5de:	2329      	movs	r3, #41	; 0x29
     5e0:	5cf3      	ldrb	r3, [r6, r3]
     5e2:	752b      	strb	r3, [r5, #20]
     5e4:	6822      	ldr	r2, [r4, #0]
     5e6:	7bd3      	ldrb	r3, [r2, #15]
     5e8:	b25b      	sxtb	r3, r3
     5ea:	2b00      	cmp	r3, #0
     5ec:	dbfb      	blt.n	5e6 <tc_init+0x1de>
     5ee:	232a      	movs	r3, #42	; 0x2a
     5f0:	5cf3      	ldrb	r3, [r6, r3]
     5f2:	762b      	strb	r3, [r5, #24]
     5f4:	6822      	ldr	r2, [r4, #0]
     5f6:	7bd3      	ldrb	r3, [r2, #15]
     5f8:	b25b      	sxtb	r3, r3
     5fa:	2b00      	cmp	r3, #0
     5fc:	dbfb      	blt.n	5f6 <tc_init+0x1ee>
     5fe:	232b      	movs	r3, #43	; 0x2b
     600:	5cf3      	ldrb	r3, [r6, r3]
     602:	766b      	strb	r3, [r5, #25]
     604:	2000      	movs	r0, #0
     606:	e72e      	b.n	466 <tc_init+0x5e>
     608:	7bd3      	ldrb	r3, [r2, #15]
     60a:	b25b      	sxtb	r3, r3
     60c:	2b00      	cmp	r3, #0
     60e:	dbfb      	blt.n	608 <tc_init+0x200>
     610:	6ab3      	ldr	r3, [r6, #40]	; 0x28
     612:	612b      	str	r3, [r5, #16]
     614:	6822      	ldr	r2, [r4, #0]
     616:	7bd3      	ldrb	r3, [r2, #15]
     618:	b25b      	sxtb	r3, r3
     61a:	2b00      	cmp	r3, #0
     61c:	dbfb      	blt.n	616 <tc_init+0x20e>
     61e:	6af3      	ldr	r3, [r6, #44]	; 0x2c
     620:	61ab      	str	r3, [r5, #24]
     622:	6822      	ldr	r2, [r4, #0]
     624:	7bd3      	ldrb	r3, [r2, #15]
     626:	b25b      	sxtb	r3, r3
     628:	2b00      	cmp	r3, #0
     62a:	dbfb      	blt.n	624 <tc_init+0x21c>
     62c:	6b33      	ldr	r3, [r6, #48]	; 0x30
     62e:	61eb      	str	r3, [r5, #28]
     630:	2000      	movs	r0, #0
     632:	e718      	b.n	466 <tc_init+0x5e>
     634:	000003cd 	.word	0x000003cd
     638:	0000289c 	.word	0x0000289c
     63c:	00002889 	.word	0x00002889
     640:	20004290 	.word	0x20004290
     644:	40000400 	.word	0x40000400
     648:	000021e1 	.word	0x000021e1
     64c:	00002155 	.word	0x00002155
     650:	000022d9 	.word	0x000022d9

00000654 <extint_detection_callback>:

//! [setup_7]
void extint_detection_callback(void)
{
	//usart_write_buffer_wait(&MyUart03, string, sizeof(string));
	if(LoRa_IRQ_Flag == 0)
     654:	4b03      	ldr	r3, [pc, #12]	; (664 <extint_detection_callback+0x10>)
     656:	781b      	ldrb	r3, [r3, #0]
     658:	2b00      	cmp	r3, #0
     65a:	d102      	bne.n	662 <extint_detection_callback+0xe>
	{
		LoRa_IRQ_Flag = 1;
     65c:	2201      	movs	r2, #1
     65e:	4b01      	ldr	r3, [pc, #4]	; (664 <extint_detection_callback+0x10>)
     660:	701a      	strb	r2, [r3, #0]
	}
}
     662:	4770      	bx	lr
     664:	2000421c 	.word	0x2000421c

00000668 <configure_extint_channel>:
{
     668:	b510      	push	{r4, lr}
     66a:	b084      	sub	sp, #16
	extint_chan_get_config_defaults(&config_extint_chan);
     66c:	ac01      	add	r4, sp, #4
     66e:	0020      	movs	r0, r4
     670:	4b07      	ldr	r3, [pc, #28]	; (690 <configure_extint_channel+0x28>)
     672:	4798      	blx	r3
	config_extint_chan.gpio_pin           = PIN_PA11A_EIC_EXTINT11;
     674:	230b      	movs	r3, #11
     676:	9301      	str	r3, [sp, #4]
	config_extint_chan.gpio_pin_mux       = MUX_PA11A_EIC_EXTINT11;
     678:	2300      	movs	r3, #0
     67a:	6063      	str	r3, [r4, #4]
	config_extint_chan.gpio_pin_pull      = EXTINT_PULL_NONE;
     67c:	7223      	strb	r3, [r4, #8]
	config_extint_chan.detection_criteria = EXTINT_DETECT_RISING;
     67e:	3301      	adds	r3, #1
     680:	72e3      	strb	r3, [r4, #11]
	extint_chan_set_config(11, &config_extint_chan);
     682:	0021      	movs	r1, r4
     684:	200b      	movs	r0, #11
     686:	4b03      	ldr	r3, [pc, #12]	; (694 <configure_extint_channel+0x2c>)
     688:	4798      	blx	r3
}
     68a:	b004      	add	sp, #16
     68c:	bd10      	pop	{r4, pc}
     68e:	46c0      	nop			; (mov r8, r8)
     690:	00000229 	.word	0x00000229
     694:	0000023d 	.word	0x0000023d

00000698 <configure_extint_callbacks>:
{
     698:	b510      	push	{r4, lr}
	extint_register_callback(extint_detection_callback, 11, EXTINT_CALLBACK_TYPE_DETECT);
     69a:	2200      	movs	r2, #0
     69c:	210b      	movs	r1, #11
     69e:	4804      	ldr	r0, [pc, #16]	; (6b0 <configure_extint_callbacks+0x18>)
     6a0:	4b04      	ldr	r3, [pc, #16]	; (6b4 <configure_extint_callbacks+0x1c>)
     6a2:	4798      	blx	r3
	extint_chan_enable_callback(11, EXTINT_CALLBACK_TYPE_DETECT);
     6a4:	2100      	movs	r1, #0
     6a6:	200b      	movs	r0, #11
     6a8:	4b03      	ldr	r3, [pc, #12]	; (6b8 <configure_extint_callbacks+0x20>)
     6aa:	4798      	blx	r3
}
     6ac:	bd10      	pop	{r4, pc}
     6ae:	46c0      	nop			; (mov r8, r8)
     6b0:	00000655 	.word	0x00000655
     6b4:	00000105 	.word	0x00000105
     6b8:	00000131 	.word	0x00000131

000006bc <Display_Rola_Debug_Msg>:
	{0xC1, 0x06, 0x00, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF},
	{0xC1, 0x07, 0x00, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF}
};

void Display_Rola_Debug_Msg(void)
{
     6bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifdef Debug
	switch(NowStatus)
     6be:	4ba0      	ldr	r3, [pc, #640]	; (940 <Display_Rola_Debug_Msg+0x284>)
     6c0:	781a      	ldrb	r2, [r3, #0]
     6c2:	2a69      	cmp	r2, #105	; 0x69
     6c4:	d817      	bhi.n	6f6 <Display_Rola_Debug_Msg+0x3a>
     6c6:	0093      	lsls	r3, r2, #2
     6c8:	4a9e      	ldr	r2, [pc, #632]	; (944 <Display_Rola_Debug_Msg+0x288>)
     6ca:	58d3      	ldr	r3, [r2, r3]
     6cc:	469f      	mov	pc, r3
	{
		case Read_LoRa_ID_Index:
			uTXByte(&MyUart01, 'R');
     6ce:	4d9e      	ldr	r5, [pc, #632]	; (948 <Display_Rola_Debug_Msg+0x28c>)
     6d0:	2152      	movs	r1, #82	; 0x52
     6d2:	0028      	movs	r0, r5
     6d4:	4c9d      	ldr	r4, [pc, #628]	; (94c <Display_Rola_Debug_Msg+0x290>)
     6d6:	47a0      	blx	r4
			uTXByte(&MyUart01, 'd');
     6d8:	2164      	movs	r1, #100	; 0x64
     6da:	0028      	movs	r0, r5
     6dc:	47a0      	blx	r4
			uTXByte(&MyUart01, ' ');
     6de:	2120      	movs	r1, #32
     6e0:	0028      	movs	r0, r5
     6e2:	47a0      	blx	r4
			uTXByte(&MyUart01, 'I');
     6e4:	2149      	movs	r1, #73	; 0x49
     6e6:	0028      	movs	r0, r5
     6e8:	47a0      	blx	r4
			uTXByte(&MyUart01, 'D');
     6ea:	2144      	movs	r1, #68	; 0x44
     6ec:	0028      	movs	r0, r5
     6ee:	47a0      	blx	r4
			uTXByte(&MyUart01, 0x09);
     6f0:	2109      	movs	r1, #9
     6f2:	0028      	movs	r0, r5
     6f4:	47a0      	blx	r4
			uTXByte(&MyUart01, 'P');
			uTXByte(&MyUart01, 0x0d);
			break;
	}
#endif
}
     6f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			uTXByte(&MyUart01, 'C');
     6f8:	4c93      	ldr	r4, [pc, #588]	; (948 <Display_Rola_Debug_Msg+0x28c>)
     6fa:	2143      	movs	r1, #67	; 0x43
     6fc:	0020      	movs	r0, r4
     6fe:	4d93      	ldr	r5, [pc, #588]	; (94c <Display_Rola_Debug_Msg+0x290>)
     700:	47a8      	blx	r5
			uTXByte(&MyUart01, 'a');
     702:	2161      	movs	r1, #97	; 0x61
     704:	0020      	movs	r0, r4
     706:	47a8      	blx	r5
			uTXByte(&MyUart01, 't');
     708:	2174      	movs	r1, #116	; 0x74
     70a:	0020      	movs	r0, r4
     70c:	47a8      	blx	r5
			uTXByte(&MyUart01, 'c');
     70e:	2163      	movs	r1, #99	; 0x63
     710:	0020      	movs	r0, r4
     712:	47a8      	blx	r5
			uTXByte(&MyUart01, 'h');
     714:	2168      	movs	r1, #104	; 0x68
     716:	0020      	movs	r0, r4
     718:	47a8      	blx	r5
			uTXByte(&MyUart01, ' ');
     71a:	2120      	movs	r1, #32
     71c:	0020      	movs	r0, r4
     71e:	47a8      	blx	r5
			uTXByte(&MyUart01, 'D');
     720:	2144      	movs	r1, #68	; 0x44
     722:	0020      	movs	r0, r4
     724:	47a8      	blx	r5
			uTXByte(&MyUart01, 'a');
     726:	2161      	movs	r1, #97	; 0x61
     728:	0020      	movs	r0, r4
     72a:	47a8      	blx	r5
			uTXByte(&MyUart01, 't');
     72c:	2174      	movs	r1, #116	; 0x74
     72e:	0020      	movs	r0, r4
     730:	47a8      	blx	r5
			uTXByte(&MyUart01, 'a');
     732:	2161      	movs	r1, #97	; 0x61
     734:	0020      	movs	r0, r4
     736:	47a8      	blx	r5
			uTXByte(&MyUart01, '.');
     738:	212e      	movs	r1, #46	; 0x2e
     73a:	0020      	movs	r0, r4
     73c:	47a8      	blx	r5
			uTXByte(&MyUart01, '.');
     73e:	212e      	movs	r1, #46	; 0x2e
     740:	0020      	movs	r0, r4
     742:	47a8      	blx	r5
			uTXByte(&MyUart01, ' ');
     744:	2120      	movs	r1, #32
     746:	0020      	movs	r0, r4
     748:	47a8      	blx	r5
			uTXByte(&MyUart01, 'F');
     74a:	2146      	movs	r1, #70	; 0x46
     74c:	0020      	movs	r0, r4
     74e:	47a8      	blx	r5
			uTXByte(&MyUart01, 'W');
     750:	2157      	movs	r1, #87	; 0x57
     752:	0020      	movs	r0, r4
     754:	47a8      	blx	r5
			uTXByte(&MyUart01, ':');
     756:	213a      	movs	r1, #58	; 0x3a
     758:	0020      	movs	r0, r4
     75a:	47a8      	blx	r5
			uart_send_ascii_byte(&MyUart01, MyLoRaFW);
     75c:	4b7c      	ldr	r3, [pc, #496]	; (950 <Display_Rola_Debug_Msg+0x294>)
     75e:	7819      	ldrb	r1, [r3, #0]
     760:	0020      	movs	r0, r4
     762:	4e7c      	ldr	r6, [pc, #496]	; (954 <Display_Rola_Debug_Msg+0x298>)
     764:	47b0      	blx	r6
			uTXByte(&MyUart01, ' ');
     766:	2120      	movs	r1, #32
     768:	0020      	movs	r0, r4
     76a:	47a8      	blx	r5
			uTXByte(&MyUart01, 'I');
     76c:	2149      	movs	r1, #73	; 0x49
     76e:	0020      	movs	r0, r4
     770:	47a8      	blx	r5
			uTXByte(&MyUart01, 'D');
     772:	2144      	movs	r1, #68	; 0x44
     774:	0020      	movs	r0, r4
     776:	47a8      	blx	r5
			uTXByte(&MyUart01, ':');
     778:	213a      	movs	r1, #58	; 0x3a
     77a:	0020      	movs	r0, r4
     77c:	47a8      	blx	r5
			uart_send_ascii_byte(&MyUart01, MyLoRaID[0]);
     77e:	4f76      	ldr	r7, [pc, #472]	; (958 <Display_Rola_Debug_Msg+0x29c>)
     780:	7839      	ldrb	r1, [r7, #0]
     782:	0020      	movs	r0, r4
     784:	47b0      	blx	r6
			uart_send_ascii_byte(&MyUart01, MyLoRaID[1]);
     786:	7879      	ldrb	r1, [r7, #1]
     788:	0020      	movs	r0, r4
     78a:	47b0      	blx	r6
			uart_send_ascii_byte(&MyUart01, MyLoRaID[2]);
     78c:	78b9      	ldrb	r1, [r7, #2]
     78e:	0020      	movs	r0, r4
     790:	47b0      	blx	r6
			uart_send_ascii_byte(&MyUart01, MyLoRaID[3]);
     792:	78f9      	ldrb	r1, [r7, #3]
     794:	0020      	movs	r0, r4
     796:	47b0      	blx	r6
			uTXByte(&MyUart01, 0x0d);
     798:	210d      	movs	r1, #13
     79a:	0020      	movs	r0, r4
     79c:	47a8      	blx	r5
			break;
     79e:	e7aa      	b.n	6f6 <Display_Rola_Debug_Msg+0x3a>
			uTXByte(&MyUart01, 'R');
     7a0:	4d69      	ldr	r5, [pc, #420]	; (948 <Display_Rola_Debug_Msg+0x28c>)
     7a2:	2152      	movs	r1, #82	; 0x52
     7a4:	0028      	movs	r0, r5
     7a6:	4c69      	ldr	r4, [pc, #420]	; (94c <Display_Rola_Debug_Msg+0x290>)
     7a8:	47a0      	blx	r4
			uTXByte(&MyUart01, 'S');
     7aa:	2153      	movs	r1, #83	; 0x53
     7ac:	0028      	movs	r0, r5
     7ae:	47a0      	blx	r4
			uTXByte(&MyUart01, 'T');
     7b0:	2154      	movs	r1, #84	; 0x54
     7b2:	0028      	movs	r0, r5
     7b4:	47a0      	blx	r4
			uTXByte(&MyUart01, 0x09);
     7b6:	2109      	movs	r1, #9
     7b8:	0028      	movs	r0, r5
     7ba:	47a0      	blx	r4
			break;
     7bc:	e79b      	b.n	6f6 <Display_Rola_Debug_Msg+0x3a>
			uTXByte(&MyUart01, 'R');
     7be:	4d62      	ldr	r5, [pc, #392]	; (948 <Display_Rola_Debug_Msg+0x28c>)
     7c0:	2152      	movs	r1, #82	; 0x52
     7c2:	0028      	movs	r0, r5
     7c4:	4c61      	ldr	r4, [pc, #388]	; (94c <Display_Rola_Debug_Msg+0x290>)
     7c6:	47a0      	blx	r4
			uTXByte(&MyUart01, 'd');
     7c8:	2164      	movs	r1, #100	; 0x64
     7ca:	0028      	movs	r0, r5
     7cc:	47a0      	blx	r4
			uTXByte(&MyUart01, ' ');
     7ce:	2120      	movs	r1, #32
     7d0:	0028      	movs	r0, r5
     7d2:	47a0      	blx	r4
			uTXByte(&MyUart01, 'S');
     7d4:	2153      	movs	r1, #83	; 0x53
     7d6:	0028      	movs	r0, r5
     7d8:	47a0      	blx	r4
			uTXByte(&MyUart01, 't');
     7da:	2174      	movs	r1, #116	; 0x74
     7dc:	0028      	movs	r0, r5
     7de:	47a0      	blx	r4
			uTXByte(&MyUart01, 0x09);
     7e0:	2109      	movs	r1, #9
     7e2:	0028      	movs	r0, r5
     7e4:	47a0      	blx	r4
			break;
     7e6:	e786      	b.n	6f6 <Display_Rola_Debug_Msg+0x3a>
			uTXByte(&MyUart01, 'W');
     7e8:	4d57      	ldr	r5, [pc, #348]	; (948 <Display_Rola_Debug_Msg+0x28c>)
     7ea:	2157      	movs	r1, #87	; 0x57
     7ec:	0028      	movs	r0, r5
     7ee:	4c57      	ldr	r4, [pc, #348]	; (94c <Display_Rola_Debug_Msg+0x290>)
     7f0:	47a0      	blx	r4
			uTXByte(&MyUart01, 'r');
     7f2:	2172      	movs	r1, #114	; 0x72
     7f4:	0028      	movs	r0, r5
     7f6:	47a0      	blx	r4
			uTXByte(&MyUart01, ' ');
     7f8:	2120      	movs	r1, #32
     7fa:	0028      	movs	r0, r5
     7fc:	47a0      	blx	r4
			uTXByte(&MyUart01, 'F');
     7fe:	2146      	movs	r1, #70	; 0x46
     800:	0028      	movs	r0, r5
     802:	47a0      	blx	r4
			uTXByte(&MyUart01, 'Q');
     804:	2151      	movs	r1, #81	; 0x51
     806:	0028      	movs	r0, r5
     808:	47a0      	blx	r4
			uTXByte(&MyUart01, 0x09);
     80a:	2109      	movs	r1, #9
     80c:	0028      	movs	r0, r5
     80e:	47a0      	blx	r4
			break;
     810:	e771      	b.n	6f6 <Display_Rola_Debug_Msg+0x3a>
			uTXByte(&MyUart01, 'W');
     812:	4d4d      	ldr	r5, [pc, #308]	; (948 <Display_Rola_Debug_Msg+0x28c>)
     814:	2157      	movs	r1, #87	; 0x57
     816:	0028      	movs	r0, r5
     818:	4c4c      	ldr	r4, [pc, #304]	; (94c <Display_Rola_Debug_Msg+0x290>)
     81a:	47a0      	blx	r4
			uTXByte(&MyUart01, 'r');
     81c:	2172      	movs	r1, #114	; 0x72
     81e:	0028      	movs	r0, r5
     820:	47a0      	blx	r4
			uTXByte(&MyUart01, ' ');
     822:	2120      	movs	r1, #32
     824:	0028      	movs	r0, r5
     826:	47a0      	blx	r4
			uTXByte(&MyUart01, 'S');
     828:	2153      	movs	r1, #83	; 0x53
     82a:	0028      	movs	r0, r5
     82c:	47a0      	blx	r4
			uTXByte(&MyUart01, 't');
     82e:	2174      	movs	r1, #116	; 0x74
     830:	0028      	movs	r0, r5
     832:	47a0      	blx	r4
			uTXByte(&MyUart01, 0x09);
     834:	2109      	movs	r1, #9
     836:	0028      	movs	r0, r5
     838:	47a0      	blx	r4
			break;
     83a:	e75c      	b.n	6f6 <Display_Rola_Debug_Msg+0x3a>
			uTXByte(&MyUart01, 'R');
     83c:	4d42      	ldr	r5, [pc, #264]	; (948 <Display_Rola_Debug_Msg+0x28c>)
     83e:	2152      	movs	r1, #82	; 0x52
     840:	0028      	movs	r0, r5
     842:	4c42      	ldr	r4, [pc, #264]	; (94c <Display_Rola_Debug_Msg+0x290>)
     844:	47a0      	blx	r4
			uTXByte(&MyUart01, 'd');
     846:	2164      	movs	r1, #100	; 0x64
     848:	0028      	movs	r0, r5
     84a:	47a0      	blx	r4
			uTXByte(&MyUart01, ' ');
     84c:	2120      	movs	r1, #32
     84e:	0028      	movs	r0, r5
     850:	47a0      	blx	r4
			uTXByte(&MyUart01, 'C');
     852:	2143      	movs	r1, #67	; 0x43
     854:	0028      	movs	r0, r5
     856:	47a0      	blx	r4
			uTXByte(&MyUart01, 'T');
     858:	2154      	movs	r1, #84	; 0x54
     85a:	0028      	movs	r0, r5
     85c:	47a0      	blx	r4
			uTXByte(&MyUart01, 0x09);
     85e:	2109      	movs	r1, #9
     860:	0028      	movs	r0, r5
     862:	47a0      	blx	r4
			break;
     864:	e747      	b.n	6f6 <Display_Rola_Debug_Msg+0x3a>
			uTXByte(&MyUart01, 'R');
     866:	4d38      	ldr	r5, [pc, #224]	; (948 <Display_Rola_Debug_Msg+0x28c>)
     868:	2152      	movs	r1, #82	; 0x52
     86a:	0028      	movs	r0, r5
     86c:	4c37      	ldr	r4, [pc, #220]	; (94c <Display_Rola_Debug_Msg+0x290>)
     86e:	47a0      	blx	r4
			uTXByte(&MyUart01, 'd');
     870:	2164      	movs	r1, #100	; 0x64
     872:	0028      	movs	r0, r5
     874:	47a0      	blx	r4
			uTXByte(&MyUart01, ' ');
     876:	2120      	movs	r1, #32
     878:	0028      	movs	r0, r5
     87a:	47a0      	blx	r4
			uTXByte(&MyUart01, 'B');
     87c:	2142      	movs	r1, #66	; 0x42
     87e:	0028      	movs	r0, r5
     880:	47a0      	blx	r4
			uTXByte(&MyUart01, 'F');
     882:	2146      	movs	r1, #70	; 0x46
     884:	0028      	movs	r0, r5
     886:	47a0      	blx	r4
			uTXByte(&MyUart01, 0x09);
     888:	2109      	movs	r1, #9
     88a:	0028      	movs	r0, r5
     88c:	47a0      	blx	r4
			break;
     88e:	e732      	b.n	6f6 <Display_Rola_Debug_Msg+0x3a>
			uTXByte(&MyUart01, 'R');
     890:	4d2d      	ldr	r5, [pc, #180]	; (948 <Display_Rola_Debug_Msg+0x28c>)
     892:	2152      	movs	r1, #82	; 0x52
     894:	0028      	movs	r0, r5
     896:	4c2d      	ldr	r4, [pc, #180]	; (94c <Display_Rola_Debug_Msg+0x290>)
     898:	47a0      	blx	r4
			uTXByte(&MyUart01, 'S');
     89a:	2153      	movs	r1, #83	; 0x53
     89c:	0028      	movs	r0, r5
     89e:	47a0      	blx	r4
			uTXByte(&MyUart01, 'T');
     8a0:	2154      	movs	r1, #84	; 0x54
     8a2:	0028      	movs	r0, r5
     8a4:	47a0      	blx	r4
			uTXByte(&MyUart01, ' ');
     8a6:	2120      	movs	r1, #32
     8a8:	0028      	movs	r0, r5
     8aa:	47a0      	blx	r4
			uTXByte(&MyUart01, 'I');
     8ac:	2149      	movs	r1, #73	; 0x49
     8ae:	0028      	movs	r0, r5
     8b0:	47a0      	blx	r4
			uTXByte(&MyUart01, 'n');
     8b2:	216e      	movs	r1, #110	; 0x6e
     8b4:	0028      	movs	r0, r5
     8b6:	47a0      	blx	r4
			uTXByte(&MyUart01, 't');
     8b8:	2174      	movs	r1, #116	; 0x74
     8ba:	0028      	movs	r0, r5
     8bc:	47a0      	blx	r4
			uTXByte(&MyUart01, 0x0d);
     8be:	210d      	movs	r1, #13
     8c0:	0028      	movs	r0, r5
     8c2:	47a0      	blx	r4
			break;
     8c4:	e717      	b.n	6f6 <Display_Rola_Debug_Msg+0x3a>
			uTXByte(&MyUart01, 'W');
     8c6:	4d20      	ldr	r5, [pc, #128]	; (948 <Display_Rola_Debug_Msg+0x28c>)
     8c8:	2157      	movs	r1, #87	; 0x57
     8ca:	0028      	movs	r0, r5
     8cc:	4c1f      	ldr	r4, [pc, #124]	; (94c <Display_Rola_Debug_Msg+0x290>)
     8ce:	47a0      	blx	r4
			uTXByte(&MyUart01, 'r');
     8d0:	2172      	movs	r1, #114	; 0x72
     8d2:	0028      	movs	r0, r5
     8d4:	47a0      	blx	r4
			uTXByte(&MyUart01, ' ');
     8d6:	2120      	movs	r1, #32
     8d8:	0028      	movs	r0, r5
     8da:	47a0      	blx	r4
			uTXByte(&MyUart01, 'B');
     8dc:	2142      	movs	r1, #66	; 0x42
     8de:	0028      	movs	r0, r5
     8e0:	47a0      	blx	r4
			uTXByte(&MyUart01, 'F');
     8e2:	2146      	movs	r1, #70	; 0x46
     8e4:	0028      	movs	r0, r5
     8e6:	47a0      	blx	r4
			uTXByte(&MyUart01, 0x09);
     8e8:	2109      	movs	r1, #9
     8ea:	0028      	movs	r0, r5
     8ec:	47a0      	blx	r4
			break;
     8ee:	e702      	b.n	6f6 <Display_Rola_Debug_Msg+0x3a>
			uTXByte(&MyUart01, 'L');
     8f0:	4d15      	ldr	r5, [pc, #84]	; (948 <Display_Rola_Debug_Msg+0x28c>)
     8f2:	214c      	movs	r1, #76	; 0x4c
     8f4:	0028      	movs	r0, r5
     8f6:	4c15      	ldr	r4, [pc, #84]	; (94c <Display_Rola_Debug_Msg+0x290>)
     8f8:	47a0      	blx	r4
			uTXByte(&MyUart01, 'e');
     8fa:	2165      	movs	r1, #101	; 0x65
     8fc:	0028      	movs	r0, r5
     8fe:	47a0      	blx	r4
			uTXByte(&MyUart01, 'v');
     900:	2176      	movs	r1, #118	; 0x76
     902:	0028      	movs	r0, r5
     904:	47a0      	blx	r4
			uTXByte(&MyUart01, ' ');
     906:	2120      	movs	r1, #32
     908:	0028      	movs	r0, r5
     90a:	47a0      	blx	r4
			uTXByte(&MyUart01, 'T');
     90c:	2154      	movs	r1, #84	; 0x54
     90e:	0028      	movs	r0, r5
     910:	47a0      	blx	r4
			uTXByte(&MyUart01, 'X');
     912:	2158      	movs	r1, #88	; 0x58
     914:	0028      	movs	r0, r5
     916:	47a0      	blx	r4
			uTXByte(&MyUart01, 0x0d);
     918:	210d      	movs	r1, #13
     91a:	0028      	movs	r0, r5
     91c:	47a0      	blx	r4
			break;
     91e:	e6ea      	b.n	6f6 <Display_Rola_Debug_Msg+0x3a>
			uTXByte(&MyUart01, 'N');
     920:	4d09      	ldr	r5, [pc, #36]	; (948 <Display_Rola_Debug_Msg+0x28c>)
     922:	214e      	movs	r1, #78	; 0x4e
     924:	0028      	movs	r0, r5
     926:	4c09      	ldr	r4, [pc, #36]	; (94c <Display_Rola_Debug_Msg+0x290>)
     928:	47a0      	blx	r4
			uTXByte(&MyUart01, 'O');
     92a:	214f      	movs	r1, #79	; 0x4f
     92c:	0028      	movs	r0, r5
     92e:	47a0      	blx	r4
			uTXByte(&MyUart01, 'P');
     930:	2150      	movs	r1, #80	; 0x50
     932:	0028      	movs	r0, r5
     934:	47a0      	blx	r4
			uTXByte(&MyUart01, 0x0d);
     936:	210d      	movs	r1, #13
     938:	0028      	movs	r0, r5
     93a:	47a0      	blx	r4
}
     93c:	e6db      	b.n	6f6 <Display_Rola_Debug_Msg+0x3a>
     93e:	46c0      	nop			; (mov r8, r8)
     940:	20004030 	.word	0x20004030
     944:	000028cc 	.word	0x000028cc
     948:	20004078 	.word	0x20004078
     94c:	00001201 	.word	0x00001201
     950:	200041d0 	.word	0x200041d0
     954:	00001221 	.word	0x00001221
     958:	200040a0 	.word	0x200040a0

0000095c <UartToLora>:
	//delay_us(10);
	return (tmpA ^ tmpB);
}

void UartToLora(unsigned char Myindex)
{
     95c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     95e:	46d6      	mov	lr, sl
     960:	4647      	mov	r7, r8
     962:	b580      	push	{r7, lr}
	unsigned char XORtmp;
	unsigned char i;
	XORtmp = 0x00;
	for(i = 0; i < MyLoRaTmpCount[Myindex]; i++)
     964:	4682      	mov	sl, r0
     966:	4b20      	ldr	r3, [pc, #128]	; (9e8 <UartToLora+0x8c>)
     968:	5c1e      	ldrb	r6, [r3, r0]
     96a:	2e00      	cmp	r6, #0
     96c:	d02c      	beq.n	9c8 <UartToLora+0x6c>
     96e:	0081      	lsls	r1, r0, #2
     970:	1808      	adds	r0, r1, r0
     972:	0080      	lsls	r0, r0, #2
     974:	491d      	ldr	r1, [pc, #116]	; (9ec <UartToLora+0x90>)
     976:	180b      	adds	r3, r1, r0
     978:	3001      	adds	r0, #1
     97a:	3e01      	subs	r6, #1
     97c:	b2f6      	uxtb	r6, r6
     97e:	1980      	adds	r0, r0, r6
     980:	1809      	adds	r1, r1, r0
     982:	2600      	movs	r6, #0
	return (tmpA ^ tmpB);
     984:	781a      	ldrb	r2, [r3, #0]
     986:	4056      	eors	r6, r2
     988:	3301      	adds	r3, #1
	for(i = 0; i < MyLoRaTmpCount[Myindex]; i++)
     98a:	4299      	cmp	r1, r3
     98c:	d1fa      	bne.n	984 <UartToLora+0x28>
     98e:	2400      	movs	r4, #0
	{
		XORtmp = MyXORFunc(XORtmp, MyLoRaTmp[Myindex][i]);
	}
	for(i = 0; i < MyLoRaTmpCount[Myindex]; i++)
	{
		uTXByte(&MyUart03, MyLoRaTmp[Myindex][i]);
     990:	4653      	mov	r3, sl
     992:	009b      	lsls	r3, r3, #2
     994:	4453      	add	r3, sl
     996:	009b      	lsls	r3, r3, #2
     998:	4a14      	ldr	r2, [pc, #80]	; (9ec <UartToLora+0x90>)
     99a:	4690      	mov	r8, r2
     99c:	4498      	add	r8, r3
     99e:	4f14      	ldr	r7, [pc, #80]	; (9f0 <UartToLora+0x94>)
     9a0:	4643      	mov	r3, r8
     9a2:	5d19      	ldrb	r1, [r3, r4]
     9a4:	4813      	ldr	r0, [pc, #76]	; (9f4 <UartToLora+0x98>)
     9a6:	47b8      	blx	r7
		#ifdef Debug
			uart_send_ascii_byte(&MyUart01, MyLoRaTmp[Myindex][i]);
     9a8:	4643      	mov	r3, r8
     9aa:	5d19      	ldrb	r1, [r3, r4]
     9ac:	4d12      	ldr	r5, [pc, #72]	; (9f8 <UartToLora+0x9c>)
     9ae:	0028      	movs	r0, r5
     9b0:	4b12      	ldr	r3, [pc, #72]	; (9fc <UartToLora+0xa0>)
     9b2:	4798      	blx	r3
			uTXByte(&MyUart01, ' ');
     9b4:	2120      	movs	r1, #32
     9b6:	0028      	movs	r0, r5
     9b8:	47b8      	blx	r7
	for(i = 0; i < MyLoRaTmpCount[Myindex]; i++)
     9ba:	3401      	adds	r4, #1
     9bc:	b2e4      	uxtb	r4, r4
     9be:	4b0a      	ldr	r3, [pc, #40]	; (9e8 <UartToLora+0x8c>)
     9c0:	4652      	mov	r2, sl
     9c2:	5c9b      	ldrb	r3, [r3, r2]
     9c4:	42a3      	cmp	r3, r4
     9c6:	d8eb      	bhi.n	9a0 <UartToLora+0x44>
		#endif
	}
	uTXByte(&MyUart03, XORtmp);
     9c8:	0031      	movs	r1, r6
     9ca:	480a      	ldr	r0, [pc, #40]	; (9f4 <UartToLora+0x98>)
     9cc:	4c08      	ldr	r4, [pc, #32]	; (9f0 <UartToLora+0x94>)
     9ce:	47a0      	blx	r4
	#ifdef Debug
		uart_send_ascii_byte(&MyUart01, XORtmp);
     9d0:	4d09      	ldr	r5, [pc, #36]	; (9f8 <UartToLora+0x9c>)
     9d2:	0031      	movs	r1, r6
     9d4:	0028      	movs	r0, r5
     9d6:	4b09      	ldr	r3, [pc, #36]	; (9fc <UartToLora+0xa0>)
     9d8:	4798      	blx	r3
		uTXByte(&MyUart01, 0x0d);
     9da:	210d      	movs	r1, #13
     9dc:	0028      	movs	r0, r5
     9de:	47a0      	blx	r4
	#endif
}
     9e0:	bc0c      	pop	{r2, r3}
     9e2:	4690      	mov	r8, r2
     9e4:	469a      	mov	sl, r3
     9e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     9e8:	20000140 	.word	0x20000140
     9ec:	20000000 	.word	0x20000000
     9f0:	00001201 	.word	0x00001201
     9f4:	200041f8 	.word	0x200041f8
     9f8:	20004078 	.word	0x20004078
     9fc:	00001221 	.word	0x00001221

00000a00 <Write_LoRa_TxBuffer>:

//
void Write_LoRa_TxBuffer(unsigned char NextStauts)
{
     a00:	b510      	push	{r4, lr}
     a02:	0004      	movs	r4, r0
	MyBufferCount = 0;
     a04:	2200      	movs	r2, #0
     a06:	4b05      	ldr	r3, [pc, #20]	; (a1c <Write_LoRa_TxBuffer+0x1c>)
     a08:	701a      	strb	r2, [r3, #0]
	UserRxCountMax = 4;
     a0a:	3204      	adds	r2, #4
     a0c:	4b04      	ldr	r3, [pc, #16]	; (a20 <Write_LoRa_TxBuffer+0x20>)
     a0e:	701a      	strb	r2, [r3, #0]
	UartToLora(Write_LoRa_TxBuffer_Index);
     a10:	2005      	movs	r0, #5
     a12:	4b04      	ldr	r3, [pc, #16]	; (a24 <Write_LoRa_TxBuffer+0x24>)
     a14:	4798      	blx	r3
	NowStatus = NextStauts;
     a16:	4b04      	ldr	r3, [pc, #16]	; (a28 <Write_LoRa_TxBuffer+0x28>)
     a18:	701c      	strb	r4, [r3, #0]
}
     a1a:	bd10      	pop	{r4, pc}
     a1c:	200040a4 	.word	0x200040a4
     a20:	2000421d 	.word	0x2000421d
     a24:	0000095d 	.word	0x0000095d
     a28:	20004030 	.word	0x20004030

00000a2c <Read_LoRa_RxBuffer>:


//
void Read_LoRa_RxBuffer(unsigned char NextStauts)
{
     a2c:	b510      	push	{r4, lr}
     a2e:	0004      	movs	r4, r0
	MyBufferCount = 0;
     a30:	2200      	movs	r2, #0
     a32:	4b05      	ldr	r3, [pc, #20]	; (a48 <Read_LoRa_RxBuffer+0x1c>)
     a34:	701a      	strb	r2, [r3, #0]
	UserRxCountMax = 21;
     a36:	3215      	adds	r2, #21
     a38:	4b04      	ldr	r3, [pc, #16]	; (a4c <Read_LoRa_RxBuffer+0x20>)
     a3a:	701a      	strb	r2, [r3, #0]
	UartToLora(Read_LoRa_RxBuffer_Index);
     a3c:	2006      	movs	r0, #6
     a3e:	4b04      	ldr	r3, [pc, #16]	; (a50 <Read_LoRa_RxBuffer+0x24>)
     a40:	4798      	blx	r3
	NowStatus = NextStauts;
     a42:	4b04      	ldr	r3, [pc, #16]	; (a54 <Read_LoRa_RxBuffer+0x28>)
     a44:	701c      	strb	r4, [r3, #0]
}
     a46:	bd10      	pop	{r4, pc}
     a48:	200040a4 	.word	0x200040a4
     a4c:	2000421d 	.word	0x2000421d
     a50:	0000095d 	.word	0x0000095d
     a54:	20004030 	.word	0x20004030

00000a58 <Read_LoRa_RxCount>:

//
void Read_LoRa_RxCount(unsigned char NextStauts)
{
     a58:	b510      	push	{r4, lr}
     a5a:	0004      	movs	r4, r0
	MyBufferCount = 0;
     a5c:	2200      	movs	r2, #0
     a5e:	4b05      	ldr	r3, [pc, #20]	; (a74 <Read_LoRa_RxCount+0x1c>)
     a60:	701a      	strb	r2, [r3, #0]
	UserRxCountMax = 5;
     a62:	3205      	adds	r2, #5
     a64:	4b04      	ldr	r3, [pc, #16]	; (a78 <Read_LoRa_RxCount+0x20>)
     a66:	701a      	strb	r2, [r3, #0]
	UartToLora(Read_LoRa_RxCount_Index);
     a68:	2007      	movs	r0, #7
     a6a:	4b04      	ldr	r3, [pc, #16]	; (a7c <Read_LoRa_RxCount+0x24>)
     a6c:	4798      	blx	r3
	NowStatus = NextStauts;
     a6e:	4b04      	ldr	r3, [pc, #16]	; (a80 <Read_LoRa_RxCount+0x28>)
     a70:	701c      	strb	r4, [r3, #0]
}
     a72:	bd10      	pop	{r4, pc}
     a74:	200040a4 	.word	0x200040a4
     a78:	2000421d 	.word	0x2000421d
     a7c:	0000095d 	.word	0x0000095d
     a80:	20004030 	.word	0x20004030

00000a84 <Write_LoRa_Mode_FQ>:

//
void Write_LoRa_Mode_FQ(unsigned char NextStauts, unsigned char tmpMode)
{
     a84:	b510      	push	{r4, lr}
     a86:	0004      	movs	r4, r0
	MyBufferCount = 0;
     a88:	2200      	movs	r2, #0
     a8a:	4b07      	ldr	r3, [pc, #28]	; (aa8 <Write_LoRa_Mode_FQ+0x24>)
     a8c:	701a      	strb	r2, [r3, #0]
	UserRxCountMax = 4;
     a8e:	3204      	adds	r2, #4
     a90:	4b06      	ldr	r3, [pc, #24]	; (aac <Write_LoRa_Mode_FQ+0x28>)
     a92:	701a      	strb	r2, [r3, #0]
	MyLoRaTmp[Write_LoRa_Mode_FQ_Index][3] = tmpMode;	
     a94:	233f      	movs	r3, #63	; 0x3f
     a96:	4a06      	ldr	r2, [pc, #24]	; (ab0 <Write_LoRa_Mode_FQ+0x2c>)
     a98:	54d1      	strb	r1, [r2, r3]
	UartToLora(Write_LoRa_Mode_FQ_Index);
     a9a:	2003      	movs	r0, #3
     a9c:	4b05      	ldr	r3, [pc, #20]	; (ab4 <Write_LoRa_Mode_FQ+0x30>)
     a9e:	4798      	blx	r3
	NowStatus = NextStauts;
     aa0:	4b05      	ldr	r3, [pc, #20]	; (ab8 <Write_LoRa_Mode_FQ+0x34>)
     aa2:	701c      	strb	r4, [r3, #0]
}
     aa4:	bd10      	pop	{r4, pc}
     aa6:	46c0      	nop			; (mov r8, r8)
     aa8:	200040a4 	.word	0x200040a4
     aac:	2000421d 	.word	0x2000421d
     ab0:	20000000 	.word	0x20000000
     ab4:	0000095d 	.word	0x0000095d
     ab8:	20004030 	.word	0x20004030

00000abc <Write_LoRa_Setting>:

//Lora
void Write_LoRa_Setting(unsigned char NextStauts)
{
     abc:	b510      	push	{r4, lr}
     abe:	0004      	movs	r4, r0
	MyBufferCount = 0;
     ac0:	2200      	movs	r2, #0
     ac2:	4b05      	ldr	r3, [pc, #20]	; (ad8 <Write_LoRa_Setting+0x1c>)
     ac4:	701a      	strb	r2, [r3, #0]
	UserRxCountMax = 4;
     ac6:	3204      	adds	r2, #4
     ac8:	4b04      	ldr	r3, [pc, #16]	; (adc <Write_LoRa_Setting+0x20>)
     aca:	701a      	strb	r2, [r3, #0]
	UartToLora(Write_LoRa_Setting_Index);
     acc:	2004      	movs	r0, #4
     ace:	4b04      	ldr	r3, [pc, #16]	; (ae0 <Write_LoRa_Setting+0x24>)
     ad0:	4798      	blx	r3
	NowStatus = NextStauts;
     ad2:	4b04      	ldr	r3, [pc, #16]	; (ae4 <Write_LoRa_Setting+0x28>)
     ad4:	701c      	strb	r4, [r3, #0]
}
     ad6:	bd10      	pop	{r4, pc}
     ad8:	200040a4 	.word	0x200040a4
     adc:	2000421d 	.word	0x2000421d
     ae0:	0000095d 	.word	0x0000095d
     ae4:	20004030 	.word	0x20004030

00000ae8 <Read_LoRa_Setting>:

//
void Read_LoRa_Setting(unsigned char NextStauts)
{
     ae8:	b510      	push	{r4, lr}
     aea:	0004      	movs	r4, r0
	MyBufferCount = 0;
     aec:	2200      	movs	r2, #0
     aee:	4b05      	ldr	r3, [pc, #20]	; (b04 <Read_LoRa_Setting+0x1c>)
     af0:	701a      	strb	r2, [r3, #0]
	UserRxCountMax = 11;
     af2:	320b      	adds	r2, #11
     af4:	4b04      	ldr	r3, [pc, #16]	; (b08 <Read_LoRa_Setting+0x20>)
     af6:	701a      	strb	r2, [r3, #0]
	UartToLora(Read_LoRa_Setting_Index);
     af8:	2002      	movs	r0, #2
     afa:	4b04      	ldr	r3, [pc, #16]	; (b0c <Read_LoRa_Setting+0x24>)
     afc:	4798      	blx	r3
	NowStatus = NextStauts;
     afe:	4b04      	ldr	r3, [pc, #16]	; (b10 <Read_LoRa_Setting+0x28>)
     b00:	701c      	strb	r4, [r3, #0]
}
     b02:	bd10      	pop	{r4, pc}
     b04:	200040a4 	.word	0x200040a4
     b08:	2000421d 	.word	0x2000421d
     b0c:	0000095d 	.word	0x0000095d
     b10:	20004030 	.word	0x20004030

00000b14 <Read_LoRa_ID>:

//FWChip ID
void Read_LoRa_ID(unsigned char NextStauts)
{
     b14:	b510      	push	{r4, lr}
     b16:	0004      	movs	r4, r0
	MyBufferCount = 0;
     b18:	2200      	movs	r2, #0
     b1a:	4b05      	ldr	r3, [pc, #20]	; (b30 <Read_LoRa_ID+0x1c>)
     b1c:	701a      	strb	r2, [r3, #0]
	UserRxCountMax = 9;
     b1e:	3209      	adds	r2, #9
     b20:	4b04      	ldr	r3, [pc, #16]	; (b34 <Read_LoRa_ID+0x20>)
     b22:	701a      	strb	r2, [r3, #0]
	UartToLora(Read_LoRa_ID_Index);	
     b24:	2000      	movs	r0, #0
     b26:	4b04      	ldr	r3, [pc, #16]	; (b38 <Read_LoRa_ID+0x24>)
     b28:	4798      	blx	r3
	NowStatus = NextStauts;
     b2a:	4b04      	ldr	r3, [pc, #16]	; (b3c <Read_LoRa_ID+0x28>)
     b2c:	701c      	strb	r4, [r3, #0]
}
     b2e:	bd10      	pop	{r4, pc}
     b30:	200040a4 	.word	0x200040a4
     b34:	2000421d 	.word	0x2000421d
     b38:	0000095d 	.word	0x0000095d
     b3c:	20004030 	.word	0x20004030

00000b40 <Reset_LoRa>:



//
void Reset_LoRa(unsigned char NextStauts)
{
     b40:	b510      	push	{r4, lr}
     b42:	0004      	movs	r4, r0
	MyBufferCount = 0;
     b44:	2200      	movs	r2, #0
     b46:	4b05      	ldr	r3, [pc, #20]	; (b5c <Reset_LoRa+0x1c>)
     b48:	701a      	strb	r2, [r3, #0]
	UserRxCountMax = 4;
     b4a:	3204      	adds	r2, #4
     b4c:	4b04      	ldr	r3, [pc, #16]	; (b60 <Reset_LoRa+0x20>)
     b4e:	701a      	strb	r2, [r3, #0]
	UartToLora(Reset_LoRa_Index);	
     b50:	2001      	movs	r0, #1
     b52:	4b04      	ldr	r3, [pc, #16]	; (b64 <Reset_LoRa+0x24>)
     b54:	4798      	blx	r3
	NowStatus = NextStauts;
     b56:	4b04      	ldr	r3, [pc, #16]	; (b68 <Reset_LoRa+0x28>)
     b58:	701c      	strb	r4, [r3, #0]
}
     b5a:	bd10      	pop	{r4, pc}
     b5c:	200040a4 	.word	0x200040a4
     b60:	2000421d 	.word	0x2000421d
     b64:	0000095d 	.word	0x0000095d
     b68:	20004030 	.word	0x20004030

00000b6c <Lora_CMD_Func>:
	uTXByte(&MyUart01, 0x0d);
}


void Lora_CMD_Func(void)
{
     b6c:	b5f0      	push	{r4, r5, r6, r7, lr}
     b6e:	46ce      	mov	lr, r9
     b70:	4647      	mov	r7, r8
     b72:	b580      	push	{r7, lr}
     b74:	b083      	sub	sp, #12
	volatile unsigned char XORtmp;
	unsigned char i;
	
	switch(NowStatus)
     b76:	4bd2      	ldr	r3, [pc, #840]	; (ec0 <Lora_CMD_Func+0x354>)
     b78:	781a      	ldrb	r2, [r3, #0]
     b7a:	2a69      	cmp	r2, #105	; 0x69
     b7c:	d900      	bls.n	b80 <Lora_CMD_Func+0x14>
     b7e:	e0d5      	b.n	d2c <Lora_CMD_Func+0x1c0>
     b80:	0093      	lsls	r3, r2, #2
     b82:	4ad0      	ldr	r2, [pc, #832]	; (ec4 <Lora_CMD_Func+0x358>)
     b84:	58d3      	ldr	r3, [r2, r3]
     b86:	469f      	mov	pc, r3
	{
		case WaitRxData:
			if(f_count < 500)
     b88:	23f4      	movs	r3, #244	; 0xf4
     b8a:	33ff      	adds	r3, #255	; 0xff
     b8c:	4ace      	ldr	r2, [pc, #824]	; (ec8 <Lora_CMD_Func+0x35c>)
     b8e:	6812      	ldr	r2, [r2, #0]
     b90:	429a      	cmp	r2, r3
     b92:	d80a      	bhi.n	baa <Lora_CMD_Func+0x3e>
			{
				if(MyBufferCount != UserRxCountMax)
     b94:	4bcd      	ldr	r3, [pc, #820]	; (ecc <Lora_CMD_Func+0x360>)
     b96:	781a      	ldrb	r2, [r3, #0]
     b98:	4bcd      	ldr	r3, [pc, #820]	; (ed0 <Lora_CMD_Func+0x364>)
     b9a:	781b      	ldrb	r3, [r3, #0]
     b9c:	429a      	cmp	r2, r3
     b9e:	d000      	beq.n	ba2 <Lora_CMD_Func+0x36>
     ba0:	e0c4      	b.n	d2c <Lora_CMD_Func+0x1c0>
				{
					NowStatus = WaitRxData;
				}
				else
				{
					NowStatus = CheckRxCRC;
     ba2:	2268      	movs	r2, #104	; 0x68
     ba4:	4bc6      	ldr	r3, [pc, #792]	; (ec0 <Lora_CMD_Func+0x354>)
     ba6:	701a      	strb	r2, [r3, #0]
     ba8:	e0c0      	b.n	d2c <Lora_CMD_Func+0x1c0>
				}
			}
			else
			{
				NowStatus = LastStatus;
     baa:	4bca      	ldr	r3, [pc, #808]	; (ed4 <Lora_CMD_Func+0x368>)
     bac:	781a      	ldrb	r2, [r3, #0]
     bae:	4bc4      	ldr	r3, [pc, #784]	; (ec0 <Lora_CMD_Func+0x354>)
     bb0:	701a      	strb	r2, [r3, #0]
				#ifdef Debug
					uTXByte(&MyUart01, 'T');
     bb2:	4dc9      	ldr	r5, [pc, #804]	; (ed8 <Lora_CMD_Func+0x36c>)
     bb4:	2154      	movs	r1, #84	; 0x54
     bb6:	0028      	movs	r0, r5
     bb8:	4cc8      	ldr	r4, [pc, #800]	; (edc <Lora_CMD_Func+0x370>)
     bba:	47a0      	blx	r4
					uTXByte(&MyUart01, 'i');
     bbc:	2169      	movs	r1, #105	; 0x69
     bbe:	0028      	movs	r0, r5
     bc0:	47a0      	blx	r4
					uTXByte(&MyUart01, 'm');
     bc2:	216d      	movs	r1, #109	; 0x6d
     bc4:	0028      	movs	r0, r5
     bc6:	47a0      	blx	r4
					uTXByte(&MyUart01, 'e');
     bc8:	2165      	movs	r1, #101	; 0x65
     bca:	0028      	movs	r0, r5
     bcc:	47a0      	blx	r4
					uTXByte(&MyUart01, ' ');
     bce:	2120      	movs	r1, #32
     bd0:	0028      	movs	r0, r5
     bd2:	47a0      	blx	r4
					uTXByte(&MyUart01, 'O');
     bd4:	214f      	movs	r1, #79	; 0x4f
     bd6:	0028      	movs	r0, r5
     bd8:	47a0      	blx	r4
					uTXByte(&MyUart01, 'u');
     bda:	2175      	movs	r1, #117	; 0x75
     bdc:	0028      	movs	r0, r5
     bde:	47a0      	blx	r4
					uTXByte(&MyUart01, 't');
     be0:	2174      	movs	r1, #116	; 0x74
     be2:	0028      	movs	r0, r5
     be4:	47a0      	blx	r4
					uTXByte(&MyUart01, 0x0d);
     be6:	210d      	movs	r1, #13
     be8:	0028      	movs	r0, r5
     bea:	47a0      	blx	r4
     bec:	e09e      	b.n	d2c <Lora_CMD_Func+0x1c0>
			}
			break;
		
		case CheckRxCRC:
			#ifdef Debug
				uTXByte(&MyUart01, 0x09);
     bee:	2109      	movs	r1, #9
     bf0:	48b9      	ldr	r0, [pc, #740]	; (ed8 <Lora_CMD_Func+0x36c>)
     bf2:	4bba      	ldr	r3, [pc, #744]	; (edc <Lora_CMD_Func+0x370>)
     bf4:	4798      	blx	r3
			#endif
			XORtmp = 0x00;
     bf6:	2200      	movs	r2, #0
     bf8:	466b      	mov	r3, sp
     bfa:	71da      	strb	r2, [r3, #7]
			for(i = 0; i < (MyBufferCount - 1); i++)
     bfc:	4bb3      	ldr	r3, [pc, #716]	; (ecc <Lora_CMD_Func+0x360>)
     bfe:	781b      	ldrb	r3, [r3, #0]
     c00:	3b01      	subs	r3, #1
     c02:	2b00      	cmp	r3, #0
     c04:	dd1b      	ble.n	c3e <Lora_CMD_Func+0xd2>
     c06:	2500      	movs	r5, #0
     c08:	2400      	movs	r4, #0
			{
				#ifdef Debug
					uart_send_ascii_byte(&MyUart01, MyBuffer[i]);
     c0a:	4eb5      	ldr	r6, [pc, #724]	; (ee0 <Lora_CMD_Func+0x374>)
     c0c:	4fb5      	ldr	r7, [pc, #724]	; (ee4 <Lora_CMD_Func+0x378>)
     c0e:	5d71      	ldrb	r1, [r6, r5]
     c10:	48b1      	ldr	r0, [pc, #708]	; (ed8 <Lora_CMD_Func+0x36c>)
     c12:	47b8      	blx	r7
					uTXByte(&MyUart01, ' ');
     c14:	2120      	movs	r1, #32
     c16:	48b0      	ldr	r0, [pc, #704]	; (ed8 <Lora_CMD_Func+0x36c>)
     c18:	4bb0      	ldr	r3, [pc, #704]	; (edc <Lora_CMD_Func+0x370>)
     c1a:	4798      	blx	r3
				#endif
				XORtmp = XORtmp ^ MyBuffer[i];
     c1c:	466b      	mov	r3, sp
     c1e:	1dda      	adds	r2, r3, #7
     c20:	79db      	ldrb	r3, [r3, #7]
     c22:	5d71      	ldrb	r1, [r6, r5]
     c24:	404b      	eors	r3, r1
     c26:	7013      	strb	r3, [r2, #0]
				delay_us(10);
     c28:	200a      	movs	r0, #10
     c2a:	4baf      	ldr	r3, [pc, #700]	; (ee8 <Lora_CMD_Func+0x37c>)
     c2c:	4798      	blx	r3
			for(i = 0; i < (MyBufferCount - 1); i++)
     c2e:	3401      	adds	r4, #1
     c30:	b2e4      	uxtb	r4, r4
     c32:	0025      	movs	r5, r4
     c34:	4ba5      	ldr	r3, [pc, #660]	; (ecc <Lora_CMD_Func+0x360>)
     c36:	781b      	ldrb	r3, [r3, #0]
     c38:	3b01      	subs	r3, #1
     c3a:	429c      	cmp	r4, r3
     c3c:	dbe7      	blt.n	c0e <Lora_CMD_Func+0xa2>
			}
			#ifdef Debug
				uTXByte(&MyUart01, '-');
     c3e:	4ca6      	ldr	r4, [pc, #664]	; (ed8 <Lora_CMD_Func+0x36c>)
     c40:	212d      	movs	r1, #45	; 0x2d
     c42:	0020      	movs	r0, r4
     c44:	4ea5      	ldr	r6, [pc, #660]	; (edc <Lora_CMD_Func+0x370>)
     c46:	47b0      	blx	r6
				uTXByte(&MyUart01, ' ');
     c48:	2120      	movs	r1, #32
     c4a:	0020      	movs	r0, r4
     c4c:	47b0      	blx	r6
				uart_send_ascii_byte(&MyUart01, MyBuffer[(MyBufferCount-1)]);
     c4e:	4da4      	ldr	r5, [pc, #656]	; (ee0 <Lora_CMD_Func+0x374>)
     c50:	4b9e      	ldr	r3, [pc, #632]	; (ecc <Lora_CMD_Func+0x360>)
     c52:	4698      	mov	r8, r3
     c54:	781b      	ldrb	r3, [r3, #0]
     c56:	18eb      	adds	r3, r5, r3
     c58:	3b01      	subs	r3, #1
     c5a:	7819      	ldrb	r1, [r3, #0]
     c5c:	0020      	movs	r0, r4
     c5e:	4ba1      	ldr	r3, [pc, #644]	; (ee4 <Lora_CMD_Func+0x378>)
     c60:	4699      	mov	r9, r3
     c62:	4798      	blx	r3
				uTXByte(&MyUart01, ' ');
     c64:	2120      	movs	r1, #32
     c66:	0020      	movs	r0, r4
     c68:	47b0      	blx	r6
				uart_send_ascii_byte(&MyUart01, MyBufferCount);
     c6a:	4643      	mov	r3, r8
     c6c:	7819      	ldrb	r1, [r3, #0]
     c6e:	0020      	movs	r0, r4
     c70:	47c8      	blx	r9
				uTXByte(&MyUart01, ' ');
     c72:	2120      	movs	r1, #32
     c74:	0020      	movs	r0, r4
     c76:	47b0      	blx	r6
				uart_send_ascii_byte(&MyUart01, XORtmp);
     c78:	466b      	mov	r3, sp
     c7a:	1ddf      	adds	r7, r3, #7
     c7c:	79d9      	ldrb	r1, [r3, #7]
     c7e:	b2c9      	uxtb	r1, r1
     c80:	0020      	movs	r0, r4
     c82:	47c8      	blx	r9
				uTXByte(&MyUart01, ' ');
     c84:	2120      	movs	r1, #32
     c86:	0020      	movs	r0, r4
     c88:	47b0      	blx	r6
			#endif
			
		
			if(MyBuffer[(MyBufferCount - 1)] != XORtmp){
     c8a:	783b      	ldrb	r3, [r7, #0]
     c8c:	b2db      	uxtb	r3, r3
     c8e:	4642      	mov	r2, r8
     c90:	7812      	ldrb	r2, [r2, #0]
     c92:	18ad      	adds	r5, r5, r2
     c94:	3d01      	subs	r5, #1
     c96:	782a      	ldrb	r2, [r5, #0]
     c98:	429a      	cmp	r2, r3
     c9a:	d01e      	beq.n	cda <Lora_CMD_Func+0x16e>
				NowStatus = LastStatus;
     c9c:	4b8d      	ldr	r3, [pc, #564]	; (ed4 <Lora_CMD_Func+0x368>)
     c9e:	781a      	ldrb	r2, [r3, #0]
     ca0:	4b87      	ldr	r3, [pc, #540]	; (ec0 <Lora_CMD_Func+0x354>)
     ca2:	701a      	strb	r2, [r3, #0]
				#ifdef Debug
					uTXByte(&MyUart01, 'C');
     ca4:	4d8c      	ldr	r5, [pc, #560]	; (ed8 <Lora_CMD_Func+0x36c>)
     ca6:	2143      	movs	r1, #67	; 0x43
     ca8:	0028      	movs	r0, r5
     caa:	4c8c      	ldr	r4, [pc, #560]	; (edc <Lora_CMD_Func+0x370>)
     cac:	47a0      	blx	r4
					uTXByte(&MyUart01, 'R');
     cae:	2152      	movs	r1, #82	; 0x52
     cb0:	0028      	movs	r0, r5
     cb2:	47a0      	blx	r4
					uTXByte(&MyUart01, 'C');
     cb4:	2143      	movs	r1, #67	; 0x43
     cb6:	0028      	movs	r0, r5
     cb8:	47a0      	blx	r4
					uTXByte(&MyUart01, ' ');
     cba:	2120      	movs	r1, #32
     cbc:	0028      	movs	r0, r5
     cbe:	47a0      	blx	r4
					uTXByte(&MyUart01, 'E');
     cc0:	2145      	movs	r1, #69	; 0x45
     cc2:	0028      	movs	r0, r5
     cc4:	47a0      	blx	r4
					uTXByte(&MyUart01, 'r');
     cc6:	2172      	movs	r1, #114	; 0x72
     cc8:	0028      	movs	r0, r5
     cca:	47a0      	blx	r4
					uTXByte(&MyUart01, 'r');
     ccc:	2172      	movs	r1, #114	; 0x72
     cce:	0028      	movs	r0, r5
     cd0:	47a0      	blx	r4
					uTXByte(&MyUart01, 0x0d);
     cd2:	210d      	movs	r1, #13
     cd4:	0028      	movs	r0, r5
     cd6:	47a0      	blx	r4
				#endif
				break;
     cd8:	e028      	b.n	d2c <Lora_CMD_Func+0x1c0>
			}
			#ifdef Debug
				uTXByte(&MyUart01, 'C');
     cda:	4d7f      	ldr	r5, [pc, #508]	; (ed8 <Lora_CMD_Func+0x36c>)
     cdc:	2143      	movs	r1, #67	; 0x43
     cde:	0028      	movs	r0, r5
     ce0:	4c7e      	ldr	r4, [pc, #504]	; (edc <Lora_CMD_Func+0x370>)
     ce2:	47a0      	blx	r4
				uTXByte(&MyUart01, 'R');
     ce4:	2152      	movs	r1, #82	; 0x52
     ce6:	0028      	movs	r0, r5
     ce8:	47a0      	blx	r4
				uTXByte(&MyUart01, 'C');
     cea:	2143      	movs	r1, #67	; 0x43
     cec:	0028      	movs	r0, r5
     cee:	47a0      	blx	r4
				uTXByte(&MyUart01, ' ');
     cf0:	2120      	movs	r1, #32
     cf2:	0028      	movs	r0, r5
     cf4:	47a0      	blx	r4
				uTXByte(&MyUart01, 'O');
     cf6:	214f      	movs	r1, #79	; 0x4f
     cf8:	0028      	movs	r0, r5
     cfa:	47a0      	blx	r4
				uTXByte(&MyUart01, 'K');
     cfc:	214b      	movs	r1, #75	; 0x4b
     cfe:	0028      	movs	r0, r5
     d00:	47a0      	blx	r4
				uTXByte(&MyUart01, 0x0d);
     d02:	210d      	movs	r1, #13
     d04:	0028      	movs	r0, r5
     d06:	47a0      	blx	r4
			#endif
			
			//Print_LoRa_Feedback();
			NowStatus = NextStatus;
     d08:	4b78      	ldr	r3, [pc, #480]	; (eec <Lora_CMD_Func+0x380>)
     d0a:	781a      	ldrb	r2, [r3, #0]
     d0c:	4b6c      	ldr	r3, [pc, #432]	; (ec0 <Lora_CMD_Func+0x354>)
     d0e:	701a      	strb	r2, [r3, #0]
			break;
     d10:	e00c      	b.n	d2c <Lora_CMD_Func+0x1c0>
		
		case Read_LoRa_ID_Index:
			LastStatus = Read_LoRa_ID_Index;	//
     d12:	2300      	movs	r3, #0
     d14:	4a6f      	ldr	r2, [pc, #444]	; (ed4 <Lora_CMD_Func+0x368>)
     d16:	7013      	strb	r3, [r2, #0]
			NextStatus = Catch_LoRa_ID_Index;	//CRC OK
     d18:	2169      	movs	r1, #105	; 0x69
     d1a:	4a74      	ldr	r2, [pc, #464]	; (eec <Lora_CMD_Func+0x380>)
     d1c:	7011      	strb	r1, [r2, #0]
			f_count = 0;						//UART RXTIMEOUT
     d1e:	4a6a      	ldr	r2, [pc, #424]	; (ec8 <Lora_CMD_Func+0x35c>)
     d20:	6013      	str	r3, [r2, #0]
			Display_Rola_Debug_Msg();			//Debug
     d22:	4b73      	ldr	r3, [pc, #460]	; (ef0 <Lora_CMD_Func+0x384>)
     d24:	4798      	blx	r3
			Read_LoRa_ID(WaitRxData);			//Read_LoRa_IDWaitRxDataUart
     d26:	2067      	movs	r0, #103	; 0x67
     d28:	4b72      	ldr	r3, [pc, #456]	; (ef4 <Lora_CMD_Func+0x388>)
     d2a:	4798      	blx	r3
		case NOP_Index:

			break;

	}
     d2c:	b003      	add	sp, #12
     d2e:	bc0c      	pop	{r2, r3}
     d30:	4690      	mov	r8, r2
     d32:	4699      	mov	r9, r3
     d34:	bdf0      	pop	{r4, r5, r6, r7, pc}
			MyLoRaFW = MyBuffer[4]; 
     d36:	4b6a      	ldr	r3, [pc, #424]	; (ee0 <Lora_CMD_Func+0x374>)
     d38:	7919      	ldrb	r1, [r3, #4]
     d3a:	4a6f      	ldr	r2, [pc, #444]	; (ef8 <Lora_CMD_Func+0x38c>)
     d3c:	7011      	strb	r1, [r2, #0]
			MyLoRaID[0] = MyBuffer[5];
     d3e:	4a6f      	ldr	r2, [pc, #444]	; (efc <Lora_CMD_Func+0x390>)
     d40:	7959      	ldrb	r1, [r3, #5]
     d42:	7011      	strb	r1, [r2, #0]
			MyLoRaID[1] = MyBuffer[6];
     d44:	7999      	ldrb	r1, [r3, #6]
     d46:	7051      	strb	r1, [r2, #1]
			MyLoRaID[2] = MyBuffer[7];
     d48:	79d9      	ldrb	r1, [r3, #7]
     d4a:	7091      	strb	r1, [r2, #2]
			MyLoRaID[3] = MyBuffer[8];
     d4c:	7a1b      	ldrb	r3, [r3, #8]
     d4e:	70d3      	strb	r3, [r2, #3]
			Display_Rola_Debug_Msg();
     d50:	4b67      	ldr	r3, [pc, #412]	; (ef0 <Lora_CMD_Func+0x384>)
     d52:	4798      	blx	r3
			NowStatus = Reset_LoRa_Index;
     d54:	2201      	movs	r2, #1
     d56:	4b5a      	ldr	r3, [pc, #360]	; (ec0 <Lora_CMD_Func+0x354>)
     d58:	701a      	strb	r2, [r3, #0]
			break;
     d5a:	e7e7      	b.n	d2c <Lora_CMD_Func+0x1c0>
			LastStatus = Reset_LoRa_Index;
     d5c:	2201      	movs	r2, #1
     d5e:	4b5d      	ldr	r3, [pc, #372]	; (ed4 <Lora_CMD_Func+0x368>)
     d60:	701a      	strb	r2, [r3, #0]
			NextStatus = Read_LoRa_Setting_Index;
     d62:	3201      	adds	r2, #1
     d64:	4b61      	ldr	r3, [pc, #388]	; (eec <Lora_CMD_Func+0x380>)
     d66:	701a      	strb	r2, [r3, #0]
			f_count = 0;
     d68:	2200      	movs	r2, #0
     d6a:	4b57      	ldr	r3, [pc, #348]	; (ec8 <Lora_CMD_Func+0x35c>)
     d6c:	601a      	str	r2, [r3, #0]
			Display_Rola_Debug_Msg();
     d6e:	4b60      	ldr	r3, [pc, #384]	; (ef0 <Lora_CMD_Func+0x384>)
     d70:	4798      	blx	r3
			Reset_LoRa(WaitRxData);
     d72:	2067      	movs	r0, #103	; 0x67
     d74:	4b62      	ldr	r3, [pc, #392]	; (f00 <Lora_CMD_Func+0x394>)
     d76:	4798      	blx	r3
			break;
     d78:	e7d8      	b.n	d2c <Lora_CMD_Func+0x1c0>
			LastStatus = Read_LoRa_Setting_Index;
     d7a:	2202      	movs	r2, #2
     d7c:	4b55      	ldr	r3, [pc, #340]	; (ed4 <Lora_CMD_Func+0x368>)
     d7e:	701a      	strb	r2, [r3, #0]
			NextStatus = Write_LoRa_Setting_Index;
     d80:	3202      	adds	r2, #2
     d82:	4b5a      	ldr	r3, [pc, #360]	; (eec <Lora_CMD_Func+0x380>)
     d84:	701a      	strb	r2, [r3, #0]
			f_count = 0;
     d86:	2200      	movs	r2, #0
     d88:	4b4f      	ldr	r3, [pc, #316]	; (ec8 <Lora_CMD_Func+0x35c>)
     d8a:	601a      	str	r2, [r3, #0]
			Display_Rola_Debug_Msg();
     d8c:	4b58      	ldr	r3, [pc, #352]	; (ef0 <Lora_CMD_Func+0x384>)
     d8e:	4798      	blx	r3
			Read_LoRa_Setting(WaitRxData);
     d90:	2067      	movs	r0, #103	; 0x67
     d92:	4b5c      	ldr	r3, [pc, #368]	; (f04 <Lora_CMD_Func+0x398>)
     d94:	4798      	blx	r3
			break;
     d96:	e7c9      	b.n	d2c <Lora_CMD_Func+0x1c0>
			LastStatus = Write_LoRa_Setting_Index;
     d98:	2204      	movs	r2, #4
     d9a:	4b4e      	ldr	r3, [pc, #312]	; (ed4 <Lora_CMD_Func+0x368>)
     d9c:	701a      	strb	r2, [r3, #0]
			NextStatus = Write_LoRa_Mode_FQ_Index;			
     d9e:	3a01      	subs	r2, #1
     da0:	4b52      	ldr	r3, [pc, #328]	; (eec <Lora_CMD_Func+0x380>)
     da2:	701a      	strb	r2, [r3, #0]
			f_count = 0;
     da4:	2200      	movs	r2, #0
     da6:	4b48      	ldr	r3, [pc, #288]	; (ec8 <Lora_CMD_Func+0x35c>)
     da8:	601a      	str	r2, [r3, #0]
			Display_Rola_Debug_Msg();
     daa:	4b51      	ldr	r3, [pc, #324]	; (ef0 <Lora_CMD_Func+0x384>)
     dac:	4798      	blx	r3
			Write_LoRa_Setting(WaitRxData);
     dae:	2067      	movs	r0, #103	; 0x67
     db0:	4b55      	ldr	r3, [pc, #340]	; (f08 <Lora_CMD_Func+0x39c>)
     db2:	4798      	blx	r3
			break;
     db4:	e7ba      	b.n	d2c <Lora_CMD_Func+0x1c0>
			LastStatus = Write_LoRa_Mode_FQ_Index;
     db6:	2203      	movs	r2, #3
     db8:	4b46      	ldr	r3, [pc, #280]	; (ed4 <Lora_CMD_Func+0x368>)
     dba:	701a      	strb	r2, [r3, #0]
			f_count = 0;
     dbc:	2200      	movs	r2, #0
     dbe:	4b42      	ldr	r3, [pc, #264]	; (ec8 <Lora_CMD_Func+0x35c>)
     dc0:	601a      	str	r2, [r3, #0]
			Display_Rola_Debug_Msg();
     dc2:	4b4b      	ldr	r3, [pc, #300]	; (ef0 <Lora_CMD_Func+0x384>)
     dc4:	4798      	blx	r3
			if(LoRa_TxRx_Mode_Flag == SetRx)
     dc6:	4b51      	ldr	r3, [pc, #324]	; (f0c <Lora_CMD_Func+0x3a0>)
     dc8:	781b      	ldrb	r3, [r3, #0]
     dca:	2b03      	cmp	r3, #3
     dcc:	d007      	beq.n	dde <Lora_CMD_Func+0x272>
				NextStatus = Write_LoRa_TxBuffer_Index;
     dce:	2205      	movs	r2, #5
     dd0:	4b46      	ldr	r3, [pc, #280]	; (eec <Lora_CMD_Func+0x380>)
     dd2:	701a      	strb	r2, [r3, #0]
				Write_LoRa_Mode_FQ(WaitRxData, SetTx);
     dd4:	2102      	movs	r1, #2
     dd6:	2067      	movs	r0, #103	; 0x67
     dd8:	4b4d      	ldr	r3, [pc, #308]	; (f10 <Lora_CMD_Func+0x3a4>)
     dda:	4798      	blx	r3
     ddc:	e7a6      	b.n	d2c <Lora_CMD_Func+0x1c0>
				NextStatus = Read_LoRa_RxCount_Index;
     dde:	2207      	movs	r2, #7
     de0:	4b42      	ldr	r3, [pc, #264]	; (eec <Lora_CMD_Func+0x380>)
     de2:	701a      	strb	r2, [r3, #0]
				Write_LoRa_Mode_FQ(WaitRxData, SetRx);
     de4:	2103      	movs	r1, #3
     de6:	2067      	movs	r0, #103	; 0x67
     de8:	4b49      	ldr	r3, [pc, #292]	; (f10 <Lora_CMD_Func+0x3a4>)
     dea:	4798      	blx	r3
     dec:	e79e      	b.n	d2c <Lora_CMD_Func+0x1c0>
			if(LoRa_IRQ_Flag == 1)
     dee:	4b49      	ldr	r3, [pc, #292]	; (f14 <Lora_CMD_Func+0x3a8>)
     df0:	781b      	ldrb	r3, [r3, #0]
     df2:	2b01      	cmp	r3, #1
     df4:	d19a      	bne.n	d2c <Lora_CMD_Func+0x1c0>
				LastStatus = Read_LoRa_RxCount_Index;
     df6:	2207      	movs	r2, #7
     df8:	4b36      	ldr	r3, [pc, #216]	; (ed4 <Lora_CMD_Func+0x368>)
     dfa:	701a      	strb	r2, [r3, #0]
				NextStatus = Read_LoRa_RxBuffer_Index;
     dfc:	3a01      	subs	r2, #1
     dfe:	4b3b      	ldr	r3, [pc, #236]	; (eec <Lora_CMD_Func+0x380>)
     e00:	701a      	strb	r2, [r3, #0]
				f_count = 0;
     e02:	2200      	movs	r2, #0
     e04:	4b30      	ldr	r3, [pc, #192]	; (ec8 <Lora_CMD_Func+0x35c>)
     e06:	601a      	str	r2, [r3, #0]
				Display_Rola_Debug_Msg();
     e08:	4b39      	ldr	r3, [pc, #228]	; (ef0 <Lora_CMD_Func+0x384>)
     e0a:	4798      	blx	r3
				Read_LoRa_RxCount(WaitRxData);
     e0c:	2067      	movs	r0, #103	; 0x67
     e0e:	4b42      	ldr	r3, [pc, #264]	; (f18 <Lora_CMD_Func+0x3ac>)
     e10:	4798      	blx	r3
     e12:	e78b      	b.n	d2c <Lora_CMD_Func+0x1c0>
			LastStatus = Read_LoRa_RxBuffer_Index;
     e14:	2206      	movs	r2, #6
     e16:	4b2f      	ldr	r3, [pc, #188]	; (ed4 <Lora_CMD_Func+0x368>)
     e18:	701a      	strb	r2, [r3, #0]
			NextStatus = Reset_IRQ_Flag_Index;
     e1a:	325e      	adds	r2, #94	; 0x5e
     e1c:	4b33      	ldr	r3, [pc, #204]	; (eec <Lora_CMD_Func+0x380>)
     e1e:	701a      	strb	r2, [r3, #0]
			f_count = 0;
     e20:	2200      	movs	r2, #0
     e22:	4b29      	ldr	r3, [pc, #164]	; (ec8 <Lora_CMD_Func+0x35c>)
     e24:	601a      	str	r2, [r3, #0]
			Display_Rola_Debug_Msg();
     e26:	4b32      	ldr	r3, [pc, #200]	; (ef0 <Lora_CMD_Func+0x384>)
     e28:	4798      	blx	r3
			Read_LoRa_RxBuffer(WaitRxData);
     e2a:	2067      	movs	r0, #103	; 0x67
     e2c:	4b3b      	ldr	r3, [pc, #236]	; (f1c <Lora_CMD_Func+0x3b0>)
     e2e:	4798      	blx	r3
			break;
     e30:	e77c      	b.n	d2c <Lora_CMD_Func+0x1c0>
			LoRa_IRQ_Flag = 0;
     e32:	2200      	movs	r2, #0
     e34:	4b37      	ldr	r3, [pc, #220]	; (f14 <Lora_CMD_Func+0x3a8>)
     e36:	701a      	strb	r2, [r3, #0]
			LoRa_Rx_Flag = LoraRxDataReady;
     e38:	3204      	adds	r2, #4
     e3a:	4b39      	ldr	r3, [pc, #228]	; (f20 <Lora_CMD_Func+0x3b4>)
     e3c:	701a      	strb	r2, [r3, #0]
			Display_Rola_Debug_Msg();
     e3e:	4b2c      	ldr	r3, [pc, #176]	; (ef0 <Lora_CMD_Func+0x384>)
     e40:	4798      	blx	r3
			NowStatus = Read_LoRa_RxCount_Index;
     e42:	2207      	movs	r2, #7
     e44:	4b1e      	ldr	r3, [pc, #120]	; (ec0 <Lora_CMD_Func+0x354>)
     e46:	701a      	strb	r2, [r3, #0]
			break;
     e48:	e770      	b.n	d2c <Lora_CMD_Func+0x1c0>
			LastStatus = Write_LoRa_TxBuffer_Index;
     e4a:	2205      	movs	r2, #5
     e4c:	4b21      	ldr	r3, [pc, #132]	; (ed4 <Lora_CMD_Func+0x368>)
     e4e:	701a      	strb	r2, [r3, #0]
			NextStatus = Leave_LoRa_Tx_Mode_Index;
     e50:	3260      	adds	r2, #96	; 0x60
     e52:	4b26      	ldr	r3, [pc, #152]	; (eec <Lora_CMD_Func+0x380>)
     e54:	701a      	strb	r2, [r3, #0]
			f_count = 0;
     e56:	2200      	movs	r2, #0
     e58:	4b1b      	ldr	r3, [pc, #108]	; (ec8 <Lora_CMD_Func+0x35c>)
     e5a:	601a      	str	r2, [r3, #0]
			Display_Rola_Debug_Msg();
     e5c:	4b24      	ldr	r3, [pc, #144]	; (ef0 <Lora_CMD_Func+0x384>)
     e5e:	4798      	blx	r3
			Write_LoRa_TxBuffer(WaitRxData);
     e60:	2067      	movs	r0, #103	; 0x67
     e62:	4b30      	ldr	r3, [pc, #192]	; (f24 <Lora_CMD_Func+0x3b8>)
     e64:	4798      	blx	r3
			break;
     e66:	e761      	b.n	d2c <Lora_CMD_Func+0x1c0>
			if(Rola_Delay_Count == 0)
     e68:	4b2f      	ldr	r3, [pc, #188]	; (f28 <Lora_CMD_Func+0x3bc>)
     e6a:	681b      	ldr	r3, [r3, #0]
     e6c:	2b00      	cmp	r3, #0
     e6e:	d01c      	beq.n	eaa <Lora_CMD_Func+0x33e>
			else if(f_count > 5000)
     e70:	4b2e      	ldr	r3, [pc, #184]	; (f2c <Lora_CMD_Func+0x3c0>)
     e72:	4a15      	ldr	r2, [pc, #84]	; (ec8 <Lora_CMD_Func+0x35c>)
     e74:	6812      	ldr	r2, [r2, #0]
     e76:	429a      	cmp	r2, r3
     e78:	d800      	bhi.n	e7c <Lora_CMD_Func+0x310>
     e7a:	e757      	b.n	d2c <Lora_CMD_Func+0x1c0>
				NowStatus = Write_LoRa_TxBuffer_Index;
     e7c:	2205      	movs	r2, #5
     e7e:	4b10      	ldr	r3, [pc, #64]	; (ec0 <Lora_CMD_Func+0x354>)
     e80:	701a      	strb	r2, [r3, #0]
					LoRa_TxRx_Mode_Flag = SetTx;
     e82:	3a03      	subs	r2, #3
     e84:	4b21      	ldr	r3, [pc, #132]	; (f0c <Lora_CMD_Func+0x3a0>)
     e86:	701a      	strb	r2, [r3, #0]
				Rola_Delay_Count = 0;
     e88:	2200      	movs	r2, #0
     e8a:	4b27      	ldr	r3, [pc, #156]	; (f28 <Lora_CMD_Func+0x3bc>)
     e8c:	601a      	str	r2, [r3, #0]
				if(TEST_CHAR < 9)
     e8e:	4b28      	ldr	r3, [pc, #160]	; (f30 <Lora_CMD_Func+0x3c4>)
     e90:	781b      	ldrb	r3, [r3, #0]
     e92:	2b08      	cmp	r3, #8
     e94:	d810      	bhi.n	eb8 <Lora_CMD_Func+0x34c>
					TEST_CHAR++;
     e96:	3301      	adds	r3, #1
     e98:	4a25      	ldr	r2, [pc, #148]	; (f30 <Lora_CMD_Func+0x3c4>)
     e9a:	7013      	strb	r3, [r2, #0]
				MyLoRaTmp[Write_LoRa_TxBuffer_Index][7] = TEST_CHAR + 0x30;
     e9c:	4b24      	ldr	r3, [pc, #144]	; (f30 <Lora_CMD_Func+0x3c4>)
     e9e:	781b      	ldrb	r3, [r3, #0]
     ea0:	3330      	adds	r3, #48	; 0x30
     ea2:	226b      	movs	r2, #107	; 0x6b
     ea4:	4923      	ldr	r1, [pc, #140]	; (f34 <Lora_CMD_Func+0x3c8>)
     ea6:	548b      	strb	r3, [r1, r2]
     ea8:	e740      	b.n	d2c <Lora_CMD_Func+0x1c0>
				f_count = 0;
     eaa:	2200      	movs	r2, #0
     eac:	4b06      	ldr	r3, [pc, #24]	; (ec8 <Lora_CMD_Func+0x35c>)
     eae:	601a      	str	r2, [r3, #0]
				Rola_Delay_Count = 1;
     eb0:	3201      	adds	r2, #1
     eb2:	4b1d      	ldr	r3, [pc, #116]	; (f28 <Lora_CMD_Func+0x3bc>)
     eb4:	601a      	str	r2, [r3, #0]
     eb6:	e739      	b.n	d2c <Lora_CMD_Func+0x1c0>
					TEST_CHAR = 0;
     eb8:	2200      	movs	r2, #0
     eba:	4b1d      	ldr	r3, [pc, #116]	; (f30 <Lora_CMD_Func+0x3c4>)
     ebc:	701a      	strb	r2, [r3, #0]
     ebe:	e7ed      	b.n	e9c <Lora_CMD_Func+0x330>
     ec0:	20004030 	.word	0x20004030
     ec4:	00002a74 	.word	0x00002a74
     ec8:	200041f4 	.word	0x200041f4
     ecc:	200040a4 	.word	0x200040a4
     ed0:	2000421d 	.word	0x2000421d
     ed4:	200040a5 	.word	0x200040a5
     ed8:	20004078 	.word	0x20004078
     edc:	00001201 	.word	0x00001201
     ee0:	200041d4 	.word	0x200041d4
     ee4:	00001221 	.word	0x00001221
     ee8:	000012fd 	.word	0x000012fd
     eec:	200040b1 	.word	0x200040b1
     ef0:	000006bd 	.word	0x000006bd
     ef4:	00000b15 	.word	0x00000b15
     ef8:	200041d0 	.word	0x200041d0
     efc:	200040a0 	.word	0x200040a0
     f00:	00000b41 	.word	0x00000b41
     f04:	00000ae9 	.word	0x00000ae9
     f08:	00000abd 	.word	0x00000abd
     f0c:	200041d1 	.word	0x200041d1
     f10:	00000a85 	.word	0x00000a85
     f14:	2000421c 	.word	0x2000421c
     f18:	00000a59 	.word	0x00000a59
     f1c:	00000a2d 	.word	0x00000a2d
     f20:	20004074 	.word	0x20004074
     f24:	00000a01 	.word	0x00000a01
     f28:	200040ac 	.word	0x200040ac
     f2c:	00001388 	.word	0x00001388
     f30:	2000409c 	.word	0x2000409c
     f34:	20000000 	.word	0x20000000

00000f38 <tc_callback_to_to_period_100us>:



void tc_callback_to_to_period_100us(struct tc_module *const module_inst)
{
	if(f_count < 20000)
     f38:	4b04      	ldr	r3, [pc, #16]	; (f4c <tc_callback_to_to_period_100us+0x14>)
     f3a:	681b      	ldr	r3, [r3, #0]
     f3c:	4a04      	ldr	r2, [pc, #16]	; (f50 <tc_callback_to_to_period_100us+0x18>)
     f3e:	4293      	cmp	r3, r2
     f40:	d802      	bhi.n	f48 <tc_callback_to_to_period_100us+0x10>
	{
		f_count++;
     f42:	3301      	adds	r3, #1
     f44:	4a01      	ldr	r2, [pc, #4]	; (f4c <tc_callback_to_to_period_100us+0x14>)
     f46:	6013      	str	r3, [r2, #0]
	}
}
     f48:	4770      	bx	lr
     f4a:	46c0      	nop			; (mov r8, r8)
     f4c:	200041f4 	.word	0x200041f4
     f50:	00004e1f 	.word	0x00004e1f

00000f54 <configure_tc>:

//! [setup]
void configure_tc(void)
{
     f54:	b570      	push	{r4, r5, r6, lr}
     f56:	b08e      	sub	sp, #56	; 0x38
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
     f58:	ac01      	add	r4, sp, #4
     f5a:	2300      	movs	r3, #0
     f5c:	2200      	movs	r2, #0
     f5e:	70a3      	strb	r3, [r4, #2]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
     f60:	8123      	strh	r3, [r4, #8]
	config->run_in_standby             = false;
     f62:	2100      	movs	r1, #0
     f64:	7061      	strb	r1, [r4, #1]
#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	config->on_demand                  = false;
#endif
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
     f66:	72a2      	strb	r2, [r4, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
     f68:	72e2      	strb	r2, [r4, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
     f6a:	7322      	strb	r2, [r4, #12]
#ifdef 	FEATURE_TC_IO_CAPTURE
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
#endif

	config->count_direction            = TC_COUNT_DIRECTION_UP;
     f6c:	73a2      	strb	r2, [r4, #14]
	config->oneshot                    = false;
     f6e:	7362      	strb	r2, [r4, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
     f70:	7422      	strb	r2, [r4, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
     f72:	6163      	str	r3, [r4, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
     f74:	61a3      	str	r3, [r4, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
     f76:	7722      	strb	r2, [r4, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
     f78:	6223      	str	r3, [r4, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
     f7a:	6263      	str	r3, [r4, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
     f7c:	8523      	strh	r3, [r4, #40]	; 0x28
	//! [setup_config_defaults]
	tc_get_config_defaults(&config_tc);
	//! [setup_config_defaults]

	//! [setup_change_config]
	config_tc.clock_source    = GCLK_GENERATOR_1;
     f7e:	3301      	adds	r3, #1
     f80:	7023      	strb	r3, [r4, #0]
	config_tc.counter_size    = TC_COUNTER_SIZE_16BIT;
	config_tc.clock_prescaler  =TC_CLOCK_PRESCALER_DIV4;
     f82:	2380      	movs	r3, #128	; 0x80
     f84:	009b      	lsls	r3, r3, #2
     f86:	80a3      	strh	r3, [r4, #4]
	config_tc.wave_generation = TC_WAVE_GENERATION_MATCH_FREQ;
     f88:	3be1      	subs	r3, #225	; 0xe1
     f8a:	3bff      	subs	r3, #255	; 0xff
     f8c:	71a3      	strb	r3, [r4, #6]
	config_tc.counter_16_bit.compare_capture_channel[0] = 50;
     f8e:	3312      	adds	r3, #18
     f90:	8563      	strh	r3, [r4, #42]	; 0x2a
	config_tc.counter_16_bit.compare_capture_channel[1] = 25;
     f92:	3b19      	subs	r3, #25
     f94:	85a3      	strh	r3, [r4, #44]	; 0x2c
	//25 : 25us
	//! [setup_change_config_pwm]

	//! [setup_set_config]
	tc_init(&MyTimer01, TC1, &config_tc);
     f96:	4d0f      	ldr	r5, [pc, #60]	; (fd4 <configure_tc+0x80>)
     f98:	0022      	movs	r2, r4
     f9a:	490f      	ldr	r1, [pc, #60]	; (fd8 <configure_tc+0x84>)
     f9c:	0028      	movs	r0, r5
     f9e:	4e0f      	ldr	r6, [pc, #60]	; (fdc <configure_tc+0x88>)
     fa0:	47b0      	blx	r6
	tc_init(&MyTimer02, TC2, &config_tc);
     fa2:	0022      	movs	r2, r4
     fa4:	490e      	ldr	r1, [pc, #56]	; (fe0 <configure_tc+0x8c>)
     fa6:	480f      	ldr	r0, [pc, #60]	; (fe4 <configure_tc+0x90>)
     fa8:	47b0      	blx	r6
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     faa:	682a      	ldr	r2, [r5, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     fac:	7bd3      	ldrb	r3, [r2, #15]

	while (tc_is_syncing(module_inst)) {
     fae:	b25b      	sxtb	r3, r3
     fb0:	2b00      	cmp	r3, #0
     fb2:	dbfb      	blt.n	fac <configure_tc+0x58>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
     fb4:	8813      	ldrh	r3, [r2, #0]
     fb6:	2102      	movs	r1, #2
     fb8:	430b      	orrs	r3, r1
     fba:	8013      	strh	r3, [r2, #0]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     fbc:	4b09      	ldr	r3, [pc, #36]	; (fe4 <configure_tc+0x90>)
     fbe:	681a      	ldr	r2, [r3, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     fc0:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
     fc2:	b25b      	sxtb	r3, r3
     fc4:	2b00      	cmp	r3, #0
     fc6:	dbfb      	blt.n	fc0 <configure_tc+0x6c>
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
     fc8:	8813      	ldrh	r3, [r2, #0]
     fca:	2102      	movs	r1, #2
     fcc:	430b      	orrs	r3, r1
     fce:	8013      	strh	r3, [r2, #0]
	
	tc_enable(&MyTimer01);
	tc_enable(&MyTimer02);
	//! [setup_enable]
	
}
     fd0:	b00e      	add	sp, #56	; 0x38
     fd2:	bd70      	pop	{r4, r5, r6, pc}
     fd4:	200041b4 	.word	0x200041b4
     fd8:	42002400 	.word	0x42002400
     fdc:	00000409 	.word	0x00000409
     fe0:	42002800 	.word	0x42002800
     fe4:	20004058 	.word	0x20004058

00000fe8 <configure_tc_callbacks>:
//! [setup]
void configure_tc_callbacks(void)
{
     fe8:	b510      	push	{r4, lr}
	tc_register_callback(&MyTimer02, tc_callback_to_to_period_100us, TC_CALLBACK_CC_CHANNEL1);
     fea:	4c0c      	ldr	r4, [pc, #48]	; (101c <configure_tc_callbacks+0x34>)
     fec:	2203      	movs	r2, #3
     fee:	490c      	ldr	r1, [pc, #48]	; (1020 <configure_tc_callbacks+0x38>)
     ff0:	0020      	movs	r0, r4
     ff2:	4b0c      	ldr	r3, [pc, #48]	; (1024 <configure_tc_callbacks+0x3c>)
     ff4:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
     ff6:	6820      	ldr	r0, [r4, #0]
     ff8:	4b0b      	ldr	r3, [pc, #44]	; (1028 <configure_tc_callbacks+0x40>)
     ffa:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
     ffc:	4b0b      	ldr	r3, [pc, #44]	; (102c <configure_tc_callbacks+0x44>)
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     ffe:	5c1b      	ldrb	r3, [r3, r0]
    1000:	221f      	movs	r2, #31
    1002:	401a      	ands	r2, r3
    1004:	2301      	movs	r3, #1
    1006:	4093      	lsls	r3, r2
    1008:	4a09      	ldr	r2, [pc, #36]	; (1030 <configure_tc_callbacks+0x48>)
    100a:	6013      	str	r3, [r2, #0]
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->enable_callback_mask |= TC_INTFLAG_MC(2);
    100c:	7e63      	ldrb	r3, [r4, #25]
    100e:	2220      	movs	r2, #32
    1010:	4313      	orrs	r3, r2
    1012:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(2);
    1014:	6823      	ldr	r3, [r4, #0]
    1016:	2220      	movs	r2, #32
    1018:	735a      	strb	r2, [r3, #13]
	
	tc_enable_callback(&MyTimer02, TC_CALLBACK_CC_CHANNEL1);
}
    101a:	bd10      	pop	{r4, pc}
    101c:	20004058 	.word	0x20004058
    1020:	00000f39 	.word	0x00000f39
    1024:	000002b5 	.word	0x000002b5
    1028:	000003cd 	.word	0x000003cd
    102c:	00002c1c 	.word	0x00002c1c
    1030:	e000e100 	.word	0xe000e100

00001034 <timer_configure>:

void timer_configure(void)
{
    1034:	b510      	push	{r4, lr}
	configure_tc();
    1036:	4b02      	ldr	r3, [pc, #8]	; (1040 <timer_configure+0xc>)
    1038:	4798      	blx	r3
	configure_tc_callbacks();
    103a:	4b02      	ldr	r3, [pc, #8]	; (1044 <timer_configure+0x10>)
    103c:	4798      	blx	r3
    103e:	bd10      	pop	{r4, pc}
    1040:	00000f55 	.word	0x00000f55
    1044:	00000fe9 	.word	0x00000fe9

00001048 <Uart_Form_SX1272_callback>:
void Uart_Form_SX1272_callback(struct usart_module *const usart_module)
{
	//usart_read_buffer_job(&MyUart03, (uint8_t *)rx_buffer, MAX_RX_BUFFER_LENGTH);
	//usart_write_buffer_job(&MyUart03, (uint8_t *)rx_buffer, MAX_RX_BUFFER_LENGTH);
	//uTXByte(&MyUart01, rx_buffer[0]);
	if(MyBufferCount <= UserRxCountMax)
    1048:	4b06      	ldr	r3, [pc, #24]	; (1064 <Uart_Form_SX1272_callback+0x1c>)
    104a:	781b      	ldrb	r3, [r3, #0]
    104c:	4a06      	ldr	r2, [pc, #24]	; (1068 <Uart_Form_SX1272_callback+0x20>)
    104e:	7812      	ldrb	r2, [r2, #0]
    1050:	429a      	cmp	r2, r3
    1052:	d306      	bcc.n	1062 <Uart_Form_SX1272_callback+0x1a>
	{
		MyBuffer[MyBufferCount] = rx_buffer[0];
    1054:	4a05      	ldr	r2, [pc, #20]	; (106c <Uart_Form_SX1272_callback+0x24>)
    1056:	7811      	ldrb	r1, [r2, #0]
    1058:	4a05      	ldr	r2, [pc, #20]	; (1070 <Uart_Form_SX1272_callback+0x28>)
    105a:	54d1      	strb	r1, [r2, r3]
		MyBufferCount++;	
    105c:	3301      	adds	r3, #1
    105e:	4a01      	ldr	r2, [pc, #4]	; (1064 <Uart_Form_SX1272_callback+0x1c>)
    1060:	7013      	strb	r3, [r2, #0]
	}
	
	//uTXByte(&MyUart01, (MyBufferCount + 0x30));
	//uart_send_ascii_byte(&MyUart01, rx_buffer[0]);
	//uTXByte(&MyUart01, 0x0d);
}
    1062:	4770      	bx	lr
    1064:	200040a4 	.word	0x200040a4
    1068:	2000421d 	.word	0x2000421d
    106c:	200040b0 	.word	0x200040b0
    1070:	200041d4 	.word	0x200041d4

00001074 <configure_usart>:
}
//! [callback_funcs]

//! [setup]
void configure_usart(void)
{
    1074:	b530      	push	{r4, r5, lr}
    1076:	b08d      	sub	sp, #52	; 0x34
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    1078:	2380      	movs	r3, #128	; 0x80
    107a:	05db      	lsls	r3, r3, #23
    107c:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    107e:	2300      	movs	r3, #0
    1080:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    1082:	22ff      	movs	r2, #255	; 0xff
    1084:	4669      	mov	r1, sp
    1086:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    1088:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    108a:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
	config->receiver_enable  = true;
    108c:	2201      	movs	r2, #1
    108e:	750a      	strb	r2, [r1, #20]
	config->transmitter_enable = true;
    1090:	754a      	strb	r2, [r1, #21]
	config->clock_polarity_inverted = false;
    1092:	758b      	strb	r3, [r1, #22]
	config->use_external_clock = false;
    1094:	75cb      	strb	r3, [r1, #23]
	config->ext_clock_freq   = 0;
    1096:	9306      	str	r3, [sp, #24]
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    1098:	770b      	strb	r3, [r1, #28]
	config->generator_source = GCLK_GENERATOR_0;
    109a:	774b      	strb	r3, [r1, #29]
	//! [setup_config_defaults]
	usart_get_config_defaults(&config_usart);
	//! [setup_config_defaults]

	//! [setup_change_config]
	config_usart.baudrate    = 115200;
    109c:	23e1      	movs	r3, #225	; 0xe1
    109e:	025b      	lsls	r3, r3, #9
    10a0:	9304      	str	r3, [sp, #16]
	config_usart.mux_setting = USART_RX_3_TX_2_XCK_3;
    10a2:	23c4      	movs	r3, #196	; 0xc4
    10a4:	039b      	lsls	r3, r3, #14
    10a6:	9303      	str	r3, [sp, #12]
	config_usart.pinmux_pad0 = PINMUX_UNUSED;
    10a8:	2301      	movs	r3, #1
    10aa:	425b      	negs	r3, r3
    10ac:	9308      	str	r3, [sp, #32]
	config_usart.pinmux_pad1 = PINMUX_UNUSED;
    10ae:	9309      	str	r3, [sp, #36]	; 0x24
	config_usart.pinmux_pad2 = PINMUX_PA24C_SERCOM3_PAD2;
    10b0:	4b3a      	ldr	r3, [pc, #232]	; (119c <configure_usart+0x128>)
    10b2:	930a      	str	r3, [sp, #40]	; 0x28
	config_usart.pinmux_pad3 = PINMUX_PA25C_SERCOM3_PAD3;
    10b4:	4b3a      	ldr	r3, [pc, #232]	; (11a0 <configure_usart+0x12c>)
    10b6:	930b      	str	r3, [sp, #44]	; 0x2c
	//! [setup_change_config]

	//! [setup_set_config]
	while (usart_init(&MyUart01,
    10b8:	4d3a      	ldr	r5, [pc, #232]	; (11a4 <configure_usart+0x130>)
    10ba:	4c3b      	ldr	r4, [pc, #236]	; (11a8 <configure_usart+0x134>)
    10bc:	466a      	mov	r2, sp
    10be:	493b      	ldr	r1, [pc, #236]	; (11ac <configure_usart+0x138>)
    10c0:	0028      	movs	r0, r5
    10c2:	47a0      	blx	r4
    10c4:	2800      	cmp	r0, #0
    10c6:	d1f9      	bne.n	10bc <configure_usart+0x48>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    10c8:	4d36      	ldr	r5, [pc, #216]	; (11a4 <configure_usart+0x130>)
    10ca:	682c      	ldr	r4, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    10cc:	0020      	movs	r0, r4
    10ce:	4b38      	ldr	r3, [pc, #224]	; (11b0 <configure_usart+0x13c>)
    10d0:	4798      	blx	r3
    10d2:	231f      	movs	r3, #31
    10d4:	4018      	ands	r0, r3
    10d6:	3b1e      	subs	r3, #30
    10d8:	4083      	lsls	r3, r0
    10da:	4a36      	ldr	r2, [pc, #216]	; (11b4 <configure_usart+0x140>)
    10dc:	6013      	str	r3, [r2, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    10de:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
    10e0:	8a13      	ldrh	r3, [r2, #16]
	while (usart_is_syncing(module)) {
    10e2:	b21b      	sxth	r3, r3
    10e4:	2b00      	cmp	r3, #0
    10e6:	dbfb      	blt.n	10e0 <configure_usart+0x6c>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    10e8:	6823      	ldr	r3, [r4, #0]
    10ea:	2202      	movs	r2, #2
    10ec:	4313      	orrs	r3, r2
    10ee:	6023      	str	r3, [r4, #0]
	//! [setup_enable]
	usart_enable(&MyUart01);
	//! [setup_enable]

	//! [setup_change_config]
	config_usart.baudrate    = 9600;
    10f0:	2396      	movs	r3, #150	; 0x96
    10f2:	019b      	lsls	r3, r3, #6
    10f4:	9304      	str	r3, [sp, #16]
	config_usart.mux_setting = USART_RX_3_TX_2_XCK_3;
    10f6:	23c4      	movs	r3, #196	; 0xc4
    10f8:	039b      	lsls	r3, r3, #14
    10fa:	9303      	str	r3, [sp, #12]
	config_usart.pinmux_pad0 = PINMUX_UNUSED;
    10fc:	2301      	movs	r3, #1
    10fe:	425b      	negs	r3, r3
    1100:	9308      	str	r3, [sp, #32]
	config_usart.pinmux_pad1 = PINMUX_UNUSED;
    1102:	9309      	str	r3, [sp, #36]	; 0x24
	config_usart.pinmux_pad2 = PINMUX_PA18C_SERCOM1_PAD2;
    1104:	4b2c      	ldr	r3, [pc, #176]	; (11b8 <configure_usart+0x144>)
    1106:	930a      	str	r3, [sp, #40]	; 0x28
	config_usart.pinmux_pad3 = PINMUX_PA19C_SERCOM1_PAD3;
    1108:	4b2c      	ldr	r3, [pc, #176]	; (11bc <configure_usart+0x148>)
    110a:	930b      	str	r3, [sp, #44]	; 0x2c
	//! [setup_change_config]

	//! [setup_set_config]
	while (usart_init(&MyUart02,
    110c:	4d2c      	ldr	r5, [pc, #176]	; (11c0 <configure_usart+0x14c>)
    110e:	4c26      	ldr	r4, [pc, #152]	; (11a8 <configure_usart+0x134>)
    1110:	466a      	mov	r2, sp
    1112:	492c      	ldr	r1, [pc, #176]	; (11c4 <configure_usart+0x150>)
    1114:	0028      	movs	r0, r5
    1116:	47a0      	blx	r4
    1118:	2800      	cmp	r0, #0
    111a:	d1f9      	bne.n	1110 <configure_usart+0x9c>
	SercomUsart *const usart_hw = &(module->hw->USART);
    111c:	4d28      	ldr	r5, [pc, #160]	; (11c0 <configure_usart+0x14c>)
    111e:	682c      	ldr	r4, [r5, #0]
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    1120:	0020      	movs	r0, r4
    1122:	4b23      	ldr	r3, [pc, #140]	; (11b0 <configure_usart+0x13c>)
    1124:	4798      	blx	r3
    1126:	231f      	movs	r3, #31
    1128:	4018      	ands	r0, r3
    112a:	3b1e      	subs	r3, #30
    112c:	4083      	lsls	r3, r0
    112e:	4a21      	ldr	r2, [pc, #132]	; (11b4 <configure_usart+0x140>)
    1130:	6013      	str	r3, [r2, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    1132:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
    1134:	8a13      	ldrh	r3, [r2, #16]
	while (usart_is_syncing(module)) {
    1136:	b21b      	sxth	r3, r3
    1138:	2b00      	cmp	r3, #0
    113a:	dbfb      	blt.n	1134 <configure_usart+0xc0>
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    113c:	6823      	ldr	r3, [r4, #0]
    113e:	2202      	movs	r2, #2
    1140:	4313      	orrs	r3, r2
    1142:	6023      	str	r3, [r4, #0]
	//! [setup_enable]
	usart_enable(&MyUart02);
	//! [setup_enable]
	
	//! [setup_change_config]
	config_usart.baudrate    = 115200;
    1144:	23e1      	movs	r3, #225	; 0xe1
    1146:	025b      	lsls	r3, r3, #9
    1148:	9304      	str	r3, [sp, #16]
	config_usart.mux_setting = USART_RX_3_TX_2_XCK_3;
    114a:	23c4      	movs	r3, #196	; 0xc4
    114c:	039b      	lsls	r3, r3, #14
    114e:	9303      	str	r3, [sp, #12]
	config_usart.pinmux_pad0 = PINMUX_UNUSED;
    1150:	2301      	movs	r3, #1
    1152:	425b      	negs	r3, r3
    1154:	9308      	str	r3, [sp, #32]
	config_usart.pinmux_pad1 = PINMUX_UNUSED;
    1156:	9309      	str	r3, [sp, #36]	; 0x24
	config_usart.pinmux_pad2 = PINMUX_PA14C_SERCOM2_PAD2;
    1158:	4b1b      	ldr	r3, [pc, #108]	; (11c8 <configure_usart+0x154>)
    115a:	930a      	str	r3, [sp, #40]	; 0x28
	config_usart.pinmux_pad3 = PINMUX_PA15C_SERCOM2_PAD3;
    115c:	4b1b      	ldr	r3, [pc, #108]	; (11cc <configure_usart+0x158>)
    115e:	930b      	str	r3, [sp, #44]	; 0x2c
	//! [setup_change_config]

	//! [setup_set_config]
	while (usart_init(&MyUart03,
    1160:	4d1b      	ldr	r5, [pc, #108]	; (11d0 <configure_usart+0x15c>)
    1162:	4c11      	ldr	r4, [pc, #68]	; (11a8 <configure_usart+0x134>)
    1164:	466a      	mov	r2, sp
    1166:	491b      	ldr	r1, [pc, #108]	; (11d4 <configure_usart+0x160>)
    1168:	0028      	movs	r0, r5
    116a:	47a0      	blx	r4
    116c:	2800      	cmp	r0, #0
    116e:	d1f9      	bne.n	1164 <configure_usart+0xf0>
	SercomUsart *const usart_hw = &(module->hw->USART);
    1170:	4d17      	ldr	r5, [pc, #92]	; (11d0 <configure_usart+0x15c>)
    1172:	682c      	ldr	r4, [r5, #0]
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    1174:	0020      	movs	r0, r4
    1176:	4b0e      	ldr	r3, [pc, #56]	; (11b0 <configure_usart+0x13c>)
    1178:	4798      	blx	r3
    117a:	231f      	movs	r3, #31
    117c:	4018      	ands	r0, r3
    117e:	3b1e      	subs	r3, #30
    1180:	4083      	lsls	r3, r0
    1182:	4a0c      	ldr	r2, [pc, #48]	; (11b4 <configure_usart+0x140>)
    1184:	6013      	str	r3, [r2, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    1186:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
    1188:	8a13      	ldrh	r3, [r2, #16]
	while (usart_is_syncing(module)) {
    118a:	b21b      	sxth	r3, r3
    118c:	2b00      	cmp	r3, #0
    118e:	dbfb      	blt.n	1188 <configure_usart+0x114>
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    1190:	6823      	ldr	r3, [r4, #0]
    1192:	2202      	movs	r2, #2
    1194:	4313      	orrs	r3, r2
    1196:	6023      	str	r3, [r4, #0]

	//! [setup_enable]
	usart_enable(&MyUart04);
	//! [setup_enable]
	*/
}
    1198:	b00d      	add	sp, #52	; 0x34
    119a:	bd30      	pop	{r4, r5, pc}
    119c:	00180002 	.word	0x00180002
    11a0:	00190002 	.word	0x00190002
    11a4:	20004078 	.word	0x20004078
    11a8:	000018c9 	.word	0x000018c9
    11ac:	42001400 	.word	0x42001400
    11b0:	00001839 	.word	0x00001839
    11b4:	e000e100 	.word	0xe000e100
    11b8:	00120002 	.word	0x00120002
    11bc:	00130002 	.word	0x00130002
    11c0:	20004034 	.word	0x20004034
    11c4:	42000c00 	.word	0x42000c00
    11c8:	000e0002 	.word	0x000e0002
    11cc:	000f0002 	.word	0x000f0002
    11d0:	200041f8 	.word	0x200041f8
    11d4:	42001000 	.word	0x42001000

000011d8 <configure_usart_callbacks>:

void configure_usart_callbacks(void)
{
    11d8:	b510      	push	{r4, lr}
//			usart_read_callback, USART_CALLBACK_BUFFER_RECEIVED);
	
		
//	usart_register_callback(&MyUart03,
//			usart_write_callback, USART_CALLBACK_BUFFER_TRANSMITTED);
	usart_register_callback(&MyUart03,
    11da:	4c06      	ldr	r4, [pc, #24]	; (11f4 <configure_usart_callbacks+0x1c>)
    11dc:	2201      	movs	r2, #1
    11de:	4906      	ldr	r1, [pc, #24]	; (11f8 <configure_usart_callbacks+0x20>)
    11e0:	0020      	movs	r0, r4
    11e2:	4b06      	ldr	r3, [pc, #24]	; (11fc <configure_usart_callbacks+0x24>)
    11e4:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
    11e6:	2221      	movs	r2, #33	; 0x21
    11e8:	5ca3      	ldrb	r3, [r4, r2]
    11ea:	2102      	movs	r1, #2
    11ec:	430b      	orrs	r3, r1
    11ee:	54a3      	strb	r3, [r4, r2]
	
	
//	usart_enable_callback(&MyUart03, USART_CALLBACK_BUFFER_TRANSMITTED);
	usart_enable_callback(&MyUart03, USART_CALLBACK_BUFFER_RECEIVED);
	//! [setup_enable_callbacks]
}
    11f0:	bd10      	pop	{r4, pc}
    11f2:	46c0      	nop			; (mov r8, r8)
    11f4:	200041f8 	.word	0x200041f8
    11f8:	00001049 	.word	0x00001049
    11fc:	00001c4d 	.word	0x00001c4d

00001200 <uTXByte>:
	uTXByte(usart_module, hex_to_ascii(tmp8.HL.L));
}


void uTXByte(struct usart_module *const usart_module, uint8_t tmp_data)
{
    1200:	b510      	push	{r4, lr}
	usart_write_wait(usart_module, tmp_data);
    1202:	b289      	uxth	r1, r1
    1204:	4b01      	ldr	r3, [pc, #4]	; (120c <uTXByte+0xc>)
    1206:	4798      	blx	r3
}
    1208:	bd10      	pop	{r4, pc}
    120a:	46c0      	nop			; (mov r8, r8)
    120c:	00001b1d 	.word	0x00001b1d

00001210 <hex_to_ascii>:

unsigned char hex_to_ascii(unsigned char tmp)
{
	if(tmp > 9)
    1210:	2809      	cmp	r0, #9
    1212:	d802      	bhi.n	121a <hex_to_ascii+0xa>
	{
		return (tmp + 0x37);
	}
	else
	{
		return (tmp + 0x30);
    1214:	3030      	adds	r0, #48	; 0x30
    1216:	b2c0      	uxtb	r0, r0
	}
}
    1218:	4770      	bx	lr
		return (tmp + 0x37);
    121a:	3037      	adds	r0, #55	; 0x37
    121c:	b2c0      	uxtb	r0, r0
    121e:	e7fb      	b.n	1218 <hex_to_ascii+0x8>

00001220 <uart_send_ascii_byte>:
{
    1220:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1222:	0005      	movs	r5, r0
    1224:	000c      	movs	r4, r1
	uTXByte(usart_module, hex_to_ascii(tmp8.HL.H));
    1226:	0908      	lsrs	r0, r1, #4
    1228:	4f06      	ldr	r7, [pc, #24]	; (1244 <uart_send_ascii_byte+0x24>)
    122a:	47b8      	blx	r7
	usart_write_wait(usart_module, tmp_data);
    122c:	b281      	uxth	r1, r0
    122e:	0028      	movs	r0, r5
    1230:	4e05      	ldr	r6, [pc, #20]	; (1248 <uart_send_ascii_byte+0x28>)
    1232:	47b0      	blx	r6
	uTXByte(usart_module, hex_to_ascii(tmp8.HL.L));
    1234:	0720      	lsls	r0, r4, #28
    1236:	0f00      	lsrs	r0, r0, #28
    1238:	47b8      	blx	r7
	usart_write_wait(usart_module, tmp_data);
    123a:	b281      	uxth	r1, r0
    123c:	0028      	movs	r0, r5
    123e:	47b0      	blx	r6
}
    1240:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1242:	46c0      	nop			; (mov r8, r8)
    1244:	00001211 	.word	0x00001211
    1248:	00001b1d 	.word	0x00001b1d

0000124c <hex_to_bcd>:



unsigned int hex_to_bcd(unsigned int tmp)
{
    124c:	b5f0      	push	{r4, r5, r6, r7, lr}
    124e:	46ce      	mov	lr, r9
    1250:	b500      	push	{lr}
    1252:	b082      	sub	sp, #8
    1254:	0006      	movs	r6, r0
	UINT16u_t	tmp16;
	UINT8u_t	tmp8;

	tmp8.HL.H = tmp / 1000;
    1256:	4b17      	ldr	r3, [pc, #92]	; (12b4 <hex_to_bcd+0x68>)
    1258:	4699      	mov	r9, r3
    125a:	21fa      	movs	r1, #250	; 0xfa
    125c:	0089      	lsls	r1, r1, #2
    125e:	4798      	blx	r3
    1260:	270f      	movs	r7, #15
    1262:	0104      	lsls	r4, r0, #4
	tmp8.HL.L = (tmp % 1000) / 100;
    1264:	4d14      	ldr	r5, [pc, #80]	; (12b8 <hex_to_bcd+0x6c>)
    1266:	21fa      	movs	r1, #250	; 0xfa
    1268:	0089      	lsls	r1, r1, #2
    126a:	0030      	movs	r0, r6
    126c:	47a8      	blx	r5
    126e:	000b      	movs	r3, r1
    1270:	2164      	movs	r1, #100	; 0x64
    1272:	9301      	str	r3, [sp, #4]
    1274:	0018      	movs	r0, r3
    1276:	47c8      	blx	r9
    1278:	4038      	ands	r0, r7
    127a:	4304      	orrs	r4, r0
	tmp16.byte[1] = tmp8.byte;
    127c:	b2e6      	uxtb	r6, r4
    127e:	0236      	lsls	r6, r6, #8
	
	tmp8.HL.H = ((tmp % 1000) % 100 ) / 10;
    1280:	2164      	movs	r1, #100	; 0x64
    1282:	9801      	ldr	r0, [sp, #4]
    1284:	47a8      	blx	r5
    1286:	000b      	movs	r3, r1
    1288:	210a      	movs	r1, #10
    128a:	9301      	str	r3, [sp, #4]
    128c:	0018      	movs	r0, r3
    128e:	47c8      	blx	r9
    1290:	0100      	lsls	r0, r0, #4
    1292:	403c      	ands	r4, r7
    1294:	4304      	orrs	r4, r0
	tmp8.HL.L = ((tmp % 1000) % 100 ) % 10;
    1296:	210a      	movs	r1, #10
    1298:	9801      	ldr	r0, [sp, #4]
    129a:	47a8      	blx	r5
    129c:	0038      	movs	r0, r7
    129e:	4008      	ands	r0, r1
    12a0:	230f      	movs	r3, #15
    12a2:	439c      	bics	r4, r3
    12a4:	4320      	orrs	r0, r4
	tmp16.byte[0] = tmp8.byte;
    12a6:	b2c0      	uxtb	r0, r0
	return tmp16.word;
    12a8:	4330      	orrs	r0, r6
    12aa:	b002      	add	sp, #8
    12ac:	bc04      	pop	{r2}
    12ae:	4691      	mov	r9, r2
    12b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    12b2:	46c0      	nop			; (mov r8, r8)
    12b4:	000026d5 	.word	0x000026d5
    12b8:	000027e1 	.word	0x000027e1

000012bc <delay_init>:
    12bc:	b570      	push	{r4, r5, r6, lr}
    12be:	2000      	movs	r0, #0
    12c0:	4b08      	ldr	r3, [pc, #32]	; (12e4 <delay_init+0x28>)
    12c2:	4798      	blx	r3
    12c4:	0005      	movs	r5, r0
    12c6:	4c08      	ldr	r4, [pc, #32]	; (12e8 <delay_init+0x2c>)
    12c8:	21fa      	movs	r1, #250	; 0xfa
    12ca:	0089      	lsls	r1, r1, #2
    12cc:	47a0      	blx	r4
    12ce:	4b07      	ldr	r3, [pc, #28]	; (12ec <delay_init+0x30>)
    12d0:	6018      	str	r0, [r3, #0]
    12d2:	4907      	ldr	r1, [pc, #28]	; (12f0 <delay_init+0x34>)
    12d4:	0028      	movs	r0, r5
    12d6:	47a0      	blx	r4
    12d8:	4b06      	ldr	r3, [pc, #24]	; (12f4 <delay_init+0x38>)
    12da:	6018      	str	r0, [r3, #0]
    12dc:	2205      	movs	r2, #5
    12de:	4b06      	ldr	r3, [pc, #24]	; (12f8 <delay_init+0x3c>)
    12e0:	601a      	str	r2, [r3, #0]
    12e2:	bd70      	pop	{r4, r5, r6, pc}
    12e4:	000020c9 	.word	0x000020c9
    12e8:	000026d5 	.word	0x000026d5
    12ec:	20000150 	.word	0x20000150
    12f0:	000f4240 	.word	0x000f4240
    12f4:	20000154 	.word	0x20000154
    12f8:	e000e010 	.word	0xe000e010

000012fc <delay_cycles_us>:
    12fc:	b530      	push	{r4, r5, lr}
    12fe:	4b08      	ldr	r3, [pc, #32]	; (1320 <delay_cycles_us+0x24>)
    1300:	681c      	ldr	r4, [r3, #0]
    1302:	4a08      	ldr	r2, [pc, #32]	; (1324 <delay_cycles_us+0x28>)
    1304:	2500      	movs	r5, #0
    1306:	2180      	movs	r1, #128	; 0x80
    1308:	0249      	lsls	r1, r1, #9
    130a:	3801      	subs	r0, #1
    130c:	d307      	bcc.n	131e <delay_cycles_us+0x22>
    130e:	2c00      	cmp	r4, #0
    1310:	d0fb      	beq.n	130a <delay_cycles_us+0xe>
    1312:	6054      	str	r4, [r2, #4]
    1314:	6095      	str	r5, [r2, #8]
    1316:	6813      	ldr	r3, [r2, #0]
    1318:	420b      	tst	r3, r1
    131a:	d0fc      	beq.n	1316 <delay_cycles_us+0x1a>
    131c:	e7f5      	b.n	130a <delay_cycles_us+0xe>
    131e:	bd30      	pop	{r4, r5, pc}
    1320:	20000154 	.word	0x20000154
    1324:	e000e010 	.word	0xe000e010

00001328 <delay_cycles_ms>:
    1328:	b530      	push	{r4, r5, lr}
    132a:	4b08      	ldr	r3, [pc, #32]	; (134c <delay_cycles_ms+0x24>)
    132c:	681c      	ldr	r4, [r3, #0]
    132e:	4a08      	ldr	r2, [pc, #32]	; (1350 <delay_cycles_ms+0x28>)
    1330:	2500      	movs	r5, #0
    1332:	2180      	movs	r1, #128	; 0x80
    1334:	0249      	lsls	r1, r1, #9
    1336:	3801      	subs	r0, #1
    1338:	d307      	bcc.n	134a <delay_cycles_ms+0x22>
    133a:	2c00      	cmp	r4, #0
    133c:	d0fb      	beq.n	1336 <delay_cycles_ms+0xe>
    133e:	6054      	str	r4, [r2, #4]
    1340:	6095      	str	r5, [r2, #8]
    1342:	6813      	ldr	r3, [r2, #0]
    1344:	420b      	tst	r3, r1
    1346:	d0fc      	beq.n	1342 <delay_cycles_ms+0x1a>
    1348:	e7f5      	b.n	1336 <delay_cycles_ms+0xe>
    134a:	bd30      	pop	{r4, r5, pc}
    134c:	20000150 	.word	0x20000150
    1350:	e000e010 	.word	0xe000e010

00001354 <cpu_irq_enter_critical>:
    1354:	4b0c      	ldr	r3, [pc, #48]	; (1388 <cpu_irq_enter_critical+0x34>)
    1356:	681b      	ldr	r3, [r3, #0]
    1358:	2b00      	cmp	r3, #0
    135a:	d106      	bne.n	136a <cpu_irq_enter_critical+0x16>
    135c:	f3ef 8310 	mrs	r3, PRIMASK
    1360:	2b00      	cmp	r3, #0
    1362:	d007      	beq.n	1374 <cpu_irq_enter_critical+0x20>
    1364:	2200      	movs	r2, #0
    1366:	4b09      	ldr	r3, [pc, #36]	; (138c <cpu_irq_enter_critical+0x38>)
    1368:	701a      	strb	r2, [r3, #0]
    136a:	4a07      	ldr	r2, [pc, #28]	; (1388 <cpu_irq_enter_critical+0x34>)
    136c:	6813      	ldr	r3, [r2, #0]
    136e:	3301      	adds	r3, #1
    1370:	6013      	str	r3, [r2, #0]
    1372:	4770      	bx	lr
    1374:	b672      	cpsid	i
    1376:	f3bf 8f5f 	dmb	sy
    137a:	2200      	movs	r2, #0
    137c:	4b04      	ldr	r3, [pc, #16]	; (1390 <cpu_irq_enter_critical+0x3c>)
    137e:	701a      	strb	r2, [r3, #0]
    1380:	3201      	adds	r2, #1
    1382:	4b02      	ldr	r3, [pc, #8]	; (138c <cpu_irq_enter_critical+0x38>)
    1384:	701a      	strb	r2, [r3, #0]
    1386:	e7f0      	b.n	136a <cpu_irq_enter_critical+0x16>
    1388:	20000178 	.word	0x20000178
    138c:	2000017c 	.word	0x2000017c
    1390:	20000158 	.word	0x20000158

00001394 <cpu_irq_leave_critical>:
    1394:	4b08      	ldr	r3, [pc, #32]	; (13b8 <cpu_irq_leave_critical+0x24>)
    1396:	681a      	ldr	r2, [r3, #0]
    1398:	3a01      	subs	r2, #1
    139a:	601a      	str	r2, [r3, #0]
    139c:	681b      	ldr	r3, [r3, #0]
    139e:	2b00      	cmp	r3, #0
    13a0:	d109      	bne.n	13b6 <cpu_irq_leave_critical+0x22>
    13a2:	4b06      	ldr	r3, [pc, #24]	; (13bc <cpu_irq_leave_critical+0x28>)
    13a4:	781b      	ldrb	r3, [r3, #0]
    13a6:	2b00      	cmp	r3, #0
    13a8:	d005      	beq.n	13b6 <cpu_irq_leave_critical+0x22>
    13aa:	2201      	movs	r2, #1
    13ac:	4b04      	ldr	r3, [pc, #16]	; (13c0 <cpu_irq_leave_critical+0x2c>)
    13ae:	701a      	strb	r2, [r3, #0]
    13b0:	f3bf 8f5f 	dmb	sy
    13b4:	b662      	cpsie	i
    13b6:	4770      	bx	lr
    13b8:	20000178 	.word	0x20000178
    13bc:	2000017c 	.word	0x2000017c
    13c0:	20000158 	.word	0x20000158

000013c4 <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
    13c4:	b5f0      	push	{r4, r5, r6, r7, lr}
    13c6:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    13c8:	ac01      	add	r4, sp, #4
    13ca:	2301      	movs	r3, #1
    13cc:	7063      	strb	r3, [r4, #1]
	config->powersave  = false;
    13ce:	2700      	movs	r7, #0
    13d0:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
	
	/* Configure LEDs as outputs, turn them off */
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    13d2:	7023      	strb	r3, [r4, #0]
	//	RGB LED PIN DEFINE
	port_pin_set_config(PIN_PA23, &pin_conf);
    13d4:	0021      	movs	r1, r4
    13d6:	2017      	movs	r0, #23
    13d8:	4e1f      	ldr	r6, [pc, #124]	; (1458 <system_board_init+0x94>)
    13da:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    13dc:	4d1f      	ldr	r5, [pc, #124]	; (145c <system_board_init+0x98>)
    13de:	2380      	movs	r3, #128	; 0x80
    13e0:	041b      	lsls	r3, r3, #16
    13e2:	61ab      	str	r3, [r5, #24]
	port_pin_set_output_level(PIN_PA23, true);
	port_pin_set_config(PIN_PA27, &pin_conf);
    13e4:	0021      	movs	r1, r4
    13e6:	201b      	movs	r0, #27
    13e8:	47b0      	blx	r6
    13ea:	2380      	movs	r3, #128	; 0x80
    13ec:	051b      	lsls	r3, r3, #20
    13ee:	61ab      	str	r3, [r5, #24]
	port_pin_set_output_level(PIN_PA27, true);
	port_pin_set_config(PIN_PA28, &pin_conf);
    13f0:	0021      	movs	r1, r4
    13f2:	201c      	movs	r0, #28
    13f4:	47b0      	blx	r6
    13f6:	2380      	movs	r3, #128	; 0x80
    13f8:	055b      	lsls	r3, r3, #21
    13fa:	61ab      	str	r3, [r5, #24]
	port_pin_set_output_level(PIN_PA28, true);


	//	LCM PIN DEFINE	
	port_pin_set_config(PIN_PA02, &pin_conf);
    13fc:	0021      	movs	r1, r4
    13fe:	2002      	movs	r0, #2
    1400:	47b0      	blx	r6
	} else {
		port_base->OUTCLR.reg = pin_mask;
    1402:	2304      	movs	r3, #4
    1404:	616b      	str	r3, [r5, #20]
	port_pin_set_output_level(PIN_PA02, false);
	port_pin_set_config(PIN_PA03, &pin_conf);
    1406:	0021      	movs	r1, r4
    1408:	2003      	movs	r0, #3
    140a:	47b0      	blx	r6
    140c:	2308      	movs	r3, #8
    140e:	616b      	str	r3, [r5, #20]
	port_pin_set_output_level(PIN_PA03, false);
	port_pin_set_config(PIN_PA04, &pin_conf);
    1410:	0021      	movs	r1, r4
    1412:	2004      	movs	r0, #4
    1414:	47b0      	blx	r6
    1416:	2310      	movs	r3, #16
    1418:	616b      	str	r3, [r5, #20]
	port_pin_set_output_level(PIN_PA04, false);
	port_pin_set_config(PIN_PA05, &pin_conf);
    141a:	0021      	movs	r1, r4
    141c:	2005      	movs	r0, #5
    141e:	47b0      	blx	r6
    1420:	2320      	movs	r3, #32
    1422:	616b      	str	r3, [r5, #20]
	port_pin_set_output_level(PIN_PA05, false);
	port_pin_set_config(PIN_PA06, &pin_conf);
    1424:	0021      	movs	r1, r4
    1426:	2006      	movs	r0, #6
    1428:	47b0      	blx	r6
    142a:	2340      	movs	r3, #64	; 0x40
    142c:	616b      	str	r3, [r5, #20]
	port_pin_set_output_level(PIN_PA06, false);
	port_pin_set_config(PIN_PA07, &pin_conf);
    142e:	0021      	movs	r1, r4
    1430:	2007      	movs	r0, #7
    1432:	47b0      	blx	r6
    1434:	2380      	movs	r3, #128	; 0x80
    1436:	616b      	str	r3, [r5, #20]
	port_pin_set_output_level(PIN_PA07, false);
	port_pin_set_config(PIN_PA08, &pin_conf);
    1438:	0021      	movs	r1, r4
    143a:	2008      	movs	r0, #8
    143c:	47b0      	blx	r6
    143e:	2380      	movs	r3, #128	; 0x80
    1440:	005b      	lsls	r3, r3, #1
    1442:	616b      	str	r3, [r5, #20]
	port_pin_set_output_level(PIN_PA08, false);
	
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    1444:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(PIN_PA11, &pin_conf);
    1446:	0021      	movs	r1, r4
    1448:	200b      	movs	r0, #11
    144a:	47b0      	blx	r6
    144c:	2380      	movs	r3, #128	; 0x80
    144e:	011b      	lsls	r3, r3, #4
    1450:	616b      	str	r3, [r5, #20]
	port_pin_set_output_level(PIN_PA11, false);

}
    1452:	b003      	add	sp, #12
    1454:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1456:	46c0      	nop			; (mov r8, r8)
    1458:	00001461 	.word	0x00001461
    145c:	41004400 	.word	0x41004400

00001460 <port_pin_set_config>:
    1460:	b500      	push	{lr}
    1462:	b083      	sub	sp, #12
    1464:	ab01      	add	r3, sp, #4
    1466:	2280      	movs	r2, #128	; 0x80
    1468:	701a      	strb	r2, [r3, #0]
    146a:	780a      	ldrb	r2, [r1, #0]
    146c:	705a      	strb	r2, [r3, #1]
    146e:	784a      	ldrb	r2, [r1, #1]
    1470:	709a      	strb	r2, [r3, #2]
    1472:	788a      	ldrb	r2, [r1, #2]
    1474:	70da      	strb	r2, [r3, #3]
    1476:	0019      	movs	r1, r3
    1478:	4b01      	ldr	r3, [pc, #4]	; (1480 <port_pin_set_config+0x20>)
    147a:	4798      	blx	r3
    147c:	b003      	add	sp, #12
    147e:	bd00      	pop	{pc}
    1480:	000022d9 	.word	0x000022d9

00001484 <long_division>:
    1484:	b5f0      	push	{r4, r5, r6, r7, lr}
    1486:	46de      	mov	lr, fp
    1488:	4657      	mov	r7, sl
    148a:	464e      	mov	r6, r9
    148c:	4645      	mov	r5, r8
    148e:	b5e0      	push	{r5, r6, r7, lr}
    1490:	b087      	sub	sp, #28
    1492:	4680      	mov	r8, r0
    1494:	9104      	str	r1, [sp, #16]
    1496:	0016      	movs	r6, r2
    1498:	001f      	movs	r7, r3
    149a:	2200      	movs	r2, #0
    149c:	2300      	movs	r3, #0
    149e:	2100      	movs	r1, #0
    14a0:	468b      	mov	fp, r1
    14a2:	243f      	movs	r4, #63	; 0x3f
    14a4:	2001      	movs	r0, #1
    14a6:	0021      	movs	r1, r4
    14a8:	9600      	str	r6, [sp, #0]
    14aa:	9701      	str	r7, [sp, #4]
    14ac:	465c      	mov	r4, fp
    14ae:	9403      	str	r4, [sp, #12]
    14b0:	4644      	mov	r4, r8
    14b2:	9405      	str	r4, [sp, #20]
    14b4:	e013      	b.n	14de <long_division+0x5a>
    14b6:	2420      	movs	r4, #32
    14b8:	1a64      	subs	r4, r4, r1
    14ba:	0005      	movs	r5, r0
    14bc:	40e5      	lsrs	r5, r4
    14be:	46a8      	mov	r8, r5
    14c0:	e014      	b.n	14ec <long_division+0x68>
    14c2:	9c00      	ldr	r4, [sp, #0]
    14c4:	9d01      	ldr	r5, [sp, #4]
    14c6:	1b12      	subs	r2, r2, r4
    14c8:	41ab      	sbcs	r3, r5
    14ca:	465c      	mov	r4, fp
    14cc:	464d      	mov	r5, r9
    14ce:	432c      	orrs	r4, r5
    14d0:	46a3      	mov	fp, r4
    14d2:	9c03      	ldr	r4, [sp, #12]
    14d4:	4645      	mov	r5, r8
    14d6:	432c      	orrs	r4, r5
    14d8:	9403      	str	r4, [sp, #12]
    14da:	3901      	subs	r1, #1
    14dc:	d325      	bcc.n	152a <long_division+0xa6>
    14de:	2420      	movs	r4, #32
    14e0:	4264      	negs	r4, r4
    14e2:	190c      	adds	r4, r1, r4
    14e4:	d4e7      	bmi.n	14b6 <long_division+0x32>
    14e6:	0005      	movs	r5, r0
    14e8:	40a5      	lsls	r5, r4
    14ea:	46a8      	mov	r8, r5
    14ec:	0004      	movs	r4, r0
    14ee:	408c      	lsls	r4, r1
    14f0:	46a1      	mov	r9, r4
    14f2:	1892      	adds	r2, r2, r2
    14f4:	415b      	adcs	r3, r3
    14f6:	0014      	movs	r4, r2
    14f8:	001d      	movs	r5, r3
    14fa:	9e05      	ldr	r6, [sp, #20]
    14fc:	464f      	mov	r7, r9
    14fe:	403e      	ands	r6, r7
    1500:	46b4      	mov	ip, r6
    1502:	9e04      	ldr	r6, [sp, #16]
    1504:	4647      	mov	r7, r8
    1506:	403e      	ands	r6, r7
    1508:	46b2      	mov	sl, r6
    150a:	4666      	mov	r6, ip
    150c:	4657      	mov	r7, sl
    150e:	433e      	orrs	r6, r7
    1510:	d003      	beq.n	151a <long_division+0x96>
    1512:	0006      	movs	r6, r0
    1514:	4326      	orrs	r6, r4
    1516:	0032      	movs	r2, r6
    1518:	002b      	movs	r3, r5
    151a:	9c00      	ldr	r4, [sp, #0]
    151c:	9d01      	ldr	r5, [sp, #4]
    151e:	429d      	cmp	r5, r3
    1520:	d8db      	bhi.n	14da <long_division+0x56>
    1522:	d1ce      	bne.n	14c2 <long_division+0x3e>
    1524:	4294      	cmp	r4, r2
    1526:	d8d8      	bhi.n	14da <long_division+0x56>
    1528:	e7cb      	b.n	14c2 <long_division+0x3e>
    152a:	9b03      	ldr	r3, [sp, #12]
    152c:	4658      	mov	r0, fp
    152e:	0019      	movs	r1, r3
    1530:	b007      	add	sp, #28
    1532:	bc3c      	pop	{r2, r3, r4, r5}
    1534:	4690      	mov	r8, r2
    1536:	4699      	mov	r9, r3
    1538:	46a2      	mov	sl, r4
    153a:	46ab      	mov	fp, r5
    153c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000153e <_sercom_get_sync_baud_val>:
    153e:	b510      	push	{r4, lr}
    1540:	0849      	lsrs	r1, r1, #1
    1542:	2340      	movs	r3, #64	; 0x40
    1544:	2400      	movs	r4, #0
    1546:	4281      	cmp	r1, r0
    1548:	d202      	bcs.n	1550 <_sercom_get_sync_baud_val+0x12>
    154a:	0018      	movs	r0, r3
    154c:	bd10      	pop	{r4, pc}
    154e:	001c      	movs	r4, r3
    1550:	1a09      	subs	r1, r1, r0
    1552:	1c63      	adds	r3, r4, #1
    1554:	b29b      	uxth	r3, r3
    1556:	4288      	cmp	r0, r1
    1558:	d9f9      	bls.n	154e <_sercom_get_sync_baud_val+0x10>
    155a:	2340      	movs	r3, #64	; 0x40
    155c:	2cff      	cmp	r4, #255	; 0xff
    155e:	d8f4      	bhi.n	154a <_sercom_get_sync_baud_val+0xc>
    1560:	8014      	strh	r4, [r2, #0]
    1562:	2300      	movs	r3, #0
    1564:	e7f1      	b.n	154a <_sercom_get_sync_baud_val+0xc>
	...

00001568 <_sercom_get_async_baud_val>:
    1568:	b5f0      	push	{r4, r5, r6, r7, lr}
    156a:	b083      	sub	sp, #12
    156c:	000f      	movs	r7, r1
    156e:	0016      	movs	r6, r2
    1570:	aa08      	add	r2, sp, #32
    1572:	7811      	ldrb	r1, [r2, #0]
    1574:	0004      	movs	r4, r0
    1576:	434c      	muls	r4, r1
    1578:	2240      	movs	r2, #64	; 0x40
    157a:	42bc      	cmp	r4, r7
    157c:	d902      	bls.n	1584 <_sercom_get_async_baud_val+0x1c>
    157e:	0010      	movs	r0, r2
    1580:	b003      	add	sp, #12
    1582:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1584:	2b00      	cmp	r3, #0
    1586:	d114      	bne.n	15b2 <_sercom_get_async_baud_val+0x4a>
    1588:	0002      	movs	r2, r0
    158a:	0008      	movs	r0, r1
    158c:	2100      	movs	r1, #0
    158e:	4c19      	ldr	r4, [pc, #100]	; (15f4 <_sercom_get_async_baud_val+0x8c>)
    1590:	47a0      	blx	r4
    1592:	0001      	movs	r1, r0
    1594:	003a      	movs	r2, r7
    1596:	2300      	movs	r3, #0
    1598:	2000      	movs	r0, #0
    159a:	4c17      	ldr	r4, [pc, #92]	; (15f8 <_sercom_get_async_baud_val+0x90>)
    159c:	47a0      	blx	r4
    159e:	2200      	movs	r2, #0
    15a0:	2301      	movs	r3, #1
    15a2:	1a12      	subs	r2, r2, r0
    15a4:	418b      	sbcs	r3, r1
    15a6:	0c12      	lsrs	r2, r2, #16
    15a8:	041b      	lsls	r3, r3, #16
    15aa:	431a      	orrs	r2, r3
    15ac:	8032      	strh	r2, [r6, #0]
    15ae:	2200      	movs	r2, #0
    15b0:	e7e5      	b.n	157e <_sercom_get_async_baud_val+0x16>
    15b2:	2200      	movs	r2, #0
    15b4:	2b01      	cmp	r3, #1
    15b6:	d1f9      	bne.n	15ac <_sercom_get_async_baud_val+0x44>
    15b8:	000a      	movs	r2, r1
    15ba:	2300      	movs	r3, #0
    15bc:	2100      	movs	r1, #0
    15be:	4c0d      	ldr	r4, [pc, #52]	; (15f4 <_sercom_get_async_baud_val+0x8c>)
    15c0:	47a0      	blx	r4
    15c2:	0002      	movs	r2, r0
    15c4:	000b      	movs	r3, r1
    15c6:	9200      	str	r2, [sp, #0]
    15c8:	9301      	str	r3, [sp, #4]
    15ca:	0038      	movs	r0, r7
    15cc:	2100      	movs	r1, #0
    15ce:	4c0a      	ldr	r4, [pc, #40]	; (15f8 <_sercom_get_async_baud_val+0x90>)
    15d0:	47a0      	blx	r4
    15d2:	0005      	movs	r5, r0
    15d4:	2380      	movs	r3, #128	; 0x80
    15d6:	019b      	lsls	r3, r3, #6
    15d8:	2240      	movs	r2, #64	; 0x40
    15da:	4298      	cmp	r0, r3
    15dc:	d8cf      	bhi.n	157e <_sercom_get_async_baud_val+0x16>
    15de:	0f79      	lsrs	r1, r7, #29
    15e0:	00f8      	lsls	r0, r7, #3
    15e2:	9a00      	ldr	r2, [sp, #0]
    15e4:	9b01      	ldr	r3, [sp, #4]
    15e6:	47a0      	blx	r4
    15e8:	00ea      	lsls	r2, r5, #3
    15ea:	1a82      	subs	r2, r0, r2
    15ec:	b2d2      	uxtb	r2, r2
    15ee:	0352      	lsls	r2, r2, #13
    15f0:	432a      	orrs	r2, r5
    15f2:	e7db      	b.n	15ac <_sercom_get_async_baud_val+0x44>
    15f4:	000027ed 	.word	0x000027ed
    15f8:	00001485 	.word	0x00001485

000015fc <sercom_set_gclk_generator>:
    15fc:	b510      	push	{r4, lr}
    15fe:	b082      	sub	sp, #8
    1600:	0004      	movs	r4, r0
    1602:	4b0e      	ldr	r3, [pc, #56]	; (163c <sercom_set_gclk_generator+0x40>)
    1604:	781b      	ldrb	r3, [r3, #0]
    1606:	2b00      	cmp	r3, #0
    1608:	d007      	beq.n	161a <sercom_set_gclk_generator+0x1e>
    160a:	2900      	cmp	r1, #0
    160c:	d105      	bne.n	161a <sercom_set_gclk_generator+0x1e>
    160e:	4b0b      	ldr	r3, [pc, #44]	; (163c <sercom_set_gclk_generator+0x40>)
    1610:	785b      	ldrb	r3, [r3, #1]
    1612:	4283      	cmp	r3, r0
    1614:	d010      	beq.n	1638 <sercom_set_gclk_generator+0x3c>
    1616:	201d      	movs	r0, #29
    1618:	e00c      	b.n	1634 <sercom_set_gclk_generator+0x38>
    161a:	a901      	add	r1, sp, #4
    161c:	700c      	strb	r4, [r1, #0]
    161e:	200c      	movs	r0, #12
    1620:	4b07      	ldr	r3, [pc, #28]	; (1640 <sercom_set_gclk_generator+0x44>)
    1622:	4798      	blx	r3
    1624:	200c      	movs	r0, #12
    1626:	4b07      	ldr	r3, [pc, #28]	; (1644 <sercom_set_gclk_generator+0x48>)
    1628:	4798      	blx	r3
    162a:	4b04      	ldr	r3, [pc, #16]	; (163c <sercom_set_gclk_generator+0x40>)
    162c:	705c      	strb	r4, [r3, #1]
    162e:	2201      	movs	r2, #1
    1630:	701a      	strb	r2, [r3, #0]
    1632:	2000      	movs	r0, #0
    1634:	b002      	add	sp, #8
    1636:	bd10      	pop	{r4, pc}
    1638:	2000      	movs	r0, #0
    163a:	e7fb      	b.n	1634 <sercom_set_gclk_generator+0x38>
    163c:	20000180 	.word	0x20000180
    1640:	000021e1 	.word	0x000021e1
    1644:	00002155 	.word	0x00002155

00001648 <_sercom_get_default_pad>:
    1648:	4b40      	ldr	r3, [pc, #256]	; (174c <_sercom_get_default_pad+0x104>)
    164a:	4298      	cmp	r0, r3
    164c:	d031      	beq.n	16b2 <_sercom_get_default_pad+0x6a>
    164e:	d90a      	bls.n	1666 <_sercom_get_default_pad+0x1e>
    1650:	4b3f      	ldr	r3, [pc, #252]	; (1750 <_sercom_get_default_pad+0x108>)
    1652:	4298      	cmp	r0, r3
    1654:	d04d      	beq.n	16f2 <_sercom_get_default_pad+0xaa>
    1656:	4b3f      	ldr	r3, [pc, #252]	; (1754 <_sercom_get_default_pad+0x10c>)
    1658:	4298      	cmp	r0, r3
    165a:	d05a      	beq.n	1712 <_sercom_get_default_pad+0xca>
    165c:	4b3e      	ldr	r3, [pc, #248]	; (1758 <_sercom_get_default_pad+0x110>)
    165e:	4298      	cmp	r0, r3
    1660:	d037      	beq.n	16d2 <_sercom_get_default_pad+0x8a>
    1662:	2000      	movs	r0, #0
    1664:	4770      	bx	lr
    1666:	4b3d      	ldr	r3, [pc, #244]	; (175c <_sercom_get_default_pad+0x114>)
    1668:	4298      	cmp	r0, r3
    166a:	d00c      	beq.n	1686 <_sercom_get_default_pad+0x3e>
    166c:	4b3c      	ldr	r3, [pc, #240]	; (1760 <_sercom_get_default_pad+0x118>)
    166e:	4298      	cmp	r0, r3
    1670:	d1f7      	bne.n	1662 <_sercom_get_default_pad+0x1a>
    1672:	2901      	cmp	r1, #1
    1674:	d017      	beq.n	16a6 <_sercom_get_default_pad+0x5e>
    1676:	2900      	cmp	r1, #0
    1678:	d05d      	beq.n	1736 <_sercom_get_default_pad+0xee>
    167a:	2902      	cmp	r1, #2
    167c:	d015      	beq.n	16aa <_sercom_get_default_pad+0x62>
    167e:	2903      	cmp	r1, #3
    1680:	d015      	beq.n	16ae <_sercom_get_default_pad+0x66>
    1682:	2000      	movs	r0, #0
    1684:	e7ee      	b.n	1664 <_sercom_get_default_pad+0x1c>
    1686:	2901      	cmp	r1, #1
    1688:	d007      	beq.n	169a <_sercom_get_default_pad+0x52>
    168a:	2900      	cmp	r1, #0
    168c:	d051      	beq.n	1732 <_sercom_get_default_pad+0xea>
    168e:	2902      	cmp	r1, #2
    1690:	d005      	beq.n	169e <_sercom_get_default_pad+0x56>
    1692:	2903      	cmp	r1, #3
    1694:	d005      	beq.n	16a2 <_sercom_get_default_pad+0x5a>
    1696:	2000      	movs	r0, #0
    1698:	e7e4      	b.n	1664 <_sercom_get_default_pad+0x1c>
    169a:	4832      	ldr	r0, [pc, #200]	; (1764 <_sercom_get_default_pad+0x11c>)
    169c:	e7e2      	b.n	1664 <_sercom_get_default_pad+0x1c>
    169e:	4832      	ldr	r0, [pc, #200]	; (1768 <_sercom_get_default_pad+0x120>)
    16a0:	e7e0      	b.n	1664 <_sercom_get_default_pad+0x1c>
    16a2:	4832      	ldr	r0, [pc, #200]	; (176c <_sercom_get_default_pad+0x124>)
    16a4:	e7de      	b.n	1664 <_sercom_get_default_pad+0x1c>
    16a6:	4832      	ldr	r0, [pc, #200]	; (1770 <_sercom_get_default_pad+0x128>)
    16a8:	e7dc      	b.n	1664 <_sercom_get_default_pad+0x1c>
    16aa:	4832      	ldr	r0, [pc, #200]	; (1774 <_sercom_get_default_pad+0x12c>)
    16ac:	e7da      	b.n	1664 <_sercom_get_default_pad+0x1c>
    16ae:	4832      	ldr	r0, [pc, #200]	; (1778 <_sercom_get_default_pad+0x130>)
    16b0:	e7d8      	b.n	1664 <_sercom_get_default_pad+0x1c>
    16b2:	2901      	cmp	r1, #1
    16b4:	d007      	beq.n	16c6 <_sercom_get_default_pad+0x7e>
    16b6:	2900      	cmp	r1, #0
    16b8:	d03f      	beq.n	173a <_sercom_get_default_pad+0xf2>
    16ba:	2902      	cmp	r1, #2
    16bc:	d005      	beq.n	16ca <_sercom_get_default_pad+0x82>
    16be:	2903      	cmp	r1, #3
    16c0:	d005      	beq.n	16ce <_sercom_get_default_pad+0x86>
    16c2:	2000      	movs	r0, #0
    16c4:	e7ce      	b.n	1664 <_sercom_get_default_pad+0x1c>
    16c6:	482d      	ldr	r0, [pc, #180]	; (177c <_sercom_get_default_pad+0x134>)
    16c8:	e7cc      	b.n	1664 <_sercom_get_default_pad+0x1c>
    16ca:	482d      	ldr	r0, [pc, #180]	; (1780 <_sercom_get_default_pad+0x138>)
    16cc:	e7ca      	b.n	1664 <_sercom_get_default_pad+0x1c>
    16ce:	482d      	ldr	r0, [pc, #180]	; (1784 <_sercom_get_default_pad+0x13c>)
    16d0:	e7c8      	b.n	1664 <_sercom_get_default_pad+0x1c>
    16d2:	2901      	cmp	r1, #1
    16d4:	d007      	beq.n	16e6 <_sercom_get_default_pad+0x9e>
    16d6:	2900      	cmp	r1, #0
    16d8:	d031      	beq.n	173e <_sercom_get_default_pad+0xf6>
    16da:	2902      	cmp	r1, #2
    16dc:	d005      	beq.n	16ea <_sercom_get_default_pad+0xa2>
    16de:	2903      	cmp	r1, #3
    16e0:	d005      	beq.n	16ee <_sercom_get_default_pad+0xa6>
    16e2:	2000      	movs	r0, #0
    16e4:	e7be      	b.n	1664 <_sercom_get_default_pad+0x1c>
    16e6:	4828      	ldr	r0, [pc, #160]	; (1788 <_sercom_get_default_pad+0x140>)
    16e8:	e7bc      	b.n	1664 <_sercom_get_default_pad+0x1c>
    16ea:	4828      	ldr	r0, [pc, #160]	; (178c <_sercom_get_default_pad+0x144>)
    16ec:	e7ba      	b.n	1664 <_sercom_get_default_pad+0x1c>
    16ee:	4828      	ldr	r0, [pc, #160]	; (1790 <_sercom_get_default_pad+0x148>)
    16f0:	e7b8      	b.n	1664 <_sercom_get_default_pad+0x1c>
    16f2:	2901      	cmp	r1, #1
    16f4:	d007      	beq.n	1706 <_sercom_get_default_pad+0xbe>
    16f6:	2900      	cmp	r1, #0
    16f8:	d023      	beq.n	1742 <_sercom_get_default_pad+0xfa>
    16fa:	2902      	cmp	r1, #2
    16fc:	d005      	beq.n	170a <_sercom_get_default_pad+0xc2>
    16fe:	2903      	cmp	r1, #3
    1700:	d005      	beq.n	170e <_sercom_get_default_pad+0xc6>
    1702:	2000      	movs	r0, #0
    1704:	e7ae      	b.n	1664 <_sercom_get_default_pad+0x1c>
    1706:	4823      	ldr	r0, [pc, #140]	; (1794 <_sercom_get_default_pad+0x14c>)
    1708:	e7ac      	b.n	1664 <_sercom_get_default_pad+0x1c>
    170a:	4823      	ldr	r0, [pc, #140]	; (1798 <_sercom_get_default_pad+0x150>)
    170c:	e7aa      	b.n	1664 <_sercom_get_default_pad+0x1c>
    170e:	4823      	ldr	r0, [pc, #140]	; (179c <_sercom_get_default_pad+0x154>)
    1710:	e7a8      	b.n	1664 <_sercom_get_default_pad+0x1c>
    1712:	2901      	cmp	r1, #1
    1714:	d007      	beq.n	1726 <_sercom_get_default_pad+0xde>
    1716:	2900      	cmp	r1, #0
    1718:	d015      	beq.n	1746 <_sercom_get_default_pad+0xfe>
    171a:	2902      	cmp	r1, #2
    171c:	d005      	beq.n	172a <_sercom_get_default_pad+0xe2>
    171e:	2903      	cmp	r1, #3
    1720:	d005      	beq.n	172e <_sercom_get_default_pad+0xe6>
    1722:	2000      	movs	r0, #0
    1724:	e79e      	b.n	1664 <_sercom_get_default_pad+0x1c>
    1726:	481e      	ldr	r0, [pc, #120]	; (17a0 <_sercom_get_default_pad+0x158>)
    1728:	e79c      	b.n	1664 <_sercom_get_default_pad+0x1c>
    172a:	481e      	ldr	r0, [pc, #120]	; (17a4 <_sercom_get_default_pad+0x15c>)
    172c:	e79a      	b.n	1664 <_sercom_get_default_pad+0x1c>
    172e:	481e      	ldr	r0, [pc, #120]	; (17a8 <_sercom_get_default_pad+0x160>)
    1730:	e798      	b.n	1664 <_sercom_get_default_pad+0x1c>
    1732:	481e      	ldr	r0, [pc, #120]	; (17ac <_sercom_get_default_pad+0x164>)
    1734:	e796      	b.n	1664 <_sercom_get_default_pad+0x1c>
    1736:	2003      	movs	r0, #3
    1738:	e794      	b.n	1664 <_sercom_get_default_pad+0x1c>
    173a:	481d      	ldr	r0, [pc, #116]	; (17b0 <_sercom_get_default_pad+0x168>)
    173c:	e792      	b.n	1664 <_sercom_get_default_pad+0x1c>
    173e:	481d      	ldr	r0, [pc, #116]	; (17b4 <_sercom_get_default_pad+0x16c>)
    1740:	e790      	b.n	1664 <_sercom_get_default_pad+0x1c>
    1742:	481d      	ldr	r0, [pc, #116]	; (17b8 <_sercom_get_default_pad+0x170>)
    1744:	e78e      	b.n	1664 <_sercom_get_default_pad+0x1c>
    1746:	481d      	ldr	r0, [pc, #116]	; (17bc <_sercom_get_default_pad+0x174>)
    1748:	e78c      	b.n	1664 <_sercom_get_default_pad+0x1c>
    174a:	46c0      	nop			; (mov r8, r8)
    174c:	42001000 	.word	0x42001000
    1750:	42001800 	.word	0x42001800
    1754:	42001c00 	.word	0x42001c00
    1758:	42001400 	.word	0x42001400
    175c:	42000800 	.word	0x42000800
    1760:	42000c00 	.word	0x42000c00
    1764:	00050003 	.word	0x00050003
    1768:	00060003 	.word	0x00060003
    176c:	00070003 	.word	0x00070003
    1770:	00010003 	.word	0x00010003
    1774:	001e0003 	.word	0x001e0003
    1778:	001f0003 	.word	0x001f0003
    177c:	00090003 	.word	0x00090003
    1780:	000a0003 	.word	0x000a0003
    1784:	000b0003 	.word	0x000b0003
    1788:	00110003 	.word	0x00110003
    178c:	00120003 	.word	0x00120003
    1790:	00130003 	.word	0x00130003
    1794:	000d0003 	.word	0x000d0003
    1798:	000e0003 	.word	0x000e0003
    179c:	000f0003 	.word	0x000f0003
    17a0:	00170003 	.word	0x00170003
    17a4:	00180003 	.word	0x00180003
    17a8:	00190003 	.word	0x00190003
    17ac:	00040003 	.word	0x00040003
    17b0:	00080003 	.word	0x00080003
    17b4:	00100003 	.word	0x00100003
    17b8:	000c0003 	.word	0x000c0003
    17bc:	00160003 	.word	0x00160003

000017c0 <_sercom_get_sercom_inst_index>:
    17c0:	b530      	push	{r4, r5, lr}
    17c2:	b087      	sub	sp, #28
    17c4:	4b0b      	ldr	r3, [pc, #44]	; (17f4 <_sercom_get_sercom_inst_index+0x34>)
    17c6:	466a      	mov	r2, sp
    17c8:	cb32      	ldmia	r3!, {r1, r4, r5}
    17ca:	c232      	stmia	r2!, {r1, r4, r5}
    17cc:	cb32      	ldmia	r3!, {r1, r4, r5}
    17ce:	c232      	stmia	r2!, {r1, r4, r5}
    17d0:	9b00      	ldr	r3, [sp, #0]
    17d2:	4283      	cmp	r3, r0
    17d4:	d00b      	beq.n	17ee <_sercom_get_sercom_inst_index+0x2e>
    17d6:	2301      	movs	r3, #1
    17d8:	009a      	lsls	r2, r3, #2
    17da:	4669      	mov	r1, sp
    17dc:	5852      	ldr	r2, [r2, r1]
    17de:	4282      	cmp	r2, r0
    17e0:	d006      	beq.n	17f0 <_sercom_get_sercom_inst_index+0x30>
    17e2:	3301      	adds	r3, #1
    17e4:	2b06      	cmp	r3, #6
    17e6:	d1f7      	bne.n	17d8 <_sercom_get_sercom_inst_index+0x18>
    17e8:	2000      	movs	r0, #0
    17ea:	b007      	add	sp, #28
    17ec:	bd30      	pop	{r4, r5, pc}
    17ee:	2300      	movs	r3, #0
    17f0:	b2d8      	uxtb	r0, r3
    17f2:	e7fa      	b.n	17ea <_sercom_get_sercom_inst_index+0x2a>
    17f4:	00002c24 	.word	0x00002c24

000017f8 <_sercom_default_handler>:
    17f8:	4770      	bx	lr
	...

000017fc <_sercom_set_handler>:
    17fc:	b5f0      	push	{r4, r5, r6, r7, lr}
    17fe:	4b0a      	ldr	r3, [pc, #40]	; (1828 <_sercom_set_handler+0x2c>)
    1800:	781b      	ldrb	r3, [r3, #0]
    1802:	2b00      	cmp	r3, #0
    1804:	d10c      	bne.n	1820 <_sercom_set_handler+0x24>
    1806:	4f09      	ldr	r7, [pc, #36]	; (182c <_sercom_set_handler+0x30>)
    1808:	4e09      	ldr	r6, [pc, #36]	; (1830 <_sercom_set_handler+0x34>)
    180a:	4d0a      	ldr	r5, [pc, #40]	; (1834 <_sercom_set_handler+0x38>)
    180c:	2400      	movs	r4, #0
    180e:	51de      	str	r6, [r3, r7]
    1810:	195a      	adds	r2, r3, r5
    1812:	6014      	str	r4, [r2, #0]
    1814:	3304      	adds	r3, #4
    1816:	2b18      	cmp	r3, #24
    1818:	d1f9      	bne.n	180e <_sercom_set_handler+0x12>
    181a:	2201      	movs	r2, #1
    181c:	4b02      	ldr	r3, [pc, #8]	; (1828 <_sercom_set_handler+0x2c>)
    181e:	701a      	strb	r2, [r3, #0]
    1820:	0080      	lsls	r0, r0, #2
    1822:	4b02      	ldr	r3, [pc, #8]	; (182c <_sercom_set_handler+0x30>)
    1824:	50c1      	str	r1, [r0, r3]
    1826:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1828:	20000182 	.word	0x20000182
    182c:	20000184 	.word	0x20000184
    1830:	000017f9 	.word	0x000017f9
    1834:	200042b0 	.word	0x200042b0

00001838 <_sercom_get_interrupt_vector>:
    1838:	b500      	push	{lr}
    183a:	b083      	sub	sp, #12
    183c:	2307      	movs	r3, #7
    183e:	466a      	mov	r2, sp
    1840:	7013      	strb	r3, [r2, #0]
    1842:	3301      	adds	r3, #1
    1844:	7053      	strb	r3, [r2, #1]
    1846:	3301      	adds	r3, #1
    1848:	7093      	strb	r3, [r2, #2]
    184a:	3301      	adds	r3, #1
    184c:	70d3      	strb	r3, [r2, #3]
    184e:	3301      	adds	r3, #1
    1850:	7113      	strb	r3, [r2, #4]
    1852:	3301      	adds	r3, #1
    1854:	7153      	strb	r3, [r2, #5]
    1856:	4b03      	ldr	r3, [pc, #12]	; (1864 <_sercom_get_interrupt_vector+0x2c>)
    1858:	4798      	blx	r3
    185a:	466b      	mov	r3, sp
    185c:	5618      	ldrsb	r0, [r3, r0]
    185e:	b003      	add	sp, #12
    1860:	bd00      	pop	{pc}
    1862:	46c0      	nop			; (mov r8, r8)
    1864:	000017c1 	.word	0x000017c1

00001868 <SERCOM0_Handler>:
    1868:	b510      	push	{r4, lr}
    186a:	4b02      	ldr	r3, [pc, #8]	; (1874 <SERCOM0_Handler+0xc>)
    186c:	681b      	ldr	r3, [r3, #0]
    186e:	2000      	movs	r0, #0
    1870:	4798      	blx	r3
    1872:	bd10      	pop	{r4, pc}
    1874:	20000184 	.word	0x20000184

00001878 <SERCOM1_Handler>:
    1878:	b510      	push	{r4, lr}
    187a:	4b02      	ldr	r3, [pc, #8]	; (1884 <SERCOM1_Handler+0xc>)
    187c:	685b      	ldr	r3, [r3, #4]
    187e:	2001      	movs	r0, #1
    1880:	4798      	blx	r3
    1882:	bd10      	pop	{r4, pc}
    1884:	20000184 	.word	0x20000184

00001888 <SERCOM2_Handler>:
    1888:	b510      	push	{r4, lr}
    188a:	4b02      	ldr	r3, [pc, #8]	; (1894 <SERCOM2_Handler+0xc>)
    188c:	689b      	ldr	r3, [r3, #8]
    188e:	2002      	movs	r0, #2
    1890:	4798      	blx	r3
    1892:	bd10      	pop	{r4, pc}
    1894:	20000184 	.word	0x20000184

00001898 <SERCOM3_Handler>:
    1898:	b510      	push	{r4, lr}
    189a:	4b02      	ldr	r3, [pc, #8]	; (18a4 <SERCOM3_Handler+0xc>)
    189c:	68db      	ldr	r3, [r3, #12]
    189e:	2003      	movs	r0, #3
    18a0:	4798      	blx	r3
    18a2:	bd10      	pop	{r4, pc}
    18a4:	20000184 	.word	0x20000184

000018a8 <SERCOM4_Handler>:
    18a8:	b510      	push	{r4, lr}
    18aa:	4b02      	ldr	r3, [pc, #8]	; (18b4 <SERCOM4_Handler+0xc>)
    18ac:	691b      	ldr	r3, [r3, #16]
    18ae:	2004      	movs	r0, #4
    18b0:	4798      	blx	r3
    18b2:	bd10      	pop	{r4, pc}
    18b4:	20000184 	.word	0x20000184

000018b8 <SERCOM5_Handler>:
    18b8:	b510      	push	{r4, lr}
    18ba:	4b02      	ldr	r3, [pc, #8]	; (18c4 <SERCOM5_Handler+0xc>)
    18bc:	695b      	ldr	r3, [r3, #20]
    18be:	2005      	movs	r0, #5
    18c0:	4798      	blx	r3
    18c2:	bd10      	pop	{r4, pc}
    18c4:	20000184 	.word	0x20000184

000018c8 <usart_init>:
    18c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    18ca:	46de      	mov	lr, fp
    18cc:	4657      	mov	r7, sl
    18ce:	464e      	mov	r6, r9
    18d0:	4645      	mov	r5, r8
    18d2:	b5e0      	push	{r5, r6, r7, lr}
    18d4:	b08d      	sub	sp, #52	; 0x34
    18d6:	0005      	movs	r5, r0
    18d8:	000c      	movs	r4, r1
    18da:	0016      	movs	r6, r2
    18dc:	6029      	str	r1, [r5, #0]
    18de:	0008      	movs	r0, r1
    18e0:	4b80      	ldr	r3, [pc, #512]	; (1ae4 <usart_init+0x21c>)
    18e2:	4798      	blx	r3
    18e4:	0002      	movs	r2, r0
    18e6:	6823      	ldr	r3, [r4, #0]
    18e8:	2005      	movs	r0, #5
    18ea:	07db      	lsls	r3, r3, #31
    18ec:	d506      	bpl.n	18fc <usart_init+0x34>
    18ee:	b00d      	add	sp, #52	; 0x34
    18f0:	bc3c      	pop	{r2, r3, r4, r5}
    18f2:	4690      	mov	r8, r2
    18f4:	4699      	mov	r9, r3
    18f6:	46a2      	mov	sl, r4
    18f8:	46ab      	mov	fp, r5
    18fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    18fc:	6823      	ldr	r3, [r4, #0]
    18fe:	3017      	adds	r0, #23
    1900:	079b      	lsls	r3, r3, #30
    1902:	d4f4      	bmi.n	18ee <usart_init+0x26>
    1904:	4978      	ldr	r1, [pc, #480]	; (1ae8 <usart_init+0x220>)
    1906:	6a08      	ldr	r0, [r1, #32]
    1908:	1c97      	adds	r7, r2, #2
    190a:	2301      	movs	r3, #1
    190c:	40bb      	lsls	r3, r7
    190e:	4303      	orrs	r3, r0
    1910:	620b      	str	r3, [r1, #32]
    1912:	a90b      	add	r1, sp, #44	; 0x2c
    1914:	7f73      	ldrb	r3, [r6, #29]
    1916:	700b      	strb	r3, [r1, #0]
    1918:	320d      	adds	r2, #13
    191a:	b2d7      	uxtb	r7, r2
    191c:	0038      	movs	r0, r7
    191e:	4b73      	ldr	r3, [pc, #460]	; (1aec <usart_init+0x224>)
    1920:	4798      	blx	r3
    1922:	0038      	movs	r0, r7
    1924:	4b72      	ldr	r3, [pc, #456]	; (1af0 <usart_init+0x228>)
    1926:	4798      	blx	r3
    1928:	7f70      	ldrb	r0, [r6, #29]
    192a:	2100      	movs	r1, #0
    192c:	4b71      	ldr	r3, [pc, #452]	; (1af4 <usart_init+0x22c>)
    192e:	4798      	blx	r3
    1930:	7af3      	ldrb	r3, [r6, #11]
    1932:	716b      	strb	r3, [r5, #5]
    1934:	7d33      	ldrb	r3, [r6, #20]
    1936:	71ab      	strb	r3, [r5, #6]
    1938:	7d73      	ldrb	r3, [r6, #21]
    193a:	71eb      	strb	r3, [r5, #7]
    193c:	682b      	ldr	r3, [r5, #0]
    193e:	4698      	mov	r8, r3
    1940:	0018      	movs	r0, r3
    1942:	4b68      	ldr	r3, [pc, #416]	; (1ae4 <usart_init+0x21c>)
    1944:	4798      	blx	r3
    1946:	300d      	adds	r0, #13
    1948:	2200      	movs	r2, #0
    194a:	230e      	movs	r3, #14
    194c:	a902      	add	r1, sp, #8
    194e:	468c      	mov	ip, r1
    1950:	4463      	add	r3, ip
    1952:	801a      	strh	r2, [r3, #0]
    1954:	6833      	ldr	r3, [r6, #0]
    1956:	9303      	str	r3, [sp, #12]
    1958:	68f3      	ldr	r3, [r6, #12]
    195a:	469a      	mov	sl, r3
    195c:	7db3      	ldrb	r3, [r6, #22]
    195e:	469b      	mov	fp, r3
    1960:	6873      	ldr	r3, [r6, #4]
    1962:	4699      	mov	r9, r3
    1964:	2b00      	cmp	r3, #0
    1966:	d014      	beq.n	1992 <usart_init+0xca>
    1968:	2380      	movs	r3, #128	; 0x80
    196a:	055b      	lsls	r3, r3, #21
    196c:	4599      	cmp	r9, r3
    196e:	d130      	bne.n	19d2 <usart_init+0x10a>
    1970:	7df3      	ldrb	r3, [r6, #23]
    1972:	2b00      	cmp	r3, #0
    1974:	d131      	bne.n	19da <usart_init+0x112>
    1976:	6933      	ldr	r3, [r6, #16]
    1978:	001f      	movs	r7, r3
    197a:	b2c0      	uxtb	r0, r0
    197c:	4b5e      	ldr	r3, [pc, #376]	; (1af8 <usart_init+0x230>)
    197e:	4798      	blx	r3
    1980:	0001      	movs	r1, r0
    1982:	220e      	movs	r2, #14
    1984:	ab02      	add	r3, sp, #8
    1986:	469c      	mov	ip, r3
    1988:	4462      	add	r2, ip
    198a:	0038      	movs	r0, r7
    198c:	4b5b      	ldr	r3, [pc, #364]	; (1afc <usart_init+0x234>)
    198e:	4798      	blx	r3
    1990:	e020      	b.n	19d4 <usart_init+0x10c>
    1992:	7df3      	ldrb	r3, [r6, #23]
    1994:	2b00      	cmp	r3, #0
    1996:	d00b      	beq.n	19b0 <usart_init+0xe8>
    1998:	2310      	movs	r3, #16
    199a:	9300      	str	r3, [sp, #0]
    199c:	2300      	movs	r3, #0
    199e:	220e      	movs	r2, #14
    19a0:	a902      	add	r1, sp, #8
    19a2:	468c      	mov	ip, r1
    19a4:	4462      	add	r2, ip
    19a6:	69b1      	ldr	r1, [r6, #24]
    19a8:	6930      	ldr	r0, [r6, #16]
    19aa:	4f55      	ldr	r7, [pc, #340]	; (1b00 <usart_init+0x238>)
    19ac:	47b8      	blx	r7
    19ae:	e011      	b.n	19d4 <usart_init+0x10c>
    19b0:	6933      	ldr	r3, [r6, #16]
    19b2:	001f      	movs	r7, r3
    19b4:	b2c0      	uxtb	r0, r0
    19b6:	4b50      	ldr	r3, [pc, #320]	; (1af8 <usart_init+0x230>)
    19b8:	4798      	blx	r3
    19ba:	0001      	movs	r1, r0
    19bc:	2310      	movs	r3, #16
    19be:	9300      	str	r3, [sp, #0]
    19c0:	2300      	movs	r3, #0
    19c2:	220e      	movs	r2, #14
    19c4:	a802      	add	r0, sp, #8
    19c6:	4684      	mov	ip, r0
    19c8:	4462      	add	r2, ip
    19ca:	0038      	movs	r0, r7
    19cc:	4f4c      	ldr	r7, [pc, #304]	; (1b00 <usart_init+0x238>)
    19ce:	47b8      	blx	r7
    19d0:	e000      	b.n	19d4 <usart_init+0x10c>
    19d2:	2000      	movs	r0, #0
    19d4:	2800      	cmp	r0, #0
    19d6:	d000      	beq.n	19da <usart_init+0x112>
    19d8:	e789      	b.n	18ee <usart_init+0x26>
    19da:	682a      	ldr	r2, [r5, #0]
    19dc:	9f03      	ldr	r7, [sp, #12]
    19de:	8a13      	ldrh	r3, [r2, #16]
    19e0:	b21b      	sxth	r3, r3
    19e2:	2b00      	cmp	r3, #0
    19e4:	dbfb      	blt.n	19de <usart_init+0x116>
    19e6:	230e      	movs	r3, #14
    19e8:	aa02      	add	r2, sp, #8
    19ea:	4694      	mov	ip, r2
    19ec:	4463      	add	r3, ip
    19ee:	881b      	ldrh	r3, [r3, #0]
    19f0:	4642      	mov	r2, r8
    19f2:	8153      	strh	r3, [r2, #10]
    19f4:	4653      	mov	r3, sl
    19f6:	431f      	orrs	r7, r3
    19f8:	464b      	mov	r3, r9
    19fa:	431f      	orrs	r7, r3
    19fc:	465b      	mov	r3, fp
    19fe:	075b      	lsls	r3, r3, #29
    1a00:	431f      	orrs	r7, r3
    1a02:	7df3      	ldrb	r3, [r6, #23]
    1a04:	2b00      	cmp	r3, #0
    1a06:	d101      	bne.n	1a0c <usart_init+0x144>
    1a08:	3304      	adds	r3, #4
    1a0a:	431f      	orrs	r7, r3
    1a0c:	7d31      	ldrb	r1, [r6, #20]
    1a0e:	0449      	lsls	r1, r1, #17
    1a10:	7d73      	ldrb	r3, [r6, #21]
    1a12:	041b      	lsls	r3, r3, #16
    1a14:	430b      	orrs	r3, r1
    1a16:	7ab1      	ldrb	r1, [r6, #10]
    1a18:	7af2      	ldrb	r2, [r6, #11]
    1a1a:	4311      	orrs	r1, r2
    1a1c:	4319      	orrs	r1, r3
    1a1e:	8933      	ldrh	r3, [r6, #8]
    1a20:	2bff      	cmp	r3, #255	; 0xff
    1a22:	d003      	beq.n	1a2c <usart_init+0x164>
    1a24:	2280      	movs	r2, #128	; 0x80
    1a26:	0452      	lsls	r2, r2, #17
    1a28:	4317      	orrs	r7, r2
    1a2a:	4319      	orrs	r1, r3
    1a2c:	7f33      	ldrb	r3, [r6, #28]
    1a2e:	2b00      	cmp	r3, #0
    1a30:	d103      	bne.n	1a3a <usart_init+0x172>
    1a32:	4b34      	ldr	r3, [pc, #208]	; (1b04 <usart_init+0x23c>)
    1a34:	789b      	ldrb	r3, [r3, #2]
    1a36:	079b      	lsls	r3, r3, #30
    1a38:	d501      	bpl.n	1a3e <usart_init+0x176>
    1a3a:	2380      	movs	r3, #128	; 0x80
    1a3c:	431f      	orrs	r7, r3
    1a3e:	682a      	ldr	r2, [r5, #0]
    1a40:	8a13      	ldrh	r3, [r2, #16]
    1a42:	b21b      	sxth	r3, r3
    1a44:	2b00      	cmp	r3, #0
    1a46:	dbfb      	blt.n	1a40 <usart_init+0x178>
    1a48:	4643      	mov	r3, r8
    1a4a:	6059      	str	r1, [r3, #4]
    1a4c:	682a      	ldr	r2, [r5, #0]
    1a4e:	8a13      	ldrh	r3, [r2, #16]
    1a50:	b21b      	sxth	r3, r3
    1a52:	2b00      	cmp	r3, #0
    1a54:	dbfb      	blt.n	1a4e <usart_init+0x186>
    1a56:	4643      	mov	r3, r8
    1a58:	601f      	str	r7, [r3, #0]
    1a5a:	ab0a      	add	r3, sp, #40	; 0x28
    1a5c:	2280      	movs	r2, #128	; 0x80
    1a5e:	701a      	strb	r2, [r3, #0]
    1a60:	2200      	movs	r2, #0
    1a62:	705a      	strb	r2, [r3, #1]
    1a64:	70da      	strb	r2, [r3, #3]
    1a66:	709a      	strb	r2, [r3, #2]
    1a68:	6a33      	ldr	r3, [r6, #32]
    1a6a:	9306      	str	r3, [sp, #24]
    1a6c:	6a73      	ldr	r3, [r6, #36]	; 0x24
    1a6e:	9307      	str	r3, [sp, #28]
    1a70:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    1a72:	9308      	str	r3, [sp, #32]
    1a74:	6af3      	ldr	r3, [r6, #44]	; 0x2c
    1a76:	9303      	str	r3, [sp, #12]
    1a78:	9309      	str	r3, [sp, #36]	; 0x24
    1a7a:	2700      	movs	r7, #0
    1a7c:	ae06      	add	r6, sp, #24
    1a7e:	e006      	b.n	1a8e <usart_init+0x1c6>
    1a80:	0020      	movs	r0, r4
    1a82:	4b21      	ldr	r3, [pc, #132]	; (1b08 <usart_init+0x240>)
    1a84:	4798      	blx	r3
    1a86:	e007      	b.n	1a98 <usart_init+0x1d0>
    1a88:	3701      	adds	r7, #1
    1a8a:	2f04      	cmp	r7, #4
    1a8c:	d00d      	beq.n	1aaa <usart_init+0x1e2>
    1a8e:	b2f9      	uxtb	r1, r7
    1a90:	00bb      	lsls	r3, r7, #2
    1a92:	5998      	ldr	r0, [r3, r6]
    1a94:	2800      	cmp	r0, #0
    1a96:	d0f3      	beq.n	1a80 <usart_init+0x1b8>
    1a98:	1c43      	adds	r3, r0, #1
    1a9a:	d0f5      	beq.n	1a88 <usart_init+0x1c0>
    1a9c:	a90a      	add	r1, sp, #40	; 0x28
    1a9e:	7008      	strb	r0, [r1, #0]
    1aa0:	0c00      	lsrs	r0, r0, #16
    1aa2:	b2c0      	uxtb	r0, r0
    1aa4:	4b19      	ldr	r3, [pc, #100]	; (1b0c <usart_init+0x244>)
    1aa6:	4798      	blx	r3
    1aa8:	e7ee      	b.n	1a88 <usart_init+0x1c0>
    1aaa:	2300      	movs	r3, #0
    1aac:	60ab      	str	r3, [r5, #8]
    1aae:	60eb      	str	r3, [r5, #12]
    1ab0:	612b      	str	r3, [r5, #16]
    1ab2:	61ab      	str	r3, [r5, #24]
    1ab4:	616b      	str	r3, [r5, #20]
    1ab6:	2200      	movs	r2, #0
    1ab8:	83eb      	strh	r3, [r5, #30]
    1aba:	83ab      	strh	r3, [r5, #28]
    1abc:	3320      	adds	r3, #32
    1abe:	54ea      	strb	r2, [r5, r3]
    1ac0:	3301      	adds	r3, #1
    1ac2:	54ea      	strb	r2, [r5, r3]
    1ac4:	3301      	adds	r3, #1
    1ac6:	54ea      	strb	r2, [r5, r3]
    1ac8:	3301      	adds	r3, #1
    1aca:	54ea      	strb	r2, [r5, r3]
    1acc:	6828      	ldr	r0, [r5, #0]
    1ace:	4b05      	ldr	r3, [pc, #20]	; (1ae4 <usart_init+0x21c>)
    1ad0:	4798      	blx	r3
    1ad2:	0004      	movs	r4, r0
    1ad4:	490e      	ldr	r1, [pc, #56]	; (1b10 <usart_init+0x248>)
    1ad6:	4b0f      	ldr	r3, [pc, #60]	; (1b14 <usart_init+0x24c>)
    1ad8:	4798      	blx	r3
    1ada:	00a4      	lsls	r4, r4, #2
    1adc:	4b0e      	ldr	r3, [pc, #56]	; (1b18 <usart_init+0x250>)
    1ade:	50e5      	str	r5, [r4, r3]
    1ae0:	2000      	movs	r0, #0
    1ae2:	e704      	b.n	18ee <usart_init+0x26>
    1ae4:	000017c1 	.word	0x000017c1
    1ae8:	40000400 	.word	0x40000400
    1aec:	000021e1 	.word	0x000021e1
    1af0:	00002155 	.word	0x00002155
    1af4:	000015fd 	.word	0x000015fd
    1af8:	000021fd 	.word	0x000021fd
    1afc:	0000153f 	.word	0x0000153f
    1b00:	00001569 	.word	0x00001569
    1b04:	41002000 	.word	0x41002000
    1b08:	00001649 	.word	0x00001649
    1b0c:	000022d9 	.word	0x000022d9
    1b10:	00001c85 	.word	0x00001c85
    1b14:	000017fd 	.word	0x000017fd
    1b18:	200042b0 	.word	0x200042b0

00001b1c <usart_write_wait>:
    1b1c:	79c2      	ldrb	r2, [r0, #7]
    1b1e:	231c      	movs	r3, #28
    1b20:	2a00      	cmp	r2, #0
    1b22:	d101      	bne.n	1b28 <usart_write_wait+0xc>
    1b24:	0018      	movs	r0, r3
    1b26:	4770      	bx	lr
    1b28:	8bc2      	ldrh	r2, [r0, #30]
    1b2a:	b292      	uxth	r2, r2
    1b2c:	3b17      	subs	r3, #23
    1b2e:	2a00      	cmp	r2, #0
    1b30:	d1f8      	bne.n	1b24 <usart_write_wait+0x8>
    1b32:	6802      	ldr	r2, [r0, #0]
    1b34:	8a13      	ldrh	r3, [r2, #16]
    1b36:	b21b      	sxth	r3, r3
    1b38:	2b00      	cmp	r3, #0
    1b3a:	dbfb      	blt.n	1b34 <usart_write_wait+0x18>
    1b3c:	8311      	strh	r1, [r2, #24]
    1b3e:	2102      	movs	r1, #2
    1b40:	7b93      	ldrb	r3, [r2, #14]
    1b42:	420b      	tst	r3, r1
    1b44:	d0fc      	beq.n	1b40 <usart_write_wait+0x24>
    1b46:	2300      	movs	r3, #0
    1b48:	e7ec      	b.n	1b24 <usart_write_wait+0x8>
	...

00001b4c <usart_write_buffer_wait>:
    1b4c:	b5f0      	push	{r4, r5, r6, r7, lr}
    1b4e:	46ce      	mov	lr, r9
    1b50:	4647      	mov	r7, r8
    1b52:	b580      	push	{r7, lr}
    1b54:	b083      	sub	sp, #12
    1b56:	0005      	movs	r5, r0
    1b58:	9101      	str	r1, [sp, #4]
    1b5a:	2017      	movs	r0, #23
    1b5c:	2a00      	cmp	r2, #0
    1b5e:	d104      	bne.n	1b6a <usart_write_buffer_wait+0x1e>
    1b60:	b003      	add	sp, #12
    1b62:	bc0c      	pop	{r2, r3}
    1b64:	4690      	mov	r8, r2
    1b66:	4699      	mov	r9, r3
    1b68:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1b6a:	79eb      	ldrb	r3, [r5, #7]
    1b6c:	3005      	adds	r0, #5
    1b6e:	2b00      	cmp	r3, #0
    1b70:	d0f6      	beq.n	1b60 <usart_write_buffer_wait+0x14>
    1b72:	682c      	ldr	r4, [r5, #0]
    1b74:	8a23      	ldrh	r3, [r4, #16]
    1b76:	b21b      	sxth	r3, r3
    1b78:	2b00      	cmp	r3, #0
    1b7a:	dbfb      	blt.n	1b74 <usart_write_buffer_wait+0x28>
    1b7c:	3a01      	subs	r2, #1
    1b7e:	b293      	uxth	r3, r2
    1b80:	4699      	mov	r9, r3
    1b82:	2600      	movs	r6, #0
    1b84:	2701      	movs	r7, #1
    1b86:	4b20      	ldr	r3, [pc, #128]	; (1c08 <usart_write_buffer_wait+0xbc>)
    1b88:	4698      	mov	r8, r3
    1b8a:	e011      	b.n	1bb0 <usart_write_buffer_wait+0x64>
    1b8c:	1c73      	adds	r3, r6, #1
    1b8e:	b29b      	uxth	r3, r3
    1b90:	9a01      	ldr	r2, [sp, #4]
    1b92:	5d91      	ldrb	r1, [r2, r6]
    1b94:	796a      	ldrb	r2, [r5, #5]
    1b96:	2a01      	cmp	r2, #1
    1b98:	d017      	beq.n	1bca <usart_write_buffer_wait+0x7e>
    1b9a:	b289      	uxth	r1, r1
    1b9c:	001e      	movs	r6, r3
    1b9e:	0028      	movs	r0, r5
    1ba0:	4b1a      	ldr	r3, [pc, #104]	; (1c0c <usart_write_buffer_wait+0xc0>)
    1ba2:	4798      	blx	r3
    1ba4:	464b      	mov	r3, r9
    1ba6:	3b01      	subs	r3, #1
    1ba8:	b29b      	uxth	r3, r3
    1baa:	4699      	mov	r9, r3
    1bac:	4543      	cmp	r3, r8
    1bae:	d013      	beq.n	1bd8 <usart_write_buffer_wait+0x8c>
    1bb0:	7ba3      	ldrb	r3, [r4, #14]
    1bb2:	423b      	tst	r3, r7
    1bb4:	d1ea      	bne.n	1b8c <usart_write_buffer_wait+0x40>
    1bb6:	4b14      	ldr	r3, [pc, #80]	; (1c08 <usart_write_buffer_wait+0xbc>)
    1bb8:	7ba2      	ldrb	r2, [r4, #14]
    1bba:	423a      	tst	r2, r7
    1bbc:	d1e6      	bne.n	1b8c <usart_write_buffer_wait+0x40>
    1bbe:	2b01      	cmp	r3, #1
    1bc0:	d019      	beq.n	1bf6 <usart_write_buffer_wait+0xaa>
    1bc2:	3b01      	subs	r3, #1
    1bc4:	2b00      	cmp	r3, #0
    1bc6:	d1f7      	bne.n	1bb8 <usart_write_buffer_wait+0x6c>
    1bc8:	e7e0      	b.n	1b8c <usart_write_buffer_wait+0x40>
    1bca:	3602      	adds	r6, #2
    1bcc:	b2b6      	uxth	r6, r6
    1bce:	9a01      	ldr	r2, [sp, #4]
    1bd0:	5cd3      	ldrb	r3, [r2, r3]
    1bd2:	021b      	lsls	r3, r3, #8
    1bd4:	4319      	orrs	r1, r3
    1bd6:	e7e2      	b.n	1b9e <usart_write_buffer_wait+0x52>
    1bd8:	7ba3      	ldrb	r3, [r4, #14]
    1bda:	079b      	lsls	r3, r3, #30
    1bdc:	d40d      	bmi.n	1bfa <usart_write_buffer_wait+0xae>
    1bde:	4b0a      	ldr	r3, [pc, #40]	; (1c08 <usart_write_buffer_wait+0xbc>)
    1be0:	2102      	movs	r1, #2
    1be2:	7ba2      	ldrb	r2, [r4, #14]
    1be4:	420a      	tst	r2, r1
    1be6:	d10a      	bne.n	1bfe <usart_write_buffer_wait+0xb2>
    1be8:	2b01      	cmp	r3, #1
    1bea:	d00a      	beq.n	1c02 <usart_write_buffer_wait+0xb6>
    1bec:	3b01      	subs	r3, #1
    1bee:	2b00      	cmp	r3, #0
    1bf0:	d1f7      	bne.n	1be2 <usart_write_buffer_wait+0x96>
    1bf2:	2000      	movs	r0, #0
    1bf4:	e7b4      	b.n	1b60 <usart_write_buffer_wait+0x14>
    1bf6:	2012      	movs	r0, #18
    1bf8:	e7b2      	b.n	1b60 <usart_write_buffer_wait+0x14>
    1bfa:	2000      	movs	r0, #0
    1bfc:	e7b0      	b.n	1b60 <usart_write_buffer_wait+0x14>
    1bfe:	2000      	movs	r0, #0
    1c00:	e7ae      	b.n	1b60 <usart_write_buffer_wait+0x14>
    1c02:	2012      	movs	r0, #18
    1c04:	e7ac      	b.n	1b60 <usart_write_buffer_wait+0x14>
    1c06:	46c0      	nop			; (mov r8, r8)
    1c08:	0000ffff 	.word	0x0000ffff
    1c0c:	00001b1d 	.word	0x00001b1d

00001c10 <_usart_read_buffer>:
    1c10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1c12:	0006      	movs	r6, r0
    1c14:	000c      	movs	r4, r1
    1c16:	0015      	movs	r5, r2
    1c18:	6807      	ldr	r7, [r0, #0]
    1c1a:	4b0a      	ldr	r3, [pc, #40]	; (1c44 <_usart_read_buffer+0x34>)
    1c1c:	4798      	blx	r3
    1c1e:	8bb3      	ldrh	r3, [r6, #28]
    1c20:	b29b      	uxth	r3, r3
    1c22:	2b00      	cmp	r3, #0
    1c24:	d003      	beq.n	1c2e <_usart_read_buffer+0x1e>
    1c26:	4b08      	ldr	r3, [pc, #32]	; (1c48 <_usart_read_buffer+0x38>)
    1c28:	4798      	blx	r3
    1c2a:	2005      	movs	r0, #5
    1c2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1c2e:	83b5      	strh	r5, [r6, #28]
    1c30:	4b05      	ldr	r3, [pc, #20]	; (1c48 <_usart_read_buffer+0x38>)
    1c32:	4798      	blx	r3
    1c34:	6174      	str	r4, [r6, #20]
    1c36:	2205      	movs	r2, #5
    1c38:	2322      	movs	r3, #34	; 0x22
    1c3a:	54f2      	strb	r2, [r6, r3]
    1c3c:	3b1e      	subs	r3, #30
    1c3e:	737b      	strb	r3, [r7, #13]
    1c40:	2000      	movs	r0, #0
    1c42:	e7f3      	b.n	1c2c <_usart_read_buffer+0x1c>
    1c44:	00001355 	.word	0x00001355
    1c48:	00001395 	.word	0x00001395

00001c4c <usart_register_callback>:
    1c4c:	1c93      	adds	r3, r2, #2
    1c4e:	009b      	lsls	r3, r3, #2
    1c50:	5019      	str	r1, [r3, r0]
    1c52:	2120      	movs	r1, #32
    1c54:	2301      	movs	r3, #1
    1c56:	4093      	lsls	r3, r2
    1c58:	001a      	movs	r2, r3
    1c5a:	5c43      	ldrb	r3, [r0, r1]
    1c5c:	4313      	orrs	r3, r2
    1c5e:	5443      	strb	r3, [r0, r1]
    1c60:	4770      	bx	lr
	...

00001c64 <usart_read_buffer_job>:
    1c64:	b510      	push	{r4, lr}
    1c66:	2317      	movs	r3, #23
    1c68:	2a00      	cmp	r2, #0
    1c6a:	d101      	bne.n	1c70 <usart_read_buffer_job+0xc>
    1c6c:	0018      	movs	r0, r3
    1c6e:	bd10      	pop	{r4, pc}
    1c70:	7984      	ldrb	r4, [r0, #6]
    1c72:	3305      	adds	r3, #5
    1c74:	2c00      	cmp	r4, #0
    1c76:	d0f9      	beq.n	1c6c <usart_read_buffer_job+0x8>
    1c78:	4b01      	ldr	r3, [pc, #4]	; (1c80 <usart_read_buffer_job+0x1c>)
    1c7a:	4798      	blx	r3
    1c7c:	0003      	movs	r3, r0
    1c7e:	e7f5      	b.n	1c6c <usart_read_buffer_job+0x8>
    1c80:	00001c11 	.word	0x00001c11

00001c84 <_usart_interrupt_handler>:
    1c84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1c86:	0080      	lsls	r0, r0, #2
    1c88:	4b46      	ldr	r3, [pc, #280]	; (1da4 <_usart_interrupt_handler+0x120>)
    1c8a:	58c5      	ldr	r5, [r0, r3]
    1c8c:	682c      	ldr	r4, [r5, #0]
    1c8e:	8a23      	ldrh	r3, [r4, #16]
    1c90:	b21b      	sxth	r3, r3
    1c92:	2b00      	cmp	r3, #0
    1c94:	dbfb      	blt.n	1c8e <_usart_interrupt_handler+0xa>
    1c96:	7ba3      	ldrb	r3, [r4, #14]
    1c98:	7b66      	ldrb	r6, [r4, #13]
    1c9a:	401e      	ands	r6, r3
    1c9c:	2320      	movs	r3, #32
    1c9e:	5ceb      	ldrb	r3, [r5, r3]
    1ca0:	2221      	movs	r2, #33	; 0x21
    1ca2:	5caf      	ldrb	r7, [r5, r2]
    1ca4:	401f      	ands	r7, r3
    1ca6:	07f3      	lsls	r3, r6, #31
    1ca8:	d522      	bpl.n	1cf0 <_usart_interrupt_handler+0x6c>
    1caa:	8beb      	ldrh	r3, [r5, #30]
    1cac:	b29b      	uxth	r3, r3
    1cae:	2b00      	cmp	r3, #0
    1cb0:	d01c      	beq.n	1cec <_usart_interrupt_handler+0x68>
    1cb2:	69aa      	ldr	r2, [r5, #24]
    1cb4:	7813      	ldrb	r3, [r2, #0]
    1cb6:	b2db      	uxtb	r3, r3
    1cb8:	1c51      	adds	r1, r2, #1
    1cba:	61a9      	str	r1, [r5, #24]
    1cbc:	7969      	ldrb	r1, [r5, #5]
    1cbe:	2901      	cmp	r1, #1
    1cc0:	d00e      	beq.n	1ce0 <_usart_interrupt_handler+0x5c>
    1cc2:	b29b      	uxth	r3, r3
    1cc4:	05db      	lsls	r3, r3, #23
    1cc6:	0ddb      	lsrs	r3, r3, #23
    1cc8:	8323      	strh	r3, [r4, #24]
    1cca:	8beb      	ldrh	r3, [r5, #30]
    1ccc:	3b01      	subs	r3, #1
    1cce:	b29b      	uxth	r3, r3
    1cd0:	83eb      	strh	r3, [r5, #30]
    1cd2:	2b00      	cmp	r3, #0
    1cd4:	d10c      	bne.n	1cf0 <_usart_interrupt_handler+0x6c>
    1cd6:	3301      	adds	r3, #1
    1cd8:	7323      	strb	r3, [r4, #12]
    1cda:	3301      	adds	r3, #1
    1cdc:	7363      	strb	r3, [r4, #13]
    1cde:	e007      	b.n	1cf0 <_usart_interrupt_handler+0x6c>
    1ce0:	7851      	ldrb	r1, [r2, #1]
    1ce2:	0209      	lsls	r1, r1, #8
    1ce4:	430b      	orrs	r3, r1
    1ce6:	3202      	adds	r2, #2
    1ce8:	61aa      	str	r2, [r5, #24]
    1cea:	e7eb      	b.n	1cc4 <_usart_interrupt_handler+0x40>
    1cec:	2301      	movs	r3, #1
    1cee:	7323      	strb	r3, [r4, #12]
    1cf0:	07b3      	lsls	r3, r6, #30
    1cf2:	d506      	bpl.n	1d02 <_usart_interrupt_handler+0x7e>
    1cf4:	2302      	movs	r3, #2
    1cf6:	7323      	strb	r3, [r4, #12]
    1cf8:	2200      	movs	r2, #0
    1cfa:	3321      	adds	r3, #33	; 0x21
    1cfc:	54ea      	strb	r2, [r5, r3]
    1cfe:	07fb      	lsls	r3, r7, #31
    1d00:	d416      	bmi.n	1d30 <_usart_interrupt_handler+0xac>
    1d02:	0773      	lsls	r3, r6, #29
    1d04:	d54d      	bpl.n	1da2 <_usart_interrupt_handler+0x11e>
    1d06:	8bab      	ldrh	r3, [r5, #28]
    1d08:	b29b      	uxth	r3, r3
    1d0a:	2b00      	cmp	r3, #0
    1d0c:	d047      	beq.n	1d9e <_usart_interrupt_handler+0x11a>
    1d0e:	8a23      	ldrh	r3, [r4, #16]
    1d10:	b2db      	uxtb	r3, r3
    1d12:	075a      	lsls	r2, r3, #29
    1d14:	d020      	beq.n	1d58 <_usart_interrupt_handler+0xd4>
    1d16:	079a      	lsls	r2, r3, #30
    1d18:	d50e      	bpl.n	1d38 <_usart_interrupt_handler+0xb4>
    1d1a:	221a      	movs	r2, #26
    1d1c:	2322      	movs	r3, #34	; 0x22
    1d1e:	54ea      	strb	r2, [r5, r3]
    1d20:	3b20      	subs	r3, #32
    1d22:	8223      	strh	r3, [r4, #16]
    1d24:	077b      	lsls	r3, r7, #29
    1d26:	d53c      	bpl.n	1da2 <_usart_interrupt_handler+0x11e>
    1d28:	692b      	ldr	r3, [r5, #16]
    1d2a:	0028      	movs	r0, r5
    1d2c:	4798      	blx	r3
    1d2e:	e038      	b.n	1da2 <_usart_interrupt_handler+0x11e>
    1d30:	0028      	movs	r0, r5
    1d32:	68ab      	ldr	r3, [r5, #8]
    1d34:	4798      	blx	r3
    1d36:	e7e4      	b.n	1d02 <_usart_interrupt_handler+0x7e>
    1d38:	075a      	lsls	r2, r3, #29
    1d3a:	d505      	bpl.n	1d48 <_usart_interrupt_handler+0xc4>
    1d3c:	221e      	movs	r2, #30
    1d3e:	2322      	movs	r3, #34	; 0x22
    1d40:	54ea      	strb	r2, [r5, r3]
    1d42:	3b1e      	subs	r3, #30
    1d44:	8223      	strh	r3, [r4, #16]
    1d46:	e7ed      	b.n	1d24 <_usart_interrupt_handler+0xa0>
    1d48:	07db      	lsls	r3, r3, #31
    1d4a:	d5eb      	bpl.n	1d24 <_usart_interrupt_handler+0xa0>
    1d4c:	2213      	movs	r2, #19
    1d4e:	2322      	movs	r3, #34	; 0x22
    1d50:	54ea      	strb	r2, [r5, r3]
    1d52:	3b21      	subs	r3, #33	; 0x21
    1d54:	8223      	strh	r3, [r4, #16]
    1d56:	e7e5      	b.n	1d24 <_usart_interrupt_handler+0xa0>
    1d58:	8b23      	ldrh	r3, [r4, #24]
    1d5a:	05db      	lsls	r3, r3, #23
    1d5c:	0ddb      	lsrs	r3, r3, #23
    1d5e:	b2da      	uxtb	r2, r3
    1d60:	6969      	ldr	r1, [r5, #20]
    1d62:	700a      	strb	r2, [r1, #0]
    1d64:	696a      	ldr	r2, [r5, #20]
    1d66:	1c51      	adds	r1, r2, #1
    1d68:	6169      	str	r1, [r5, #20]
    1d6a:	7969      	ldrb	r1, [r5, #5]
    1d6c:	2901      	cmp	r1, #1
    1d6e:	d010      	beq.n	1d92 <_usart_interrupt_handler+0x10e>
    1d70:	8bab      	ldrh	r3, [r5, #28]
    1d72:	3b01      	subs	r3, #1
    1d74:	b29b      	uxth	r3, r3
    1d76:	83ab      	strh	r3, [r5, #28]
    1d78:	2b00      	cmp	r3, #0
    1d7a:	d112      	bne.n	1da2 <_usart_interrupt_handler+0x11e>
    1d7c:	3304      	adds	r3, #4
    1d7e:	7323      	strb	r3, [r4, #12]
    1d80:	2200      	movs	r2, #0
    1d82:	331e      	adds	r3, #30
    1d84:	54ea      	strb	r2, [r5, r3]
    1d86:	07bb      	lsls	r3, r7, #30
    1d88:	d50b      	bpl.n	1da2 <_usart_interrupt_handler+0x11e>
    1d8a:	68eb      	ldr	r3, [r5, #12]
    1d8c:	0028      	movs	r0, r5
    1d8e:	4798      	blx	r3
    1d90:	e007      	b.n	1da2 <_usart_interrupt_handler+0x11e>
    1d92:	0a1b      	lsrs	r3, r3, #8
    1d94:	7053      	strb	r3, [r2, #1]
    1d96:	696b      	ldr	r3, [r5, #20]
    1d98:	3301      	adds	r3, #1
    1d9a:	616b      	str	r3, [r5, #20]
    1d9c:	e7e8      	b.n	1d70 <_usart_interrupt_handler+0xec>
    1d9e:	2304      	movs	r3, #4
    1da0:	7323      	strb	r3, [r4, #12]
    1da2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1da4:	200042b0 	.word	0x200042b0

00001da8 <system_clock_source_get_hz>:
    1da8:	b510      	push	{r4, lr}
    1daa:	2807      	cmp	r0, #7
    1dac:	d803      	bhi.n	1db6 <system_clock_source_get_hz+0xe>
    1dae:	0080      	lsls	r0, r0, #2
    1db0:	4b16      	ldr	r3, [pc, #88]	; (1e0c <system_clock_source_get_hz+0x64>)
    1db2:	581b      	ldr	r3, [r3, r0]
    1db4:	469f      	mov	pc, r3
    1db6:	2000      	movs	r0, #0
    1db8:	e027      	b.n	1e0a <system_clock_source_get_hz+0x62>
    1dba:	4b15      	ldr	r3, [pc, #84]	; (1e10 <system_clock_source_get_hz+0x68>)
    1dbc:	68d8      	ldr	r0, [r3, #12]
    1dbe:	e024      	b.n	1e0a <system_clock_source_get_hz+0x62>
    1dc0:	4b14      	ldr	r3, [pc, #80]	; (1e14 <system_clock_source_get_hz+0x6c>)
    1dc2:	6a1b      	ldr	r3, [r3, #32]
    1dc4:	059b      	lsls	r3, r3, #22
    1dc6:	0f9b      	lsrs	r3, r3, #30
    1dc8:	4813      	ldr	r0, [pc, #76]	; (1e18 <system_clock_source_get_hz+0x70>)
    1dca:	40d8      	lsrs	r0, r3
    1dcc:	e01d      	b.n	1e0a <system_clock_source_get_hz+0x62>
    1dce:	4b10      	ldr	r3, [pc, #64]	; (1e10 <system_clock_source_get_hz+0x68>)
    1dd0:	6918      	ldr	r0, [r3, #16]
    1dd2:	e01a      	b.n	1e0a <system_clock_source_get_hz+0x62>
    1dd4:	4b0e      	ldr	r3, [pc, #56]	; (1e10 <system_clock_source_get_hz+0x68>)
    1dd6:	681b      	ldr	r3, [r3, #0]
    1dd8:	2000      	movs	r0, #0
    1dda:	079b      	lsls	r3, r3, #30
    1ddc:	d515      	bpl.n	1e0a <system_clock_source_get_hz+0x62>
    1dde:	490d      	ldr	r1, [pc, #52]	; (1e14 <system_clock_source_get_hz+0x6c>)
    1de0:	2210      	movs	r2, #16
    1de2:	68cb      	ldr	r3, [r1, #12]
    1de4:	421a      	tst	r2, r3
    1de6:	d0fc      	beq.n	1de2 <system_clock_source_get_hz+0x3a>
    1de8:	4b09      	ldr	r3, [pc, #36]	; (1e10 <system_clock_source_get_hz+0x68>)
    1dea:	681b      	ldr	r3, [r3, #0]
    1dec:	075b      	lsls	r3, r3, #29
    1dee:	d401      	bmi.n	1df4 <system_clock_source_get_hz+0x4c>
    1df0:	480a      	ldr	r0, [pc, #40]	; (1e1c <system_clock_source_get_hz+0x74>)
    1df2:	e00a      	b.n	1e0a <system_clock_source_get_hz+0x62>
    1df4:	2000      	movs	r0, #0
    1df6:	4b0a      	ldr	r3, [pc, #40]	; (1e20 <system_clock_source_get_hz+0x78>)
    1df8:	4798      	blx	r3
    1dfa:	4b05      	ldr	r3, [pc, #20]	; (1e10 <system_clock_source_get_hz+0x68>)
    1dfc:	689b      	ldr	r3, [r3, #8]
    1dfe:	041b      	lsls	r3, r3, #16
    1e00:	0c1b      	lsrs	r3, r3, #16
    1e02:	4358      	muls	r0, r3
    1e04:	e001      	b.n	1e0a <system_clock_source_get_hz+0x62>
    1e06:	2080      	movs	r0, #128	; 0x80
    1e08:	0200      	lsls	r0, r0, #8
    1e0a:	bd10      	pop	{r4, pc}
    1e0c:	00002c3c 	.word	0x00002c3c
    1e10:	2000019c 	.word	0x2000019c
    1e14:	40000800 	.word	0x40000800
    1e18:	007a1200 	.word	0x007a1200
    1e1c:	02dc6c00 	.word	0x02dc6c00
    1e20:	000021fd 	.word	0x000021fd

00001e24 <system_clock_source_osc8m_set_config>:
    1e24:	b570      	push	{r4, r5, r6, lr}
    1e26:	490c      	ldr	r1, [pc, #48]	; (1e58 <system_clock_source_osc8m_set_config+0x34>)
    1e28:	6a0b      	ldr	r3, [r1, #32]
    1e2a:	7804      	ldrb	r4, [r0, #0]
    1e2c:	7885      	ldrb	r5, [r0, #2]
    1e2e:	7840      	ldrb	r0, [r0, #1]
    1e30:	2201      	movs	r2, #1
    1e32:	4010      	ands	r0, r2
    1e34:	0180      	lsls	r0, r0, #6
    1e36:	2640      	movs	r6, #64	; 0x40
    1e38:	43b3      	bics	r3, r6
    1e3a:	4303      	orrs	r3, r0
    1e3c:	402a      	ands	r2, r5
    1e3e:	01d2      	lsls	r2, r2, #7
    1e40:	2080      	movs	r0, #128	; 0x80
    1e42:	4383      	bics	r3, r0
    1e44:	4313      	orrs	r3, r2
    1e46:	2203      	movs	r2, #3
    1e48:	4022      	ands	r2, r4
    1e4a:	0212      	lsls	r2, r2, #8
    1e4c:	4803      	ldr	r0, [pc, #12]	; (1e5c <system_clock_source_osc8m_set_config+0x38>)
    1e4e:	4003      	ands	r3, r0
    1e50:	4313      	orrs	r3, r2
    1e52:	620b      	str	r3, [r1, #32]
    1e54:	bd70      	pop	{r4, r5, r6, pc}
    1e56:	46c0      	nop			; (mov r8, r8)
    1e58:	40000800 	.word	0x40000800
    1e5c:	fffffcff 	.word	0xfffffcff

00001e60 <system_clock_source_enable>:
    1e60:	2807      	cmp	r0, #7
    1e62:	d803      	bhi.n	1e6c <system_clock_source_enable+0xc>
    1e64:	0080      	lsls	r0, r0, #2
    1e66:	4b1e      	ldr	r3, [pc, #120]	; (1ee0 <system_clock_source_enable+0x80>)
    1e68:	581b      	ldr	r3, [r3, r0]
    1e6a:	469f      	mov	pc, r3
    1e6c:	2017      	movs	r0, #23
    1e6e:	e036      	b.n	1ede <system_clock_source_enable+0x7e>
    1e70:	4a1c      	ldr	r2, [pc, #112]	; (1ee4 <system_clock_source_enable+0x84>)
    1e72:	6a13      	ldr	r3, [r2, #32]
    1e74:	2102      	movs	r1, #2
    1e76:	430b      	orrs	r3, r1
    1e78:	6213      	str	r3, [r2, #32]
    1e7a:	2000      	movs	r0, #0
    1e7c:	e02f      	b.n	1ede <system_clock_source_enable+0x7e>
    1e7e:	4a19      	ldr	r2, [pc, #100]	; (1ee4 <system_clock_source_enable+0x84>)
    1e80:	6993      	ldr	r3, [r2, #24]
    1e82:	2102      	movs	r1, #2
    1e84:	430b      	orrs	r3, r1
    1e86:	6193      	str	r3, [r2, #24]
    1e88:	2000      	movs	r0, #0
    1e8a:	e028      	b.n	1ede <system_clock_source_enable+0x7e>
    1e8c:	4a15      	ldr	r2, [pc, #84]	; (1ee4 <system_clock_source_enable+0x84>)
    1e8e:	8a13      	ldrh	r3, [r2, #16]
    1e90:	2102      	movs	r1, #2
    1e92:	430b      	orrs	r3, r1
    1e94:	8213      	strh	r3, [r2, #16]
    1e96:	2000      	movs	r0, #0
    1e98:	e021      	b.n	1ede <system_clock_source_enable+0x7e>
    1e9a:	4a12      	ldr	r2, [pc, #72]	; (1ee4 <system_clock_source_enable+0x84>)
    1e9c:	8a93      	ldrh	r3, [r2, #20]
    1e9e:	2102      	movs	r1, #2
    1ea0:	430b      	orrs	r3, r1
    1ea2:	8293      	strh	r3, [r2, #20]
    1ea4:	2000      	movs	r0, #0
    1ea6:	e01a      	b.n	1ede <system_clock_source_enable+0x7e>
    1ea8:	4b0f      	ldr	r3, [pc, #60]	; (1ee8 <system_clock_source_enable+0x88>)
    1eaa:	681a      	ldr	r2, [r3, #0]
    1eac:	2102      	movs	r1, #2
    1eae:	430a      	orrs	r2, r1
    1eb0:	601a      	str	r2, [r3, #0]
    1eb2:	681b      	ldr	r3, [r3, #0]
    1eb4:	4a0d      	ldr	r2, [pc, #52]	; (1eec <system_clock_source_enable+0x8c>)
    1eb6:	4013      	ands	r3, r2
    1eb8:	4a0a      	ldr	r2, [pc, #40]	; (1ee4 <system_clock_source_enable+0x84>)
    1eba:	8493      	strh	r3, [r2, #36]	; 0x24
    1ebc:	0011      	movs	r1, r2
    1ebe:	2210      	movs	r2, #16
    1ec0:	68cb      	ldr	r3, [r1, #12]
    1ec2:	421a      	tst	r2, r3
    1ec4:	d0fc      	beq.n	1ec0 <system_clock_source_enable+0x60>
    1ec6:	4a08      	ldr	r2, [pc, #32]	; (1ee8 <system_clock_source_enable+0x88>)
    1ec8:	6891      	ldr	r1, [r2, #8]
    1eca:	4b06      	ldr	r3, [pc, #24]	; (1ee4 <system_clock_source_enable+0x84>)
    1ecc:	62d9      	str	r1, [r3, #44]	; 0x2c
    1ece:	6851      	ldr	r1, [r2, #4]
    1ed0:	6299      	str	r1, [r3, #40]	; 0x28
    1ed2:	6812      	ldr	r2, [r2, #0]
    1ed4:	b292      	uxth	r2, r2
    1ed6:	849a      	strh	r2, [r3, #36]	; 0x24
    1ed8:	2000      	movs	r0, #0
    1eda:	e000      	b.n	1ede <system_clock_source_enable+0x7e>
    1edc:	2000      	movs	r0, #0
    1ede:	4770      	bx	lr
    1ee0:	00002c5c 	.word	0x00002c5c
    1ee4:	40000800 	.word	0x40000800
    1ee8:	2000019c 	.word	0x2000019c
    1eec:	0000ff7f 	.word	0x0000ff7f

00001ef0 <system_clock_init>:
    1ef0:	b5f0      	push	{r4, r5, r6, r7, lr}
    1ef2:	46c6      	mov	lr, r8
    1ef4:	b500      	push	{lr}
    1ef6:	b084      	sub	sp, #16
    1ef8:	22c2      	movs	r2, #194	; 0xc2
    1efa:	00d2      	lsls	r2, r2, #3
    1efc:	4b21      	ldr	r3, [pc, #132]	; (1f84 <system_clock_init+0x94>)
    1efe:	609a      	str	r2, [r3, #8]
    1f00:	4a21      	ldr	r2, [pc, #132]	; (1f88 <system_clock_init+0x98>)
    1f02:	6853      	ldr	r3, [r2, #4]
    1f04:	211e      	movs	r1, #30
    1f06:	438b      	bics	r3, r1
    1f08:	6053      	str	r3, [r2, #4]
    1f0a:	2302      	movs	r3, #2
    1f0c:	466a      	mov	r2, sp
    1f0e:	7013      	strb	r3, [r2, #0]
    1f10:	2400      	movs	r4, #0
    1f12:	4d1e      	ldr	r5, [pc, #120]	; (1f8c <system_clock_init+0x9c>)
    1f14:	b2e0      	uxtb	r0, r4
    1f16:	4669      	mov	r1, sp
    1f18:	47a8      	blx	r5
    1f1a:	3401      	adds	r4, #1
    1f1c:	2c1c      	cmp	r4, #28
    1f1e:	d1f9      	bne.n	1f14 <system_clock_init+0x24>
    1f20:	a803      	add	r0, sp, #12
    1f22:	2400      	movs	r4, #0
    1f24:	7044      	strb	r4, [r0, #1]
    1f26:	2301      	movs	r3, #1
    1f28:	4698      	mov	r8, r3
    1f2a:	7083      	strb	r3, [r0, #2]
    1f2c:	7004      	strb	r4, [r0, #0]
    1f2e:	4b18      	ldr	r3, [pc, #96]	; (1f90 <system_clock_init+0xa0>)
    1f30:	4798      	blx	r3
    1f32:	2006      	movs	r0, #6
    1f34:	4b17      	ldr	r3, [pc, #92]	; (1f94 <system_clock_init+0xa4>)
    1f36:	4798      	blx	r3
    1f38:	4b17      	ldr	r3, [pc, #92]	; (1f98 <system_clock_init+0xa8>)
    1f3a:	4798      	blx	r3
    1f3c:	466b      	mov	r3, sp
    1f3e:	705c      	strb	r4, [r3, #1]
    1f40:	2706      	movs	r7, #6
    1f42:	701f      	strb	r7, [r3, #0]
    1f44:	721c      	strb	r4, [r3, #8]
    1f46:	725c      	strb	r4, [r3, #9]
    1f48:	2308      	movs	r3, #8
    1f4a:	9301      	str	r3, [sp, #4]
    1f4c:	4669      	mov	r1, sp
    1f4e:	2001      	movs	r0, #1
    1f50:	4e12      	ldr	r6, [pc, #72]	; (1f9c <system_clock_init+0xac>)
    1f52:	47b0      	blx	r6
    1f54:	2001      	movs	r0, #1
    1f56:	4d12      	ldr	r5, [pc, #72]	; (1fa0 <system_clock_init+0xb0>)
    1f58:	47a8      	blx	r5
    1f5a:	4b12      	ldr	r3, [pc, #72]	; (1fa4 <system_clock_init+0xb4>)
    1f5c:	721c      	strb	r4, [r3, #8]
    1f5e:	725c      	strb	r4, [r3, #9]
    1f60:	729c      	strb	r4, [r3, #10]
    1f62:	72dc      	strb	r4, [r3, #11]
    1f64:	4643      	mov	r3, r8
    1f66:	9301      	str	r3, [sp, #4]
    1f68:	466b      	mov	r3, sp
    1f6a:	705c      	strb	r4, [r3, #1]
    1f6c:	701f      	strb	r7, [r3, #0]
    1f6e:	721c      	strb	r4, [r3, #8]
    1f70:	725c      	strb	r4, [r3, #9]
    1f72:	4669      	mov	r1, sp
    1f74:	2000      	movs	r0, #0
    1f76:	47b0      	blx	r6
    1f78:	2000      	movs	r0, #0
    1f7a:	47a8      	blx	r5
    1f7c:	b004      	add	sp, #16
    1f7e:	bc04      	pop	{r2}
    1f80:	4690      	mov	r8, r2
    1f82:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1f84:	40000800 	.word	0x40000800
    1f88:	41004000 	.word	0x41004000
    1f8c:	000021e1 	.word	0x000021e1
    1f90:	00001e25 	.word	0x00001e25
    1f94:	00001e61 	.word	0x00001e61
    1f98:	00001fa9 	.word	0x00001fa9
    1f9c:	00001fcd 	.word	0x00001fcd
    1fa0:	00002085 	.word	0x00002085
    1fa4:	40000400 	.word	0x40000400

00001fa8 <system_gclk_init>:
    1fa8:	4a06      	ldr	r2, [pc, #24]	; (1fc4 <system_gclk_init+0x1c>)
    1faa:	6993      	ldr	r3, [r2, #24]
    1fac:	2108      	movs	r1, #8
    1fae:	430b      	orrs	r3, r1
    1fb0:	6193      	str	r3, [r2, #24]
    1fb2:	2201      	movs	r2, #1
    1fb4:	4b04      	ldr	r3, [pc, #16]	; (1fc8 <system_gclk_init+0x20>)
    1fb6:	701a      	strb	r2, [r3, #0]
    1fb8:	0019      	movs	r1, r3
    1fba:	780b      	ldrb	r3, [r1, #0]
    1fbc:	4213      	tst	r3, r2
    1fbe:	d1fc      	bne.n	1fba <system_gclk_init+0x12>
    1fc0:	4770      	bx	lr
    1fc2:	46c0      	nop			; (mov r8, r8)
    1fc4:	40000400 	.word	0x40000400
    1fc8:	40000c00 	.word	0x40000c00

00001fcc <system_gclk_gen_set_config>:
    1fcc:	b570      	push	{r4, r5, r6, lr}
    1fce:	0006      	movs	r6, r0
    1fd0:	0004      	movs	r4, r0
    1fd2:	780d      	ldrb	r5, [r1, #0]
    1fd4:	022d      	lsls	r5, r5, #8
    1fd6:	4305      	orrs	r5, r0
    1fd8:	784b      	ldrb	r3, [r1, #1]
    1fda:	2b00      	cmp	r3, #0
    1fdc:	d002      	beq.n	1fe4 <system_gclk_gen_set_config+0x18>
    1fde:	2380      	movs	r3, #128	; 0x80
    1fe0:	02db      	lsls	r3, r3, #11
    1fe2:	431d      	orrs	r5, r3
    1fe4:	7a4b      	ldrb	r3, [r1, #9]
    1fe6:	2b00      	cmp	r3, #0
    1fe8:	d002      	beq.n	1ff0 <system_gclk_gen_set_config+0x24>
    1fea:	2380      	movs	r3, #128	; 0x80
    1fec:	031b      	lsls	r3, r3, #12
    1fee:	431d      	orrs	r5, r3
    1ff0:	6848      	ldr	r0, [r1, #4]
    1ff2:	2801      	cmp	r0, #1
    1ff4:	d910      	bls.n	2018 <STACK_SIZE+0x18>
    1ff6:	1e43      	subs	r3, r0, #1
    1ff8:	4218      	tst	r0, r3
    1ffa:	d134      	bne.n	2066 <STACK_SIZE+0x66>
    1ffc:	2802      	cmp	r0, #2
    1ffe:	d930      	bls.n	2062 <STACK_SIZE+0x62>
    2000:	2302      	movs	r3, #2
    2002:	2200      	movs	r2, #0
    2004:	3201      	adds	r2, #1
    2006:	005b      	lsls	r3, r3, #1
    2008:	4298      	cmp	r0, r3
    200a:	d8fb      	bhi.n	2004 <STACK_SIZE+0x4>
    200c:	0212      	lsls	r2, r2, #8
    200e:	4332      	orrs	r2, r6
    2010:	0014      	movs	r4, r2
    2012:	2380      	movs	r3, #128	; 0x80
    2014:	035b      	lsls	r3, r3, #13
    2016:	431d      	orrs	r5, r3
    2018:	7a0b      	ldrb	r3, [r1, #8]
    201a:	2b00      	cmp	r3, #0
    201c:	d002      	beq.n	2024 <STACK_SIZE+0x24>
    201e:	2380      	movs	r3, #128	; 0x80
    2020:	039b      	lsls	r3, r3, #14
    2022:	431d      	orrs	r5, r3
    2024:	4a13      	ldr	r2, [pc, #76]	; (2074 <STACK_SIZE+0x74>)
    2026:	7853      	ldrb	r3, [r2, #1]
    2028:	b25b      	sxtb	r3, r3
    202a:	2b00      	cmp	r3, #0
    202c:	dbfb      	blt.n	2026 <STACK_SIZE+0x26>
    202e:	4b12      	ldr	r3, [pc, #72]	; (2078 <STACK_SIZE+0x78>)
    2030:	4798      	blx	r3
    2032:	4b12      	ldr	r3, [pc, #72]	; (207c <STACK_SIZE+0x7c>)
    2034:	701e      	strb	r6, [r3, #0]
    2036:	4a0f      	ldr	r2, [pc, #60]	; (2074 <STACK_SIZE+0x74>)
    2038:	7853      	ldrb	r3, [r2, #1]
    203a:	b25b      	sxtb	r3, r3
    203c:	2b00      	cmp	r3, #0
    203e:	dbfb      	blt.n	2038 <STACK_SIZE+0x38>
    2040:	4b0c      	ldr	r3, [pc, #48]	; (2074 <STACK_SIZE+0x74>)
    2042:	609c      	str	r4, [r3, #8]
    2044:	001a      	movs	r2, r3
    2046:	7853      	ldrb	r3, [r2, #1]
    2048:	b25b      	sxtb	r3, r3
    204a:	2b00      	cmp	r3, #0
    204c:	dbfb      	blt.n	2046 <STACK_SIZE+0x46>
    204e:	4a09      	ldr	r2, [pc, #36]	; (2074 <STACK_SIZE+0x74>)
    2050:	6853      	ldr	r3, [r2, #4]
    2052:	2180      	movs	r1, #128	; 0x80
    2054:	0249      	lsls	r1, r1, #9
    2056:	400b      	ands	r3, r1
    2058:	431d      	orrs	r5, r3
    205a:	6055      	str	r5, [r2, #4]
    205c:	4b08      	ldr	r3, [pc, #32]	; (2080 <STACK_SIZE+0x80>)
    205e:	4798      	blx	r3
    2060:	bd70      	pop	{r4, r5, r6, pc}
    2062:	2200      	movs	r2, #0
    2064:	e7d2      	b.n	200c <STACK_SIZE+0xc>
    2066:	0204      	lsls	r4, r0, #8
    2068:	4334      	orrs	r4, r6
    206a:	2380      	movs	r3, #128	; 0x80
    206c:	029b      	lsls	r3, r3, #10
    206e:	431d      	orrs	r5, r3
    2070:	e7d2      	b.n	2018 <STACK_SIZE+0x18>
    2072:	46c0      	nop			; (mov r8, r8)
    2074:	40000c00 	.word	0x40000c00
    2078:	00001355 	.word	0x00001355
    207c:	40000c08 	.word	0x40000c08
    2080:	00001395 	.word	0x00001395

00002084 <system_gclk_gen_enable>:
    2084:	b510      	push	{r4, lr}
    2086:	0004      	movs	r4, r0
    2088:	4a0b      	ldr	r2, [pc, #44]	; (20b8 <system_gclk_gen_enable+0x34>)
    208a:	7853      	ldrb	r3, [r2, #1]
    208c:	b25b      	sxtb	r3, r3
    208e:	2b00      	cmp	r3, #0
    2090:	dbfb      	blt.n	208a <system_gclk_gen_enable+0x6>
    2092:	4b0a      	ldr	r3, [pc, #40]	; (20bc <system_gclk_gen_enable+0x38>)
    2094:	4798      	blx	r3
    2096:	4b0a      	ldr	r3, [pc, #40]	; (20c0 <system_gclk_gen_enable+0x3c>)
    2098:	701c      	strb	r4, [r3, #0]
    209a:	4a07      	ldr	r2, [pc, #28]	; (20b8 <system_gclk_gen_enable+0x34>)
    209c:	7853      	ldrb	r3, [r2, #1]
    209e:	b25b      	sxtb	r3, r3
    20a0:	2b00      	cmp	r3, #0
    20a2:	dbfb      	blt.n	209c <system_gclk_gen_enable+0x18>
    20a4:	4a04      	ldr	r2, [pc, #16]	; (20b8 <system_gclk_gen_enable+0x34>)
    20a6:	6851      	ldr	r1, [r2, #4]
    20a8:	2380      	movs	r3, #128	; 0x80
    20aa:	025b      	lsls	r3, r3, #9
    20ac:	430b      	orrs	r3, r1
    20ae:	6053      	str	r3, [r2, #4]
    20b0:	4b04      	ldr	r3, [pc, #16]	; (20c4 <system_gclk_gen_enable+0x40>)
    20b2:	4798      	blx	r3
    20b4:	bd10      	pop	{r4, pc}
    20b6:	46c0      	nop			; (mov r8, r8)
    20b8:	40000c00 	.word	0x40000c00
    20bc:	00001355 	.word	0x00001355
    20c0:	40000c04 	.word	0x40000c04
    20c4:	00001395 	.word	0x00001395

000020c8 <system_gclk_gen_get_hz>:
    20c8:	b570      	push	{r4, r5, r6, lr}
    20ca:	0004      	movs	r4, r0
    20cc:	4a1a      	ldr	r2, [pc, #104]	; (2138 <system_gclk_gen_get_hz+0x70>)
    20ce:	7853      	ldrb	r3, [r2, #1]
    20d0:	b25b      	sxtb	r3, r3
    20d2:	2b00      	cmp	r3, #0
    20d4:	dbfb      	blt.n	20ce <system_gclk_gen_get_hz+0x6>
    20d6:	4b19      	ldr	r3, [pc, #100]	; (213c <system_gclk_gen_get_hz+0x74>)
    20d8:	4798      	blx	r3
    20da:	4b19      	ldr	r3, [pc, #100]	; (2140 <system_gclk_gen_get_hz+0x78>)
    20dc:	701c      	strb	r4, [r3, #0]
    20de:	4a16      	ldr	r2, [pc, #88]	; (2138 <system_gclk_gen_get_hz+0x70>)
    20e0:	7853      	ldrb	r3, [r2, #1]
    20e2:	b25b      	sxtb	r3, r3
    20e4:	2b00      	cmp	r3, #0
    20e6:	dbfb      	blt.n	20e0 <system_gclk_gen_get_hz+0x18>
    20e8:	4e13      	ldr	r6, [pc, #76]	; (2138 <system_gclk_gen_get_hz+0x70>)
    20ea:	6870      	ldr	r0, [r6, #4]
    20ec:	04c0      	lsls	r0, r0, #19
    20ee:	0ec0      	lsrs	r0, r0, #27
    20f0:	4b14      	ldr	r3, [pc, #80]	; (2144 <system_gclk_gen_get_hz+0x7c>)
    20f2:	4798      	blx	r3
    20f4:	0005      	movs	r5, r0
    20f6:	4b12      	ldr	r3, [pc, #72]	; (2140 <system_gclk_gen_get_hz+0x78>)
    20f8:	701c      	strb	r4, [r3, #0]
    20fa:	6876      	ldr	r6, [r6, #4]
    20fc:	02f6      	lsls	r6, r6, #11
    20fe:	0ff6      	lsrs	r6, r6, #31
    2100:	4b11      	ldr	r3, [pc, #68]	; (2148 <system_gclk_gen_get_hz+0x80>)
    2102:	701c      	strb	r4, [r3, #0]
    2104:	4a0c      	ldr	r2, [pc, #48]	; (2138 <system_gclk_gen_get_hz+0x70>)
    2106:	7853      	ldrb	r3, [r2, #1]
    2108:	b25b      	sxtb	r3, r3
    210a:	2b00      	cmp	r3, #0
    210c:	dbfb      	blt.n	2106 <system_gclk_gen_get_hz+0x3e>
    210e:	4b0a      	ldr	r3, [pc, #40]	; (2138 <system_gclk_gen_get_hz+0x70>)
    2110:	689c      	ldr	r4, [r3, #8]
    2112:	0224      	lsls	r4, r4, #8
    2114:	0c24      	lsrs	r4, r4, #16
    2116:	4b0d      	ldr	r3, [pc, #52]	; (214c <system_gclk_gen_get_hz+0x84>)
    2118:	4798      	blx	r3
    211a:	2e00      	cmp	r6, #0
    211c:	d107      	bne.n	212e <system_gclk_gen_get_hz+0x66>
    211e:	2c01      	cmp	r4, #1
    2120:	d907      	bls.n	2132 <system_gclk_gen_get_hz+0x6a>
    2122:	0021      	movs	r1, r4
    2124:	0028      	movs	r0, r5
    2126:	4b0a      	ldr	r3, [pc, #40]	; (2150 <system_gclk_gen_get_hz+0x88>)
    2128:	4798      	blx	r3
    212a:	0005      	movs	r5, r0
    212c:	e001      	b.n	2132 <system_gclk_gen_get_hz+0x6a>
    212e:	3401      	adds	r4, #1
    2130:	40e5      	lsrs	r5, r4
    2132:	0028      	movs	r0, r5
    2134:	bd70      	pop	{r4, r5, r6, pc}
    2136:	46c0      	nop			; (mov r8, r8)
    2138:	40000c00 	.word	0x40000c00
    213c:	00001355 	.word	0x00001355
    2140:	40000c04 	.word	0x40000c04
    2144:	00001da9 	.word	0x00001da9
    2148:	40000c08 	.word	0x40000c08
    214c:	00001395 	.word	0x00001395
    2150:	000026d5 	.word	0x000026d5

00002154 <system_gclk_chan_enable>:
    2154:	b510      	push	{r4, lr}
    2156:	0004      	movs	r4, r0
    2158:	4b06      	ldr	r3, [pc, #24]	; (2174 <system_gclk_chan_enable+0x20>)
    215a:	4798      	blx	r3
    215c:	4b06      	ldr	r3, [pc, #24]	; (2178 <system_gclk_chan_enable+0x24>)
    215e:	701c      	strb	r4, [r3, #0]
    2160:	4a06      	ldr	r2, [pc, #24]	; (217c <system_gclk_chan_enable+0x28>)
    2162:	8853      	ldrh	r3, [r2, #2]
    2164:	2180      	movs	r1, #128	; 0x80
    2166:	01c9      	lsls	r1, r1, #7
    2168:	430b      	orrs	r3, r1
    216a:	8053      	strh	r3, [r2, #2]
    216c:	4b04      	ldr	r3, [pc, #16]	; (2180 <system_gclk_chan_enable+0x2c>)
    216e:	4798      	blx	r3
    2170:	bd10      	pop	{r4, pc}
    2172:	46c0      	nop			; (mov r8, r8)
    2174:	00001355 	.word	0x00001355
    2178:	40000c02 	.word	0x40000c02
    217c:	40000c00 	.word	0x40000c00
    2180:	00001395 	.word	0x00001395

00002184 <system_gclk_chan_disable>:
    2184:	b510      	push	{r4, lr}
    2186:	0004      	movs	r4, r0
    2188:	4b0f      	ldr	r3, [pc, #60]	; (21c8 <system_gclk_chan_disable+0x44>)
    218a:	4798      	blx	r3
    218c:	4b0f      	ldr	r3, [pc, #60]	; (21cc <system_gclk_chan_disable+0x48>)
    218e:	701c      	strb	r4, [r3, #0]
    2190:	4a0f      	ldr	r2, [pc, #60]	; (21d0 <system_gclk_chan_disable+0x4c>)
    2192:	8853      	ldrh	r3, [r2, #2]
    2194:	051b      	lsls	r3, r3, #20
    2196:	0f18      	lsrs	r0, r3, #28
    2198:	8853      	ldrh	r3, [r2, #2]
    219a:	490e      	ldr	r1, [pc, #56]	; (21d4 <system_gclk_chan_disable+0x50>)
    219c:	400b      	ands	r3, r1
    219e:	8053      	strh	r3, [r2, #2]
    21a0:	8853      	ldrh	r3, [r2, #2]
    21a2:	490d      	ldr	r1, [pc, #52]	; (21d8 <system_gclk_chan_disable+0x54>)
    21a4:	400b      	ands	r3, r1
    21a6:	8053      	strh	r3, [r2, #2]
    21a8:	0011      	movs	r1, r2
    21aa:	2280      	movs	r2, #128	; 0x80
    21ac:	01d2      	lsls	r2, r2, #7
    21ae:	884b      	ldrh	r3, [r1, #2]
    21b0:	4213      	tst	r3, r2
    21b2:	d1fc      	bne.n	21ae <system_gclk_chan_disable+0x2a>
    21b4:	4906      	ldr	r1, [pc, #24]	; (21d0 <system_gclk_chan_disable+0x4c>)
    21b6:	884a      	ldrh	r2, [r1, #2]
    21b8:	0203      	lsls	r3, r0, #8
    21ba:	4806      	ldr	r0, [pc, #24]	; (21d4 <system_gclk_chan_disable+0x50>)
    21bc:	4002      	ands	r2, r0
    21be:	4313      	orrs	r3, r2
    21c0:	804b      	strh	r3, [r1, #2]
    21c2:	4b06      	ldr	r3, [pc, #24]	; (21dc <system_gclk_chan_disable+0x58>)
    21c4:	4798      	blx	r3
    21c6:	bd10      	pop	{r4, pc}
    21c8:	00001355 	.word	0x00001355
    21cc:	40000c02 	.word	0x40000c02
    21d0:	40000c00 	.word	0x40000c00
    21d4:	fffff0ff 	.word	0xfffff0ff
    21d8:	ffffbfff 	.word	0xffffbfff
    21dc:	00001395 	.word	0x00001395

000021e0 <system_gclk_chan_set_config>:
    21e0:	b510      	push	{r4, lr}
    21e2:	780c      	ldrb	r4, [r1, #0]
    21e4:	0224      	lsls	r4, r4, #8
    21e6:	4304      	orrs	r4, r0
    21e8:	4b02      	ldr	r3, [pc, #8]	; (21f4 <system_gclk_chan_set_config+0x14>)
    21ea:	4798      	blx	r3
    21ec:	b2a4      	uxth	r4, r4
    21ee:	4b02      	ldr	r3, [pc, #8]	; (21f8 <system_gclk_chan_set_config+0x18>)
    21f0:	805c      	strh	r4, [r3, #2]
    21f2:	bd10      	pop	{r4, pc}
    21f4:	00002185 	.word	0x00002185
    21f8:	40000c00 	.word	0x40000c00

000021fc <system_gclk_chan_get_hz>:
    21fc:	b510      	push	{r4, lr}
    21fe:	0004      	movs	r4, r0
    2200:	4b06      	ldr	r3, [pc, #24]	; (221c <system_gclk_chan_get_hz+0x20>)
    2202:	4798      	blx	r3
    2204:	4b06      	ldr	r3, [pc, #24]	; (2220 <system_gclk_chan_get_hz+0x24>)
    2206:	701c      	strb	r4, [r3, #0]
    2208:	4b06      	ldr	r3, [pc, #24]	; (2224 <system_gclk_chan_get_hz+0x28>)
    220a:	885c      	ldrh	r4, [r3, #2]
    220c:	0524      	lsls	r4, r4, #20
    220e:	0f24      	lsrs	r4, r4, #28
    2210:	4b05      	ldr	r3, [pc, #20]	; (2228 <system_gclk_chan_get_hz+0x2c>)
    2212:	4798      	blx	r3
    2214:	0020      	movs	r0, r4
    2216:	4b05      	ldr	r3, [pc, #20]	; (222c <system_gclk_chan_get_hz+0x30>)
    2218:	4798      	blx	r3
    221a:	bd10      	pop	{r4, pc}
    221c:	00001355 	.word	0x00001355
    2220:	40000c02 	.word	0x40000c02
    2224:	40000c00 	.word	0x40000c00
    2228:	00001395 	.word	0x00001395
    222c:	000020c9 	.word	0x000020c9

00002230 <_system_pinmux_config>:
    2230:	b530      	push	{r4, r5, lr}
    2232:	78d3      	ldrb	r3, [r2, #3]
    2234:	2b00      	cmp	r3, #0
    2236:	d135      	bne.n	22a4 <_system_pinmux_config+0x74>
    2238:	7813      	ldrb	r3, [r2, #0]
    223a:	2b80      	cmp	r3, #128	; 0x80
    223c:	d029      	beq.n	2292 <_system_pinmux_config+0x62>
    223e:	061b      	lsls	r3, r3, #24
    2240:	2480      	movs	r4, #128	; 0x80
    2242:	0264      	lsls	r4, r4, #9
    2244:	4323      	orrs	r3, r4
    2246:	7854      	ldrb	r4, [r2, #1]
    2248:	2502      	movs	r5, #2
    224a:	43ac      	bics	r4, r5
    224c:	d106      	bne.n	225c <_system_pinmux_config+0x2c>
    224e:	7894      	ldrb	r4, [r2, #2]
    2250:	2c00      	cmp	r4, #0
    2252:	d120      	bne.n	2296 <_system_pinmux_config+0x66>
    2254:	2480      	movs	r4, #128	; 0x80
    2256:	02a4      	lsls	r4, r4, #10
    2258:	4323      	orrs	r3, r4
    225a:	6041      	str	r1, [r0, #4]
    225c:	7854      	ldrb	r4, [r2, #1]
    225e:	3c01      	subs	r4, #1
    2260:	2c01      	cmp	r4, #1
    2262:	d91c      	bls.n	229e <_system_pinmux_config+0x6e>
    2264:	040d      	lsls	r5, r1, #16
    2266:	0c2d      	lsrs	r5, r5, #16
    2268:	24a0      	movs	r4, #160	; 0xa0
    226a:	05e4      	lsls	r4, r4, #23
    226c:	432c      	orrs	r4, r5
    226e:	431c      	orrs	r4, r3
    2270:	6284      	str	r4, [r0, #40]	; 0x28
    2272:	0c0d      	lsrs	r5, r1, #16
    2274:	24d0      	movs	r4, #208	; 0xd0
    2276:	0624      	lsls	r4, r4, #24
    2278:	432c      	orrs	r4, r5
    227a:	431c      	orrs	r4, r3
    227c:	6284      	str	r4, [r0, #40]	; 0x28
    227e:	78d4      	ldrb	r4, [r2, #3]
    2280:	2c00      	cmp	r4, #0
    2282:	d122      	bne.n	22ca <_system_pinmux_config+0x9a>
    2284:	035b      	lsls	r3, r3, #13
    2286:	d51c      	bpl.n	22c2 <_system_pinmux_config+0x92>
    2288:	7893      	ldrb	r3, [r2, #2]
    228a:	2b01      	cmp	r3, #1
    228c:	d01e      	beq.n	22cc <_system_pinmux_config+0x9c>
    228e:	6141      	str	r1, [r0, #20]
    2290:	e017      	b.n	22c2 <_system_pinmux_config+0x92>
    2292:	2300      	movs	r3, #0
    2294:	e7d7      	b.n	2246 <_system_pinmux_config+0x16>
    2296:	24c0      	movs	r4, #192	; 0xc0
    2298:	02e4      	lsls	r4, r4, #11
    229a:	4323      	orrs	r3, r4
    229c:	e7dd      	b.n	225a <_system_pinmux_config+0x2a>
    229e:	4c0d      	ldr	r4, [pc, #52]	; (22d4 <_system_pinmux_config+0xa4>)
    22a0:	4023      	ands	r3, r4
    22a2:	e7df      	b.n	2264 <_system_pinmux_config+0x34>
    22a4:	6041      	str	r1, [r0, #4]
    22a6:	040c      	lsls	r4, r1, #16
    22a8:	0c24      	lsrs	r4, r4, #16
    22aa:	23a0      	movs	r3, #160	; 0xa0
    22ac:	05db      	lsls	r3, r3, #23
    22ae:	4323      	orrs	r3, r4
    22b0:	6283      	str	r3, [r0, #40]	; 0x28
    22b2:	0c0c      	lsrs	r4, r1, #16
    22b4:	23d0      	movs	r3, #208	; 0xd0
    22b6:	061b      	lsls	r3, r3, #24
    22b8:	4323      	orrs	r3, r4
    22ba:	6283      	str	r3, [r0, #40]	; 0x28
    22bc:	78d3      	ldrb	r3, [r2, #3]
    22be:	2b00      	cmp	r3, #0
    22c0:	d103      	bne.n	22ca <_system_pinmux_config+0x9a>
    22c2:	7853      	ldrb	r3, [r2, #1]
    22c4:	3b01      	subs	r3, #1
    22c6:	2b01      	cmp	r3, #1
    22c8:	d902      	bls.n	22d0 <_system_pinmux_config+0xa0>
    22ca:	bd30      	pop	{r4, r5, pc}
    22cc:	6181      	str	r1, [r0, #24]
    22ce:	e7f8      	b.n	22c2 <_system_pinmux_config+0x92>
    22d0:	6081      	str	r1, [r0, #8]
    22d2:	e7fa      	b.n	22ca <_system_pinmux_config+0x9a>
    22d4:	fffbffff 	.word	0xfffbffff

000022d8 <system_pinmux_pin_set_config>:
    22d8:	b510      	push	{r4, lr}
    22da:	000a      	movs	r2, r1
    22dc:	09c1      	lsrs	r1, r0, #7
    22de:	2300      	movs	r3, #0
    22e0:	2900      	cmp	r1, #0
    22e2:	d104      	bne.n	22ee <system_pinmux_pin_set_config+0x16>
    22e4:	0943      	lsrs	r3, r0, #5
    22e6:	01db      	lsls	r3, r3, #7
    22e8:	4905      	ldr	r1, [pc, #20]	; (2300 <system_pinmux_pin_set_config+0x28>)
    22ea:	468c      	mov	ip, r1
    22ec:	4463      	add	r3, ip
    22ee:	241f      	movs	r4, #31
    22f0:	4020      	ands	r0, r4
    22f2:	2101      	movs	r1, #1
    22f4:	4081      	lsls	r1, r0
    22f6:	0018      	movs	r0, r3
    22f8:	4b02      	ldr	r3, [pc, #8]	; (2304 <system_pinmux_pin_set_config+0x2c>)
    22fa:	4798      	blx	r3
    22fc:	bd10      	pop	{r4, pc}
    22fe:	46c0      	nop			; (mov r8, r8)
    2300:	41004400 	.word	0x41004400
    2304:	00002231 	.word	0x00002231

00002308 <_system_dummy_init>:
    2308:	4770      	bx	lr
	...

0000230c <system_init>:
    230c:	b510      	push	{r4, lr}
    230e:	4b05      	ldr	r3, [pc, #20]	; (2324 <system_init+0x18>)
    2310:	4798      	blx	r3
    2312:	4b05      	ldr	r3, [pc, #20]	; (2328 <system_init+0x1c>)
    2314:	4798      	blx	r3
    2316:	4b05      	ldr	r3, [pc, #20]	; (232c <system_init+0x20>)
    2318:	4798      	blx	r3
    231a:	4b05      	ldr	r3, [pc, #20]	; (2330 <system_init+0x24>)
    231c:	4798      	blx	r3
    231e:	4b05      	ldr	r3, [pc, #20]	; (2334 <system_init+0x28>)
    2320:	4798      	blx	r3
    2322:	bd10      	pop	{r4, pc}
    2324:	00001ef1 	.word	0x00001ef1
    2328:	000013c5 	.word	0x000013c5
    232c:	00002309 	.word	0x00002309
    2330:	000001bd 	.word	0x000001bd
    2334:	00002309 	.word	0x00002309

00002338 <Dummy_Handler>:
    2338:	e7fe      	b.n	2338 <Dummy_Handler>
	...

0000233c <Reset_Handler>:
    233c:	b510      	push	{r4, lr}
    233e:	4a1a      	ldr	r2, [pc, #104]	; (23a8 <Reset_Handler+0x6c>)
    2340:	4b1a      	ldr	r3, [pc, #104]	; (23ac <Reset_Handler+0x70>)
    2342:	429a      	cmp	r2, r3
    2344:	d011      	beq.n	236a <Reset_Handler+0x2e>
    2346:	001a      	movs	r2, r3
    2348:	4b19      	ldr	r3, [pc, #100]	; (23b0 <Reset_Handler+0x74>)
    234a:	429a      	cmp	r2, r3
    234c:	d20d      	bcs.n	236a <Reset_Handler+0x2e>
    234e:	4a19      	ldr	r2, [pc, #100]	; (23b4 <Reset_Handler+0x78>)
    2350:	3303      	adds	r3, #3
    2352:	1a9b      	subs	r3, r3, r2
    2354:	089b      	lsrs	r3, r3, #2
    2356:	3301      	adds	r3, #1
    2358:	009b      	lsls	r3, r3, #2
    235a:	2200      	movs	r2, #0
    235c:	4813      	ldr	r0, [pc, #76]	; (23ac <Reset_Handler+0x70>)
    235e:	4912      	ldr	r1, [pc, #72]	; (23a8 <Reset_Handler+0x6c>)
    2360:	588c      	ldr	r4, [r1, r2]
    2362:	5084      	str	r4, [r0, r2]
    2364:	3204      	adds	r2, #4
    2366:	429a      	cmp	r2, r3
    2368:	d1fa      	bne.n	2360 <Reset_Handler+0x24>
    236a:	4a13      	ldr	r2, [pc, #76]	; (23b8 <Reset_Handler+0x7c>)
    236c:	4b13      	ldr	r3, [pc, #76]	; (23bc <Reset_Handler+0x80>)
    236e:	429a      	cmp	r2, r3
    2370:	d20a      	bcs.n	2388 <Reset_Handler+0x4c>
    2372:	43d3      	mvns	r3, r2
    2374:	4911      	ldr	r1, [pc, #68]	; (23bc <Reset_Handler+0x80>)
    2376:	185b      	adds	r3, r3, r1
    2378:	2103      	movs	r1, #3
    237a:	438b      	bics	r3, r1
    237c:	3304      	adds	r3, #4
    237e:	189b      	adds	r3, r3, r2
    2380:	2100      	movs	r1, #0
    2382:	c202      	stmia	r2!, {r1}
    2384:	4293      	cmp	r3, r2
    2386:	d1fc      	bne.n	2382 <Reset_Handler+0x46>
    2388:	4a0d      	ldr	r2, [pc, #52]	; (23c0 <Reset_Handler+0x84>)
    238a:	21ff      	movs	r1, #255	; 0xff
    238c:	4b0d      	ldr	r3, [pc, #52]	; (23c4 <Reset_Handler+0x88>)
    238e:	438b      	bics	r3, r1
    2390:	6093      	str	r3, [r2, #8]
    2392:	4a0d      	ldr	r2, [pc, #52]	; (23c8 <Reset_Handler+0x8c>)
    2394:	6853      	ldr	r3, [r2, #4]
    2396:	397f      	subs	r1, #127	; 0x7f
    2398:	430b      	orrs	r3, r1
    239a:	6053      	str	r3, [r2, #4]
    239c:	4b0b      	ldr	r3, [pc, #44]	; (23cc <Reset_Handler+0x90>)
    239e:	4798      	blx	r3
    23a0:	4b0b      	ldr	r3, [pc, #44]	; (23d0 <Reset_Handler+0x94>)
    23a2:	4798      	blx	r3
    23a4:	e7fe      	b.n	23a4 <Reset_Handler+0x68>
    23a6:	46c0      	nop			; (mov r8, r8)
    23a8:	00002cac 	.word	0x00002cac
    23ac:	20000000 	.word	0x20000000
    23b0:	2000015c 	.word	0x2000015c
    23b4:	20000004 	.word	0x20000004
    23b8:	2000015c 	.word	0x2000015c
    23bc:	200042cc 	.word	0x200042cc
    23c0:	e000ed00 	.word	0xe000ed00
    23c4:	00000000 	.word	0x00000000
    23c8:	41004000 	.word	0x41004000
    23cc:	00002841 	.word	0x00002841
    23d0:	00002521 	.word	0x00002521

000023d4 <lcd_4bit>:
void lcd_4bit(unsigned char rs, unsigned char tmp);
void lcd_command(unsigned char rs, unsigned char tmp);
void lcd_init(void);

void lcd_4bit(unsigned char rs, unsigned char tmp)
{
    23d4:	b570      	push	{r4, r5, r6, lr}
	UINT8u_t user_data;
	user_data.byte = tmp;
	if(rs == 1)
    23d6:	2801      	cmp	r0, #1
    23d8:	d022      	beq.n	2420 <lcd_4bit+0x4c>
    23da:	2208      	movs	r2, #8
    23dc:	4b1a      	ldr	r3, [pc, #104]	; (2448 <lcd_4bit+0x74>)
    23de:	615a      	str	r2, [r3, #20]
    23e0:	2204      	movs	r2, #4
    23e2:	4b19      	ldr	r3, [pc, #100]	; (2448 <lcd_4bit+0x74>)
    23e4:	615a      	str	r2, [r3, #20]
	uTXByte(&MyUart01, user_data.bit.b4 + 0x30);
	uTXByte(&MyUart01, user_data.bit.b5 + 0x30);
	uTXByte(&MyUart01, user_data.bit.b6 + 0x30);
	uTXByte(&MyUart01, user_data.bit.b7 + 0x30);
	*/
	if(user_data.bit.b0 == 1)
    23e6:	07cb      	lsls	r3, r1, #31
    23e8:	d51e      	bpl.n	2428 <lcd_4bit+0x54>
		port_base->OUTSET.reg = pin_mask;
    23ea:	320c      	adds	r2, #12
    23ec:	4b16      	ldr	r3, [pc, #88]	; (2448 <lcd_4bit+0x74>)
    23ee:	619a      	str	r2, [r3, #24]
	else
	{
		LCM_04_Low
	}
	
	if(user_data.bit.b1 == 1)
    23f0:	078b      	lsls	r3, r1, #30
    23f2:	d51d      	bpl.n	2430 <lcd_4bit+0x5c>
    23f4:	2220      	movs	r2, #32
    23f6:	4b14      	ldr	r3, [pc, #80]	; (2448 <lcd_4bit+0x74>)
    23f8:	619a      	str	r2, [r3, #24]
	else
	{
		LCM_05_Low
	}
	
	if(user_data.bit.b2 == 1)
    23fa:	074b      	lsls	r3, r1, #29
    23fc:	d51c      	bpl.n	2438 <lcd_4bit+0x64>
    23fe:	2240      	movs	r2, #64	; 0x40
    2400:	4b11      	ldr	r3, [pc, #68]	; (2448 <lcd_4bit+0x74>)
    2402:	619a      	str	r2, [r3, #24]
	else
	{
		LCM_06_Low
	}
	
	if(user_data.bit.b3 == 1)
    2404:	070b      	lsls	r3, r1, #28
    2406:	d41b      	bmi.n	2440 <lcd_4bit+0x6c>
		port_base->OUTCLR.reg = pin_mask;
    2408:	2280      	movs	r2, #128	; 0x80
    240a:	4b0f      	ldr	r3, [pc, #60]	; (2448 <lcd_4bit+0x74>)
    240c:	615a      	str	r2, [r3, #20]
		port_base->OUTSET.reg = pin_mask;
    240e:	4c0e      	ldr	r4, [pc, #56]	; (2448 <lcd_4bit+0x74>)
    2410:	2580      	movs	r5, #128	; 0x80
    2412:	006d      	lsls	r5, r5, #1
    2414:	61a5      	str	r5, [r4, #24]
	else
	{
		LCM_07_Low
	}
	LCM_EN_High
	delay_ms(5);			//gJ
    2416:	2005      	movs	r0, #5
    2418:	4b0c      	ldr	r3, [pc, #48]	; (244c <lcd_4bit+0x78>)
    241a:	4798      	blx	r3
		port_base->OUTCLR.reg = pin_mask;
    241c:	6165      	str	r5, [r4, #20]
	LCM_EN_Low
}
    241e:	bd70      	pop	{r4, r5, r6, pc}
		port_base->OUTSET.reg = pin_mask;
    2420:	2208      	movs	r2, #8
    2422:	4b09      	ldr	r3, [pc, #36]	; (2448 <lcd_4bit+0x74>)
    2424:	619a      	str	r2, [r3, #24]
    2426:	e7db      	b.n	23e0 <lcd_4bit+0xc>
		port_base->OUTCLR.reg = pin_mask;
    2428:	2210      	movs	r2, #16
    242a:	4b07      	ldr	r3, [pc, #28]	; (2448 <lcd_4bit+0x74>)
    242c:	615a      	str	r2, [r3, #20]
    242e:	e7df      	b.n	23f0 <lcd_4bit+0x1c>
    2430:	2220      	movs	r2, #32
    2432:	4b05      	ldr	r3, [pc, #20]	; (2448 <lcd_4bit+0x74>)
    2434:	615a      	str	r2, [r3, #20]
    2436:	e7e0      	b.n	23fa <lcd_4bit+0x26>
    2438:	2240      	movs	r2, #64	; 0x40
    243a:	4b03      	ldr	r3, [pc, #12]	; (2448 <lcd_4bit+0x74>)
    243c:	615a      	str	r2, [r3, #20]
    243e:	e7e1      	b.n	2404 <lcd_4bit+0x30>
		port_base->OUTSET.reg = pin_mask;
    2440:	2280      	movs	r2, #128	; 0x80
    2442:	4b01      	ldr	r3, [pc, #4]	; (2448 <lcd_4bit+0x74>)
    2444:	619a      	str	r2, [r3, #24]
    2446:	e7e2      	b.n	240e <lcd_4bit+0x3a>
    2448:	41004400 	.word	0x41004400
    244c:	00001329 	.word	0x00001329

00002450 <lcd_command>:

void lcd_command(unsigned char rs, unsigned char tmp){
    2450:	b570      	push	{r4, r5, r6, lr}
    2452:	0005      	movs	r5, r0
    2454:	000c      	movs	r4, r1
	UINT8u_t	data;
	data.byte = tmp;
	lcd_4bit(rs, data.HL.H);
    2456:	0909      	lsrs	r1, r1, #4
    2458:	4e03      	ldr	r6, [pc, #12]	; (2468 <lcd_command+0x18>)
    245a:	47b0      	blx	r6
	lcd_4bit(rs, data.HL.L);
    245c:	0721      	lsls	r1, r4, #28
    245e:	0f09      	lsrs	r1, r1, #28
    2460:	0028      	movs	r0, r5
    2462:	47b0      	blx	r6
}
    2464:	bd70      	pop	{r4, r5, r6, pc}
    2466:	46c0      	nop			; (mov r8, r8)
    2468:	000023d5 	.word	0x000023d5

0000246c <lcd_init>:

void lcd_init(void){
    246c:	b510      	push	{r4, lr}
	lcd_4bit(lcd_instr, 0x03);
    246e:	2103      	movs	r1, #3
    2470:	2000      	movs	r0, #0
    2472:	4c0c      	ldr	r4, [pc, #48]	; (24a4 <lcd_init+0x38>)
    2474:	47a0      	blx	r4
	lcd_4bit(lcd_instr, 0x03);
    2476:	2103      	movs	r1, #3
    2478:	2000      	movs	r0, #0
    247a:	47a0      	blx	r4
	lcd_4bit(lcd_instr, 0x03);
    247c:	2103      	movs	r1, #3
    247e:	2000      	movs	r0, #0
    2480:	47a0      	blx	r4
	lcd_4bit(lcd_instr, 0x02);
    2482:	2102      	movs	r1, #2
    2484:	2000      	movs	r0, #0
    2486:	47a0      	blx	r4

	lcd_command(lcd_instr, 0x28);
    2488:	2128      	movs	r1, #40	; 0x28
    248a:	2000      	movs	r0, #0
    248c:	4c06      	ldr	r4, [pc, #24]	; (24a8 <lcd_init+0x3c>)
    248e:	47a0      	blx	r4
	lcd_command(lcd_instr, 0x08);
    2490:	2108      	movs	r1, #8
    2492:	2000      	movs	r0, #0
    2494:	47a0      	blx	r4


	lcd_command(lcd_instr, 0x06);
    2496:	2106      	movs	r1, #6
    2498:	2000      	movs	r0, #0
    249a:	47a0      	blx	r4
	lcd_command(lcd_instr, 0x0c);
    249c:	210c      	movs	r1, #12
    249e:	2000      	movs	r0, #0
    24a0:	47a0      	blx	r4
}
    24a2:	bd10      	pop	{r4, pc}
    24a4:	000023d5 	.word	0x000023d5
    24a8:	00002451 	.word	0x00002451

000024ac <Display_Rssi>:

void Display_Rssi(void)
{
    24ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	UINT16u_t	tmp16;
	UINT8u_t	tmp8;
	
	tmp16.byte[1] = MyBuffer[19];
    24ae:	4a17      	ldr	r2, [pc, #92]	; (250c <Display_Rssi+0x60>)
    24b0:	7cd3      	ldrb	r3, [r2, #19]
	tmp16.byte[0] = MyBuffer[20];
    24b2:	7d10      	ldrb	r0, [r2, #20]
    24b4:	021b      	lsls	r3, r3, #8
	RSSIValue = tmp16.word;
    24b6:	4303      	orrs	r3, r0
	
	RSSIValue = 65536 - RSSIValue;
    24b8:	2080      	movs	r0, #128	; 0x80
    24ba:	0240      	lsls	r0, r0, #9
    24bc:	1ac0      	subs	r0, r0, r3
    24be:	4d14      	ldr	r5, [pc, #80]	; (2510 <Display_Rssi+0x64>)
    24c0:	6028      	str	r0, [r5, #0]
	tmp16.word = hex_to_bcd(RSSIValue);
    24c2:	4c14      	ldr	r4, [pc, #80]	; (2514 <Display_Rssi+0x68>)
    24c4:	47a0      	blx	r4
		uTXByte(&MyUart01, 'O');
		uTXByte(&MyUart01, 'K');
		uTXByte(&MyUart01, 0x0d);
	#endif
	
	tmp16.word = hex_to_bcd(RSSIValue);
    24c6:	6828      	ldr	r0, [r5, #0]
    24c8:	47a0      	blx	r4
    24ca:	0005      	movs	r5, r0
	tmp8.byte = tmp16.byte[1];
    24cc:	0404      	lsls	r4, r0, #16
    24ce:	0e24      	lsrs	r4, r4, #24
	lcd_command(lcd_instr, 0x87);
    24d0:	2187      	movs	r1, #135	; 0x87
    24d2:	2000      	movs	r0, #0
    24d4:	4e10      	ldr	r6, [pc, #64]	; (2518 <Display_Rssi+0x6c>)
    24d6:	47b0      	blx	r6
	lcd_command(lcd_data, hex_to_ascii(tmp8.HL.H));
    24d8:	0620      	lsls	r0, r4, #24
    24da:	0f00      	lsrs	r0, r0, #28
    24dc:	4f0f      	ldr	r7, [pc, #60]	; (251c <Display_Rssi+0x70>)
    24de:	47b8      	blx	r7
    24e0:	0001      	movs	r1, r0
    24e2:	2001      	movs	r0, #1
    24e4:	47b0      	blx	r6
	lcd_command(lcd_data, hex_to_ascii(tmp8.HL.L));
    24e6:	0724      	lsls	r4, r4, #28
    24e8:	0f20      	lsrs	r0, r4, #28
    24ea:	47b8      	blx	r7
    24ec:	0001      	movs	r1, r0
    24ee:	2001      	movs	r0, #1
    24f0:	47b0      	blx	r6
	tmp8.byte = tmp16.byte[0];
	lcd_command(lcd_data, hex_to_ascii(tmp8.HL.H));
    24f2:	0628      	lsls	r0, r5, #24
    24f4:	0f00      	lsrs	r0, r0, #28
    24f6:	47b8      	blx	r7
    24f8:	0001      	movs	r1, r0
    24fa:	2001      	movs	r0, #1
    24fc:	47b0      	blx	r6
	lcd_command(lcd_data, hex_to_ascii(tmp8.HL.L));
    24fe:	0728      	lsls	r0, r5, #28
    2500:	0f00      	lsrs	r0, r0, #28
    2502:	47b8      	blx	r7
    2504:	0001      	movs	r1, r0
    2506:	2001      	movs	r0, #1
    2508:	47b0      	blx	r6
	
}
    250a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    250c:	200041d4 	.word	0x200041d4
    2510:	200042c8 	.word	0x200042c8
    2514:	0000124d 	.word	0x0000124d
    2518:	00002451 	.word	0x00002451
    251c:	00001211 	.word	0x00001211

00002520 <main>:

int main(void)
{
    2520:	b570      	push	{r4, r5, r6, lr}
    2522:	b084      	sub	sp, #16
	//uint16_t result;
	//uint8_t XORtmp;
	unsigned int i, j;
	//UINT16u_t	tmp16;
	
	system_init();
    2524:	4b50      	ldr	r3, [pc, #320]	; (2668 <main+0x148>)
    2526:	4798      	blx	r3
	configure_usart();
    2528:	4b50      	ldr	r3, [pc, #320]	; (266c <main+0x14c>)
    252a:	4798      	blx	r3
	configure_usart_callbacks();
    252c:	4b50      	ldr	r3, [pc, #320]	; (2670 <main+0x150>)
    252e:	4798      	blx	r3
	//configure_adc();
	timer_configure();
    2530:	4b50      	ldr	r3, [pc, #320]	; (2674 <main+0x154>)
    2532:	4798      	blx	r3
	configure_extint_channel();
    2534:	4b50      	ldr	r3, [pc, #320]	; (2678 <main+0x158>)
    2536:	4798      	blx	r3
	configure_extint_callbacks();
    2538:	4b50      	ldr	r3, [pc, #320]	; (267c <main+0x15c>)
    253a:	4798      	blx	r3
	delay_init();
    253c:	4b50      	ldr	r3, [pc, #320]	; (2680 <main+0x160>)
    253e:	4798      	blx	r3
	delay_ms(1000);
    2540:	20fa      	movs	r0, #250	; 0xfa
    2542:	0080      	lsls	r0, r0, #2
    2544:	4b4f      	ldr	r3, [pc, #316]	; (2684 <main+0x164>)
    2546:	4798      	blx	r3
	LCM_06_High
	LCM_07_High
	*/
	//LCM_EN_Low
	//LCM_RW_High
	lcd_init();
    2548:	4b4f      	ldr	r3, [pc, #316]	; (2688 <main+0x168>)
    254a:	4798      	blx	r3
	lcd_command(lcd_instr, 0x80);
    254c:	2180      	movs	r1, #128	; 0x80
    254e:	2000      	movs	r0, #0
    2550:	4c4e      	ldr	r4, [pc, #312]	; (268c <main+0x16c>)
    2552:	47a0      	blx	r4
	lcd_command(lcd_data, 'R');
    2554:	2152      	movs	r1, #82	; 0x52
    2556:	2001      	movs	r0, #1
    2558:	47a0      	blx	r4
	lcd_command(lcd_data, 'S');
    255a:	2153      	movs	r1, #83	; 0x53
    255c:	2001      	movs	r0, #1
    255e:	47a0      	blx	r4
	lcd_command(lcd_data, 'S');
    2560:	2153      	movs	r1, #83	; 0x53
    2562:	2001      	movs	r0, #1
    2564:	47a0      	blx	r4
	lcd_command(lcd_data, 'I');
    2566:	2149      	movs	r1, #73	; 0x49
    2568:	2001      	movs	r0, #1
    256a:	47a0      	blx	r4
	lcd_command(lcd_data, ':');
    256c:	213a      	movs	r1, #58	; 0x3a
    256e:	2001      	movs	r0, #1
    2570:	47a0      	blx	r4
	lcd_command(lcd_data, ' ');
    2572:	2120      	movs	r1, #32
    2574:	2001      	movs	r0, #1
    2576:	47a0      	blx	r4
	lcd_command(lcd_data, '-');
    2578:	212d      	movs	r1, #45	; 0x2d
    257a:	2001      	movs	r0, #1
    257c:	47a0      	blx	r4
	lcd_command(lcd_instr, 0x8B);
    257e:	218b      	movs	r1, #139	; 0x8b
    2580:	2000      	movs	r0, #0
    2582:	47a0      	blx	r4
	lcd_command(lcd_data, ' ');
    2584:	2120      	movs	r1, #32
    2586:	2001      	movs	r0, #1
    2588:	47a0      	blx	r4
	lcd_command(lcd_data, 'd');
    258a:	2164      	movs	r1, #100	; 0x64
    258c:	2001      	movs	r0, #1
    258e:	47a0      	blx	r4
	lcd_command(lcd_data, 'B');
    2590:	2142      	movs	r1, #66	; 0x42
    2592:	2001      	movs	r0, #1
    2594:	47a0      	blx	r4
	lcd_command(lcd_data, 'm');
    2596:	216d      	movs	r1, #109	; 0x6d
    2598:	2001      	movs	r0, #1
    259a:	47a0      	blx	r4
	cpu_irq_enable();
    259c:	2201      	movs	r2, #1
    259e:	4b3c      	ldr	r3, [pc, #240]	; (2690 <main+0x170>)
    25a0:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    25a2:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    25a6:	b662      	cpsie	i
    25a8:	4b3a      	ldr	r3, [pc, #232]	; (2694 <main+0x174>)
    25aa:	2280      	movs	r2, #128	; 0x80
    25ac:	0512      	lsls	r2, r2, #20
    25ae:	619a      	str	r2, [r3, #24]
    25b0:	2280      	movs	r2, #128	; 0x80
    25b2:	0412      	lsls	r2, r2, #16
    25b4:	619a      	str	r2, [r3, #24]
		port_base->OUTCLR.reg = pin_mask;
    25b6:	2280      	movs	r2, #128	; 0x80
    25b8:	0552      	lsls	r2, r2, #21
    25ba:	615a      	str	r2, [r3, #20]
	
	LED_R_OFF
	LED_G_OFF
	LED_B_ON
	
	uTXByte(&MyUart01, 0x0d);
    25bc:	4c36      	ldr	r4, [pc, #216]	; (2698 <main+0x178>)
    25be:	210d      	movs	r1, #13
    25c0:	0020      	movs	r0, r4
    25c2:	4d36      	ldr	r5, [pc, #216]	; (269c <main+0x17c>)
    25c4:	47a8      	blx	r5
	uTXByte(&MyUart01, 0x0d);
    25c6:	210d      	movs	r1, #13
    25c8:	0020      	movs	r0, r4
    25ca:	47a8      	blx	r5
	uTXByte(&MyUart01, 0x0d);
    25cc:	210d      	movs	r1, #13
    25ce:	0020      	movs	r0, r4
    25d0:	47a8      	blx	r5
	uTXByte(&MyUart01, 0x0d);
    25d2:	210d      	movs	r1, #13
    25d4:	0020      	movs	r0, r4
    25d6:	47a8      	blx	r5
	uTXByte(&MyUart01, 0x0d);
    25d8:	210d      	movs	r1, #13
    25da:	0020      	movs	r0, r4
    25dc:	47a8      	blx	r5
	uTXByte(&MyUart01, 0x0d);
    25de:	210d      	movs	r1, #13
    25e0:	0020      	movs	r0, r4
    25e2:	47a8      	blx	r5
	uint8_t string[] = "Hello World!\n";
    25e4:	4669      	mov	r1, sp
    25e6:	4b2e      	ldr	r3, [pc, #184]	; (26a0 <main+0x180>)
    25e8:	466a      	mov	r2, sp
    25ea:	cb61      	ldmia	r3!, {r0, r5, r6}
    25ec:	c261      	stmia	r2!, {r0, r5, r6}
    25ee:	881b      	ldrh	r3, [r3, #0]
    25f0:	8013      	strh	r3, [r2, #0]
	usart_write_buffer_wait(&MyUart01, string, sizeof(string));
    25f2:	220e      	movs	r2, #14
    25f4:	0020      	movs	r0, r4
    25f6:	4b2b      	ldr	r3, [pc, #172]	; (26a4 <main+0x184>)
    25f8:	4798      	blx	r3
	
	NowStatus = Read_LoRa_ID_Index;
    25fa:	2200      	movs	r2, #0
    25fc:	4b2a      	ldr	r3, [pc, #168]	; (26a8 <main+0x188>)
    25fe:	701a      	strb	r2, [r3, #0]
	LoRa_TxRx_Mode_Flag = SetTx;
    2600:	3202      	adds	r2, #2
    2602:	4b2a      	ldr	r3, [pc, #168]	; (26ac <main+0x18c>)
    2604:	701a      	strb	r2, [r3, #0]
    2606:	4a2a      	ldr	r2, [pc, #168]	; (26b0 <main+0x190>)
    2608:	23fa      	movs	r3, #250	; 0xfa
    260a:	019b      	lsls	r3, r3, #6
    260c:	18d0      	adds	r0, r2, r3
	
	for(i = 0; i < 1000; i++)
	{
		for(j = 0; j < 16; j++)
		{
			dev[i][j] = '0';
    260e:	2130      	movs	r1, #48	; 0x30
    2610:	e002      	b.n	2618 <main+0xf8>
    2612:	3210      	adds	r2, #16
	for(i = 0; i < 1000; i++)
    2614:	4282      	cmp	r2, r0
    2616:	d005      	beq.n	2624 <main+0x104>
{
    2618:	2300      	movs	r3, #0
			dev[i][j] = '0';
    261a:	54d1      	strb	r1, [r2, r3]
		for(j = 0; j < 16; j++)
    261c:	3301      	adds	r3, #1
    261e:	2b10      	cmp	r3, #16
    2620:	d1fb      	bne.n	261a <main+0xfa>
    2622:	e7f6      	b.n	2612 <main+0xf2>
	MyLoRaTmp[Write_LoRa_TxBuffer_Index][17] = Sensor_Data[5][0];
	MyLoRaTmp[Write_LoRa_TxBuffer_Index][18] = Sensor_Data[5][1];
*/
	while (true) 
	{
		usart_read_buffer_job(&MyUart03, (uint8_t *)rx_buffer, MAX_RX_BUFFER_LENGTH);
    2624:	4d23      	ldr	r5, [pc, #140]	; (26b4 <main+0x194>)
    2626:	4c24      	ldr	r4, [pc, #144]	; (26b8 <main+0x198>)
    2628:	4e24      	ldr	r6, [pc, #144]	; (26bc <main+0x19c>)
    262a:	2201      	movs	r2, #1
    262c:	0029      	movs	r1, r5
    262e:	0020      	movs	r0, r4
    2630:	47b0      	blx	r6
		Lora_CMD_Func();
    2632:	4b23      	ldr	r3, [pc, #140]	; (26c0 <main+0x1a0>)
    2634:	4798      	blx	r3
		
		MyLoRaTmp[Write_LoRa_TxBuffer_Index][3] = MyLoRaID[0];
    2636:	4b23      	ldr	r3, [pc, #140]	; (26c4 <main+0x1a4>)
    2638:	4a23      	ldr	r2, [pc, #140]	; (26c8 <main+0x1a8>)
    263a:	7810      	ldrb	r0, [r2, #0]
    263c:	2167      	movs	r1, #103	; 0x67
    263e:	5458      	strb	r0, [r3, r1]
		MyLoRaTmp[Write_LoRa_TxBuffer_Index][4] = MyLoRaID[1];
    2640:	7850      	ldrb	r0, [r2, #1]
    2642:	3101      	adds	r1, #1
    2644:	5458      	strb	r0, [r3, r1]
		MyLoRaTmp[Write_LoRa_TxBuffer_Index][5] = MyLoRaID[2];
    2646:	7890      	ldrb	r0, [r2, #2]
    2648:	3101      	adds	r1, #1
    264a:	5458      	strb	r0, [r3, r1]
		MyLoRaTmp[Write_LoRa_TxBuffer_Index][6] = MyLoRaID[3];
    264c:	78d1      	ldrb	r1, [r2, #3]
    264e:	226a      	movs	r2, #106	; 0x6a
    2650:	5499      	strb	r1, [r3, r2]
	
		if(LoRa_Rx_Flag == LoraRxDataReady)		
    2652:	4b1e      	ldr	r3, [pc, #120]	; (26cc <main+0x1ac>)
    2654:	781b      	ldrb	r3, [r3, #0]
    2656:	2b04      	cmp	r3, #4
    2658:	d1e7      	bne.n	262a <main+0x10a>
		{
			Display_Rssi();
    265a:	4b1d      	ldr	r3, [pc, #116]	; (26d0 <main+0x1b0>)
    265c:	4798      	blx	r3
			//NowStatus = Write_LoRa_Mode_FQ_Index;
			//LoRa_TxRx_Mode_Flag = SetTx;
			LoRa_Rx_Flag = LoraRxNoData;
    265e:	2205      	movs	r2, #5
    2660:	4b1a      	ldr	r3, [pc, #104]	; (26cc <main+0x1ac>)
    2662:	701a      	strb	r2, [r3, #0]
    2664:	e7e1      	b.n	262a <main+0x10a>
    2666:	46c0      	nop			; (mov r8, r8)
    2668:	0000230d 	.word	0x0000230d
    266c:	00001075 	.word	0x00001075
    2670:	000011d9 	.word	0x000011d9
    2674:	00001035 	.word	0x00001035
    2678:	00000669 	.word	0x00000669
    267c:	00000699 	.word	0x00000699
    2680:	000012bd 	.word	0x000012bd
    2684:	00001329 	.word	0x00001329
    2688:	0000246d 	.word	0x0000246d
    268c:	00002451 	.word	0x00002451
    2690:	20000158 	.word	0x20000158
    2694:	41004400 	.word	0x41004400
    2698:	20004078 	.word	0x20004078
    269c:	00001201 	.word	0x00001201
    26a0:	00002c7c 	.word	0x00002c7c
    26a4:	00001b4d 	.word	0x00001b4d
    26a8:	20004030 	.word	0x20004030
    26ac:	200041d1 	.word	0x200041d1
    26b0:	200001b0 	.word	0x200001b0
    26b4:	200040b0 	.word	0x200040b0
    26b8:	200041f8 	.word	0x200041f8
    26bc:	00001c65 	.word	0x00001c65
    26c0:	00000b6d 	.word	0x00000b6d
    26c4:	20000000 	.word	0x20000000
    26c8:	200040a0 	.word	0x200040a0
    26cc:	20004074 	.word	0x20004074
    26d0:	000024ad 	.word	0x000024ad

000026d4 <__udivsi3>:
    26d4:	2200      	movs	r2, #0
    26d6:	0843      	lsrs	r3, r0, #1
    26d8:	428b      	cmp	r3, r1
    26da:	d374      	bcc.n	27c6 <__udivsi3+0xf2>
    26dc:	0903      	lsrs	r3, r0, #4
    26de:	428b      	cmp	r3, r1
    26e0:	d35f      	bcc.n	27a2 <__udivsi3+0xce>
    26e2:	0a03      	lsrs	r3, r0, #8
    26e4:	428b      	cmp	r3, r1
    26e6:	d344      	bcc.n	2772 <__udivsi3+0x9e>
    26e8:	0b03      	lsrs	r3, r0, #12
    26ea:	428b      	cmp	r3, r1
    26ec:	d328      	bcc.n	2740 <__udivsi3+0x6c>
    26ee:	0c03      	lsrs	r3, r0, #16
    26f0:	428b      	cmp	r3, r1
    26f2:	d30d      	bcc.n	2710 <__udivsi3+0x3c>
    26f4:	22ff      	movs	r2, #255	; 0xff
    26f6:	0209      	lsls	r1, r1, #8
    26f8:	ba12      	rev	r2, r2
    26fa:	0c03      	lsrs	r3, r0, #16
    26fc:	428b      	cmp	r3, r1
    26fe:	d302      	bcc.n	2706 <__udivsi3+0x32>
    2700:	1212      	asrs	r2, r2, #8
    2702:	0209      	lsls	r1, r1, #8
    2704:	d065      	beq.n	27d2 <__udivsi3+0xfe>
    2706:	0b03      	lsrs	r3, r0, #12
    2708:	428b      	cmp	r3, r1
    270a:	d319      	bcc.n	2740 <__udivsi3+0x6c>
    270c:	e000      	b.n	2710 <__udivsi3+0x3c>
    270e:	0a09      	lsrs	r1, r1, #8
    2710:	0bc3      	lsrs	r3, r0, #15
    2712:	428b      	cmp	r3, r1
    2714:	d301      	bcc.n	271a <__udivsi3+0x46>
    2716:	03cb      	lsls	r3, r1, #15
    2718:	1ac0      	subs	r0, r0, r3
    271a:	4152      	adcs	r2, r2
    271c:	0b83      	lsrs	r3, r0, #14
    271e:	428b      	cmp	r3, r1
    2720:	d301      	bcc.n	2726 <__udivsi3+0x52>
    2722:	038b      	lsls	r3, r1, #14
    2724:	1ac0      	subs	r0, r0, r3
    2726:	4152      	adcs	r2, r2
    2728:	0b43      	lsrs	r3, r0, #13
    272a:	428b      	cmp	r3, r1
    272c:	d301      	bcc.n	2732 <__udivsi3+0x5e>
    272e:	034b      	lsls	r3, r1, #13
    2730:	1ac0      	subs	r0, r0, r3
    2732:	4152      	adcs	r2, r2
    2734:	0b03      	lsrs	r3, r0, #12
    2736:	428b      	cmp	r3, r1
    2738:	d301      	bcc.n	273e <__udivsi3+0x6a>
    273a:	030b      	lsls	r3, r1, #12
    273c:	1ac0      	subs	r0, r0, r3
    273e:	4152      	adcs	r2, r2
    2740:	0ac3      	lsrs	r3, r0, #11
    2742:	428b      	cmp	r3, r1
    2744:	d301      	bcc.n	274a <__udivsi3+0x76>
    2746:	02cb      	lsls	r3, r1, #11
    2748:	1ac0      	subs	r0, r0, r3
    274a:	4152      	adcs	r2, r2
    274c:	0a83      	lsrs	r3, r0, #10
    274e:	428b      	cmp	r3, r1
    2750:	d301      	bcc.n	2756 <__udivsi3+0x82>
    2752:	028b      	lsls	r3, r1, #10
    2754:	1ac0      	subs	r0, r0, r3
    2756:	4152      	adcs	r2, r2
    2758:	0a43      	lsrs	r3, r0, #9
    275a:	428b      	cmp	r3, r1
    275c:	d301      	bcc.n	2762 <__udivsi3+0x8e>
    275e:	024b      	lsls	r3, r1, #9
    2760:	1ac0      	subs	r0, r0, r3
    2762:	4152      	adcs	r2, r2
    2764:	0a03      	lsrs	r3, r0, #8
    2766:	428b      	cmp	r3, r1
    2768:	d301      	bcc.n	276e <__udivsi3+0x9a>
    276a:	020b      	lsls	r3, r1, #8
    276c:	1ac0      	subs	r0, r0, r3
    276e:	4152      	adcs	r2, r2
    2770:	d2cd      	bcs.n	270e <__udivsi3+0x3a>
    2772:	09c3      	lsrs	r3, r0, #7
    2774:	428b      	cmp	r3, r1
    2776:	d301      	bcc.n	277c <__udivsi3+0xa8>
    2778:	01cb      	lsls	r3, r1, #7
    277a:	1ac0      	subs	r0, r0, r3
    277c:	4152      	adcs	r2, r2
    277e:	0983      	lsrs	r3, r0, #6
    2780:	428b      	cmp	r3, r1
    2782:	d301      	bcc.n	2788 <__udivsi3+0xb4>
    2784:	018b      	lsls	r3, r1, #6
    2786:	1ac0      	subs	r0, r0, r3
    2788:	4152      	adcs	r2, r2
    278a:	0943      	lsrs	r3, r0, #5
    278c:	428b      	cmp	r3, r1
    278e:	d301      	bcc.n	2794 <__udivsi3+0xc0>
    2790:	014b      	lsls	r3, r1, #5
    2792:	1ac0      	subs	r0, r0, r3
    2794:	4152      	adcs	r2, r2
    2796:	0903      	lsrs	r3, r0, #4
    2798:	428b      	cmp	r3, r1
    279a:	d301      	bcc.n	27a0 <__udivsi3+0xcc>
    279c:	010b      	lsls	r3, r1, #4
    279e:	1ac0      	subs	r0, r0, r3
    27a0:	4152      	adcs	r2, r2
    27a2:	08c3      	lsrs	r3, r0, #3
    27a4:	428b      	cmp	r3, r1
    27a6:	d301      	bcc.n	27ac <__udivsi3+0xd8>
    27a8:	00cb      	lsls	r3, r1, #3
    27aa:	1ac0      	subs	r0, r0, r3
    27ac:	4152      	adcs	r2, r2
    27ae:	0883      	lsrs	r3, r0, #2
    27b0:	428b      	cmp	r3, r1
    27b2:	d301      	bcc.n	27b8 <__udivsi3+0xe4>
    27b4:	008b      	lsls	r3, r1, #2
    27b6:	1ac0      	subs	r0, r0, r3
    27b8:	4152      	adcs	r2, r2
    27ba:	0843      	lsrs	r3, r0, #1
    27bc:	428b      	cmp	r3, r1
    27be:	d301      	bcc.n	27c4 <__udivsi3+0xf0>
    27c0:	004b      	lsls	r3, r1, #1
    27c2:	1ac0      	subs	r0, r0, r3
    27c4:	4152      	adcs	r2, r2
    27c6:	1a41      	subs	r1, r0, r1
    27c8:	d200      	bcs.n	27cc <__udivsi3+0xf8>
    27ca:	4601      	mov	r1, r0
    27cc:	4152      	adcs	r2, r2
    27ce:	4610      	mov	r0, r2
    27d0:	4770      	bx	lr
    27d2:	e7ff      	b.n	27d4 <__udivsi3+0x100>
    27d4:	b501      	push	{r0, lr}
    27d6:	2000      	movs	r0, #0
    27d8:	f000 f806 	bl	27e8 <__aeabi_idiv0>
    27dc:	bd02      	pop	{r1, pc}
    27de:	46c0      	nop			; (mov r8, r8)

000027e0 <__aeabi_uidivmod>:
    27e0:	2900      	cmp	r1, #0
    27e2:	d0f7      	beq.n	27d4 <__udivsi3+0x100>
    27e4:	e776      	b.n	26d4 <__udivsi3>
    27e6:	4770      	bx	lr

000027e8 <__aeabi_idiv0>:
    27e8:	4770      	bx	lr
    27ea:	46c0      	nop			; (mov r8, r8)

000027ec <__aeabi_lmul>:
    27ec:	b5f0      	push	{r4, r5, r6, r7, lr}
    27ee:	46ce      	mov	lr, r9
    27f0:	4647      	mov	r7, r8
    27f2:	0415      	lsls	r5, r2, #16
    27f4:	0c2d      	lsrs	r5, r5, #16
    27f6:	002e      	movs	r6, r5
    27f8:	b580      	push	{r7, lr}
    27fa:	0407      	lsls	r7, r0, #16
    27fc:	0c14      	lsrs	r4, r2, #16
    27fe:	0c3f      	lsrs	r7, r7, #16
    2800:	4699      	mov	r9, r3
    2802:	0c03      	lsrs	r3, r0, #16
    2804:	437e      	muls	r6, r7
    2806:	435d      	muls	r5, r3
    2808:	4367      	muls	r7, r4
    280a:	4363      	muls	r3, r4
    280c:	197f      	adds	r7, r7, r5
    280e:	0c34      	lsrs	r4, r6, #16
    2810:	19e4      	adds	r4, r4, r7
    2812:	469c      	mov	ip, r3
    2814:	42a5      	cmp	r5, r4
    2816:	d903      	bls.n	2820 <__aeabi_lmul+0x34>
    2818:	2380      	movs	r3, #128	; 0x80
    281a:	025b      	lsls	r3, r3, #9
    281c:	4698      	mov	r8, r3
    281e:	44c4      	add	ip, r8
    2820:	464b      	mov	r3, r9
    2822:	4351      	muls	r1, r2
    2824:	4343      	muls	r3, r0
    2826:	0436      	lsls	r6, r6, #16
    2828:	0c36      	lsrs	r6, r6, #16
    282a:	0c25      	lsrs	r5, r4, #16
    282c:	0424      	lsls	r4, r4, #16
    282e:	4465      	add	r5, ip
    2830:	19a4      	adds	r4, r4, r6
    2832:	1859      	adds	r1, r3, r1
    2834:	1949      	adds	r1, r1, r5
    2836:	0020      	movs	r0, r4
    2838:	bc0c      	pop	{r2, r3}
    283a:	4690      	mov	r8, r2
    283c:	4699      	mov	r9, r3
    283e:	bdf0      	pop	{r4, r5, r6, r7, pc}

00002840 <__libc_init_array>:
    2840:	b570      	push	{r4, r5, r6, lr}
    2842:	2600      	movs	r6, #0
    2844:	4d0c      	ldr	r5, [pc, #48]	; (2878 <__libc_init_array+0x38>)
    2846:	4c0d      	ldr	r4, [pc, #52]	; (287c <__libc_init_array+0x3c>)
    2848:	1b64      	subs	r4, r4, r5
    284a:	10a4      	asrs	r4, r4, #2
    284c:	42a6      	cmp	r6, r4
    284e:	d109      	bne.n	2864 <__libc_init_array+0x24>
    2850:	2600      	movs	r6, #0
    2852:	f000 fa1b 	bl	2c8c <_init>
    2856:	4d0a      	ldr	r5, [pc, #40]	; (2880 <__libc_init_array+0x40>)
    2858:	4c0a      	ldr	r4, [pc, #40]	; (2884 <__libc_init_array+0x44>)
    285a:	1b64      	subs	r4, r4, r5
    285c:	10a4      	asrs	r4, r4, #2
    285e:	42a6      	cmp	r6, r4
    2860:	d105      	bne.n	286e <__libc_init_array+0x2e>
    2862:	bd70      	pop	{r4, r5, r6, pc}
    2864:	00b3      	lsls	r3, r6, #2
    2866:	58eb      	ldr	r3, [r5, r3]
    2868:	4798      	blx	r3
    286a:	3601      	adds	r6, #1
    286c:	e7ee      	b.n	284c <__libc_init_array+0xc>
    286e:	00b3      	lsls	r3, r6, #2
    2870:	58eb      	ldr	r3, [r5, r3]
    2872:	4798      	blx	r3
    2874:	3601      	adds	r6, #1
    2876:	e7f2      	b.n	285e <__libc_init_array+0x1e>
    2878:	00002c98 	.word	0x00002c98
    287c:	00002c98 	.word	0x00002c98
    2880:	00002c98 	.word	0x00002c98
    2884:	00002c9c 	.word	0x00002c9c

00002888 <memcpy>:
    2888:	2300      	movs	r3, #0
    288a:	b510      	push	{r4, lr}
    288c:	429a      	cmp	r2, r3
    288e:	d100      	bne.n	2892 <memcpy+0xa>
    2890:	bd10      	pop	{r4, pc}
    2892:	5ccc      	ldrb	r4, [r1, r3]
    2894:	54c4      	strb	r4, [r0, r3]
    2896:	3301      	adds	r3, #1
    2898:	e7f8      	b.n	288c <memcpy+0x4>
    289a:	0000      	movs	r0, r0
    289c:	42002000 	.word	0x42002000
    28a0:	42002400 	.word	0x42002400
    28a4:	42002800 	.word	0x42002800
    28a8:	42002c00 	.word	0x42002c00
    28ac:	42003000 	.word	0x42003000
    28b0:	42003400 	.word	0x42003400
    28b4:	42003800 	.word	0x42003800
    28b8:	42003c00 	.word	0x42003c00
    28bc:	02000100 	.word	0x02000100
    28c0:	08000400 	.word	0x08000400
    28c4:	20001000 	.word	0x20001000
    28c8:	80004000 	.word	0x80004000
    28cc:	000006ce 	.word	0x000006ce
    28d0:	000007a0 	.word	0x000007a0
    28d4:	000007be 	.word	0x000007be
    28d8:	000007e8 	.word	0x000007e8
    28dc:	00000812 	.word	0x00000812
    28e0:	000008c6 	.word	0x000008c6
    28e4:	00000866 	.word	0x00000866
    28e8:	0000083c 	.word	0x0000083c
    28ec:	000006f6 	.word	0x000006f6
    28f0:	000006f6 	.word	0x000006f6
    28f4:	000006f6 	.word	0x000006f6
    28f8:	000006f6 	.word	0x000006f6
    28fc:	000006f6 	.word	0x000006f6
    2900:	000006f6 	.word	0x000006f6
    2904:	000006f6 	.word	0x000006f6
    2908:	000006f6 	.word	0x000006f6
    290c:	000006f6 	.word	0x000006f6
    2910:	000006f6 	.word	0x000006f6
    2914:	000006f6 	.word	0x000006f6
    2918:	000006f6 	.word	0x000006f6
    291c:	000006f6 	.word	0x000006f6
    2920:	000006f6 	.word	0x000006f6
    2924:	000006f6 	.word	0x000006f6
    2928:	000006f6 	.word	0x000006f6
    292c:	000006f6 	.word	0x000006f6
    2930:	000006f6 	.word	0x000006f6
    2934:	000006f6 	.word	0x000006f6
    2938:	000006f6 	.word	0x000006f6
    293c:	000006f6 	.word	0x000006f6
    2940:	000006f6 	.word	0x000006f6
    2944:	000006f6 	.word	0x000006f6
    2948:	000006f6 	.word	0x000006f6
    294c:	000006f6 	.word	0x000006f6
    2950:	000006f6 	.word	0x000006f6
    2954:	000006f6 	.word	0x000006f6
    2958:	000006f6 	.word	0x000006f6
    295c:	000006f6 	.word	0x000006f6
    2960:	000006f6 	.word	0x000006f6
    2964:	000006f6 	.word	0x000006f6
    2968:	000006f6 	.word	0x000006f6
    296c:	000006f6 	.word	0x000006f6
    2970:	000006f6 	.word	0x000006f6
    2974:	000006f6 	.word	0x000006f6
    2978:	000006f6 	.word	0x000006f6
    297c:	000006f6 	.word	0x000006f6
    2980:	000006f6 	.word	0x000006f6
    2984:	000006f6 	.word	0x000006f6
    2988:	000006f6 	.word	0x000006f6
    298c:	000006f6 	.word	0x000006f6
    2990:	000006f6 	.word	0x000006f6
    2994:	000006f6 	.word	0x000006f6
    2998:	000006f6 	.word	0x000006f6
    299c:	000006f6 	.word	0x000006f6
    29a0:	000006f6 	.word	0x000006f6
    29a4:	000006f6 	.word	0x000006f6
    29a8:	000006f6 	.word	0x000006f6
    29ac:	000006f6 	.word	0x000006f6
    29b0:	000006f6 	.word	0x000006f6
    29b4:	000006f6 	.word	0x000006f6
    29b8:	000006f6 	.word	0x000006f6
    29bc:	000006f6 	.word	0x000006f6
    29c0:	000006f6 	.word	0x000006f6
    29c4:	000006f6 	.word	0x000006f6
    29c8:	000006f6 	.word	0x000006f6
    29cc:	000006f6 	.word	0x000006f6
    29d0:	000006f6 	.word	0x000006f6
    29d4:	000006f6 	.word	0x000006f6
    29d8:	000006f6 	.word	0x000006f6
    29dc:	000006f6 	.word	0x000006f6
    29e0:	000006f6 	.word	0x000006f6
    29e4:	000006f6 	.word	0x000006f6
    29e8:	000006f6 	.word	0x000006f6
    29ec:	000006f6 	.word	0x000006f6
    29f0:	000006f6 	.word	0x000006f6
    29f4:	000006f6 	.word	0x000006f6
    29f8:	000006f6 	.word	0x000006f6
    29fc:	000006f6 	.word	0x000006f6
    2a00:	000006f6 	.word	0x000006f6
    2a04:	000006f6 	.word	0x000006f6
    2a08:	000006f6 	.word	0x000006f6
    2a0c:	000006f6 	.word	0x000006f6
    2a10:	000006f6 	.word	0x000006f6
    2a14:	000006f6 	.word	0x000006f6
    2a18:	000006f6 	.word	0x000006f6
    2a1c:	000006f6 	.word	0x000006f6
    2a20:	000006f6 	.word	0x000006f6
    2a24:	000006f6 	.word	0x000006f6
    2a28:	000006f6 	.word	0x000006f6
    2a2c:	000006f6 	.word	0x000006f6
    2a30:	000006f6 	.word	0x000006f6
    2a34:	000006f6 	.word	0x000006f6
    2a38:	000006f6 	.word	0x000006f6
    2a3c:	000006f6 	.word	0x000006f6
    2a40:	000006f6 	.word	0x000006f6
    2a44:	000006f6 	.word	0x000006f6
    2a48:	000006f6 	.word	0x000006f6
    2a4c:	000006f6 	.word	0x000006f6
    2a50:	000006f6 	.word	0x000006f6
    2a54:	000006f6 	.word	0x000006f6
    2a58:	000006f6 	.word	0x000006f6
    2a5c:	00000890 	.word	0x00000890
    2a60:	000008f0 	.word	0x000008f0
    2a64:	00000920 	.word	0x00000920
    2a68:	000006f6 	.word	0x000006f6
    2a6c:	000006f6 	.word	0x000006f6
    2a70:	000006f8 	.word	0x000006f8
    2a74:	00000d12 	.word	0x00000d12
    2a78:	00000d5c 	.word	0x00000d5c
    2a7c:	00000d7a 	.word	0x00000d7a
    2a80:	00000db6 	.word	0x00000db6
    2a84:	00000d98 	.word	0x00000d98
    2a88:	00000e4a 	.word	0x00000e4a
    2a8c:	00000e14 	.word	0x00000e14
    2a90:	00000dee 	.word	0x00000dee
    2a94:	00000d2c 	.word	0x00000d2c
    2a98:	00000d2c 	.word	0x00000d2c
    2a9c:	00000d2c 	.word	0x00000d2c
    2aa0:	00000d2c 	.word	0x00000d2c
    2aa4:	00000d2c 	.word	0x00000d2c
    2aa8:	00000d2c 	.word	0x00000d2c
    2aac:	00000d2c 	.word	0x00000d2c
    2ab0:	00000d2c 	.word	0x00000d2c
    2ab4:	00000d2c 	.word	0x00000d2c
    2ab8:	00000d2c 	.word	0x00000d2c
    2abc:	00000d2c 	.word	0x00000d2c
    2ac0:	00000d2c 	.word	0x00000d2c
    2ac4:	00000d2c 	.word	0x00000d2c
    2ac8:	00000d2c 	.word	0x00000d2c
    2acc:	00000d2c 	.word	0x00000d2c
    2ad0:	00000d2c 	.word	0x00000d2c
    2ad4:	00000d2c 	.word	0x00000d2c
    2ad8:	00000d2c 	.word	0x00000d2c
    2adc:	00000d2c 	.word	0x00000d2c
    2ae0:	00000d2c 	.word	0x00000d2c
    2ae4:	00000d2c 	.word	0x00000d2c
    2ae8:	00000d2c 	.word	0x00000d2c
    2aec:	00000d2c 	.word	0x00000d2c
    2af0:	00000d2c 	.word	0x00000d2c
    2af4:	00000d2c 	.word	0x00000d2c
    2af8:	00000d2c 	.word	0x00000d2c
    2afc:	00000d2c 	.word	0x00000d2c
    2b00:	00000d2c 	.word	0x00000d2c
    2b04:	00000d2c 	.word	0x00000d2c
    2b08:	00000d2c 	.word	0x00000d2c
    2b0c:	00000d2c 	.word	0x00000d2c
    2b10:	00000d2c 	.word	0x00000d2c
    2b14:	00000d2c 	.word	0x00000d2c
    2b18:	00000d2c 	.word	0x00000d2c
    2b1c:	00000d2c 	.word	0x00000d2c
    2b20:	00000d2c 	.word	0x00000d2c
    2b24:	00000d2c 	.word	0x00000d2c
    2b28:	00000d2c 	.word	0x00000d2c
    2b2c:	00000d2c 	.word	0x00000d2c
    2b30:	00000d2c 	.word	0x00000d2c
    2b34:	00000d2c 	.word	0x00000d2c
    2b38:	00000d2c 	.word	0x00000d2c
    2b3c:	00000d2c 	.word	0x00000d2c
    2b40:	00000d2c 	.word	0x00000d2c
    2b44:	00000d2c 	.word	0x00000d2c
    2b48:	00000d2c 	.word	0x00000d2c
    2b4c:	00000d2c 	.word	0x00000d2c
    2b50:	00000d2c 	.word	0x00000d2c
    2b54:	00000d2c 	.word	0x00000d2c
    2b58:	00000d2c 	.word	0x00000d2c
    2b5c:	00000d2c 	.word	0x00000d2c
    2b60:	00000d2c 	.word	0x00000d2c
    2b64:	00000d2c 	.word	0x00000d2c
    2b68:	00000d2c 	.word	0x00000d2c
    2b6c:	00000d2c 	.word	0x00000d2c
    2b70:	00000d2c 	.word	0x00000d2c
    2b74:	00000d2c 	.word	0x00000d2c
    2b78:	00000d2c 	.word	0x00000d2c
    2b7c:	00000d2c 	.word	0x00000d2c
    2b80:	00000d2c 	.word	0x00000d2c
    2b84:	00000d2c 	.word	0x00000d2c
    2b88:	00000d2c 	.word	0x00000d2c
    2b8c:	00000d2c 	.word	0x00000d2c
    2b90:	00000d2c 	.word	0x00000d2c
    2b94:	00000d2c 	.word	0x00000d2c
    2b98:	00000d2c 	.word	0x00000d2c
    2b9c:	00000d2c 	.word	0x00000d2c
    2ba0:	00000d2c 	.word	0x00000d2c
    2ba4:	00000d2c 	.word	0x00000d2c
    2ba8:	00000d2c 	.word	0x00000d2c
    2bac:	00000d2c 	.word	0x00000d2c
    2bb0:	00000d2c 	.word	0x00000d2c
    2bb4:	00000d2c 	.word	0x00000d2c
    2bb8:	00000d2c 	.word	0x00000d2c
    2bbc:	00000d2c 	.word	0x00000d2c
    2bc0:	00000d2c 	.word	0x00000d2c
    2bc4:	00000d2c 	.word	0x00000d2c
    2bc8:	00000d2c 	.word	0x00000d2c
    2bcc:	00000d2c 	.word	0x00000d2c
    2bd0:	00000d2c 	.word	0x00000d2c
    2bd4:	00000d2c 	.word	0x00000d2c
    2bd8:	00000d2c 	.word	0x00000d2c
    2bdc:	00000d2c 	.word	0x00000d2c
    2be0:	00000d2c 	.word	0x00000d2c
    2be4:	00000d2c 	.word	0x00000d2c
    2be8:	00000d2c 	.word	0x00000d2c
    2bec:	00000d2c 	.word	0x00000d2c
    2bf0:	00000d2c 	.word	0x00000d2c
    2bf4:	00000d2c 	.word	0x00000d2c
    2bf8:	00000d2c 	.word	0x00000d2c
    2bfc:	00000d2c 	.word	0x00000d2c
    2c00:	00000d2c 	.word	0x00000d2c
    2c04:	00000e32 	.word	0x00000e32
    2c08:	00000e68 	.word	0x00000e68
    2c0c:	00000d2c 	.word	0x00000d2c
    2c10:	00000b88 	.word	0x00000b88
    2c14:	00000bee 	.word	0x00000bee
    2c18:	00000d36 	.word	0x00000d36

00002c1c <tc_interrupt_vectors.10500>:
    2c1c:	100f0e0d 14131211 42000800 42000c00     ...........B...B
    2c2c:	42001000 42001400 42001800 42001c00     ...B...B...B...B
    2c3c:	00001dba 00001db6 00001db6 00001e06     ................
    2c4c:	00001e06 00001dce 00001dc0 00001dd4     ................
    2c5c:	00001e8c 00001e6c 00001e6c 00001edc     ....l...l.......
    2c6c:	00001e7e 00001e9a 00001e70 00001ea8     ~.......p.......
    2c7c:	6c6c6548 6f57206f 21646c72 0000000a     Hello World!....

00002c8c <_init>:
    2c8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2c8e:	46c0      	nop			; (mov r8, r8)
    2c90:	bcf8      	pop	{r3, r4, r5, r6, r7}
    2c92:	bc08      	pop	{r3}
    2c94:	469e      	mov	lr, r3
    2c96:	4770      	bx	lr

00002c98 <__init_array_start>:
    2c98:	000000cd 	.word	0x000000cd

00002c9c <_fini>:
    2c9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2c9e:	46c0      	nop			; (mov r8, r8)
    2ca0:	bcf8      	pop	{r3, r4, r5, r6, r7}
    2ca2:	bc08      	pop	{r3}
    2ca4:	469e      	mov	lr, r3
    2ca6:	4770      	bx	lr

00002ca8 <__fini_array_start>:
    2ca8:	000000a5 	.word	0x000000a5
