#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0030E870 .scope module, "testxnorgate" "testxnorgate" 2 15;
 .timescale 0 0;
v0030FCB0_0 .var "a", 0 0;
v0030FD08_0 .var "b", 0 0;
v0030FD60_0 .net "s", 0 0, L_0030FF08; 1 drivers
S_00303BD8 .scope module, "XNOR1" "xnorgate" 2 20, 2 9, S_0030E870;
 .timescale 0 0;
L_00303D10 .functor AND 1, v0030FCB0_0, v0030FD08_0, C4<1>, C4<1>;
L_0030FDF0 .functor NOT 1, v0030FCB0_0, C4<0>, C4<0>, C4<0>;
L_0030FE28 .functor NOT 1, v0030FD08_0, C4<0>, C4<0>, C4<0>;
L_0030FE60 .functor AND 1, L_0030FDF0, L_0030FE28, C4<1>, C4<1>;
L_0030FF08 .functor OR 1, L_00303D10, L_0030FE60, C4<0>, C4<0>;
v00303C60_0 .net *"_s0", 0 0, L_00303D10; 1 drivers
v00303CB8_0 .net *"_s2", 0 0, L_0030FDF0; 1 drivers
v0030E268_0 .net *"_s4", 0 0, L_0030FE28; 1 drivers
v0030E2C0_0 .net *"_s6", 0 0, L_0030FE60; 1 drivers
v0030E318_0 .net "p", 0 0, v0030FCB0_0; 1 drivers
v0030E370_0 .net "q", 0 0, v0030FD08_0; 1 drivers
v0030E3C8_0 .alias "s", 0 0, v0030FD60_0;
S_00302F18 .scope begin, "start" "start" 2 22, 2 22, S_0030E870;
 .timescale 0 0;
S_00302E90 .scope begin, "main" "main" 2 26, 2 26, S_0030E870;
 .timescale 0 0;
    .scope S_0030E870;
T_0 ;
    %fork t_1, S_00302F18;
    %jmp t_0;
    .scope S_00302F18;
t_1 ;
    %set/v v0030FCB0_0, 0, 1;
    %set/v v0030FD08_0, 0, 1;
    %end;
    .scope S_0030E870;
t_0 %join;
    %end;
    .thread T_0;
    .scope S_0030E870;
T_1 ;
    %fork t_3, S_00302E90;
    %jmp t_2;
    .scope S_00302E90;
t_3 ;
    %vpi_call 2 27 "$display", "Exercicio0003 - Filipe Viana de Miranda - 446415";
    %vpi_call 2 28 "$display", "Test xnor gate";
    %vpi_call 2 29 "$display", "\012a ~+ b = s\012";
    %vpi_call 2 30 "$monitor", "%b ~+ %b = %b", v0030FCB0_0, v0030FD08_0, v0030FD60_0;
    %delay 1, 0;
    %set/v v0030FCB0_0, 0, 1;
    %set/v v0030FD08_0, 0, 1;
    %delay 1, 0;
    %set/v v0030FCB0_0, 0, 1;
    %set/v v0030FD08_0, 1, 1;
    %delay 1, 0;
    %set/v v0030FCB0_0, 1, 1;
    %set/v v0030FD08_0, 0, 1;
    %delay 1, 0;
    %set/v v0030FCB0_0, 1, 1;
    %set/v v0030FD08_0, 1, 1;
    %end;
    .scope S_0030E870;
t_2 %join;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "C:\Users\Filipe\Downloads\Faculdade\2° Periodo\Arquitetura de Computadores I\Programas e Ferramentas\Icarus_Verilog_v0_95\bin\Exercicio0007.v";
