Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Dec 21 11:30:29 2023
| Host         : LAPTOP-9VF0APCD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MAQ_EXP_timing_summary_routed.rpt -pb MAQ_EXP_timing_summary_routed.pb -rpx MAQ_EXP_timing_summary_routed.rpx -warn_on_violation
| Design       : MAQ_EXP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     26          
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (36)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (44)
5. checking no_input_delay (6)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (36)
-------------------------
 There are 26 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CTR/CUENTA_SIG_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CTR/CUENTA_SIG_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CTR/CUENTA_SIG_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CTR/CUENTA_SIG_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CTR/CUENTA_SIG_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (44)
-------------------------------------------------
 There are 44 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   52          inf        0.000                      0                   52           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            52 Endpoints
Min Delay            52 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            LED_RESET
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.091ns  (logic 5.058ns (55.634%)  route 4.033ns (44.366%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=5, routed)           4.033     5.540    LED_RESET_OBUF
    N14                  OBUF (Prop_obuf_I_O)         3.551     9.091 r  LED_RESET_OBUF_inst/O
                         net (fo=0)                   0.000     9.091    LED_RESET
    N14                                                               r  LED_RESET (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            REFRESCO_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.107ns  (logic 4.474ns (55.194%)  route 3.632ns (44.806%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE                         0.000     0.000 r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=8, routed)           1.028     1.447    MAQ_ESTADOS/CURRENT_STATE[1]
    SLICE_X0Y82          LUT2 (Prop_lut2_I0_O)        0.327     1.774 r  MAQ_ESTADOS/REFRESCO_OUT_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.604     4.378    ESTADOS_OBUF[2]
    H17                  OBUF (Prop_obuf_I_O)         3.728     8.107 r  REFRESCO_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     8.107    REFRESCO_OUT
    H17                                                               r  REFRESCO_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ESTADOS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.091ns  (logic 4.517ns (55.830%)  route 3.574ns (44.170%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE                         0.000     0.000 r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=8, routed)           1.035     1.454    MAQ_ESTADOS/CURRENT_STATE[1]
    SLICE_X0Y82          LUT2 (Prop_lut2_I1_O)        0.327     1.781 r  MAQ_ESTADOS/ERROR_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.538     4.320    ESTADOS_OBUF[3]
    V11                  OBUF (Prop_obuf_I_O)         3.771     8.091 r  ESTADOS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.091    ESTADOS[3]
    V11                                                               r  ESTADOS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ESTADOS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.079ns  (logic 4.524ns (55.998%)  route 3.555ns (44.002%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE                         0.000     0.000 r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=8, routed)           1.028     1.447    MAQ_ESTADOS/CURRENT_STATE[1]
    SLICE_X0Y82          LUT2 (Prop_lut2_I0_O)        0.327     1.774 r  MAQ_ESTADOS/REFRESCO_OUT_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.527     4.301    ESTADOS_OBUF[2]
    V12                  OBUF (Prop_obuf_I_O)         3.778     8.079 r  ESTADOS_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.079    ESTADOS[2]
    V12                                                               r  ESTADOS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ERROR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.877ns  (logic 4.483ns (56.917%)  route 3.394ns (43.083%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE                         0.000     0.000 r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=8, routed)           1.035     1.454    MAQ_ESTADOS/CURRENT_STATE[1]
    SLICE_X0Y82          LUT2 (Prop_lut2_I1_O)        0.327     1.781 r  MAQ_ESTADOS/ERROR_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.358     4.140    ESTADOS_OBUF[3]
    K15                  OBUF (Prop_obuf_I_O)         3.737     7.877 r  ERROR_OBUF_inst/O
                         net (fo=0)                   0.000     7.877    ERROR
    K15                                                               r  ERROR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ESTADOS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.861ns  (logic 4.272ns (54.345%)  route 3.589ns (45.655%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE                         0.000     0.000 r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=8, routed)           1.028     1.447    MAQ_ESTADOS/CURRENT_STATE[1]
    SLICE_X0Y82          LUT2 (Prop_lut2_I1_O)        0.299     1.746 r  MAQ_ESTADOS/ESTADOS_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.561     4.307    ESTADOS_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         3.554     7.861 r  ESTADOS_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.861    ESTADOS[1]
    V14                                                               r  ESTADOS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ESTADOS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.416ns  (logic 4.270ns (57.576%)  route 3.146ns (42.424%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE                         0.000     0.000 r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=8, routed)           1.035     1.454    MAQ_ESTADOS/CURRENT_STATE[1]
    SLICE_X0Y82          LUT2 (Prop_lut2_I1_O)        0.299     1.753 r  MAQ_ESTADOS/ESTADOS_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.111     3.864    ESTADOS_OBUF[0]
    V15                  OBUF (Prop_obuf_I_O)         3.552     7.416 r  ESTADOS_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.416    ESTADOS[0]
    V15                                                               r  ESTADOS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYNC/SREG_2_PAGAR_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_AUX5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.270ns  (logic 4.009ns (63.935%)  route 2.261ns (36.065%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE                         0.000     0.000 r  SYNC/SREG_2_PAGAR_reg_lopt_replica/C
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  SYNC/SREG_2_PAGAR_reg_lopt_replica/Q
                         net (fo=1, routed)           2.261     2.717    lopt
    J13                  OBUF (Prop_obuf_I_O)         3.553     6.270 r  LED_AUX5_OBUF_inst/O
                         net (fo=0)                   0.000     6.270    LED_AUX5
    J13                                                               r  LED_AUX5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.487ns  (logic 1.755ns (31.986%)  route 3.732ns (68.014%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=5, routed)           3.288     4.795    CTR/LED_RESET_OBUF
    SLICE_X0Y84          LUT6 (Prop_lut6_I5_O)        0.124     4.919 r  CTR/FSM_sequential_CURRENT_STATE[0]_i_2/O
                         net (fo=1, routed)           0.444     5.363    CTR/MAQ_ESTADOS/NEXT_STATE[0]
    SLICE_X0Y84          LUT3 (Prop_lut3_I1_O)        0.124     5.487 r  CTR/FSM_sequential_CURRENT_STATE[0]_i_1/O
                         net (fo=1, routed)           0.000     5.487    MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]_0
    SLICE_X0Y84          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.473ns  (logic 1.783ns (32.575%)  route 3.690ns (67.425%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=5, routed)           3.016     4.523    CTR/LED_RESET_OBUF
    SLICE_X0Y84          LUT6 (Prop_lut6_I4_O)        0.124     4.647 r  CTR/FSM_sequential_CURRENT_STATE[1]_i_4/O
                         net (fo=2, routed)           0.674     5.321    CTR/FSM_sequential_CURRENT_STATE[1]_i_4_n_0
    SLICE_X0Y84          LUT3 (Prop_lut3_I2_O)        0.152     5.473 r  CTR/FSM_sequential_CURRENT_STATE[1]_i_1/O
                         net (fo=1, routed)           0.000     5.473    MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]_0
    SLICE_X0Y84          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SYNC/SREG_1_MONEDAS_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SYNC/SREG_2_MONEDAS_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE                         0.000     0.000 r  SYNC/SREG_1_MONEDAS_reg[3]/C
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SYNC/SREG_1_MONEDAS_reg[3]/Q
                         net (fo=1, routed)           0.121     0.262    SYNC/SREG_1_MONEDAS[3]
    SLICE_X0Y80          FDRE                                         r  SYNC/SREG_2_MONEDAS_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYNC/SREG_2_MONEDAS_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EDGE/previous_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.141ns (50.205%)  route 0.140ns (49.795%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE                         0.000     0.000 r  SYNC/SREG_2_MONEDAS_reg[2]/C
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SYNC/SREG_2_MONEDAS_reg[2]/Q
                         net (fo=3, routed)           0.140     0.281    EDGE/previous_data_reg[3]_1[2]
    SLICE_X3Y86          FDRE                                         r  EDGE/previous_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CTR/CUENTA_SIG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CTR/CUENTA_SIG_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE                         0.000     0.000 r  CTR/CUENTA_SIG_reg[0]/C
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CTR/CUENTA_SIG_reg[0]/Q
                         net (fo=5, routed)           0.110     0.251    EDGE/Q[0]
    SLICE_X2Y85          LUT6 (Prop_lut6_I0_O)        0.045     0.296 r  EDGE/CUENTA_SIG[1]_i_1/O
                         net (fo=1, routed)           0.000     0.296    CTR/D[1]
    SLICE_X2Y85          FDCE                                         r  CTR/CUENTA_SIG_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYNC/SREG_1_MONEDAS_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SYNC/SREG_2_MONEDAS_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.141ns (43.988%)  route 0.180ns (56.012%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE                         0.000     0.000 r  SYNC/SREG_1_MONEDAS_reg[1]/C
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SYNC/SREG_1_MONEDAS_reg[1]/Q
                         net (fo=1, routed)           0.180     0.321    SYNC/SREG_1_MONEDAS[1]
    SLICE_X0Y88          FDRE                                         r  SYNC/SREG_2_MONEDAS_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYNC/SREG_2_MONEDAS_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EDGE/previous_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.708%)  route 0.182ns (56.292%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  SYNC/SREG_2_MONEDAS_reg[1]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SYNC/SREG_2_MONEDAS_reg[1]/Q
                         net (fo=3, routed)           0.182     0.323    EDGE/previous_data_reg[3]_1[1]
    SLICE_X1Y86          FDRE                                         r  EDGE/previous_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYNC/SREG_2_MONEDAS_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EDGE/previous_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.141ns (43.437%)  route 0.184ns (56.563%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE                         0.000     0.000 r  SYNC/SREG_2_MONEDAS_reg[0]/C
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SYNC/SREG_2_MONEDAS_reg[0]/Q
                         net (fo=3, routed)           0.184     0.325    EDGE/previous_data_reg[3]_1[0]
    SLICE_X1Y86          FDRE                                         r  EDGE/previous_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYNC/SREG_2_MONEDAS_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EDGE/EDGE_MONEDAS_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.141ns (42.983%)  route 0.187ns (57.017%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  SYNC/SREG_2_MONEDAS_reg[1]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SYNC/SREG_2_MONEDAS_reg[1]/Q
                         net (fo=3, routed)           0.187     0.328    EDGE/previous_data_reg[3]_1[1]
    SLICE_X2Y86          FDRE                                         r  EDGE/EDGE_MONEDAS_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EDGE/EDGE_MONEDAS_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CTR/CUENTA_SIG_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.209ns (60.558%)  route 0.136ns (39.442%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE                         0.000     0.000 r  EDGE/EDGE_MONEDAS_reg[1]/C
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  EDGE/EDGE_MONEDAS_reg[1]/Q
                         net (fo=7, routed)           0.136     0.300    EDGE/AUX2[1]
    SLICE_X2Y85          LUT6 (Prop_lut6_I1_O)        0.045     0.345 r  EDGE/CUENTA_SIG[2]_i_1/O
                         net (fo=1, routed)           0.000     0.345    CTR/D[2]
    SLICE_X2Y85          FDCE                                         r  CTR/CUENTA_SIG_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CTR/CUENTA_SIG_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CTR/CUENTA_SIG_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDCE                         0.000     0.000 r  CTR/CUENTA_SIG_reg[4]/C
    SLICE_X2Y85          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  CTR/CUENTA_SIG_reg[4]/Q
                         net (fo=4, routed)           0.149     0.313    EDGE/Q[4]
    SLICE_X2Y85          LUT6 (Prop_lut6_I5_O)        0.045     0.358 r  EDGE/CUENTA_SIG[4]_i_2/O
                         net (fo=1, routed)           0.000     0.358    CTR/D[4]
    SLICE_X2Y85          FDCE                                         r  CTR/CUENTA_SIG_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CTR/CUENTA_SIG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CTR/CUENTA_SIG_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE                         0.000     0.000 r  CTR/CUENTA_SIG_reg[0]/C
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CTR/CUENTA_SIG_reg[0]/Q
                         net (fo=5, routed)           0.179     0.320    EDGE/Q[0]
    SLICE_X3Y85          LUT5 (Prop_lut5_I0_O)        0.042     0.362 r  EDGE/CUENTA_SIG[0]_i_1/O
                         net (fo=1, routed)           0.000     0.362    CTR/D[0]
    SLICE_X3Y85          FDCE                                         r  CTR/CUENTA_SIG_reg[0]/D
  -------------------------------------------------------------------    -------------------





