# 5-Stage Pipelined RISC CPU Design and Implementation

## Overview

This repository contains the VHDL source code and documentation for a course project focusing on the design and implementation of a 5-stage pipelined RISC CPU.

## Contributors

- [Yousef Rabia](https://github.com/Yousef-Rabia)
- [Youssef Hagag](https://github.com/Youssef-Hagag)
- [Mahmoud Sobhy](https://github.com/Mo_Sob7y)
- [Mahmoud Yehia](https://github.com/MhmoudYahia)
