#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Dec 16 16:06:03 2022
# Process ID: 19320
# Current directory: C:/Facultate/An_3/An_3_Sem_1/Structure_of_Computer_Systems/Project/Hazard_Detection_Unit/vivado_project/mips16_pipeline_w_hazard_detection.runs/synth_1
# Command line: vivado.exe -log mips16_tb.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mips16_tb.tcl
# Log file: C:/Facultate/An_3/An_3_Sem_1/Structure_of_Computer_Systems/Project/Hazard_Detection_Unit/vivado_project/mips16_pipeline_w_hazard_detection.runs/synth_1/mips16_tb.vds
# Journal file: C:/Facultate/An_3/An_3_Sem_1/Structure_of_Computer_Systems/Project/Hazard_Detection_Unit/vivado_project/mips16_pipeline_w_hazard_detection.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source mips16_tb.tcl -notrace
Command: synth_design -top mips16_tb -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16592
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1078.047 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mips16_tb' [C:/Facultate/An_3/An_3_Sem_1/Structure_of_Computer_Systems/Project/Hazard_Detection_Unit/vivado_project/mips16_pipeline_w_hazard_detection.srcs/sources_1/new/mips16_tb.vhd:28]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: extra waveform elements [C:/Facultate/An_3/An_3_Sem_1/Structure_of_Computer_Systems/Project/Hazard_Detection_Unit/vivado_project/mips16_pipeline_w_hazard_detection.srcs/sources_1/new/mips16_tb.vhd:45]
INFO: [Synth 8-3491] module 'mips16_top_sim' declared at 'C:/Facultate/An_3/An_3_Sem_1/Structure_of_Computer_Systems/Project/Hazard_Detection_Unit/vivado_project/mips16_pipeline_w_hazard_detection.srcs/sources_1/new/mips16_top_sim.vhd:27' bound to instance 'MIPS_connect' of component 'mips16_top_sim' [C:/Facultate/An_3/An_3_Sem_1/Structure_of_Computer_Systems/Project/Hazard_Detection_Unit/vivado_project/mips16_pipeline_w_hazard_detection.srcs/sources_1/new/mips16_tb.vhd:49]
INFO: [Synth 8-638] synthesizing module 'mips16_top_sim' [C:/Facultate/An_3/An_3_Sem_1/Structure_of_Computer_Systems/Project/Hazard_Detection_Unit/vivado_project/mips16_pipeline_w_hazard_detection.srcs/sources_1/new/mips16_top_sim.vhd:38]
INFO: [Synth 8-3491] module 'IF_unit' declared at 'C:/Facultate/An_3/An_3_Sem_1/Structure_of_Computer_Systems/Project/Hazard_Detection_Unit/vivado_project/mips16_pipeline_w_hazard_detection.srcs/sources_1/imports/new/IF_unit.vhd:28' bound to instance 'IF_connect' of component 'IF_unit' [C:/Facultate/An_3/An_3_Sem_1/Structure_of_Computer_Systems/Project/Hazard_Detection_Unit/vivado_project/mips16_pipeline_w_hazard_detection.srcs/sources_1/new/mips16_top_sim.vhd:297]
INFO: [Synth 8-638] synthesizing module 'IF_unit' [C:/Facultate/An_3/An_3_Sem_1/Structure_of_Computer_Systems/Project/Hazard_Detection_Unit/vivado_project/mips16_pipeline_w_hazard_detection.srcs/sources_1/imports/new/IF_unit.vhd:52]
INFO: [Synth 8-3491] module 'branch_history_table' declared at 'C:/Facultate/An_3/An_3_Sem_1/Structure_of_Computer_Systems/Project/Hazard_Detection_Unit/vivado_project/mips16_pipeline_w_hazard_detection.srcs/sources_1/new/branch_history_table.vhd:28' bound to instance 'bht_connect' of component 'branch_history_table' [C:/Facultate/An_3/An_3_Sem_1/Structure_of_Computer_Systems/Project/Hazard_Detection_Unit/vivado_project/mips16_pipeline_w_hazard_detection.srcs/sources_1/imports/new/IF_unit.vhd:119]
INFO: [Synth 8-638] synthesizing module 'branch_history_table' [C:/Facultate/An_3/An_3_Sem_1/Structure_of_Computer_Systems/Project/Hazard_Detection_Unit/vivado_project/mips16_pipeline_w_hazard_detection.srcs/sources_1/new/branch_history_table.vhd:42]
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "curr_bht_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'branch_history_table' (1#1) [C:/Facultate/An_3/An_3_Sem_1/Structure_of_Computer_Systems/Project/Hazard_Detection_Unit/vivado_project/mips16_pipeline_w_hazard_detection.srcs/sources_1/new/branch_history_table.vhd:42]
INFO: [Synth 8-226] default block is never used [C:/Facultate/An_3/An_3_Sem_1/Structure_of_Computer_Systems/Project/Hazard_Detection_Unit/vivado_project/mips16_pipeline_w_hazard_detection.srcs/sources_1/imports/new/IF_unit.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'IF_unit' (2#1) [C:/Facultate/An_3/An_3_Sem_1/Structure_of_Computer_Systems/Project/Hazard_Detection_Unit/vivado_project/mips16_pipeline_w_hazard_detection.srcs/sources_1/imports/new/IF_unit.vhd:52]
WARNING: [Synth 8-614] signal 'IF_ID_WriteEn' is read in the process but is not in the sensitivity list [C:/Facultate/An_3/An_3_Sem_1/Structure_of_Computer_Systems/Project/Hazard_Detection_Unit/vivado_project/mips16_pipeline_w_hazard_detection.srcs/sources_1/new/mips16_top_sim.vhd:319]
INFO: [Synth 8-3491] module 'ID_unit' declared at 'C:/Facultate/An_3/An_3_Sem_1/Structure_of_Computer_Systems/Project/Hazard_Detection_Unit/vivado_project/mips16_pipeline_w_hazard_detection.srcs/sources_1/imports/new/ID_unit.vhd:27' bound to instance 'ID_connect' of component 'ID_unit' [C:/Facultate/An_3/An_3_Sem_1/Structure_of_Computer_Systems/Project/Hazard_Detection_Unit/vivado_project/mips16_pipeline_w_hazard_detection.srcs/sources_1/new/mips16_top_sim.vhd:335]
INFO: [Synth 8-638] synthesizing module 'ID_unit' [C:/Facultate/An_3/An_3_Sem_1/Structure_of_Computer_Systems/Project/Hazard_Detection_Unit/vivado_project/mips16_pipeline_w_hazard_detection.srcs/sources_1/imports/new/ID_unit.vhd:63]
INFO: [Synth 8-3491] module 'reg_file' declared at 'C:/Facultate/An_3/An_3_Sem_1/Structure_of_Computer_Systems/Project/Hazard_Detection_Unit/vivado_project/mips16_pipeline_w_hazard_detection.srcs/sources_1/imports/new/reg_file.vhd:30' bound to instance 'reg_file_connection' of component 'reg_file' [C:/Facultate/An_3/An_3_Sem_1/Structure_of_Computer_Systems/Project/Hazard_Detection_Unit/vivado_project/mips16_pipeline_w_hazard_detection.srcs/sources_1/imports/new/ID_unit.vhd:118]
INFO: [Synth 8-638] synthesizing module 'reg_file' [C:/Facultate/An_3/An_3_Sem_1/Structure_of_Computer_Systems/Project/Hazard_Detection_Unit/vivado_project/mips16_pipeline_w_hazard_detection.srcs/sources_1/imports/new/reg_file.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (3#1) [C:/Facultate/An_3/An_3_Sem_1/Structure_of_Computer_Systems/Project/Hazard_Detection_Unit/vivado_project/mips16_pipeline_w_hazard_detection.srcs/sources_1/imports/new/reg_file.vhd:44]
INFO: [Synth 8-3491] module 'hazard_det_unit' declared at 'C:/Facultate/An_3/An_3_Sem_1/Structure_of_Computer_Systems/Project/Hazard_Detection_Unit/vivado_project/mips16_pipeline_w_hazard_detection.srcs/sources_1/new/hazard_det_unit.vhd:26' bound to instance 'stall_hazard_detection' of component 'hazard_det_unit' [C:/Facultate/An_3/An_3_Sem_1/Structure_of_Computer_Systems/Project/Hazard_Detection_Unit/vivado_project/mips16_pipeline_w_hazard_detection.srcs/sources_1/imports/new/ID_unit.vhd:159]
INFO: [Synth 8-638] synthesizing module 'hazard_det_unit' [C:/Facultate/An_3/An_3_Sem_1/Structure_of_Computer_Systems/Project/Hazard_Detection_Unit/vivado_project/mips16_pipeline_w_hazard_detection.srcs/sources_1/new/hazard_det_unit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'hazard_det_unit' (4#1) [C:/Facultate/An_3/An_3_Sem_1/Structure_of_Computer_Systems/Project/Hazard_Detection_Unit/vivado_project/mips16_pipeline_w_hazard_detection.srcs/sources_1/new/hazard_det_unit.vhd:43]
INFO: [Synth 8-3491] module 'id_fwd_unit' declared at 'C:/Facultate/An_3/An_3_Sem_1/Structure_of_Computer_Systems/Project/Hazard_Detection_Unit/vivado_project/mips16_pipeline_w_hazard_detection.srcs/sources_1/new/id_fwd_unit.vhd:27' bound to instance 'hazard_detection_fwd' of component 'id_fwd_unit' [C:/Facultate/An_3/An_3_Sem_1/Structure_of_Computer_Systems/Project/Hazard_Detection_Unit/vivado_project/mips16_pipeline_w_hazard_detection.srcs/sources_1/imports/new/ID_unit.vhd:174]
INFO: [Synth 8-638] synthesizing module 'id_fwd_unit' [C:/Facultate/An_3/An_3_Sem_1/Structure_of_Computer_Systems/Project/Hazard_Detection_Unit/vivado_project/mips16_pipeline_w_hazard_detection.srcs/sources_1/new/id_fwd_unit.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'id_fwd_unit' (5#1) [C:/Facultate/An_3/An_3_Sem_1/Structure_of_Computer_Systems/Project/Hazard_Detection_Unit/vivado_project/mips16_pipeline_w_hazard_detection.srcs/sources_1/new/id_fwd_unit.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ID_unit' (6#1) [C:/Facultate/An_3/An_3_Sem_1/Structure_of_Computer_Systems/Project/Hazard_Detection_Unit/vivado_project/mips16_pipeline_w_hazard_detection.srcs/sources_1/imports/new/ID_unit.vhd:63]
INFO: [Synth 8-3491] module 'ctrl_unit' declared at 'C:/Facultate/An_3/An_3_Sem_1/Structure_of_Computer_Systems/Project/Hazard_Detection_Unit/vivado_project/mips16_pipeline_w_hazard_detection.srcs/sources_1/imports/new/ctrl_unit.vhd:28' bound to instance 'CU_connect' of component 'ctrl_unit' [C:/Facultate/An_3/An_3_Sem_1/Structure_of_Computer_Systems/Project/Hazard_Detection_Unit/vivado_project/mips16_pipeline_w_hazard_detection.srcs/sources_1/new/mips16_top_sim.vhd:365]
INFO: [Synth 8-638] synthesizing module 'ctrl_unit' [C:/Facultate/An_3/An_3_Sem_1/Structure_of_Computer_Systems/Project/Hazard_Detection_Unit/vivado_project/mips16_pipeline_w_hazard_detection.srcs/sources_1/imports/new/ctrl_unit.vhd:44]
INFO: [Synth 8-226] default block is never used [C:/Facultate/An_3/An_3_Sem_1/Structure_of_Computer_Systems/Project/Hazard_Detection_Unit/vivado_project/mips16_pipeline_w_hazard_detection.srcs/sources_1/imports/new/ctrl_unit.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'ctrl_unit' (7#1) [C:/Facultate/An_3/An_3_Sem_1/Structure_of_Computer_Systems/Project/Hazard_Detection_Unit/vivado_project/mips16_pipeline_w_hazard_detection.srcs/sources_1/imports/new/ctrl_unit.vhd:44]
WARNING: [Synth 8-614] signal 'C_RegWriteValid' is read in the process but is not in the sensitivity list [C:/Facultate/An_3/An_3_Sem_1/Structure_of_Computer_Systems/Project/Hazard_Detection_Unit/vivado_project/mips16_pipeline_w_hazard_detection.srcs/sources_1/new/mips16_top_sim.vhd:380]
WARNING: [Synth 8-614] signal 'C_MemWriteEnable' is read in the process but is not in the sensitivity list [C:/Facultate/An_3/An_3_Sem_1/Structure_of_Computer_Systems/Project/Hazard_Detection_Unit/vivado_project/mips16_pipeline_w_hazard_detection.srcs/sources_1/new/mips16_top_sim.vhd:380]
INFO: [Synth 8-3491] module 'EX_unit' declared at 'C:/Facultate/An_3/An_3_Sem_1/Structure_of_Computer_Systems/Project/Hazard_Detection_Unit/vivado_project/mips16_pipeline_w_hazard_detection.srcs/sources_1/imports/new/EX_unit.vhd:28' bound to instance 'EX_connect' of component 'EX_unit' [C:/Facultate/An_3/An_3_Sem_1/Structure_of_Computer_Systems/Project/Hazard_Detection_Unit/vivado_project/mips16_pipeline_w_hazard_detection.srcs/sources_1/new/mips16_top_sim.vhd:437]
INFO: [Synth 8-638] synthesizing module 'EX_unit' [C:/Facultate/An_3/An_3_Sem_1/Structure_of_Computer_Systems/Project/Hazard_Detection_Unit/vivado_project/mips16_pipeline_w_hazard_detection.srcs/sources_1/imports/new/EX_unit.vhd:51]
INFO: [Synth 8-3491] module 'EX_fwd_unit' declared at 'C:/Facultate/An_3/An_3_Sem_1/Structure_of_Computer_Systems/Project/Hazard_Detection_Unit/vivado_project/mips16_pipeline_w_hazard_detection.srcs/sources_1/new/EX_fwd_unit.vhd:27' bound to instance 'hazard_detection' of component 'EX_fwd_unit' [C:/Facultate/An_3/An_3_Sem_1/Structure_of_Computer_Systems/Project/Hazard_Detection_Unit/vivado_project/mips16_pipeline_w_hazard_detection.srcs/sources_1/imports/new/EX_unit.vhd:76]
INFO: [Synth 8-638] synthesizing module 'EX_fwd_unit' [C:/Facultate/An_3/An_3_Sem_1/Structure_of_Computer_Systems/Project/Hazard_Detection_Unit/vivado_project/mips16_pipeline_w_hazard_detection.srcs/sources_1/new/EX_fwd_unit.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'EX_fwd_unit' (8#1) [C:/Facultate/An_3/An_3_Sem_1/Structure_of_Computer_Systems/Project/Hazard_Detection_Unit/vivado_project/mips16_pipeline_w_hazard_detection.srcs/sources_1/new/EX_fwd_unit.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'EX_unit' (9#1) [C:/Facultate/An_3/An_3_Sem_1/Structure_of_Computer_Systems/Project/Hazard_Detection_Unit/vivado_project/mips16_pipeline_w_hazard_detection.srcs/sources_1/imports/new/EX_unit.vhd:51]
INFO: [Synth 8-3491] module 'mem_unit' declared at 'C:/Facultate/An_3/An_3_Sem_1/Structure_of_Computer_Systems/Project/Hazard_Detection_Unit/vivado_project/mips16_pipeline_w_hazard_detection.srcs/sources_1/imports/new/mem_unit.vhd:26' bound to instance 'MEM_connect' of component 'mem_unit' [C:/Facultate/An_3/An_3_Sem_1/Structure_of_Computer_Systems/Project/Hazard_Detection_Unit/vivado_project/mips16_pipeline_w_hazard_detection.srcs/sources_1/new/mips16_top_sim.vhd:477]
INFO: [Synth 8-638] synthesizing module 'mem_unit' [C:/Facultate/An_3/An_3_Sem_1/Structure_of_Computer_Systems/Project/Hazard_Detection_Unit/vivado_project/mips16_pipeline_w_hazard_detection.srcs/sources_1/imports/new/mem_unit.vhd:46]
INFO: [Synth 8-3491] module 'MEM_fwd_unit' declared at 'C:/Facultate/An_3/An_3_Sem_1/Structure_of_Computer_Systems/Project/Hazard_Detection_Unit/vivado_project/mips16_pipeline_w_hazard_detection.srcs/sources_1/new/MEM_fwd_unit.vhd:27' bound to instance 'hazard_detection' of component 'MEM_fwd_unit' [C:/Facultate/An_3/An_3_Sem_1/Structure_of_Computer_Systems/Project/Hazard_Detection_Unit/vivado_project/mips16_pipeline_w_hazard_detection.srcs/sources_1/imports/new/mem_unit.vhd:75]
INFO: [Synth 8-638] synthesizing module 'MEM_fwd_unit' [C:/Facultate/An_3/An_3_Sem_1/Structure_of_Computer_Systems/Project/Hazard_Detection_Unit/vivado_project/mips16_pipeline_w_hazard_detection.srcs/sources_1/new/MEM_fwd_unit.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'MEM_fwd_unit' (10#1) [C:/Facultate/An_3/An_3_Sem_1/Structure_of_Computer_Systems/Project/Hazard_Detection_Unit/vivado_project/mips16_pipeline_w_hazard_detection.srcs/sources_1/new/MEM_fwd_unit.vhd:39]
WARNING: [Synth 8-614] signal 'ALURes' is read in the process but is not in the sensitivity list [C:/Facultate/An_3/An_3_Sem_1/Structure_of_Computer_Systems/Project/Hazard_Detection_Unit/vivado_project/mips16_pipeline_w_hazard_detection.srcs/sources_1/imports/new/mem_unit.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'mem_unit' (11#1) [C:/Facultate/An_3/An_3_Sem_1/Structure_of_Computer_Systems/Project/Hazard_Detection_Unit/vivado_project/mips16_pipeline_w_hazard_detection.srcs/sources_1/imports/new/mem_unit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mips16_top_sim' (12#1) [C:/Facultate/An_3/An_3_Sem_1/Structure_of_Computer_Systems/Project/Hazard_Detection_Unit/vivado_project/mips16_pipeline_w_hazard_detection.srcs/sources_1/new/mips16_top_sim.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'mips16_tb' (13#1) [C:/Facultate/An_3/An_3_Sem_1/Structure_of_Computer_Systems/Project/Hazard_Detection_Unit/vivado_project/mips16_pipeline_w_hazard_detection.srcs/sources_1/new/mips16_tb.vhd:28]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1078.047 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1078.047 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1078.047 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
WARNING: [Synth 8-327] inferring latch for variable 'MemData_reg' [C:/Facultate/An_3/An_3_Sem_1/Structure_of_Computer_Systems/Project/Hazard_Detection_Unit/vivado_project/mips16_pipeline_w_hazard_detection.srcs/sources_1/imports/new/mem_unit.vhd:107]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1078.047 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 2     
	   3 Input   16 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               89 Bit    Registers := 1     
	               60 Bit    Registers := 1     
	               37 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               18 Bit    Registers := 16    
	               16 Bit    Registers := 3     
+---RAMs : 
	              128 Bit	(8 X 16 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  288 Bit        Muxes := 1     
	   2 Input   37 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 33    
	 257 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 12    
	   4 Input   16 Bit        Muxes := 4     
	   8 Input   16 Bit        Muxes := 1     
	   9 Input   11 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 12    
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1078.047 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1078.047 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1078.047 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1078.047 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1078.047 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1078.047 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1078.047 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1078.047 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1078.047 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1078.047 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1078.047 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1078.047 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1078.047 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1082.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 1082.809 ; gain = 4.762
INFO: [Common 17-1381] The checkpoint 'C:/Facultate/An_3/An_3_Sem_1/Structure_of_Computer_Systems/Project/Hazard_Detection_Unit/vivado_project/mips16_pipeline_w_hazard_detection.runs/synth_1/mips16_tb.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mips16_tb_utilization_synth.rpt -pb mips16_tb_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 16 16:06:49 2022...
