# Neuro-Edge ReRAM Simulator

[![Streamlit App](https://img.shields.io/badge/Streamlit-Live_Demo-FF4B4B?style=for-the-badge&logo=streamlit)](https://reram-simulation-hfnk8pm6bnjdhgxfp2hpag.streamlit.app/)
[![Tests](https://img.shields.io/badge/Tests-11%2F11_Passing-00C853?style=for-the-badge)](#tests)
[![Hardware Target](https://img.shields.io/badge/Versal-FPGA_Ready-orange?style=for-the-badge&logo=xilinx)](./verilog)
[![License](https://img.shields.io/badge/License-MIT-blue?style=for-the-badge)](./LICENSE)

---

## Overview

**Neuro-Edge** is a hardware-accurate simulator for Resistive RAM (ReRAM) crossbar arrays, purpose-built for neuromorphic computing research. It models the full pipeline from analog in-memory computing to spiking neural network inference.

### Key Features

- âš¡ **Crossbar Simulation** â€” Ideal (Ohm's law) and non-ideal (noise, IR drop, variability, quantization).
- ğŸ§  **Spiking Neural Network (SNN)** â€” Poisson spike encoding, LIF neurons, and rate-coded surrogate-gradient training.
- ğŸ¯ **MNIST Classification** â€” Achieved **~80â€“85% accuracy** on a single-layer crossbar (10 epochs).
- ğŸ”¬ **Silicon Lab Dashboard** â€” Interactive Streamlit console with live heatmaps, spike rasters, and power profiling.
- ğŸ—ï¸ **Synthesisable RTL** â€” SystemVerilog modules targeting Xilinx Versal ACAP (spike encoder, crossbar controller, accumulator).
- âš™ï¸ **Energy Estimation** â€” Physics-based model: E = VÂ² Ã— G Ã— t.

---

## ğŸš€ Live Demo

ğŸ‘‰ **[Launch Silicon Lab Console](https://reram-simulation-hfnk8pm6bnjdhgxfp2hpag.streamlit.app/)**

---

## Installation

```bash
git clone https://github.com/anykrver/reram-simulation.git
cd reram-simulation

python -m venv venv
# Windows: venv\Scripts\activate
# Unix:    source venv/bin/activate

pip install -r requirements.txt
```

---

## How to Run

### 1. Dashboard (Streamlit)
```bash
streamlit run dashboard/app.py
```
Visualize crossbar conductances, spike rasters, power curves, and run MNIST inference.

### 2. Training (MNIST)
```bash
python experiments/train_mnist.py --epochs 10 --batch-size 64
```
Trained weights are saved to `experiments/trained_weights.npy`.

### 3. CLI Simulations
```bash
# Ideal crossbar
python src/main.py --mode ideal

# Non-ideal (noise + IR drop + variability)
python src/main.py --config configs/non_ideal.yaml --mode both
```

### 4. Tests
```bash
pytest tests/ -v
```

---

## Project Structure

```
reram-simulation/
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ crossbar/        # Crossbar physics (ideal, IR drop, variability, quantization)
â”‚   â”œâ”€â”€ snn/             # SNN engine (LIF neurons, Poisson encoder, trainer)
â”‚   â”œâ”€â”€ hardware/        # Energy estimator, accelerator model, controller
â”‚   â””â”€â”€ utils/           # Config loader, logger, metrics, visualization, weight I/O
â”œâ”€â”€ dashboard/           # Streamlit Silicon Lab Console
â”œâ”€â”€ configs/             # Simulation YAML configs (ideal, non-ideal, SNN)
â”œâ”€â”€ experiments/         # Training scripts & Jupyter notebooks
â”œâ”€â”€ tests/               # Unit tests (11/11 passing)
â”œâ”€â”€ verilog/             # Synthesisable RTL for Xilinx Versal ACAP
â”œâ”€â”€ docs/                # Architecture, energy model, fabrication notes
â”œâ”€â”€ .streamlit/          # Streamlit Cloud config
â”œâ”€â”€ .github/workflows/   # CI pipeline
â”œâ”€â”€ pyproject.toml       # Package metadata & dependencies
â”œâ”€â”€ requirements.txt     # Pip dependencies
â””â”€â”€ README.md
```

---

## Results

| Configuration | MNIST Accuracy | Energy/Op |
|---|---|---|
| Random Weights | ~10â€“15% | ~15 ÂµJ |
| **Trained SNN (10 epochs)** | **~80â€“85%** | **~15 ÂµJ** |

---

## Hardware (Verilog)

The `verilog/` directory contains synthesisable SystemVerilog for the **Xilinx Versal ACAP** (`xcvc1902`):

| Module | Description |
|---|---|
| `spike_encoder.sv` | LFSR-based Poisson spike generator |
| `crossbar_controller.sv` | Multi-cycle VMM integration FSM |
| `accumulator.sv` | Bitline spike counter (32-bit) |
| `top_neuro_edge.sv` | Top-level pipeline wrapper |
| `tb_neuro_edge.sv` | Testbench |

**Estimated resources:** ~450 LUT, ~320 FF, 0 DSP @ 250 MHz per 32Ã—10 core.

---

## Future Work

- Multi-layer SNN architectures with backpropagation.
- FPGA-in-the-loop simulation using the Verilog RTL.
- High-fidelity fab-calibrated IR drop models.

---

## License

[MIT](./LICENSE)
