0 0 100 100
source 0 0 0 0 
num sink 2
0 15 5 0
1 20 100
num wirelib 2
0 0.0001 0.0002
1 0.0003 0.00016
num buflib 1
0 clkinv0.subckt 1 35 80 61.2
simulation vdd 1 1.2
limit slew 100
limit cap 5000
num blockage 17
10 10 30 20
10 20 30 30
10 30 20 50
10 50 40 70
10 70 40 90
30 10 50 30
20 30 60 40
20 40 60 50
40 50 75 90
60 30 80 50
50 10 70 30
70 10 90 30
80 30 90 50
85 50 90 80
85 80 90 90
75 50 85 80
75 80 85 90
