# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# XDC: D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper.xdc

# IP: ip/xillybus_wrapper_ap_fpext_0_no_dsp_32/xillybus_wrapper_ap_fpext_0_no_dsp_32.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==xillybus_wrapper_ap_fpext_0_no_dsp_32 || ORIG_REF_NAME==xillybus_wrapper_ap_fpext_0_no_dsp_32} -quiet] -quiet

# IP: ip/xillybus_wrapper_ap_uitofp_4_no_dsp_32/xillybus_wrapper_ap_uitofp_4_no_dsp_32.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==xillybus_wrapper_ap_uitofp_4_no_dsp_32 || ORIG_REF_NAME==xillybus_wrapper_ap_uitofp_4_no_dsp_32} -quiet] -quiet

# IP: ip/xillybus_wrapper_ap_fmul_2_max_dsp_32/xillybus_wrapper_ap_fmul_2_max_dsp_32.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==xillybus_wrapper_ap_fmul_2_max_dsp_32 || ORIG_REF_NAME==xillybus_wrapper_ap_fmul_2_max_dsp_32} -quiet] -quiet

# IP: ip/xillybus_wrapper_ap_fsub_3_full_dsp_32/xillybus_wrapper_ap_fsub_3_full_dsp_32.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==xillybus_wrapper_ap_fsub_3_full_dsp_32 || ORIG_REF_NAME==xillybus_wrapper_ap_fsub_3_full_dsp_32} -quiet] -quiet
