// Seed: 3715824766
`timescale 1ps / 1 ps
module module_0 (
    output logic id_0,
    input id_1,
    input id_2,
    input id_3,
    input wire id_4,
    input id_5,
    output id_6
);
  type_13 id_7 (
      .id_0(1),
      .id_1(1'b0),
      .id_2(1),
      .id_3((id_3)),
      .id_4(id_3#(.id_5(id_4[1'b0]))),
      .id_6()
  );
  logic id_8;
  logic id_9;
  logic id_10;
  assign id_9 = 1 - id_2;
endmodule
