// Seed: 161680120
module module_0 (
    input  id_0,
    output id_1
);
  logic id_2;
  reg   id_3;
  always @(posedge "") assign id_1 = id_3;
  logic id_4;
endmodule
