
---------- Begin Simulation Statistics ----------
final_tick                               136221522900500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  42623                       # Simulator instruction rate (inst/s)
host_mem_usage                                 829372                       # Number of bytes of host memory used
host_op_rate                                    86994                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   234.61                       # Real time elapsed on the host
host_tick_rate                               30418430                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      20409943                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007137                       # Number of seconds simulated
sim_ticks                                  7136579250                       # Number of ticks simulated
system.cpu.Branches                                 2                       # Number of branches fetched
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           3                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          11                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               19                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         19                       # Number of busy cycles
system.cpu.num_cc_register_reads                   10                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   4                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    16                       # Number of integer alu accesses
system.cpu.num_int_insts                           16                       # number of integer instructions
system.cpu.num_int_register_reads                  33                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 14                       # number of times the integer registers were written
system.cpu.num_load_insts                           3                       # Number of load instructions
system.cpu.num_mem_refs                             3                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        13     81.25%     81.25% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::MemRead                        3     18.75%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        89594                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        181777                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      2385844                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          215                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2603658                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       410959                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      2385844                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1974885                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2603844                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             104                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          148                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          13013942                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          6028177                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          219                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2602496                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       2354536                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts         7835                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       20409927                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     14268172                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.430451                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.996908                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     11347770     79.53%     79.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       249570      1.75%     81.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2         9081      0.06%     81.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       180338      1.26%     82.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        13382      0.09%     82.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        25045      0.18%     82.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        33010      0.23%     83.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        55440      0.39%     83.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      2354536     16.50%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     14268172                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls           10                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          20409909                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               4520346                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass           18      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     15752357     77.18%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      4520346     22.15%     99.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       137206      0.67%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     20409927                       # Class of committed instruction
system.switch_cpus.commit.refs                4657552                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              20409927                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.427314                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.427314                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      10685974                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       20420447                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           626784                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2751063                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            257                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        205383                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4521830                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1704                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              137445                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     8                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2603844                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            822844                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              13444647                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes            72                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10008257                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          341                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles             514                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.182430                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       824232                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       411063                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.701195                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     14269481                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.431265                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.932377                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         11094572     77.75%     77.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           405032      2.84%     80.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2             1919      0.01%     80.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           132479      0.93%     81.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           282544      1.98%     83.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            42059      0.29%     83.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6             7357      0.05%     83.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           195669      1.37%     85.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2107850     14.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     14269481                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    3657                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          302                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2602809                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.430325                       # Inst execution rate
system.switch_cpus.iew.exec_refs              4659322                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             137445                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles            2969                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       4522249                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            2                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       137691                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     20417825                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4521877                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          409                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      20415233                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             52                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        402566                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            257                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        402613                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            8                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads          169                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation           43                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads         1878                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          484                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents           43                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          274                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           28                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          24624628                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              20414718                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.699595                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17227268                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.430289                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               20414837                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         36033837                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        17674492                       # number of integer regfile writes
system.switch_cpus.ipc                       0.700617                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.700617                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          147      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      15756026     77.18%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4521996     22.15%     99.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       137477      0.67%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       20415646                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              344766                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.016887                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          344708     99.98%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead             30      0.01%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            28      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       20760265                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     55445567                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     20414718                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     20425647                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           20417825                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          20415646                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined         7780                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           32                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined        11020                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     14269481                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.430721                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.432208                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      9680157     67.84%     67.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       749467      5.25%     73.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       368237      2.58%     75.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       455935      3.20%     78.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       544228      3.81%     82.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       749765      5.25%     87.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       858421      6.02%     93.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       420531      2.95%     96.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       442740      3.10%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     14269481                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.430354                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              822880                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    41                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads          144                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           40                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      4522249                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       137691                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         9865326                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 14273138                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          409855                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      23697269                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents          44569                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           742430                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       10189966                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents           720                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      58927220                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       20419346                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     23707809                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2838851                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles            257                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      10278068                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps            10393                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     36042324                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           1245433                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             32331398                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            40836968                       # The number of ROB writes
system.switch_cpus.timesIdled                      44                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       101849                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        87430                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       204771                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          87430                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 136221522900500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              92172                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           47                       # Transaction distribution
system.membus.trans_dist::CleanEvict            89547                       # Transaction distribution
system.membus.trans_dist::ReadExReq                11                       # Transaction distribution
system.membus.trans_dist::ReadExResp               11                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         92172                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       273960                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       273960                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 273960                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5902720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      5902720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5902720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             92183                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   92183    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               92183                       # Request fanout histogram
system.membus.reqLayer2.occupancy           206846500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          489304750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.9                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7136579250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 136221522900500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 136221522900500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 136221522900500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            102911                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          104                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          191927                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               11                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              11                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            49                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       102862                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           98                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       307595                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                307693                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      6587520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                6590656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           90182                       # Total snoops (count)
system.tol2bus.snoopTraffic                      3008                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           193104                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.452761                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.497765                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 105674     54.72%     54.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  87430     45.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             193104                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          102439500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         154305000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             69000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 136221522900500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data        10739                       # number of demand (read+write) hits
system.l2.demand_hits::total                    10739                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        10739                       # number of overall hits
system.l2.overall_hits::total                   10739                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           46                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        92131                       # number of demand (read+write) misses
system.l2.demand_misses::total                  92183                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 3                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           46                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        92131                       # number of overall misses
system.l2.overall_misses::total                 92183                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3825500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   7015675000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7019500500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3825500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   7015675000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7019500500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       102870                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               102922                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       102870                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              102922                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.895606                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.895659                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.895606                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.895659                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83163.043478                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 76148.907534                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76147.451265                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83163.043478                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 76148.907534                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76147.451265                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  47                       # number of writebacks
system.l2.writebacks::total                        47                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           46                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        92131                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             92177                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           46                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        92131                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            92177                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3365500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   6094365000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6097730500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3365500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   6094365000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6097730500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.895606                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.895601                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.895606                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.895601                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73163.043478                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 66148.907534                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66152.407867                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73163.043478                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 66148.907534                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66152.407867                       # average overall mshr miss latency
system.l2.replacements                          90182                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks           57                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total               57                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks           57                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total           57                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        86843                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         86843                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data           11                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  11                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data       555000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        555000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data           11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 50454.545455                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 50454.545455                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           11                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             11                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data       445000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       445000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 40454.545455                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40454.545455                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           46                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               49                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3825500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3825500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           46                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             49                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83163.043478                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78071.428571                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           46                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           46                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3365500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3365500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.938776                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73163.043478                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73163.043478                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        10739                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             10739                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        92120                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           92123                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   7015120000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7015120000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       102859                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        102862                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.895595                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.895598                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 76151.975684                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76149.495783                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        92120                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        92120                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   6093920000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6093920000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.895595                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.895569                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 66151.975684                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66151.975684                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 136221522900500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2025.006411                       # Cycle average of tags in use
system.l2.tags.total_refs                       93869                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     90182                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.040884                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              136214386322000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.101262                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.161850                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         1.634147                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.421595                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2022.687558                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000049                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000079                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000798                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000206                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.987640                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988773                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          411                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1477                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    911314                       # Number of tag accesses
system.l2.tags.data_accesses                   911314                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 136221522900500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         2944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      5896384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5899712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         2944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         3008                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            3008                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           46                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        92131                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               92183                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           47                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 47                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             26904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             26904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       412523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    826219929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             826686259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        26904                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       412523                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           439426                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         421490                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               421490                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         421490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            26904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            26904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       412523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    826219929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            827107749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         9.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        46.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     92082.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000598250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              186128                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       92177                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         47                       # Number of write requests accepted
system.mem_ctrls.readBursts                     92177                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       47                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     49                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    38                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       8.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    585172750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  460640000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2312572750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6351.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25101.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    77417                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.03                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 92177                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   47                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   74826                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   17288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        14707                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    400.810498                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   217.075335                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   409.034047                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4482     30.48%     30.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4436     30.16%     60.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          555      3.77%     64.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          337      2.29%     66.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          312      2.12%     68.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          210      1.43%     70.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          217      1.48%     71.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          401      2.73%     74.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3757     25.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        14707                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                5896192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3136                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5899328                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 3008                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       826.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    826.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7136439000                       # Total gap between requests
system.mem_ctrls.avgGap                      77381.58                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         2944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      5893248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 412522.568147757906                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 825780502.612648725510                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           46                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        92131                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           47                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1476250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   2311096500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     32092.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     25084.90                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             46738440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             24842070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           352244760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     563010240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2916355980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        284446080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4187637570                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        586.784988                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    711964000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    238160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6186445250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             58298100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             30970995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           305549160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     563010240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2821796970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        364167360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4143792825                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        580.641324                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    891803500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    238160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6006605750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 136214386321250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     7136569250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 136221522900500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       822788                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           822796                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       822788                       # number of overall hits
system.cpu.icache.overall_hits::total          822796                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            3                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           56                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             59                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            3                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           56                       # number of overall misses
system.cpu.icache.overall_misses::total            59                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4750500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4750500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4750500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4750500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       822844                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       822855                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       822844                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       822855                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.272727                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000068                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000072                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.272727                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000068                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000072                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 84830.357143                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80516.949153                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 84830.357143                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80516.949153                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           46                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           46                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3895500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3895500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3895500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3895500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000056                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000056                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000056                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000056                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 84684.782609                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84684.782609                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 84684.782609                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84684.782609                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       822788                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          822796                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            3                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           56                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            59                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4750500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4750500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       822844                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       822855                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.272727                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 84830.357143                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80516.949153                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           46                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3895500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3895500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 84684.782609                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84684.782609                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 136221522900500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.002162                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      136214386322000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000157                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.002005                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           49                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.095703                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1645759                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1645759                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 136221522900500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 136221522900500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 136221522900500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 136221522900500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 136221522900500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 136221522900500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 136221522900500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      3900919                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3900919                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3900919                       # number of overall hits
system.cpu.dcache.overall_hits::total         3900919                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       757936                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         757939                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       757936                       # number of overall misses
system.cpu.dcache.overall_misses::total        757939                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  46272005000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  46272005000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  46272005000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  46272005000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4658855                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4658858                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4658855                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4658858                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.162687                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.162688                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.162687                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.162688                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 61050.016096                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61049.774454                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 61050.016096                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61049.774454                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          411                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.363636                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           57                       # number of writebacks
system.cpu.dcache.writebacks::total                57                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       655066                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       655066                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       655066                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       655066                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       102870                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       102870                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       102870                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       102870                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   7282743500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7282743500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   7282743500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7282743500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.022081                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022081                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.022081                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022081                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 70795.601244                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70795.601244                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 70795.601244                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70795.601244                       # average overall mshr miss latency
system.cpu.dcache.replacements                 101849                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3763727                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3763727                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       757922                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        757925                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  46271314500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  46271314500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4521649                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4521652                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.167621                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.167621                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 61050.232742                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61049.991094                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       655063                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       655063                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       102859                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       102859                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   7282172000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7282172000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.022748                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022748                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 70797.616154                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70797.616154                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       137192                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         137192                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data           14                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data       690500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       690500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       137206                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       137206                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000102                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000102                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 49321.428571                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49321.428571                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data           11                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           11                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data       571500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       571500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000080                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000080                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 51954.545455                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51954.545455                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 136221522900500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.053301                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3695691                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            101849                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             36.285982                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      136214386326500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.053300                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000052                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000052                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          135                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          797                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9420589                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9420589                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               136243067197500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  56161                       # Simulator instruction rate (inst/s)
host_mem_usage                                 829640                       # Number of bytes of host memory used
host_op_rate                                   114626                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   712.23                       # Real time elapsed on the host
host_tick_rate                               30248950                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000010                       # Number of instructions simulated
sim_ops                                      81640244                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021544                       # Number of seconds simulated
sim_ticks                                 21544297000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       272440                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        544813                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      5872038                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          325                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      7810013                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1233084                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      5872038                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      4638954                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         7810291                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             111                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          194                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          39040317                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         18083080                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          325                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            7807604                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       7059182                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts        15598                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       61230301                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     43086132                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.421114                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.986781                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     34298481     79.60%     79.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       755900      1.75%     81.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        25199      0.06%     81.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       554783      1.29%     82.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        51719      0.12%     82.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       100548      0.23%     83.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       105658      0.25%     83.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       134662      0.31%     83.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      7059182     16.38%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     43086132                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls           28                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          61230252                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              13561152                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass           49      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     47257609     77.18%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     13561152     22.15%     99.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       411491      0.67%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     61230301                       # Class of committed instruction
system.switch_cpus.commit.refs               13972643                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              61230301                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.436286                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.436286                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      32370415                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       61251078                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1865782                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           8208462                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            404                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        643531                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            13563809                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  5001                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              411936                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                    23                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             7810291                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2467629                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              40620268                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes            92                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               30016649                       # Number of instructions fetch has processed
system.switch_cpus.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles             808                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.181261                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2467915                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1233195                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.696626                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     43088594                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.421664                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.917602                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         33472483     77.68%     77.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1265168      2.94%     80.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2             1236      0.00%     80.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           408673      0.95%     81.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           954864      2.22%     83.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           114891      0.27%     84.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6             9632      0.02%     84.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           581031      1.35%     85.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          6280616     14.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     43088594                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads                 6                       # number of floating regfile reads
system.switch_cpus.iew.branchMispredicts          408                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          7808072                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.421265                       # Inst execution rate
system.switch_cpus.iew.exec_refs             13975905                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             411936                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           12348                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      13564820                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            8                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       412466                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     61245844                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      13563969                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          681                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      61240328                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            139                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       2296758                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            404                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2296933                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked           24                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads          394                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation           93                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads         3669                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          976                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents           93                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          355                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           53                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          74095850                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              61239356                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.698671                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          51768605                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.421243                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               61239548                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        108093690                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        53019351                       # number of integer regfile writes
system.switch_cpus.ipc                       0.696240                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.696240                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          200      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      47264644     77.18%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     13564167     22.15%     99.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       411988      0.67%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite           10      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       61241009                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses              13                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads           29                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            6                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes           32                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1188255                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.019403                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1188128     99.99%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead             78      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            46      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            3      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       62429051                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    166758929                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     61239350                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     61261475                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           61245844                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          61241009                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined        15570                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           91                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined        23778                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     43088594                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.421281                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.420116                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     29158242     67.67%     67.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2350558      5.46%     73.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1215968      2.82%     75.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1397116      3.24%     79.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1613409      3.74%     82.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2250946      5.22%     88.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2441063      5.67%     93.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1377913      3.20%     97.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1283379      2.98%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     43088594                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.421281                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2467632                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     3                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads          507                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           97                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     13564820                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       412466                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        29592974                       # number of misc regfile reads
system.switch_cpus.numCycles                 43088594                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         2314715                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      71092485                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         140157                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2218321                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       29800310                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents           868                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     176756280                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       61248757                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     71113109                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8486018                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles            404                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      30069136                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps            20641                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups           24                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups    108111495                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3615414                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             97272849                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           122494260                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       308199                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       267306                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       616401                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         267306                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  21544297000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             272339                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          130                       # Transaction distribution
system.membus.trans_dist::CleanEvict           272310                       # Transaction distribution
system.membus.trans_dist::ReadExReq                33                       # Transaction distribution
system.membus.trans_dist::ReadExResp               33                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        272340                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       817185                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       817185                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 817185                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     17440128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     17440128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17440128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            272373                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  272373    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              272373                       # Request fanout histogram
system.membus.reqLayer2.occupancy           623035000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1446742000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.7                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  21544297000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  21544297000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  21544297000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  21544297000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            308168                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          288                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          580412                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               33                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              33                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             2                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       308167                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       924598                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                924602                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     19734848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               19734976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          272501                       # Total snoops (count)
system.tol2bus.snoopTraffic                      8320                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           580703                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.460314                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.498423                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 313397     53.97%     53.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 267306     46.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             580703                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          308358500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         462298500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              3000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  21544297000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data        35829                       # number of demand (read+write) hits
system.l2.demand_hits::total                    35829                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        35829                       # number of overall hits
system.l2.overall_hits::total                   35829                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       272371                       # number of demand (read+write) misses
system.l2.demand_misses::total                 272373                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       272371                       # number of overall misses
system.l2.overall_misses::total                272373                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       199500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  20769171000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20769370500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       199500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  20769171000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20769370500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       308200                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               308202                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       308200                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              308202                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.883748                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.883748                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.883748                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.883748                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        99750                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 76253.239148                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76253.411682                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        99750                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 76253.239148                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76253.411682                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 130                       # number of writebacks
system.l2.writebacks::total                       130                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       272371                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            272373                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       272371                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           272373                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       179500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  18045471000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  18045650500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       179500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  18045471000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  18045650500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.883748                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.883748                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.883748                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.883748                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        89750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 66253.275863                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66253.448396                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        89750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 66253.275863                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66253.448396                       # average overall mshr miss latency
system.l2.replacements                         272501                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          158                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              158                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          158                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          158                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       267245                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        267245                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data           33                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  33                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      1388500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1388500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data           33                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                33                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 42075.757576                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 42075.757576                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           33                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             33                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      1058500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1058500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 32075.757576                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 32075.757576                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       199500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       199500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        99750                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        99750                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       179500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       179500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        89750                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        89750                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        35829                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             35829                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       272338                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          272338                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  20767782500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  20767782500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       308167                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        308167                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.883735                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.883735                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 76257.380534                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76257.380534                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       272338                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       272338                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  18044412500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  18044412500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.883735                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.883735                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 66257.417254                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66257.417254                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  21544297000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                      373214                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    274549                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.359371                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.216458                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.001660                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2046.781883                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000106                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.999405                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          412                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          220                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1282                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2738105                       # Number of tag accesses
system.l2.tags.data_accesses                  2738105                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  21544297000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     17431744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           17431872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         8320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            8320                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       272371                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              272373                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          130                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                130                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst         5941                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    809111757                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             809117698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst         5941                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             5941                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         386181                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               386181                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         386181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst         5941                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    809111757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            809503879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    272222.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000629000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              550102                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      272373                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        130                       # Number of write requests accepted
system.mem_ctrls.readBursts                    272373                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      130                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    149                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   126                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             19666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             17548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             18811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            19578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            17926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            17770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.22                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      11.23                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1753656000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1361120000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6857856000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6441.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25191.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   227556                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                272373                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  130                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  225927                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   46288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        44667                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    390.039358                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   207.554026                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   407.483743                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14987     33.55%     33.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        12531     28.05%     61.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1798      4.03%     65.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          913      2.04%     67.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          824      1.84%     69.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          586      1.31%     70.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          763      1.71%     72.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1432      3.21%     75.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10833     24.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        44667                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               17422336                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9536                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                17431872                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 8320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       808.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    809.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21544307000                       # Total gap between requests
system.mem_ctrls.avgGap                      79060.81                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     17422208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 5941.247467949406                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 808669134.110061645508                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       272371                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          130                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst        92500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   6857763500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     46250.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     25178.02                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            133682220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             71034810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1012144980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1700708880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       8601880260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1029321120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        12548772270                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        582.463762                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2595145000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    719420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  18229732000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            185247300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             98476455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           931534380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1700708880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       8540013600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1081419360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        12537399975                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        581.935905                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2653624750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    719420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  18171252250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 136214386321250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    28680866250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 136243067197500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      3290414                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3290422                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3290414                       # number of overall hits
system.cpu.icache.overall_hits::total         3290422                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            3                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           59                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             62                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            3                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           59                       # number of overall misses
system.cpu.icache.overall_misses::total            62                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      5043500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5043500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      5043500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5043500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3290473                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3290484                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3290473                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3290484                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.272727                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000018                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000019                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.272727                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000018                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000019                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 85483.050847                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 81346.774194                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 85483.050847                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 81346.774194                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           11                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           11                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           48                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           48                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4098000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4098000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4098000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4098000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst        85375                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        85375                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst        85375                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        85375                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3290414                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3290422                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            3                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           59                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            62                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      5043500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5043500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3290473                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3290484                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.272727                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 85483.050847                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 81346.774194                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           11                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           48                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4098000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4098000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst        85375                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        85375                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 136243067197500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.010043                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3290473                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                51                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          64519.078431                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      136214386322000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000632                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.009411                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000018                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000020                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6581019                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6581019                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 136243067197500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 136243067197500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 136243067197500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 136243067197500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 136243067197500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 136243067197500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 136243067197500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data     15583479                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15583479                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data     15583479                       # number of overall hits
system.cpu.dcache.overall_hits::total        15583479                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3050265                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3050268                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3050265                       # number of overall misses
system.cpu.dcache.overall_misses::total       3050268                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 185774259000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 185774259000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 185774259000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 185774259000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     18633744                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     18633747                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     18633744                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     18633747                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.163696                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.163696                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.163696                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.163696                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 60904.301430                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60904.241529                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 60904.301430                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60904.241529                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1194                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                37                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.270270                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          215                       # number of writebacks
system.cpu.dcache.writebacks::total               215                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2639195                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2639195                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2639195                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2639195                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       411070                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       411070                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       411070                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       411070                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  28890428500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  28890428500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  28890428500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  28890428500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.022061                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022061                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.022061                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022061                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 70281.043375                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70281.043375                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 70281.043375                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70281.043375                       # average overall mshr miss latency
system.cpu.dcache.replacements                 410048                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     15034838                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        15034838                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3050210                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3050213                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 185771805500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 185771805500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     18085048                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     18085051                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.168659                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.168659                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 60904.595257                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60904.535355                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2639183                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2639183                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       411027                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       411027                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  28888461500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  28888461500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.022727                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022727                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 70283.610322                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70283.610322                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       548641                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         548641                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data           55                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           55                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      2453500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2453500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       548696                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       548696                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000100                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000100                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 44609.090909                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44609.090909                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           12                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data           43                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           43                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      1967000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1967000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 45744.186047                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45744.186047                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 136243067197500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.215219                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            15994551                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            411072                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             38.909366                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      136214386326500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.215218                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000210                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000210                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          137                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          821                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          37678566                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         37678566                       # Number of data accesses

---------- End Simulation Statistics   ----------
