

================================================================
== Vivado HLS Report for 'relu'
================================================================
* Date:           Fri Mar  6 00:01:29 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        relu_cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.685|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  19165|  19165|  19165|  19165|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- OFM     |  19164|  19164|      3194|          -|          -|     6|    no    |
        | + ROW    |   3192|   3192|       114|          -|          -|    28|    no    |
        |  ++ COL  |    112|    112|         4|          -|          -|    28|    no    |
        +----------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    205|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|      66|    239|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     68|    -|
|Register         |        -|      -|     131|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     197|    512|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |relu_fcmp_32ns_32bkb_U1  |relu_fcmp_32ns_32bkb  |        0|      0|  66|  239|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                    |                      |        0|      0|  66|  239|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln13_1_fu_242_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln13_fu_191_p2     |     +    |      0|  0|  14|          10|          10|
    |c_fu_232_p2            |     +    |      0|  0|  15|           5|           1|
    |ofm_fu_135_p2          |     +    |      0|  0|  12|           3|           1|
    |r_fu_181_p2            |     +    |      0|  0|  15|           5|           1|
    |sub_ln13_1_fu_220_p2   |     -    |      0|  0|  19|          14|          14|
    |sub_ln13_fu_165_p2     |     -    |      0|  0|  15|           9|           9|
    |and_ln14_fu_287_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_129_p2    |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln11_fu_175_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln12_fu_226_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln14_1_fu_275_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln14_fu_269_p2    |   icmp   |      0|  0|  11|           8|           2|
    |or_ln14_fu_281_p2      |    or    |      0|  0|   2|           1|           1|
    |data_1_fu_293_p3       |  select  |      0|  0|  32|           1|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 205|         107|          98|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  41|          8|    1|          8|
    |c_0_reg_112   |   9|          2|    5|         10|
    |ofm_0_reg_90  |   9|          2|    3|          6|
    |r_0_reg_101   |   9|          2|    5|         10|
    +--------------+----+-----------+-----+-----------+
    |Total         |  68|         14|   14|         34|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   7|   0|    7|          0|
    |c_0_reg_112          |   5|   0|    5|          0|
    |c_reg_329            |   5|   0|    5|          0|
    |data_1_reg_351       |  32|   0|   32|          0|
    |data_reg_344         |  32|   0|   32|          0|
    |ofm_0_reg_90         |   3|   0|    3|          0|
    |ofm_reg_303          |   3|   0|    3|          0|
    |r_0_reg_101          |   5|   0|    5|          0|
    |r_reg_316            |   5|   0|    5|          0|
    |sext_ln13_reg_308    |   8|   0|   10|          2|
    |sub_ln13_1_reg_321   |  12|   0|   14|          2|
    |zext_ln13_4_reg_334  |  14|   0|   64|         50|
    +---------------------+----+----+-----+-----------+
    |Total                | 131|   0|  185|         54|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |     relu     | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |     relu     | return value |
|ap_start        |  in |    1| ap_ctrl_hs |     relu     | return value |
|ap_done         | out |    1| ap_ctrl_hs |     relu     | return value |
|ap_idle         | out |    1| ap_ctrl_hs |     relu     | return value |
|ap_ready        | out |    1| ap_ctrl_hs |     relu     | return value |
|in_r_address0   | out |   13|  ap_memory |     in_r     |     array    |
|in_r_ce0        | out |    1|  ap_memory |     in_r     |     array    |
|in_r_q0         |  in |   32|  ap_memory |     in_r     |     array    |
|out_r_address0  | out |   13|  ap_memory |     out_r    |     array    |
|out_r_ce0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_we0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d0        | out |   32|  ap_memory |     out_r    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4704 x float]* %in_r) nounwind, !map !14"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4704 x float]* %out_r) nounwind, !map !21"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @relu_str) nounwind"   --->   Operation 10 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "br label %1" [relu_Alg.cpp:10]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%ofm_0 = phi i3 [ 0, %0 ], [ %ofm, %OFM_end ]"   --->   Operation 12 'phi' 'ofm_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.13ns)   --->   "%icmp_ln10 = icmp eq i3 %ofm_0, -2" [relu_Alg.cpp:10]   --->   Operation 13 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.65ns)   --->   "%ofm = add i3 %ofm_0, 1" [relu_Alg.cpp:10]   --->   Operation 15 'add' 'ofm' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %5, label %OFM_begin" [relu_Alg.cpp:10]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str) nounwind" [relu_Alg.cpp:10]   --->   Operation 17 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str) nounwind" [relu_Alg.cpp:10]   --->   Operation 18 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_4 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %ofm_0, i5 0)" [relu_Alg.cpp:13]   --->   Operation 19 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i8 %tmp_4 to i9" [relu_Alg.cpp:13]   --->   Operation 20 'zext' 'zext_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_5 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %ofm_0, i2 0)" [relu_Alg.cpp:13]   --->   Operation 21 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i5 %tmp_5 to i9" [relu_Alg.cpp:13]   --->   Operation 22 'zext' 'zext_ln13_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.91ns)   --->   "%sub_ln13 = sub i9 %zext_ln13, %zext_ln13_1" [relu_Alg.cpp:13]   --->   Operation 23 'sub' 'sub_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln13 = sext i9 %sub_ln13 to i10" [relu_Alg.cpp:13]   --->   Operation 24 'sext' 'sext_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.76ns)   --->   "br label %2" [relu_Alg.cpp:11]   --->   Operation 25 'br' <Predicate = (!icmp_ln10)> <Delay = 1.76>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "ret void" [relu_Alg.cpp:18]   --->   Operation 26 'ret' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.63>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%r_0 = phi i5 [ 0, %OFM_begin ], [ %r, %ROW_end ]"   --->   Operation 27 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.36ns)   --->   "%icmp_ln11 = icmp eq i5 %r_0, -4" [relu_Alg.cpp:11]   --->   Operation 28 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 29 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.78ns)   --->   "%r = add i5 %r_0, 1" [relu_Alg.cpp:11]   --->   Operation 30 'add' 'r' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %OFM_end, label %ROW_begin" [relu_Alg.cpp:11]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind" [relu_Alg.cpp:11]   --->   Operation 32 'specloopname' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1) nounwind" [relu_Alg.cpp:11]   --->   Operation 33 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln13_2 = zext i5 %r_0 to i10" [relu_Alg.cpp:13]   --->   Operation 34 'zext' 'zext_ln13_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.82ns)   --->   "%add_ln13 = add i10 %sext_ln13, %zext_ln13_2" [relu_Alg.cpp:13]   --->   Operation 35 'add' 'add_ln13' <Predicate = (!icmp_ln11)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i10 %add_ln13 to i9" [relu_Alg.cpp:13]   --->   Operation 36 'trunc' 'trunc_ln13' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %trunc_ln13, i5 0)" [relu_Alg.cpp:13]   --->   Operation 37 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_6 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %add_ln13, i2 0)" [relu_Alg.cpp:13]   --->   Operation 38 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln13_1 = sext i12 %tmp_6 to i14" [relu_Alg.cpp:13]   --->   Operation 39 'sext' 'sext_ln13_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.81ns)   --->   "%sub_ln13_1 = sub i14 %p_shl2_cast, %sext_ln13_1" [relu_Alg.cpp:13]   --->   Operation 40 'sub' 'sub_ln13_1' <Predicate = (!icmp_ln11)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (1.76ns)   --->   "br label %3" [relu_Alg.cpp:12]   --->   Operation 41 'br' <Predicate = (!icmp_ln11)> <Delay = 1.76>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str, i32 %tmp_1) nounwind" [relu_Alg.cpp:17]   --->   Operation 42 'specregionend' 'empty_7' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br label %1" [relu_Alg.cpp:10]   --->   Operation 43 'br' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.06>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%c_0 = phi i5 [ 0, %ROW_begin ], [ %c, %4 ]"   --->   Operation 44 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.36ns)   --->   "%icmp_ln12 = icmp eq i5 %c_0, -4" [relu_Alg.cpp:12]   --->   Operation 45 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 46 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.78ns)   --->   "%c = add i5 %c_0, 1" [relu_Alg.cpp:12]   --->   Operation 47 'add' 'c' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %icmp_ln12, label %ROW_end, label %4" [relu_Alg.cpp:12]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln13_3 = zext i5 %c_0 to i14" [relu_Alg.cpp:13]   --->   Operation 49 'zext' 'zext_ln13_3' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.81ns)   --->   "%add_ln13_1 = add i14 %sub_ln13_1, %zext_ln13_3" [relu_Alg.cpp:13]   --->   Operation 50 'add' 'add_ln13_1' <Predicate = (!icmp_ln12)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln13_4 = zext i14 %add_ln13_1 to i64" [relu_Alg.cpp:13]   --->   Operation 51 'zext' 'zext_ln13_4' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%in_addr = getelementptr [4704 x float]* %in_r, i64 0, i64 %zext_ln13_4" [relu_Alg.cpp:13]   --->   Operation 52 'getelementptr' 'in_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 53 [2/2] (3.25ns)   --->   "%data = load float* %in_addr, align 4" [relu_Alg.cpp:13]   --->   Operation 53 'load' 'data' <Predicate = (!icmp_ln12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4704> <RAM>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_2) nounwind" [relu_Alg.cpp:16]   --->   Operation 54 'specregionend' 'empty_6' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "br label %2" [relu_Alg.cpp:11]   --->   Operation 55 'br' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.68>
ST_5 : Operation 56 [1/2] (3.25ns)   --->   "%data = load float* %in_addr, align 4" [relu_Alg.cpp:13]   --->   Operation 56 'load' 'data' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4704> <RAM>
ST_5 : Operation 57 [2/2] (5.43ns)   --->   "%tmp_3 = fcmp ogt float %data, 0.000000e+00" [relu_Alg.cpp:14]   --->   Operation 57 'fcmp' 'tmp_3' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.40>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%bitcast_ln14 = bitcast float %data to i32" [relu_Alg.cpp:14]   --->   Operation 58 'bitcast' 'bitcast_ln14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln14, i32 23, i32 30)" [relu_Alg.cpp:14]   --->   Operation 59 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln14 = trunc i32 %bitcast_ln14 to i23" [relu_Alg.cpp:14]   --->   Operation 60 'trunc' 'trunc_ln14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (1.55ns)   --->   "%icmp_ln14 = icmp ne i8 %tmp, -1" [relu_Alg.cpp:14]   --->   Operation 61 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (2.44ns)   --->   "%icmp_ln14_1 = icmp eq i23 %trunc_ln14, 0" [relu_Alg.cpp:14]   --->   Operation 62 'icmp' 'icmp_ln14_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node data_1)   --->   "%or_ln14 = or i1 %icmp_ln14_1, %icmp_ln14" [relu_Alg.cpp:14]   --->   Operation 63 'or' 'or_ln14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/2] (5.43ns)   --->   "%tmp_3 = fcmp ogt float %data, 0.000000e+00" [relu_Alg.cpp:14]   --->   Operation 64 'fcmp' 'tmp_3' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node data_1)   --->   "%and_ln14 = and i1 %or_ln14, %tmp_3" [relu_Alg.cpp:14]   --->   Operation 65 'and' 'and_ln14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.97ns) (out node of the LUT)   --->   "%data_1 = select i1 %and_ln14, float %data, float 0.000000e+00" [relu_Alg.cpp:14]   --->   Operation 66 'select' 'data_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str2) nounwind" [relu_Alg.cpp:12]   --->   Operation 67 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%out_addr = getelementptr [4704 x float]* %out_r, i64 0, i64 %zext_ln13_4" [relu_Alg.cpp:14]   --->   Operation 68 'getelementptr' 'out_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (3.25ns)   --->   "store float %data_1, float* %out_addr, align 4" [relu_Alg.cpp:14]   --->   Operation 69 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4704> <RAM>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "br label %3" [relu_Alg.cpp:12]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
spectopmodule_ln0 (spectopmodule    ) [ 00000000]
br_ln10           (br               ) [ 01111111]
ofm_0             (phi              ) [ 00100000]
icmp_ln10         (icmp             ) [ 00111111]
empty             (speclooptripcount) [ 00000000]
ofm               (add              ) [ 01111111]
br_ln10           (br               ) [ 00000000]
specloopname_ln10 (specloopname     ) [ 00000000]
tmp_1             (specregionbegin  ) [ 00011111]
tmp_4             (bitconcatenate   ) [ 00000000]
zext_ln13         (zext             ) [ 00000000]
tmp_5             (bitconcatenate   ) [ 00000000]
zext_ln13_1       (zext             ) [ 00000000]
sub_ln13          (sub              ) [ 00000000]
sext_ln13         (sext             ) [ 00011111]
br_ln11           (br               ) [ 00111111]
ret_ln18          (ret              ) [ 00000000]
r_0               (phi              ) [ 00010000]
icmp_ln11         (icmp             ) [ 00111111]
empty_4           (speclooptripcount) [ 00000000]
r                 (add              ) [ 00111111]
br_ln11           (br               ) [ 00000000]
specloopname_ln11 (specloopname     ) [ 00000000]
tmp_2             (specregionbegin  ) [ 00001111]
zext_ln13_2       (zext             ) [ 00000000]
add_ln13          (add              ) [ 00000000]
trunc_ln13        (trunc            ) [ 00000000]
p_shl2_cast       (bitconcatenate   ) [ 00000000]
tmp_6             (bitconcatenate   ) [ 00000000]
sext_ln13_1       (sext             ) [ 00000000]
sub_ln13_1        (sub              ) [ 00001111]
br_ln12           (br               ) [ 00111111]
empty_7           (specregionend    ) [ 00000000]
br_ln10           (br               ) [ 01111111]
c_0               (phi              ) [ 00001000]
icmp_ln12         (icmp             ) [ 00111111]
empty_5           (speclooptripcount) [ 00000000]
c                 (add              ) [ 00111111]
br_ln12           (br               ) [ 00000000]
zext_ln13_3       (zext             ) [ 00000000]
add_ln13_1        (add              ) [ 00000000]
zext_ln13_4       (zext             ) [ 00000111]
in_addr           (getelementptr    ) [ 00000100]
empty_6           (specregionend    ) [ 00000000]
br_ln11           (br               ) [ 00111111]
data              (load             ) [ 00000010]
bitcast_ln14      (bitcast          ) [ 00000000]
tmp               (partselect       ) [ 00000000]
trunc_ln14        (trunc            ) [ 00000000]
icmp_ln14         (icmp             ) [ 00000000]
icmp_ln14_1       (icmp             ) [ 00000000]
or_ln14           (or               ) [ 00000000]
tmp_3             (fcmp             ) [ 00000000]
and_ln14          (and              ) [ 00000000]
data_1            (select           ) [ 00000001]
specloopname_ln12 (specloopname     ) [ 00000000]
out_addr          (getelementptr    ) [ 00000000]
store_ln14        (store            ) [ 00000000]
br_ln12           (br               ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i3.i5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i9.i5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="in_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="14" slack="0"/>
<pin id="68" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr/4 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="13" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data/4 "/>
</bind>
</comp>

<comp id="77" class="1004" name="out_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="14" slack="3"/>
<pin id="81" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr/7 "/>
</bind>
</comp>

<comp id="84" class="1004" name="store_ln14_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="13" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="1"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/7 "/>
</bind>
</comp>

<comp id="90" class="1005" name="ofm_0_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="3" slack="1"/>
<pin id="92" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="ofm_0 (phireg) "/>
</bind>
</comp>

<comp id="94" class="1004" name="ofm_0_phi_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="1"/>
<pin id="96" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="3" slack="0"/>
<pin id="98" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ofm_0/2 "/>
</bind>
</comp>

<comp id="101" class="1005" name="r_0_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="5" slack="1"/>
<pin id="103" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="105" class="1004" name="r_0_phi_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="1"/>
<pin id="107" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="5" slack="0"/>
<pin id="109" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/3 "/>
</bind>
</comp>

<comp id="112" class="1005" name="c_0_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="5" slack="1"/>
<pin id="114" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="116" class="1004" name="c_0_phi_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="1"/>
<pin id="118" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="5" slack="0"/>
<pin id="120" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/4 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="0"/>
<pin id="126" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="129" class="1004" name="icmp_ln10_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="3" slack="0"/>
<pin id="131" dir="0" index="1" bw="3" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="ofm_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="3" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ofm/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="tmp_4_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="0"/>
<pin id="143" dir="0" index="1" bw="3" slack="0"/>
<pin id="144" dir="0" index="2" bw="1" slack="0"/>
<pin id="145" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="zext_ln13_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="0"/>
<pin id="151" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_5_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="5" slack="0"/>
<pin id="155" dir="0" index="1" bw="3" slack="0"/>
<pin id="156" dir="0" index="2" bw="1" slack="0"/>
<pin id="157" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="zext_ln13_1_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="5" slack="0"/>
<pin id="163" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_1/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="sub_ln13_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="0"/>
<pin id="167" dir="0" index="1" bw="5" slack="0"/>
<pin id="168" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln13/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="sext_ln13_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="9" slack="0"/>
<pin id="173" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="icmp_ln11_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="5" slack="0"/>
<pin id="177" dir="0" index="1" bw="5" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="r_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="5" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="zext_ln13_2_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="5" slack="0"/>
<pin id="189" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_2/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="add_ln13_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="9" slack="1"/>
<pin id="193" dir="0" index="1" bw="5" slack="0"/>
<pin id="194" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="trunc_ln13_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="10" slack="0"/>
<pin id="198" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln13/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="p_shl2_cast_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="14" slack="0"/>
<pin id="202" dir="0" index="1" bw="9" slack="0"/>
<pin id="203" dir="0" index="2" bw="1" slack="0"/>
<pin id="204" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_cast/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_6_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="12" slack="0"/>
<pin id="210" dir="0" index="1" bw="10" slack="0"/>
<pin id="211" dir="0" index="2" bw="1" slack="0"/>
<pin id="212" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="sext_ln13_1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="12" slack="0"/>
<pin id="218" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_1/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="sub_ln13_1_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="14" slack="0"/>
<pin id="222" dir="0" index="1" bw="12" slack="0"/>
<pin id="223" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln13_1/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="icmp_ln12_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="5" slack="0"/>
<pin id="228" dir="0" index="1" bw="5" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="c_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="5" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="zext_ln13_3_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="5" slack="0"/>
<pin id="240" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_3/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="add_ln13_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="14" slack="1"/>
<pin id="244" dir="0" index="1" bw="5" slack="0"/>
<pin id="245" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_1/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="zext_ln13_4_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="14" slack="0"/>
<pin id="249" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_4/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="bitcast_ln14_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="1"/>
<pin id="254" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln14/6 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="0"/>
<pin id="258" dir="0" index="2" bw="6" slack="0"/>
<pin id="259" dir="0" index="3" bw="6" slack="0"/>
<pin id="260" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="265" class="1004" name="trunc_ln14_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln14/6 "/>
</bind>
</comp>

<comp id="269" class="1004" name="icmp_ln14_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="0" index="1" bw="8" slack="0"/>
<pin id="272" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/6 "/>
</bind>
</comp>

<comp id="275" class="1004" name="icmp_ln14_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="23" slack="0"/>
<pin id="277" dir="0" index="1" bw="23" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14_1/6 "/>
</bind>
</comp>

<comp id="281" class="1004" name="or_ln14_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln14/6 "/>
</bind>
</comp>

<comp id="287" class="1004" name="and_ln14_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln14/6 "/>
</bind>
</comp>

<comp id="293" class="1004" name="data_1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="1"/>
<pin id="296" dir="0" index="2" bw="32" slack="0"/>
<pin id="297" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="data_1/6 "/>
</bind>
</comp>

<comp id="303" class="1005" name="ofm_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="3" slack="0"/>
<pin id="305" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="ofm "/>
</bind>
</comp>

<comp id="308" class="1005" name="sext_ln13_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="10" slack="1"/>
<pin id="310" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln13 "/>
</bind>
</comp>

<comp id="316" class="1005" name="r_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="5" slack="0"/>
<pin id="318" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="321" class="1005" name="sub_ln13_1_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="14" slack="1"/>
<pin id="323" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln13_1 "/>
</bind>
</comp>

<comp id="329" class="1005" name="c_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="5" slack="0"/>
<pin id="331" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="334" class="1005" name="zext_ln13_4_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="64" slack="3"/>
<pin id="336" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln13_4 "/>
</bind>
</comp>

<comp id="339" class="1005" name="in_addr_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="13" slack="1"/>
<pin id="341" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="in_addr "/>
</bind>
</comp>

<comp id="344" class="1005" name="data_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="1"/>
<pin id="346" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data "/>
</bind>
</comp>

<comp id="351" class="1005" name="data_1_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="1"/>
<pin id="353" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="48" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="48" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="77" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="90" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="28" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="101" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="28" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="112" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="71" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="50" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="94" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="12" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="94" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="18" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="146"><net_src comp="26" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="94" pin="4"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="28" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="152"><net_src comp="141" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="158"><net_src comp="30" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="94" pin="4"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="32" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="164"><net_src comp="153" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="169"><net_src comp="149" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="161" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="174"><net_src comp="165" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="179"><net_src comp="105" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="34" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="105" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="38" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="190"><net_src comp="105" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="187" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="199"><net_src comp="191" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="42" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="28" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="213"><net_src comp="44" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="191" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="32" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="219"><net_src comp="208" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="200" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="216" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="116" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="34" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="116" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="38" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="241"><net_src comp="116" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="238" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="250"><net_src comp="242" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="261"><net_src comp="52" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="252" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="263"><net_src comp="54" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="264"><net_src comp="56" pin="0"/><net_sink comp="255" pin=3"/></net>

<net id="268"><net_src comp="252" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="255" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="58" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="265" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="60" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="275" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="269" pin="2"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="281" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="123" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="298"><net_src comp="287" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="50" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="306"><net_src comp="135" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="311"><net_src comp="171" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="319"><net_src comp="181" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="324"><net_src comp="220" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="332"><net_src comp="232" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="337"><net_src comp="247" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="342"><net_src comp="64" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="347"><net_src comp="71" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="350"><net_src comp="344" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="354"><net_src comp="293" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="84" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {7 }
 - Input state : 
	Port: relu : in_r | {4 5 }
  - Chain level:
	State 1
	State 2
		icmp_ln10 : 1
		ofm : 1
		br_ln10 : 2
		tmp_4 : 1
		zext_ln13 : 2
		tmp_5 : 1
		zext_ln13_1 : 2
		sub_ln13 : 3
		sext_ln13 : 4
	State 3
		icmp_ln11 : 1
		r : 1
		br_ln11 : 2
		zext_ln13_2 : 1
		add_ln13 : 2
		trunc_ln13 : 3
		p_shl2_cast : 4
		tmp_6 : 3
		sext_ln13_1 : 4
		sub_ln13_1 : 5
	State 4
		icmp_ln12 : 1
		c : 1
		br_ln12 : 2
		zext_ln13_3 : 1
		add_ln13_1 : 2
		zext_ln13_4 : 3
		in_addr : 4
		data : 5
	State 5
		tmp_3 : 1
	State 6
		tmp : 1
		trunc_ln14 : 1
		icmp_ln14 : 2
		icmp_ln14_1 : 2
		or_ln14 : 3
		and_ln14 : 3
		data_1 : 3
	State 7
		store_ln14 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   fcmp   |     grp_fu_123     |    0    |    66   |   239   |
|----------|--------------------|---------|---------|---------|
|          |     ofm_fu_135     |    0    |    0    |    12   |
|          |      r_fu_181      |    0    |    0    |    15   |
|    add   |   add_ln13_fu_191  |    0    |    0    |    15   |
|          |      c_fu_232      |    0    |    0    |    15   |
|          |  add_ln13_1_fu_242 |    0    |    0    |    19   |
|----------|--------------------|---------|---------|---------|
|          |  icmp_ln10_fu_129  |    0    |    0    |    9    |
|          |  icmp_ln11_fu_175  |    0    |    0    |    11   |
|   icmp   |  icmp_ln12_fu_226  |    0    |    0    |    11   |
|          |  icmp_ln14_fu_269  |    0    |    0    |    11   |
|          | icmp_ln14_1_fu_275 |    0    |    0    |    18   |
|----------|--------------------|---------|---------|---------|
|    sub   |   sub_ln13_fu_165  |    0    |    0    |    15   |
|          |  sub_ln13_1_fu_220 |    0    |    0    |    19   |
|----------|--------------------|---------|---------|---------|
|  select  |    data_1_fu_293   |    0    |    0    |    32   |
|----------|--------------------|---------|---------|---------|
|    or    |   or_ln14_fu_281   |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|    and   |   and_ln14_fu_287  |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|          |    tmp_4_fu_141    |    0    |    0    |    0    |
|bitconcatenate|    tmp_5_fu_153    |    0    |    0    |    0    |
|          | p_shl2_cast_fu_200 |    0    |    0    |    0    |
|          |    tmp_6_fu_208    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  zext_ln13_fu_149  |    0    |    0    |    0    |
|          | zext_ln13_1_fu_161 |    0    |    0    |    0    |
|   zext   | zext_ln13_2_fu_187 |    0    |    0    |    0    |
|          | zext_ln13_3_fu_238 |    0    |    0    |    0    |
|          | zext_ln13_4_fu_247 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   sext   |  sext_ln13_fu_171  |    0    |    0    |    0    |
|          | sext_ln13_1_fu_216 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   trunc  |  trunc_ln13_fu_196 |    0    |    0    |    0    |
|          |  trunc_ln14_fu_265 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|partselect|     tmp_fu_255     |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    0    |    66   |   445   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|    c_0_reg_112    |    5   |
|     c_reg_329     |    5   |
|   data_1_reg_351  |   32   |
|    data_reg_344   |   32   |
|  in_addr_reg_339  |   13   |
|    ofm_0_reg_90   |    3   |
|    ofm_reg_303    |    3   |
|    r_0_reg_101    |    5   |
|     r_reg_316     |    5   |
| sext_ln13_reg_308 |   10   |
| sub_ln13_1_reg_321|   14   |
|zext_ln13_4_reg_334|   64   |
+-------------------+--------+
|       Total       |   191  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_71 |  p0  |   2  |  13  |   26   ||    9    |
|    grp_fu_123    |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   90   ||  3.538  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   66   |   445  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   191  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    3   |   257  |   463  |
+-----------+--------+--------+--------+--------+
