#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2703510 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x26f6e70 .scope module, "tb" "tb" 3 75;
 .timescale -12 -12;
L_0x26c3d80 .functor NOT 1, L_0x273ed10, C4<0>, C4<0>, C4<0>;
L_0x273eb90 .functor XOR 8, L_0x273e7c0, L_0x273eaf0, C4<00000000>, C4<00000000>;
L_0x273eca0 .functor XOR 8, L_0x273eb90, L_0x273ec00, C4<00000000>, C4<00000000>;
v0x2738dd0_0 .net "B3_next_dut", 0 0, L_0x273d720;  1 drivers
v0x2738e90_0 .net "B3_next_ref", 0 0, L_0x273a460;  1 drivers
v0x2738f30_0 .net "Count_next_dut", 0 0, L_0x273d290;  1 drivers
v0x2738fd0_0 .net "Count_next_ref", 0 0, L_0x273b690;  1 drivers
v0x2739070_0 .net "S1_next_dut", 0 0, L_0x273cd10;  1 drivers
v0x2739160_0 .net "S1_next_ref", 0 0, L_0x273b210;  1 drivers
v0x2739230_0 .net "S_next_dut", 0 0, L_0x273c7f0;  1 drivers
v0x2739300_0 .net "S_next_ref", 0 0, L_0x273afc0;  1 drivers
v0x27393d0_0 .net "Wait_next_dut", 0 0, L_0x273d500;  1 drivers
v0x27394a0_0 .net "Wait_next_ref", 0 0, L_0x273bc20;  1 drivers
v0x2739570_0 .net *"_ivl_10", 7 0, L_0x273ec00;  1 drivers
v0x2739610_0 .net *"_ivl_12", 7 0, L_0x273eca0;  1 drivers
v0x27396b0_0 .net *"_ivl_2", 7 0, L_0x273e6d0;  1 drivers
v0x2739750_0 .net *"_ivl_4", 7 0, L_0x273e7c0;  1 drivers
v0x27397f0_0 .net *"_ivl_6", 7 0, L_0x273eaf0;  1 drivers
v0x2739890_0 .net *"_ivl_8", 7 0, L_0x273eb90;  1 drivers
v0x2739950_0 .net "ack", 0 0, v0x2735bb0_0;  1 drivers
v0x27399f0_0 .var "clk", 0 0;
v0x2739ac0_0 .net "counting_dut", 0 0, L_0x273e100;  1 drivers
v0x2739b90_0 .net "counting_ref", 0 0, L_0x273bf10;  1 drivers
v0x2739c60_0 .net "d", 0 0, v0x2735d10_0;  1 drivers
v0x2739d00_0 .net "done_counting", 0 0, v0x2735db0_0;  1 drivers
v0x2739da0_0 .net "done_dut", 0 0, L_0x273db40;  1 drivers
v0x2739e70_0 .net "done_ref", 0 0, L_0x273be20;  1 drivers
v0x2739f40_0 .net "shift_ena_dut", 0 0, L_0x273e570;  1 drivers
v0x273a010_0 .net "shift_ena_ref", 0 0, L_0x273c320;  1 drivers
v0x273a0e0_0 .net "state", 9 0, v0x2736010_0;  1 drivers
v0x273a180_0 .var/2u "stats1", 607 0;
v0x273a220_0 .var/2u "strobe", 0 0;
v0x273a2c0_0 .net "tb_match", 0 0, L_0x273ed10;  1 drivers
v0x273a390_0 .net "tb_mismatch", 0 0, L_0x26c3d80;  1 drivers
LS_0x273e6d0_0_0 .concat [ 1 1 1 1], L_0x273c320, L_0x273bf10, L_0x273be20, L_0x273bc20;
LS_0x273e6d0_0_4 .concat [ 1 1 1 1], L_0x273b690, L_0x273b210, L_0x273afc0, L_0x273a460;
L_0x273e6d0 .concat [ 4 4 0 0], LS_0x273e6d0_0_0, LS_0x273e6d0_0_4;
LS_0x273e7c0_0_0 .concat [ 1 1 1 1], L_0x273c320, L_0x273bf10, L_0x273be20, L_0x273bc20;
LS_0x273e7c0_0_4 .concat [ 1 1 1 1], L_0x273b690, L_0x273b210, L_0x273afc0, L_0x273a460;
L_0x273e7c0 .concat [ 4 4 0 0], LS_0x273e7c0_0_0, LS_0x273e7c0_0_4;
LS_0x273eaf0_0_0 .concat [ 1 1 1 1], L_0x273e570, L_0x273e100, L_0x273db40, L_0x273d500;
LS_0x273eaf0_0_4 .concat [ 1 1 1 1], L_0x273d290, L_0x273cd10, L_0x273c7f0, L_0x273d720;
L_0x273eaf0 .concat [ 4 4 0 0], LS_0x273eaf0_0_0, LS_0x273eaf0_0_4;
LS_0x273ec00_0_0 .concat [ 1 1 1 1], L_0x273c320, L_0x273bf10, L_0x273be20, L_0x273bc20;
LS_0x273ec00_0_4 .concat [ 1 1 1 1], L_0x273b690, L_0x273b210, L_0x273afc0, L_0x273a460;
L_0x273ec00 .concat [ 4 4 0 0], LS_0x273ec00_0_0, LS_0x273ec00_0_4;
L_0x273ed10 .cmp/eeq 8, L_0x273e6d0, L_0x273eca0;
S_0x2700c00 .scope module, "good1" "reference_module" 3 148, 3 4 0, S_0x26f6e70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x26d4770 .param/l "B0" 0 3 19, +C4<00000000000000000000000000000100>;
P_0x26d47b0 .param/l "B1" 0 3 19, +C4<00000000000000000000000000000101>;
P_0x26d47f0 .param/l "B2" 0 3 19, +C4<00000000000000000000000000000110>;
P_0x26d4830 .param/l "B3" 0 3 19, +C4<00000000000000000000000000000111>;
P_0x26d4870 .param/l "Count" 0 3 19, +C4<00000000000000000000000000001000>;
P_0x26d48b0 .param/l "S" 0 3 19, +C4<00000000000000000000000000000000>;
P_0x26d48f0 .param/l "S1" 0 3 19, +C4<00000000000000000000000000000001>;
P_0x26d4930 .param/l "S11" 0 3 19, +C4<00000000000000000000000000000010>;
P_0x26d4970 .param/l "S110" 0 3 19, +C4<00000000000000000000000000000011>;
P_0x26d49b0 .param/l "Wait" 0 3 19, +C4<00000000000000000000000000001001>;
L_0x26db720 .functor NOT 1, v0x2735d10_0, C4<0>, C4<0>, C4<0>;
L_0x26d0da0 .functor AND 1, L_0x273a550, L_0x26db720, C4<1>, C4<1>;
L_0x2704af0 .functor NOT 1, v0x2735d10_0, C4<0>, C4<0>, C4<0>;
L_0x2704b60 .functor AND 1, L_0x273a6b0, L_0x2704af0, C4<1>, C4<1>;
L_0x273a850 .functor OR 1, L_0x26d0da0, L_0x2704b60, C4<0>, C4<0>;
L_0x273aa30 .functor NOT 1, v0x2735d10_0, C4<0>, C4<0>, C4<0>;
L_0x273aae0 .functor AND 1, L_0x273a960, L_0x273aa30, C4<1>, C4<1>;
L_0x273abf0 .functor OR 1, L_0x273a850, L_0x273aae0, C4<0>, C4<0>;
L_0x273af00 .functor AND 1, L_0x273ad50, v0x2735bb0_0, C4<1>, C4<1>;
L_0x273afc0 .functor OR 1, L_0x273abf0, L_0x273af00, C4<0>, C4<0>;
L_0x273b210 .functor AND 1, L_0x273b130, v0x2735d10_0, C4<1>, C4<1>;
L_0x273b460 .functor NOT 1, v0x2735db0_0, C4<0>, C4<0>, C4<0>;
L_0x273b5d0 .functor AND 1, L_0x273b370, L_0x273b460, C4<1>, C4<1>;
L_0x273b690 .functor OR 1, L_0x273b2d0, L_0x273b5d0, C4<0>, C4<0>;
L_0x273b560 .functor AND 1, L_0x273b870, v0x2735db0_0, C4<1>, C4<1>;
L_0x273ba60 .functor NOT 1, v0x2735bb0_0, C4<0>, C4<0>, C4<0>;
L_0x273bb60 .functor AND 1, L_0x273b960, L_0x273ba60, C4<1>, C4<1>;
L_0x273bc20 .functor OR 1, L_0x273b560, L_0x273bb60, C4<0>, C4<0>;
v0x2704c60_0 .net "B3_next", 0 0, L_0x273a460;  alias, 1 drivers
v0x26c2640_0 .net "Count_next", 0 0, L_0x273b690;  alias, 1 drivers
v0x26c2740_0 .net "S1_next", 0 0, L_0x273b210;  alias, 1 drivers
v0x26c3ed0_0 .net "S_next", 0 0, L_0x273afc0;  alias, 1 drivers
v0x26c3f70_0 .net "Wait_next", 0 0, L_0x273bc20;  alias, 1 drivers
v0x26c4260_0 .net *"_ivl_10", 0 0, L_0x2704af0;  1 drivers
v0x2704d00_0 .net *"_ivl_12", 0 0, L_0x2704b60;  1 drivers
v0x2733d90_0 .net *"_ivl_14", 0 0, L_0x273a850;  1 drivers
v0x2733e70_0 .net *"_ivl_17", 0 0, L_0x273a960;  1 drivers
v0x2733f50_0 .net *"_ivl_18", 0 0, L_0x273aa30;  1 drivers
v0x2734030_0 .net *"_ivl_20", 0 0, L_0x273aae0;  1 drivers
v0x2734110_0 .net *"_ivl_22", 0 0, L_0x273abf0;  1 drivers
v0x27341f0_0 .net *"_ivl_25", 0 0, L_0x273ad50;  1 drivers
v0x27342d0_0 .net *"_ivl_26", 0 0, L_0x273af00;  1 drivers
v0x27343b0_0 .net *"_ivl_3", 0 0, L_0x273a550;  1 drivers
v0x2734490_0 .net *"_ivl_31", 0 0, L_0x273b130;  1 drivers
v0x2734570_0 .net *"_ivl_35", 0 0, L_0x273b2d0;  1 drivers
v0x2734650_0 .net *"_ivl_37", 0 0, L_0x273b370;  1 drivers
v0x2734730_0 .net *"_ivl_38", 0 0, L_0x273b460;  1 drivers
v0x2734810_0 .net *"_ivl_4", 0 0, L_0x26db720;  1 drivers
v0x27348f0_0 .net *"_ivl_40", 0 0, L_0x273b5d0;  1 drivers
v0x27349d0_0 .net *"_ivl_45", 0 0, L_0x273b870;  1 drivers
v0x2734ab0_0 .net *"_ivl_46", 0 0, L_0x273b560;  1 drivers
v0x2734b90_0 .net *"_ivl_49", 0 0, L_0x273b960;  1 drivers
v0x2734c70_0 .net *"_ivl_50", 0 0, L_0x273ba60;  1 drivers
v0x2734d50_0 .net *"_ivl_52", 0 0, L_0x273bb60;  1 drivers
v0x2734e30_0 .net *"_ivl_6", 0 0, L_0x26d0da0;  1 drivers
v0x2734f10_0 .net *"_ivl_61", 3 0, L_0x273c070;  1 drivers
v0x2734ff0_0 .net *"_ivl_9", 0 0, L_0x273a6b0;  1 drivers
v0x27350d0_0 .net "ack", 0 0, v0x2735bb0_0;  alias, 1 drivers
v0x2735190_0 .net "counting", 0 0, L_0x273bf10;  alias, 1 drivers
v0x2735250_0 .net "d", 0 0, v0x2735d10_0;  alias, 1 drivers
v0x2735310_0 .net "done", 0 0, L_0x273be20;  alias, 1 drivers
v0x27355e0_0 .net "done_counting", 0 0, v0x2735db0_0;  alias, 1 drivers
v0x27356a0_0 .net "shift_ena", 0 0, L_0x273c320;  alias, 1 drivers
v0x2735760_0 .net "state", 9 0, v0x2736010_0;  alias, 1 drivers
L_0x273a460 .part v0x2736010_0, 6, 1;
L_0x273a550 .part v0x2736010_0, 0, 1;
L_0x273a6b0 .part v0x2736010_0, 1, 1;
L_0x273a960 .part v0x2736010_0, 3, 1;
L_0x273ad50 .part v0x2736010_0, 9, 1;
L_0x273b130 .part v0x2736010_0, 0, 1;
L_0x273b2d0 .part v0x2736010_0, 7, 1;
L_0x273b370 .part v0x2736010_0, 8, 1;
L_0x273b870 .part v0x2736010_0, 8, 1;
L_0x273b960 .part v0x2736010_0, 9, 1;
L_0x273be20 .part v0x2736010_0, 9, 1;
L_0x273bf10 .part v0x2736010_0, 8, 1;
L_0x273c070 .part v0x2736010_0, 4, 4;
L_0x273c320 .reduce/or L_0x273c070;
S_0x27359c0 .scope module, "stim1" "stimulus_gen" 3 141, 3 34 0, S_0x26f6e70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "d";
    .port_info 2 /OUTPUT 1 "done_counting";
    .port_info 3 /OUTPUT 1 "ack";
    .port_info 4 /OUTPUT 10 "state";
    .port_info 5 /INPUT 1 "tb_match";
v0x2735bb0_0 .var "ack", 0 0;
v0x2735c70_0 .net "clk", 0 0, v0x27399f0_0;  1 drivers
v0x2735d10_0 .var "d", 0 0;
v0x2735db0_0 .var "done_counting", 0 0;
v0x2735e80_0 .var/2u "fail_onehot", 0 0;
v0x2735f70_0 .var/2u "failed", 0 0;
v0x2736010_0 .var "state", 9 0;
v0x27360b0_0 .net "tb_match", 0 0, L_0x273ed10;  alias, 1 drivers
E_0x26d0d60 .event posedge, v0x2735c70_0;
E_0x26cfa20/0 .event negedge, v0x2735c70_0;
E_0x26cfa20/1 .event posedge, v0x2735c70_0;
E_0x26cfa20 .event/or E_0x26cfa20/0, E_0x26cfa20/1;
S_0x2736210 .scope module, "top_module1" "top_module" 3 162, 4 1 0, S_0x26f6e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
L_0x273c000 .functor NOT 1, v0x2735d10_0, C4<0>, C4<0>, C4<0>;
L_0x273c580 .functor AND 1, L_0x273c000, L_0x273c4e0, C4<1>, C4<1>;
L_0x273c730 .functor AND 1, v0x2735d10_0, L_0x273c690, C4<1>, C4<1>;
L_0x273c7f0 .functor OR 1, L_0x273c580, L_0x273c730, C4<0>, C4<0>;
L_0x273c950 .functor NOT 1, v0x2735d10_0, C4<0>, C4<0>, C4<0>;
L_0x273ca60 .functor AND 1, L_0x273c950, L_0x273c9c0, C4<1>, C4<1>;
L_0x273cc50 .functor AND 1, v0x2735d10_0, L_0x273cbb0, C4<1>, C4<1>;
L_0x273cd10 .functor OR 1, L_0x273ca60, L_0x273cc50, C4<0>, C4<0>;
L_0x273cf60 .functor NOT 1, v0x2735db0_0, C4<0>, C4<0>, C4<0>;
L_0x273cfd0 .functor AND 1, L_0x273cec0, L_0x273cf60, C4<1>, C4<1>;
L_0x273d220 .functor AND 1, L_0x273d140, v0x2735db0_0, C4<1>, C4<1>;
L_0x273d290 .functor OR 1, L_0x273cfd0, L_0x273d220, C4<0>, C4<0>;
L_0x273d500 .functor AND 1, L_0x273d460, v0x2735db0_0, C4<1>, C4<1>;
L_0x273da00 .functor NOT 1, v0x2735db0_0, C4<0>, C4<0>, C4<0>;
L_0x273d3f0 .functor AND 1, L_0x273d900, L_0x273da00, C4<1>, C4<1>;
L_0x273db40 .functor OR 1, L_0x273d860, L_0x273d3f0, C4<0>, C4<0>;
L_0x273dee0 .functor NOT 1, v0x2735db0_0, C4<0>, C4<0>, C4<0>;
L_0x273df50 .functor AND 1, L_0x273ddd0, L_0x273dee0, C4<1>, C4<1>;
L_0x273e100 .functor OR 1, L_0x273dd30, L_0x273df50, C4<0>, C4<0>;
L_0x273de70 .functor OR 1, L_0x273e260, L_0x273e300, C4<0>, C4<0>;
L_0x273e570 .functor OR 1, L_0x273de70, L_0x273e060, C4<0>, C4<0>;
v0x27365b0_0 .net "B3_next", 0 0, L_0x273d720;  alias, 1 drivers
v0x2736670_0 .net "Count_next", 0 0, L_0x273d290;  alias, 1 drivers
v0x2736730_0 .net "S1_next", 0 0, L_0x273cd10;  alias, 1 drivers
v0x2736800_0 .net "S_next", 0 0, L_0x273c7f0;  alias, 1 drivers
v0x27368c0_0 .net "Wait_next", 0 0, L_0x273d500;  alias, 1 drivers
v0x27369d0_0 .net *"_ivl_0", 0 0, L_0x273c000;  1 drivers
v0x2736ab0_0 .net *"_ivl_12", 0 0, L_0x273c950;  1 drivers
v0x2736b90_0 .net *"_ivl_15", 0 0, L_0x273c9c0;  1 drivers
v0x2736c70_0 .net *"_ivl_16", 0 0, L_0x273ca60;  1 drivers
v0x2736d50_0 .net *"_ivl_19", 0 0, L_0x273cbb0;  1 drivers
v0x2736e30_0 .net *"_ivl_20", 0 0, L_0x273cc50;  1 drivers
v0x2736f10_0 .net *"_ivl_25", 0 0, L_0x273cec0;  1 drivers
v0x2736ff0_0 .net *"_ivl_26", 0 0, L_0x273cf60;  1 drivers
v0x27370d0_0 .net *"_ivl_28", 0 0, L_0x273cfd0;  1 drivers
v0x27371b0_0 .net *"_ivl_3", 0 0, L_0x273c4e0;  1 drivers
v0x2737290_0 .net *"_ivl_31", 0 0, L_0x273d140;  1 drivers
v0x2737370_0 .net *"_ivl_32", 0 0, L_0x273d220;  1 drivers
v0x2737450_0 .net *"_ivl_37", 0 0, L_0x273d460;  1 drivers
v0x2737530_0 .net *"_ivl_4", 0 0, L_0x273c580;  1 drivers
v0x2737610_0 .net *"_ivl_43", 0 0, L_0x273d860;  1 drivers
v0x27376f0_0 .net *"_ivl_45", 0 0, L_0x273d900;  1 drivers
v0x27377d0_0 .net *"_ivl_46", 0 0, L_0x273da00;  1 drivers
v0x27378b0_0 .net *"_ivl_48", 0 0, L_0x273d3f0;  1 drivers
v0x2737990_0 .net *"_ivl_53", 0 0, L_0x273dd30;  1 drivers
v0x2737a70_0 .net *"_ivl_55", 0 0, L_0x273ddd0;  1 drivers
v0x2737b50_0 .net *"_ivl_56", 0 0, L_0x273dee0;  1 drivers
v0x2737c30_0 .net *"_ivl_58", 0 0, L_0x273df50;  1 drivers
v0x2737d10_0 .net *"_ivl_63", 0 0, L_0x273e260;  1 drivers
v0x2737df0_0 .net *"_ivl_65", 0 0, L_0x273e300;  1 drivers
v0x2737ed0_0 .net *"_ivl_66", 0 0, L_0x273de70;  1 drivers
v0x2737fb0_0 .net *"_ivl_69", 0 0, L_0x273e060;  1 drivers
v0x2738090_0 .net *"_ivl_7", 0 0, L_0x273c690;  1 drivers
v0x2738170_0 .net *"_ivl_8", 0 0, L_0x273c730;  1 drivers
v0x2738460_0 .net "ack", 0 0, v0x2735bb0_0;  alias, 1 drivers
v0x2738500_0 .net "counting", 0 0, L_0x273e100;  alias, 1 drivers
v0x27385c0_0 .net "d", 0 0, v0x2735d10_0;  alias, 1 drivers
v0x27386b0_0 .net "done", 0 0, L_0x273db40;  alias, 1 drivers
v0x2738770_0 .net "done_counting", 0 0, v0x2735db0_0;  alias, 1 drivers
v0x2738860_0 .net "shift_ena", 0 0, L_0x273e570;  alias, 1 drivers
v0x2738920_0 .net "state", 9 0, v0x2736010_0;  alias, 1 drivers
L_0x273c4e0 .part v0x2736010_0, 1, 1;
L_0x273c690 .part v0x2736010_0, 2, 1;
L_0x273c9c0 .part v0x2736010_0, 1, 1;
L_0x273cbb0 .part v0x2736010_0, 3, 1;
L_0x273cec0 .part v0x2736010_0, 8, 1;
L_0x273d140 .part v0x2736010_0, 9, 1;
L_0x273d460 .part v0x2736010_0, 9, 1;
L_0x273d720 .part v0x2736010_0, 7, 1;
L_0x273d860 .part v0x2736010_0, 6, 1;
L_0x273d900 .part v0x2736010_0, 9, 1;
L_0x273dd30 .part v0x2736010_0, 8, 1;
L_0x273ddd0 .part v0x2736010_0, 9, 1;
L_0x273e260 .part v0x2736010_0, 7, 1;
L_0x273e300 .part v0x2736010_0, 8, 1;
L_0x273e060 .part v0x2736010_0, 9, 1;
S_0x2738bb0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 178, 3 178 0, S_0x26f6e70;
 .timescale -12 -12;
E_0x26cf420 .event anyedge, v0x273a220_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x273a220_0;
    %nor/r;
    %assign/vec4 v0x273a220_0, 0;
    %wait E_0x26cf420;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27359c0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2735f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2735e80_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x27359c0;
T_2 ;
    %wait E_0x26cfa20;
    %load/vec4 v0x27360b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2735f70_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x27359c0;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x2735bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2735db0_0, 0;
    %assign/vec4 v0x2735d10_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x2736010_0, 0;
    %pushi/vec4 300, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26cfa20;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x2735bb0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x2735db0_0, 0, 1;
    %store/vec4 v0x2735d10_0, 0, 1;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x2736010_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x26d0d60;
    %load/vec4 v0x2735f70_0;
    %assign/vec4 v0x2735e80_0, 0;
    %pushi/vec4 3000, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26cfa20;
    %vpi_func 3 59 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x2735bb0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x2735db0_0, 0, 1;
    %store/vec4 v0x2735d10_0, 0, 1;
    %vpi_func 3 60 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x2736010_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_0x26d0d60;
    %load/vec4 v0x2735e80_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x2735f70_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
    %vpi_call/w 3 67 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_3.4 ;
    %delay 1, 0;
    %vpi_call/w 3 70 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x26f6e70;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27399f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x273a220_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x26f6e70;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x27399f0_0;
    %inv;
    %store/vec4 v0x27399f0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x26f6e70;
T_6 ;
    %vpi_call/w 3 133 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 134 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2735c70_0, v0x273a390_0, v0x2739c60_0, v0x2739d00_0, v0x2739950_0, v0x273a0e0_0, v0x2738e90_0, v0x2738dd0_0, v0x2739300_0, v0x2739230_0, v0x2739160_0, v0x2739070_0, v0x2738fd0_0, v0x2738f30_0, v0x27394a0_0, v0x27393d0_0, v0x2739e70_0, v0x2739da0_0, v0x2739b90_0, v0x2739ac0_0, v0x273a010_0, v0x2739f40_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x26f6e70;
T_7 ;
    %load/vec4 v0x273a180_0;
    %parti/u 32, 512, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x273a180_0;
    %parti/u 32, 512, 32;
    %load/vec4 v0x273a180_0;
    %parti/u 32, 480, 32;
    %vpi_call/w 3 187 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "B3_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 188 "$display", "Hint: Output '%s' has no mismatches.", "B3_next" {0 0 0};
T_7.1 ;
    %load/vec4 v0x273a180_0;
    %parti/u 32, 448, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x273a180_0;
    %parti/u 32, 448, 32;
    %load/vec4 v0x273a180_0;
    %parti/u 32, 416, 32;
    %vpi_call/w 3 189 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 190 "$display", "Hint: Output '%s' has no mismatches.", "S_next" {0 0 0};
T_7.3 ;
    %load/vec4 v0x273a180_0;
    %parti/u 32, 384, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x273a180_0;
    %parti/u 32, 384, 32;
    %load/vec4 v0x273a180_0;
    %parti/u 32, 352, 32;
    %vpi_call/w 3 191 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S1_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 192 "$display", "Hint: Output '%s' has no mismatches.", "S1_next" {0 0 0};
T_7.5 ;
    %load/vec4 v0x273a180_0;
    %parti/u 32, 320, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0x273a180_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x273a180_0;
    %parti/u 32, 288, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Count_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.7;
T_7.6 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "Count_next" {0 0 0};
T_7.7 ;
    %load/vec4 v0x273a180_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %load/vec4 v0x273a180_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x273a180_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 195 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Wait_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.9;
T_7.8 ;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has no mismatches.", "Wait_next" {0 0 0};
T_7.9 ;
    %load/vec4 v0x273a180_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %load/vec4 v0x273a180_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x273a180_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.11;
T_7.10 ;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_7.11 ;
    %load/vec4 v0x273a180_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.12, 4;
    %load/vec4 v0x273a180_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x273a180_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "counting", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.13;
T_7.12 ;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has no mismatches.", "counting" {0 0 0};
T_7.13 ;
    %load/vec4 v0x273a180_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.14, 4;
    %load/vec4 v0x273a180_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x273a180_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.15;
T_7.14 ;
    %vpi_call/w 3 202 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_7.15 ;
    %load/vec4 v0x273a180_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x273a180_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 204 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 205 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x273a180_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x273a180_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 206 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x26f6e70;
T_8 ;
    %wait E_0x26cfa20;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x273a180_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x273a180_0, 4, 32;
    %load/vec4 v0x273a2c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x273a180_0;
    %parti/u 32, 576, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 217 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 544, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x273a180_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x273a180_0;
    %pushi/vec4 576, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 576, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x273a180_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x2738e90_0;
    %load/vec4 v0x2738e90_0;
    %load/vec4 v0x2738dd0_0;
    %xor;
    %load/vec4 v0x2738e90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x273a180_0;
    %parti/u 32, 512, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 221 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 480, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x273a180_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x273a180_0;
    %parti/u 32, 512, 32;
    %addi 1, 0, 32;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x273a180_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x2739300_0;
    %load/vec4 v0x2739300_0;
    %load/vec4 v0x2739230_0;
    %xor;
    %load/vec4 v0x2739300_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x273a180_0;
    %parti/u 32, 448, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 224 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 416, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x273a180_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x273a180_0;
    %parti/u 32, 448, 32;
    %addi 1, 0, 32;
    %ix/load 4, 448, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x273a180_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x2739160_0;
    %load/vec4 v0x2739160_0;
    %load/vec4 v0x2739070_0;
    %xor;
    %load/vec4 v0x2739160_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x273a180_0;
    %parti/u 32, 384, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 227 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x273a180_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x273a180_0;
    %parti/u 32, 384, 32;
    %addi 1, 0, 32;
    %ix/load 4, 384, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x273a180_0, 4, 32;
T_8.12 ;
    %load/vec4 v0x2738fd0_0;
    %load/vec4 v0x2738fd0_0;
    %load/vec4 v0x2738f30_0;
    %xor;
    %load/vec4 v0x2738fd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.16, 6;
    %load/vec4 v0x273a180_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.18, 4;
    %vpi_func 3 230 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x273a180_0, 4, 32;
T_8.18 ;
    %load/vec4 v0x273a180_0;
    %parti/u 32, 320, 32;
    %addi 1, 0, 32;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x273a180_0, 4, 32;
T_8.16 ;
    %load/vec4 v0x27394a0_0;
    %load/vec4 v0x27394a0_0;
    %load/vec4 v0x27393d0_0;
    %xor;
    %load/vec4 v0x27394a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.20, 6;
    %load/vec4 v0x273a180_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.22, 4;
    %vpi_func 3 233 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x273a180_0, 4, 32;
T_8.22 ;
    %load/vec4 v0x273a180_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x273a180_0, 4, 32;
T_8.20 ;
    %load/vec4 v0x2739e70_0;
    %load/vec4 v0x2739e70_0;
    %load/vec4 v0x2739da0_0;
    %xor;
    %load/vec4 v0x2739e70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.24, 6;
    %load/vec4 v0x273a180_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.26, 4;
    %vpi_func 3 236 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x273a180_0, 4, 32;
T_8.26 ;
    %load/vec4 v0x273a180_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x273a180_0, 4, 32;
T_8.24 ;
    %load/vec4 v0x2739b90_0;
    %load/vec4 v0x2739b90_0;
    %load/vec4 v0x2739ac0_0;
    %xor;
    %load/vec4 v0x2739b90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.28, 6;
    %load/vec4 v0x273a180_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.30, 4;
    %vpi_func 3 239 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x273a180_0, 4, 32;
T_8.30 ;
    %load/vec4 v0x273a180_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x273a180_0, 4, 32;
T_8.28 ;
    %load/vec4 v0x273a010_0;
    %load/vec4 v0x273a010_0;
    %load/vec4 v0x2739f40_0;
    %xor;
    %load/vec4 v0x273a010_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.32, 6;
    %load/vec4 v0x273a180_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.34, 4;
    %vpi_func 3 242 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x273a180_0, 4, 32;
T_8.34 ;
    %load/vec4 v0x273a180_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x273a180_0, 4, 32;
T_8.32 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/review2015_fsmonehot/review2015_fsmonehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/review2015_fsmonehot/iter0/response2/top_module.sv";
