 
****************************************
check_design summary:
Version:     O-2018.06-SP5-1
Date:        Sun May  5 17:28:39 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                   1854
    Undriven outputs (LINT-5)                                       2
    Unconnected ports (LINT-28)                                  1852

Cells                                                             618
    Connected to power or ground (LINT-32)                        606
    Nets connected to multiple pins on same cell (LINT-33)         12

Nets                                                                2
    Undriven nets (LINT-3)                                          2
--------------------------------------------------------------------------------

Warning: In design 'ibex_system', net 'u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_alu_id_o[15]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ibex_system', net 'u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_alu_id_o[22]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'instr_rdata_alu_id_o[22]' is not driven. (LINT-5)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', output port 'instr_rdata_alu_id_o[15]' is not driven. (LINT-5)
Warning: In design 'ibex_top_test_1', port 'ram_cfg_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'ram_cfg_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'ram_cfg_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'ram_cfg_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'ram_cfg_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'ram_cfg_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'ram_cfg_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'ram_cfg_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'ram_cfg_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'ram_cfg_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'instr_addr_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'instr_addr_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'instr_rdata_intg_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'instr_rdata_intg_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'instr_rdata_intg_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'instr_rdata_intg_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'instr_rdata_intg_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'instr_rdata_intg_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'instr_rdata_intg_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'data_addr_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'data_addr_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'data_wdata_intg_o[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'data_wdata_intg_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'data_wdata_intg_o[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'data_wdata_intg_o[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'data_wdata_intg_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'data_wdata_intg_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'data_wdata_intg_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'data_rdata_intg_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'data_rdata_intg_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'data_rdata_intg_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'data_rdata_intg_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'data_rdata_intg_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'data_rdata_intg_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'data_rdata_intg_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_valid_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[127]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[126]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[125]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[124]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[123]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[122]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[121]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[120]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[119]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[118]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[117]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[116]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[115]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[114]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[113]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[112]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[111]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[110]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[109]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[108]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[107]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[106]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[105]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[104]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[103]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[102]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[101]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[100]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[99]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[98]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[97]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[96]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[95]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[94]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[93]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[92]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[91]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[90]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[89]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[88]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[87]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[86]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[85]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[84]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[83]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[82]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[81]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[80]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[79]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[78]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[77]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[76]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[75]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[74]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[73]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[72]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[71]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[70]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[69]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[68]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[67]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[66]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[65]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[64]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_key_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_nonce_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'scramble_req_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'crash_dump_o[128]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'crash_dump_o[96]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'alert_minor_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'alert_major_internal_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', port 'alert_major_bus_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'instr_addr_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'instr_addr_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'data_addr_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'data_addr_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'dummy_instr_id_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'dummy_instr_wb_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_req_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_req_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_write_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_addr_o[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_addr_o[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_addr_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_addr_o[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_addr_o[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_addr_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_addr_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_addr_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_wdata_o[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_wdata_o[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_wdata_o[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_wdata_o[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_wdata_o[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_wdata_o[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_wdata_o[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_wdata_o[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_wdata_o[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_wdata_o[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_wdata_o[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_wdata_o[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_wdata_o[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_wdata_o[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_wdata_o[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_wdata_o[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_wdata_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_wdata_o[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_wdata_o[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_wdata_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_wdata_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_wdata_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_rdata_i[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_rdata_i[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_rdata_i[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_rdata_i[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_rdata_i[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_rdata_i[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_rdata_i[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_rdata_i[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_rdata_i[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_rdata_i[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_rdata_i[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_rdata_i[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_rdata_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_rdata_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_rdata_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_rdata_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_rdata_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_rdata_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_rdata_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_rdata_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_rdata_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_rdata_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_rdata_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_rdata_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_rdata_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_rdata_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_rdata_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_rdata_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_rdata_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_rdata_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_rdata_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_rdata_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_rdata_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_rdata_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_rdata_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_rdata_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_rdata_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_rdata_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_rdata_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_rdata_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_rdata_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_rdata_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_rdata_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_tag_rdata_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_req_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_req_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_write_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_addr_o[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_addr_o[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_addr_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_addr_o[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_addr_o[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_addr_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_addr_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_addr_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_wdata_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[127]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[126]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[125]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[124]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[123]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[122]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[121]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[120]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[119]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[118]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[117]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[116]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[115]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[114]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[113]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[112]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[111]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[110]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[109]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[108]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[107]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[106]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[105]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[104]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[103]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[102]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[101]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[100]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[99]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[98]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[97]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[96]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[95]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[94]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[93]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[92]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[91]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[90]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[89]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[88]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[87]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[86]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[85]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[84]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[83]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[82]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[81]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[80]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[79]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[78]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[77]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[76]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[75]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[74]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[73]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[72]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[71]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[70]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[69]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[68]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[67]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[66]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[65]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[64]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_data_rdata_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_scr_key_valid_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'ic_scr_key_req_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'crash_dump_o[128]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'crash_dump_o[96]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'fetch_enable_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'fetch_enable_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'fetch_enable_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'alert_minor_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'alert_major_internal_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', port 'alert_major_bus_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_register_file_ff_0_00000020_0_0_0_00000000', port 'test_en_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_register_file_ff_0_00000020_0_0_0_00000000', port 'dummy_instr_id_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_register_file_ff_0_00000020_0_0_0_00000000', port 'dummy_instr_wb_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_register_file_ff_0_00000020_0_0_0_00000000', port 'err_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'boot_addr_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'boot_addr_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'boot_addr_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'boot_addr_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'boot_addr_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'boot_addr_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'boot_addr_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'boot_addr_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'instr_addr_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'instr_addr_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'instr_intg_err_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_req_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_req_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_write_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_addr_o[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_addr_o[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_addr_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_addr_o[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_addr_o[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_addr_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_addr_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_addr_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_wdata_o[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_wdata_o[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_wdata_o[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_wdata_o[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_wdata_o[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_wdata_o[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_wdata_o[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_wdata_o[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_wdata_o[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_wdata_o[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_wdata_o[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_wdata_o[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_wdata_o[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_wdata_o[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_wdata_o[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_wdata_o[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_wdata_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_wdata_o[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_wdata_o[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_wdata_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_wdata_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_wdata_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_tag_rdata_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_req_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_req_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_write_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_addr_o[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_addr_o[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_addr_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_addr_o[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_addr_o[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_addr_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_addr_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_addr_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_wdata_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[127]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[126]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[125]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[124]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[123]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[122]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[121]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[120]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[119]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[118]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[117]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[116]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[115]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[114]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[113]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[112]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[111]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[110]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[109]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[108]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[107]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[106]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[105]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[104]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[103]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[102]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[101]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[100]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[99]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[98]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[97]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[96]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[95]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[94]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[93]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[92]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[91]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[90]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[89]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[88]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[87]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[86]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[85]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[84]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[83]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[82]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[81]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[80]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[79]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[78]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[77]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[76]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[75]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[74]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[73]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[72]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[71]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[70]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[69]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[68]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[67]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[66]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[65]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[64]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_data_rdata_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_scr_key_valid_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'ic_scr_key_req_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'instr_bp_taken_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_id_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'pc_if_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'pc_id_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'pmp_err_if_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'pmp_err_if_plus2_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'nt_branch_mispredict_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'nt_branch_addr_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'nt_branch_addr_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'nt_branch_addr_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'nt_branch_addr_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'nt_branch_addr_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'nt_branch_addr_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'nt_branch_addr_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'nt_branch_addr_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'nt_branch_addr_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'nt_branch_addr_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'nt_branch_addr_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'nt_branch_addr_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'nt_branch_addr_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'nt_branch_addr_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'nt_branch_addr_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'nt_branch_addr_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'nt_branch_addr_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'nt_branch_addr_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'nt_branch_addr_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'nt_branch_addr_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'nt_branch_addr_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'nt_branch_addr_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'nt_branch_addr_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'nt_branch_addr_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'nt_branch_addr_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'nt_branch_addr_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'nt_branch_addr_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'nt_branch_addr_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'nt_branch_addr_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'nt_branch_addr_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'nt_branch_addr_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'nt_branch_addr_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'exc_cause[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'exc_cause[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_en_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_mask_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_mask_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_mask_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_en_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'dummy_instr_seed_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'icache_enable_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'icache_inval_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'icache_ecc_error_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'branch_target_ex_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'csr_mepc_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'csr_depc_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'csr_mtvec_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'csr_mtvec_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'csr_mtvec_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'csr_mtvec_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'csr_mtvec_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'csr_mtvec_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'csr_mtvec_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'csr_mtvec_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', port 'pc_mismatch_alert_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'instr_bp_taken_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'nt_branch_mispredict_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'nt_branch_addr_o[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'nt_branch_addr_o[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'nt_branch_addr_o[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'nt_branch_addr_o[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'nt_branch_addr_o[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'nt_branch_addr_o[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'nt_branch_addr_o[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'nt_branch_addr_o[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'nt_branch_addr_o[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'nt_branch_addr_o[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'nt_branch_addr_o[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'nt_branch_addr_o[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'nt_branch_addr_o[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'nt_branch_addr_o[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'nt_branch_addr_o[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'nt_branch_addr_o[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'nt_branch_addr_o[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'nt_branch_addr_o[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'nt_branch_addr_o[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'nt_branch_addr_o[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'nt_branch_addr_o[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'nt_branch_addr_o[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'nt_branch_addr_o[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'nt_branch_addr_o[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'nt_branch_addr_o[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'nt_branch_addr_o[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'nt_branch_addr_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'nt_branch_addr_o[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'nt_branch_addr_o[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'nt_branch_addr_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'nt_branch_addr_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'nt_branch_addr_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'exc_cause_o[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'pc_id_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'alu_operator_ex_o[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'imd_val_d_ex_i[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'imd_val_d_ex_i[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'imd_val_q_ex_o[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'imd_val_q_ex_o[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_a_operand_o[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_a_operand_o[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_a_operand_o[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_a_operand_o[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_a_operand_o[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_a_operand_o[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_a_operand_o[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_a_operand_o[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_a_operand_o[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_a_operand_o[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_a_operand_o[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_a_operand_o[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_a_operand_o[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_a_operand_o[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_a_operand_o[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_a_operand_o[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_a_operand_o[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_a_operand_o[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_a_operand_o[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_a_operand_o[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_a_operand_o[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_a_operand_o[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_a_operand_o[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_a_operand_o[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_a_operand_o[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_a_operand_o[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_a_operand_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_a_operand_o[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_a_operand_o[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_a_operand_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_a_operand_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_a_operand_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_b_operand_o[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_b_operand_o[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_b_operand_o[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_b_operand_o[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_b_operand_o[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_b_operand_o[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_b_operand_o[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_b_operand_o[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_b_operand_o[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_b_operand_o[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_b_operand_o[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_b_operand_o[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_b_operand_o[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_b_operand_o[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_b_operand_o[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_b_operand_o[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_b_operand_o[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_b_operand_o[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_b_operand_o[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_b_operand_o[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_b_operand_o[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_b_operand_o[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_b_operand_o[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_b_operand_o[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_b_operand_o[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_b_operand_o[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_b_operand_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_b_operand_o[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_b_operand_o[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_b_operand_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_b_operand_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'bt_b_operand_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'multdiv_ready_id_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'csr_save_wb_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'lsu_req_done_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'lsu_load_resp_intg_err_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'lsu_store_resp_intg_err_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'trigger_match_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_rd_a_wb_match_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_rd_b_wb_match_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_waddr_wb_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_waddr_wb_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_waddr_wb_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_waddr_wb_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_waddr_wb_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_wdata_fwd_wb_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'rf_write_wb_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'instr_type_wb_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'instr_type_wb_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'ready_wb_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'outstanding_load_wb_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', port 'outstanding_store_wb_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'alu_operator_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_a_operand_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'bt_b_operand_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'multdiv_ready_id_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'imd_val_d_o[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'imd_val_d_o[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'imd_val_q_i[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_ex_block_2_0_0', port 'imd_val_q_i[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_load_store_unit_0_00000020', port 'data_pmp_err_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_load_store_unit_0_00000020', port 'data_addr_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_load_store_unit_0_00000020', port 'data_addr_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_load_store_unit_0_00000020', port 'load_resp_intg_err_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_load_store_unit_0_00000020', port 'store_resp_intg_err_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'clk_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'rst_ni' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'instr_type_wb_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'instr_type_wb_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_id_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'ready_wb_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'rf_write_wb_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'outstanding_load_wb_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'outstanding_store_wb_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_wb_o[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_wb_o[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_wb_o[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_wb_o[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_wb_o[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_wb_o[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_wb_o[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_wb_o[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_wb_o[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_wb_o[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_wb_o[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_wb_o[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_wb_o[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_wb_o[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_wb_o[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_wb_o[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_wb_o[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_wb_o[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_wb_o[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_wb_o[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_wb_o[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_wb_o[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_wb_o[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_wb_o[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_wb_o[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_wb_o[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_wb_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_wb_o[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_wb_o[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_wb_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_wb_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'pc_wb_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'perf_instr_ret_wb_spec_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'perf_instr_ret_compressed_wb_spec_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'dummy_instr_id_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'rf_wdata_fwd_wb_o[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'rf_wdata_fwd_wb_o[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'rf_wdata_fwd_wb_o[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'rf_wdata_fwd_wb_o[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'rf_wdata_fwd_wb_o[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'rf_wdata_fwd_wb_o[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'rf_wdata_fwd_wb_o[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'rf_wdata_fwd_wb_o[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'rf_wdata_fwd_wb_o[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'rf_wdata_fwd_wb_o[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'rf_wdata_fwd_wb_o[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'rf_wdata_fwd_wb_o[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'rf_wdata_fwd_wb_o[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'rf_wdata_fwd_wb_o[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'rf_wdata_fwd_wb_o[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'rf_wdata_fwd_wb_o[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'rf_wdata_fwd_wb_o[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'rf_wdata_fwd_wb_o[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'rf_wdata_fwd_wb_o[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'rf_wdata_fwd_wb_o[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'rf_wdata_fwd_wb_o[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'rf_wdata_fwd_wb_o[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'rf_wdata_fwd_wb_o[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'rf_wdata_fwd_wb_o[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'rf_wdata_fwd_wb_o[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'rf_wdata_fwd_wb_o[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'rf_wdata_fwd_wb_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'rf_wdata_fwd_wb_o[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'rf_wdata_fwd_wb_o[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'rf_wdata_fwd_wb_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'rf_wdata_fwd_wb_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'rf_wdata_fwd_wb_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'dummy_instr_wb_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_wb_stage_0_0_0', port 'instr_done_wb_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_mtvec_o[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_mtvec_o[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_mtvec_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_mtvec_o[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_mtvec_o[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_mtvec_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_mtvec_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_mtvec_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'boot_addr_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'boot_addr_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'boot_addr_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'boot_addr_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'boot_addr_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'boot_addr_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'boot_addr_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'boot_addr_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_cfg_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[135]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[134]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[133]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[132]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[131]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[130]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[129]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[128]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[127]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[126]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[125]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[124]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[123]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[122]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[121]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[120]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[119]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[118]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[117]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[116]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[115]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[114]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[113]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[112]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[111]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[110]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[109]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[108]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[107]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[106]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[105]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[104]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[103]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[102]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[101]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[100]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[99]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[98]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[97]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[96]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[95]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[94]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[93]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[92]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[91]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[90]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[89]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[88]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[87]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[86]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[85]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[84]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[83]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[82]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[81]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[80]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[79]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[78]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[77]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[76]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[75]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[74]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[73]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[72]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[71]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[70]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[69]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[68]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[67]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[66]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[65]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[64]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_addr_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_mseccfg_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_mseccfg_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_pmp_mseccfg_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_depc_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'trigger_match_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_if_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_id_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'pc_wb_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_en_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dummy_instr_seed_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_shadow_err_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'ic_scr_key_valid_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_save_id_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_save_wb_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'csr_mcause_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'instr_ret_compressed_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'instr_ret_spec_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'instr_ret_compressed_spec_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'iside_wait_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'jump_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'branch_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'branch_taken_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'mem_load_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'mem_store_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'dside_wait_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'mul_wait_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', port 'div_wait_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0', port 'addr_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0', port 'addr_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0', port 'instr_addr_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_prefetch_buffer_0', port 'instr_addr_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_compressed_decoder', port 'clk_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_compressed_decoder', port 'rst_ni' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_compressed_decoder', port 'valid_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'clk_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'rst_ni' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'branch_taken_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'instr_rdata_alu_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'bt_a_mux_sel_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'bt_a_mux_sel_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'bt_b_mux_sel_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'bt_b_mux_sel_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'bt_b_mux_sel_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'imm_b_type_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'imm_u_type_o[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'imm_u_type_o[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'imm_u_type_o[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'imm_u_type_o[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'imm_u_type_o[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'imm_u_type_o[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'imm_u_type_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'imm_u_type_o[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'imm_u_type_o[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'imm_u_type_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'imm_u_type_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'imm_u_type_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'imm_j_type_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'zimm_rs1_type_o[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'zimm_rs1_type_o[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'zimm_rs1_type_o[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'zimm_rs1_type_o[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'zimm_rs1_type_o[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'zimm_rs1_type_o[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'zimm_rs1_type_o[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'zimm_rs1_type_o[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'zimm_rs1_type_o[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'zimm_rs1_type_o[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'zimm_rs1_type_o[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'zimm_rs1_type_o[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'zimm_rs1_type_o[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'zimm_rs1_type_o[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'zimm_rs1_type_o[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'zimm_rs1_type_o[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'zimm_rs1_type_o[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'zimm_rs1_type_o[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'zimm_rs1_type_o[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'zimm_rs1_type_o[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'zimm_rs1_type_o[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'zimm_rs1_type_o[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'zimm_rs1_type_o[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'zimm_rs1_type_o[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'zimm_rs1_type_o[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'zimm_rs1_type_o[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'zimm_rs1_type_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'alu_operator_o[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_decoder_0_2_0_0', port 'alu_multicycle_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0', port 'instr_bp_taken_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0', port 'pc_id_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0', port 'nt_branch_mispredict_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0', port 'exc_cause_o[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0', port 'mem_resp_intg_err_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0', port 'wb_exception_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0', port 'branch_not_set_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0', port 'irqs_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0', port 'trigger_match_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0', port 'csr_save_wb_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0', port 'stall_wb_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_controller_0_0_0', port 'ready_wb_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'operator_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'multdiv_operand_a_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'multdiv_operand_b_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_q_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_d_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_we_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_alu_RV32B0', port 'imd_val_we_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'mult_sel_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_adder_ext_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_operand_a_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'alu_operand_b_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'imd_val_q_i[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'imd_val_q_i[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'imd_val_d_o[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'imd_val_d_o[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_multdiv_fast_RV32M2', port 'multdiv_ready_id_i' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_csr_6_0_10', port 'rd_error_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_csr_32_0_s0_0', port 'rd_error_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_csr_18_0_s0', port 'rd_error_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_csr_32_0_s0_6', port 'rd_error_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_csr_7_0_s0_0', port 'rd_error_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_csr_32_0_s0_5', port 'rd_error_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_csr_32_0_00000001', port 'wr_data_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_csr_32_0_00000001', port 'wr_data_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_csr_32_0_00000001', port 'wr_data_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_csr_32_0_00000001', port 'wr_data_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_csr_32_0_00000001', port 'wr_data_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_csr_32_0_00000001', port 'wr_data_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_csr_32_0_00000001', port 'wr_data_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_csr_32_0_00000001', port 'wr_data_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_csr_32_0_00000001', port 'rd_data_o[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_csr_32_0_00000001', port 'rd_data_o[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_csr_32_0_00000001', port 'rd_data_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_csr_32_0_00000001', port 'rd_data_o[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_csr_32_0_00000001', port 'rd_data_o[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_csr_32_0_00000001', port 'rd_data_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_csr_32_0_00000001', port 'rd_data_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_csr_32_0_00000001', port 'rd_data_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_csr_32_0_00000001', port 'rd_error_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_csr_32_0_40000003', port 'rd_error_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_csr_32_0_s0_4', port 'wr_data_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_csr_32_0_s0_4', port 'rd_data_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_csr_32_0_s0_4', port 'rd_error_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_csr_32_0_s0_3', port 'rd_error_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_csr_32_0_s0_2', port 'rd_error_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_csr_3_0_4', port 'rd_error_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_csr_32_0_s0_1', port 'rd_error_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_csr_7_0_s0_1', port 'rd_error_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_counter_CounterWidth64', port 'counter_val_upd_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_csr_8_0_s0', port 'rd_error_o' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0', port 'in_addr_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_fetch_fifo_00000002_0', port 'out_addr_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[43]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[42]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[41]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[40]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[39]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[38]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[37]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[36]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[35]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[34]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[33]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[32]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[31]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[30]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[29]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[28]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[27]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[26]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[25]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[24]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[23]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[22]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[21]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[20]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[19]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[18]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[17]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[16]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[15]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[14]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[13]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[12]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[11]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[10]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[9]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[8]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[7]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[6]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[5]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[4]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[3]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[2]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[1]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[0]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[127]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[126]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[125]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[124]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[123]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[122]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[121]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[120]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[119]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[118]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[117]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[116]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[115]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[114]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[113]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[112]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[111]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[110]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[109]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[108]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[107]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[106]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[105]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[104]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[103]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[102]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[101]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[100]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[99]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[98]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[97]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[96]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[95]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[94]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[93]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[92]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[91]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[90]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[89]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[88]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[87]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[86]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[85]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[84]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[83]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[82]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[81]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[80]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[79]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[78]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[77]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[76]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[75]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[74]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[73]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[72]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[71]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[70]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[69]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[68]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[67]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[66]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[65]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[64]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[63]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[62]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[61]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[60]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[59]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[58]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[57]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[56]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[55]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[54]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[53]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[52]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[51]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[50]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[49]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[48]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[47]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[46]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[45]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[44]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[43]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[42]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[41]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[40]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[39]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[38]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[37]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[36]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[35]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[34]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[33]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[32]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[31]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[30]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[29]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[28]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[27]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[26]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[25]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[24]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[23]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[22]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[21]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[20]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[19]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[18]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[17]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[16]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[15]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[14]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[13]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[12]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[11]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[10]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[9]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[8]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[7]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[6]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[5]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[4]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[3]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[2]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[1]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[0]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'u_ibex_core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_scr_key_valid_i' is connected to logic 1. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'gen_regfile_ff_register_file_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_id_i' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', a pin on submodule 'gen_regfile_ff_register_file_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_wb_i' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[43]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[42]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[41]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[40]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[39]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[38]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[37]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[36]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[35]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[34]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[33]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[32]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[31]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[30]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[29]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[28]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[27]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[26]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[25]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[24]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[23]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[22]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[21]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[20]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[19]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[18]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[17]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[16]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[15]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[14]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[13]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[12]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[11]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[10]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[9]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[8]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[7]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[6]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[5]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[4]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[3]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[2]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[1]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_tag_rdata_i[0]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[127]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[126]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[125]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[124]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[123]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[122]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[121]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[120]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[119]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[118]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[117]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[116]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[115]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[114]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[113]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[112]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[111]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[110]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[109]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[108]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[107]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[106]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[105]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[104]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[103]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[102]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[101]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[100]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[99]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[98]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[97]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[96]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[95]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[94]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[93]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[92]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[91]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[90]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[89]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[88]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[87]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[86]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[85]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[84]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[83]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[82]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[81]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[80]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[79]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[78]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[77]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[76]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[75]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[74]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[73]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[72]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[71]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[70]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[69]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[68]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[67]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[66]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[65]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[64]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[63]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[62]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[61]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[60]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[59]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[58]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[57]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[56]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[55]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[54]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[53]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[52]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[51]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[50]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[49]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[48]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[47]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[46]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[45]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[44]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[43]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[42]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[41]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[40]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[39]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[38]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[37]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[36]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[35]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[34]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[33]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[32]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[31]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[30]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[29]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[28]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[27]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[26]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[25]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[24]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[23]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[22]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[21]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[20]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[19]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[18]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[17]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[16]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[15]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[14]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[13]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[12]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[11]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[10]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[9]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[8]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[7]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[6]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[5]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[4]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[3]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[2]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[1]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_data_rdata_i[0]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_scr_key_valid_i' is connected to logic 1. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_err_if_i' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_err_if_plus2_i' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_mispredict_i' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[31]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[30]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[29]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[28]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[27]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[26]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[25]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[24]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[23]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[22]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[21]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[20]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[19]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[18]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[17]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[16]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[15]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[14]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[13]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[12]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[11]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[10]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[9]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[8]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[7]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[6]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[5]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[4]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[3]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[2]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[1]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'nt_branch_addr_i[0]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'exc_cause[6]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_en_i' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[31]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[30]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[29]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[28]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[27]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[26]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[25]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[24]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[23]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[22]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[21]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[20]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[19]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[18]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[17]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[16]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[15]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[14]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[13]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[12]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[11]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[10]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[9]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[8]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[7]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[6]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[5]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[4]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[3]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[2]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[1]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_seed_i[0]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'csr_depc_i[0]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'csr_mtvec_i[7]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'csr_mtvec_i[6]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'csr_mtvec_i[5]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'csr_mtvec_i[4]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'csr_mtvec_i[3]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'csr_mtvec_i[2]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'csr_mtvec_i[1]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'csr_mtvec_i[0]' is connected to logic 1. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'instr_bp_taken_i' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_id_i[0]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'imd_val_d_ex_i[33]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'imd_val_d_ex_i[32]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'lsu_load_resp_intg_err_i' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'lsu_store_resp_intg_err_i' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'trigger_match_i' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[31]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[30]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[29]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[28]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[27]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[26]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[25]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[24]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[23]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[22]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[21]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[20]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[19]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[18]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[17]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[16]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[15]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[14]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[13]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[12]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[11]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[10]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[9]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[8]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[7]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[6]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[5]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[4]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[3]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[2]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[1]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_wdata_fwd_wb_i[0]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rf_write_wb_i' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ready_wb_i' is connected to logic 1. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'outstanding_load_wb_i' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'outstanding_store_wb_i' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'alu_operator_i[6]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[31]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[30]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[29]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[28]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[27]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[26]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[25]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[24]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[23]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[22]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[21]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[20]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[19]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[18]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[17]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[16]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[15]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[14]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[13]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[12]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[11]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[10]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[9]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[8]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[7]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[6]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[5]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[4]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[3]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[2]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[1]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_a_operand_i[0]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[31]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[30]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[29]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[28]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[27]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[26]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[25]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[24]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[23]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[22]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[21]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[20]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[19]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[18]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[17]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[16]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[15]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[14]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[13]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[12]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[11]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[10]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[9]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[8]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[7]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[6]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[5]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[4]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[3]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[2]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[1]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bt_b_operand_i[0]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'multdiv_ready_id_i' is connected to logic 1. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'imd_val_q_i[33]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'ex_block_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'imd_val_q_i[32]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'load_store_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_pmp_err_i' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'wb_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'instr_type_wb_i[1]' is connected to logic 1. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'wb_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'instr_type_wb_i[0]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'wb_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_id_i[0]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'wb_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dummy_instr_id_i' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_if_i[0]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_id_i[0]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[31]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[30]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[29]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[28]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[27]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[26]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[25]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[24]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[23]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[22]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[21]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[20]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[19]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[18]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[17]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[16]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[15]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[14]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[13]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[12]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[11]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[10]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[9]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[8]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[7]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[6]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[5]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[4]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[3]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[2]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[1]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_wb_i[0]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ic_scr_key_valid_i' is connected to logic 1. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'csr_save_wb_i' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'csr_mcause_i[6]' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'instr_ret_spec_i' is connected to logic 0. 
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'instr_ret_compressed_spec_i' is connected to logic 0. 
Warning: In design 'ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020', a pin on submodule 'gen_prefetch_buffer_prefetch_buffer_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr_i[0]' is connected to logic 0. 
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', a pin on submodule 'decoder_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'branch_taken_i' is connected to logic 1. 
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'instr_bp_taken_i' is connected to logic 0. 
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_id_i[0]' is connected to logic 0. 
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mem_resp_intg_err_i' is connected to logic 0. 
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'branch_not_set_i' is connected to logic 0. 
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'trigger_match_i' is connected to logic 0. 
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stall_wb_i' is connected to logic 0. 
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ready_wb_i' is connected to logic 1. 
Warning: In design 'ibex_ex_block_2_0_0', a pin on submodule 'alu_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'operator_i[6]' is connected to logic 0. 
Warning: In design 'ibex_ex_block_2_0_0', a pin on submodule 'alu_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'multdiv_operand_a_i[0]' is connected to logic 1. 
Warning: In design 'ibex_ex_block_2_0_0', a pin on submodule 'alu_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'multdiv_operand_b_i[0]' is connected to logic 1. 
Warning: In design 'ibex_ex_block_2_0_0', a pin on submodule 'gen_multdiv_fast_multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'imd_val_q_i[33]' is connected to logic 0. 
Warning: In design 'ibex_ex_block_2_0_0', a pin on submodule 'gen_multdiv_fast_multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'imd_val_q_i[32]' is connected to logic 0. 
Warning: In design 'ibex_ex_block_2_0_0', a pin on submodule 'gen_multdiv_fast_multdiv_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'multdiv_ready_id_i' is connected to logic 1. 
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', a pin on submodule 'u_mtvec_csr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wr_data_i[7]' is connected to logic 0. 
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', a pin on submodule 'u_mtvec_csr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wr_data_i[6]' is connected to logic 0. 
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', a pin on submodule 'u_mtvec_csr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wr_data_i[5]' is connected to logic 0. 
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', a pin on submodule 'u_mtvec_csr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wr_data_i[4]' is connected to logic 0. 
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', a pin on submodule 'u_mtvec_csr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wr_data_i[3]' is connected to logic 0. 
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', a pin on submodule 'u_mtvec_csr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wr_data_i[2]' is connected to logic 0. 
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', a pin on submodule 'u_mtvec_csr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wr_data_i[1]' is connected to logic 0. 
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', a pin on submodule 'u_mtvec_csr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wr_data_i[0]' is connected to logic 1. 
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', a pin on submodule 'u_depc_csr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wr_data_i[0]' is connected to logic 0. 
Warning: In design 'ibex_prefetch_buffer_0', a pin on submodule 'fifo_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in_addr_i[0]' is connected to logic 0. 
Warning: In design 'ibex_top_test_1', the same net is connected to more than one pin on submodule 'u_ibex_core'. (LINT-33)
   Net 'n6' is connected to pins 'ic_tag_rdata_i[43]', 'ic_tag_rdata_i[42]'', 'ic_tag_rdata_i[41]', 'ic_tag_rdata_i[40]', 'ic_tag_rdata_i[39]', 'ic_tag_rdata_i[38]', 'ic_tag_rdata_i[37]', 'ic_tag_rdata_i[36]', 'ic_tag_rdata_i[35]', 'ic_tag_rdata_i[34]', 'ic_tag_rdata_i[33]', 'ic_tag_rdata_i[32]', 'ic_tag_rdata_i[31]', 'ic_tag_rdata_i[30]', 'ic_tag_rdata_i[29]', 'ic_tag_rdata_i[28]', 'ic_tag_rdata_i[27]', 'ic_tag_rdata_i[26]', 'ic_tag_rdata_i[25]', 'ic_tag_rdata_i[24]', 'ic_tag_rdata_i[23]', 'ic_tag_rdata_i[22]', 'ic_tag_rdata_i[21]', 'ic_tag_rdata_i[20]', 'ic_tag_rdata_i[19]', 'ic_tag_rdata_i[18]', 'ic_tag_rdata_i[17]', 'ic_tag_rdata_i[16]', 'ic_tag_rdata_i[15]', 'ic_tag_rdata_i[14]', 'ic_tag_rdata_i[13]', 'ic_tag_rdata_i[12]', 'ic_tag_rdata_i[11]', 'ic_tag_rdata_i[10]', 'ic_tag_rdata_i[9]', 'ic_tag_rdata_i[8]', 'ic_tag_rdata_i[7]', 'ic_tag_rdata_i[6]', 'ic_tag_rdata_i[5]', 'ic_tag_rdata_i[4]', 'ic_tag_rdata_i[3]', 'ic_tag_rdata_i[2]', 'ic_tag_rdata_i[1]', 'ic_tag_rdata_i[0]', 'ic_data_rdata_i[127]', 'ic_data_rdata_i[126]', 'ic_data_rdata_i[125]', 'ic_data_rdata_i[124]', 'ic_data_rdata_i[123]', 'ic_data_rdata_i[122]', 'ic_data_rdata_i[121]', 'ic_data_rdata_i[120]', 'ic_data_rdata_i[119]', 'ic_data_rdata_i[118]', 'ic_data_rdata_i[117]', 'ic_data_rdata_i[116]', 'ic_data_rdata_i[115]', 'ic_data_rdata_i[114]', 'ic_data_rdata_i[113]', 'ic_data_rdata_i[112]', 'ic_data_rdata_i[111]', 'ic_data_rdata_i[110]', 'ic_data_rdata_i[109]', 'ic_data_rdata_i[108]', 'ic_data_rdata_i[107]', 'ic_data_rdata_i[106]', 'ic_data_rdata_i[105]', 'ic_data_rdata_i[104]', 'ic_data_rdata_i[103]', 'ic_data_rdata_i[102]', 'ic_data_rdata_i[101]', 'ic_data_rdata_i[100]', 'ic_data_rdata_i[99]', 'ic_data_rdata_i[98]', 'ic_data_rdata_i[97]', 'ic_data_rdata_i[96]', 'ic_data_rdata_i[95]', 'ic_data_rdata_i[94]', 'ic_data_rdata_i[93]', 'ic_data_rdata_i[92]', 'ic_data_rdata_i[91]', 'ic_data_rdata_i[90]', 'ic_data_rdata_i[89]', 'ic_data_rdata_i[88]', 'ic_data_rdata_i[87]', 'ic_data_rdata_i[86]', 'ic_data_rdata_i[85]', 'ic_data_rdata_i[84]', 'ic_data_rdata_i[83]', 'ic_data_rdata_i[82]', 'ic_data_rdata_i[81]', 'ic_data_rdata_i[80]', 'ic_data_rdata_i[79]', 'ic_data_rdata_i[78]', 'ic_data_rdata_i[77]', 'ic_data_rdata_i[76]', 'ic_data_rdata_i[75]', 'ic_data_rdata_i[74]', 'ic_data_rdata_i[73]', 'ic_data_rdata_i[72]', 'ic_data_rdata_i[71]', 'ic_data_rdata_i[70]', 'ic_data_rdata_i[69]', 'ic_data_rdata_i[68]', 'ic_data_rdata_i[67]', 'ic_data_rdata_i[66]', 'ic_data_rdata_i[65]', 'ic_data_rdata_i[64]', 'ic_data_rdata_i[63]', 'ic_data_rdata_i[62]', 'ic_data_rdata_i[61]', 'ic_data_rdata_i[60]', 'ic_data_rdata_i[59]', 'ic_data_rdata_i[58]', 'ic_data_rdata_i[57]', 'ic_data_rdata_i[56]', 'ic_data_rdata_i[55]', 'ic_data_rdata_i[54]', 'ic_data_rdata_i[53]', 'ic_data_rdata_i[52]', 'ic_data_rdata_i[51]', 'ic_data_rdata_i[50]', 'ic_data_rdata_i[49]', 'ic_data_rdata_i[48]', 'ic_data_rdata_i[47]', 'ic_data_rdata_i[46]', 'ic_data_rdata_i[45]', 'ic_data_rdata_i[44]', 'ic_data_rdata_i[43]', 'ic_data_rdata_i[42]', 'ic_data_rdata_i[41]', 'ic_data_rdata_i[40]', 'ic_data_rdata_i[39]', 'ic_data_rdata_i[38]', 'ic_data_rdata_i[37]', 'ic_data_rdata_i[36]', 'ic_data_rdata_i[35]', 'ic_data_rdata_i[34]', 'ic_data_rdata_i[33]', 'ic_data_rdata_i[32]', 'ic_data_rdata_i[31]', 'ic_data_rdata_i[30]', 'ic_data_rdata_i[29]', 'ic_data_rdata_i[28]', 'ic_data_rdata_i[27]', 'ic_data_rdata_i[26]', 'ic_data_rdata_i[25]', 'ic_data_rdata_i[24]', 'ic_data_rdata_i[23]', 'ic_data_rdata_i[22]', 'ic_data_rdata_i[21]', 'ic_data_rdata_i[20]', 'ic_data_rdata_i[19]', 'ic_data_rdata_i[18]', 'ic_data_rdata_i[17]', 'ic_data_rdata_i[16]', 'ic_data_rdata_i[15]', 'ic_data_rdata_i[14]', 'ic_data_rdata_i[13]', 'ic_data_rdata_i[12]', 'ic_data_rdata_i[11]', 'ic_data_rdata_i[10]', 'ic_data_rdata_i[9]', 'ic_data_rdata_i[8]', 'ic_data_rdata_i[7]', 'ic_data_rdata_i[6]', 'ic_data_rdata_i[5]', 'ic_data_rdata_i[4]', 'ic_data_rdata_i[3]', 'ic_data_rdata_i[2]', 'ic_data_rdata_i[1]', 'ic_data_rdata_i[0]'.
Warning: In design 'ibex_top_test_1', the same net is connected to more than one pin on submodule 'gen_regfile_ff_register_file_i'. (LINT-33)
   Net 'n6' is connected to pins 'dummy_instr_id_i', 'dummy_instr_wb_i''.
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', the same net is connected to more than one pin on submodule 'if_stage_i'. (LINT-33)
   Net 'n62' is connected to pins 'ic_tag_rdata_i[43]', 'ic_tag_rdata_i[42]'', 'ic_tag_rdata_i[41]', 'ic_tag_rdata_i[40]', 'ic_tag_rdata_i[39]', 'ic_tag_rdata_i[38]', 'ic_tag_rdata_i[37]', 'ic_tag_rdata_i[36]', 'ic_tag_rdata_i[35]', 'ic_tag_rdata_i[34]', 'ic_tag_rdata_i[33]', 'ic_tag_rdata_i[32]', 'ic_tag_rdata_i[31]', 'ic_tag_rdata_i[30]', 'ic_tag_rdata_i[29]', 'ic_tag_rdata_i[28]', 'ic_tag_rdata_i[27]', 'ic_tag_rdata_i[26]', 'ic_tag_rdata_i[25]', 'ic_tag_rdata_i[24]', 'ic_tag_rdata_i[23]', 'ic_tag_rdata_i[22]', 'ic_tag_rdata_i[21]', 'ic_tag_rdata_i[20]', 'ic_tag_rdata_i[19]', 'ic_tag_rdata_i[18]', 'ic_tag_rdata_i[17]', 'ic_tag_rdata_i[16]', 'ic_tag_rdata_i[15]', 'ic_tag_rdata_i[14]', 'ic_tag_rdata_i[13]', 'ic_tag_rdata_i[12]', 'ic_tag_rdata_i[11]', 'ic_tag_rdata_i[10]', 'ic_tag_rdata_i[9]', 'ic_tag_rdata_i[8]', 'ic_tag_rdata_i[7]', 'ic_tag_rdata_i[6]', 'ic_tag_rdata_i[5]', 'ic_tag_rdata_i[4]', 'ic_tag_rdata_i[3]', 'ic_tag_rdata_i[2]', 'ic_tag_rdata_i[1]', 'ic_tag_rdata_i[0]', 'ic_data_rdata_i[127]', 'ic_data_rdata_i[126]', 'ic_data_rdata_i[125]', 'ic_data_rdata_i[124]', 'ic_data_rdata_i[123]', 'ic_data_rdata_i[122]', 'ic_data_rdata_i[121]', 'ic_data_rdata_i[120]', 'ic_data_rdata_i[119]', 'ic_data_rdata_i[118]', 'ic_data_rdata_i[117]', 'ic_data_rdata_i[116]', 'ic_data_rdata_i[115]', 'ic_data_rdata_i[114]', 'ic_data_rdata_i[113]', 'ic_data_rdata_i[112]', 'ic_data_rdata_i[111]', 'ic_data_rdata_i[110]', 'ic_data_rdata_i[109]', 'ic_data_rdata_i[108]', 'ic_data_rdata_i[107]', 'ic_data_rdata_i[106]', 'ic_data_rdata_i[105]', 'ic_data_rdata_i[104]', 'ic_data_rdata_i[103]', 'ic_data_rdata_i[102]', 'ic_data_rdata_i[101]', 'ic_data_rdata_i[100]', 'ic_data_rdata_i[99]', 'ic_data_rdata_i[98]', 'ic_data_rdata_i[97]', 'ic_data_rdata_i[96]', 'ic_data_rdata_i[95]', 'ic_data_rdata_i[94]', 'ic_data_rdata_i[93]', 'ic_data_rdata_i[92]', 'ic_data_rdata_i[91]', 'ic_data_rdata_i[90]', 'ic_data_rdata_i[89]', 'ic_data_rdata_i[88]', 'ic_data_rdata_i[87]', 'ic_data_rdata_i[86]', 'ic_data_rdata_i[85]', 'ic_data_rdata_i[84]', 'ic_data_rdata_i[83]', 'ic_data_rdata_i[82]', 'ic_data_rdata_i[81]', 'ic_data_rdata_i[80]', 'ic_data_rdata_i[79]', 'ic_data_rdata_i[78]', 'ic_data_rdata_i[77]', 'ic_data_rdata_i[76]', 'ic_data_rdata_i[75]', 'ic_data_rdata_i[74]', 'ic_data_rdata_i[73]', 'ic_data_rdata_i[72]', 'ic_data_rdata_i[71]', 'ic_data_rdata_i[70]', 'ic_data_rdata_i[69]', 'ic_data_rdata_i[68]', 'ic_data_rdata_i[67]', 'ic_data_rdata_i[66]', 'ic_data_rdata_i[65]', 'ic_data_rdata_i[64]', 'ic_data_rdata_i[63]', 'ic_data_rdata_i[62]', 'ic_data_rdata_i[61]', 'ic_data_rdata_i[60]', 'ic_data_rdata_i[59]', 'ic_data_rdata_i[58]', 'ic_data_rdata_i[57]', 'ic_data_rdata_i[56]', 'ic_data_rdata_i[55]', 'ic_data_rdata_i[54]', 'ic_data_rdata_i[53]', 'ic_data_rdata_i[52]', 'ic_data_rdata_i[51]', 'ic_data_rdata_i[50]', 'ic_data_rdata_i[49]', 'ic_data_rdata_i[48]', 'ic_data_rdata_i[47]', 'ic_data_rdata_i[46]', 'ic_data_rdata_i[45]', 'ic_data_rdata_i[44]', 'ic_data_rdata_i[43]', 'ic_data_rdata_i[42]', 'ic_data_rdata_i[41]', 'ic_data_rdata_i[40]', 'ic_data_rdata_i[39]', 'ic_data_rdata_i[38]', 'ic_data_rdata_i[37]', 'ic_data_rdata_i[36]', 'ic_data_rdata_i[35]', 'ic_data_rdata_i[34]', 'ic_data_rdata_i[33]', 'ic_data_rdata_i[32]', 'ic_data_rdata_i[31]', 'ic_data_rdata_i[30]', 'ic_data_rdata_i[29]', 'ic_data_rdata_i[28]', 'ic_data_rdata_i[27]', 'ic_data_rdata_i[26]', 'ic_data_rdata_i[25]', 'ic_data_rdata_i[24]', 'ic_data_rdata_i[23]', 'ic_data_rdata_i[22]', 'ic_data_rdata_i[21]', 'ic_data_rdata_i[20]', 'ic_data_rdata_i[19]', 'ic_data_rdata_i[18]', 'ic_data_rdata_i[17]', 'ic_data_rdata_i[16]', 'ic_data_rdata_i[15]', 'ic_data_rdata_i[14]', 'ic_data_rdata_i[13]', 'ic_data_rdata_i[12]', 'ic_data_rdata_i[11]', 'ic_data_rdata_i[10]', 'ic_data_rdata_i[9]', 'ic_data_rdata_i[8]', 'ic_data_rdata_i[7]', 'ic_data_rdata_i[6]', 'ic_data_rdata_i[5]', 'ic_data_rdata_i[4]', 'ic_data_rdata_i[3]', 'ic_data_rdata_i[2]', 'ic_data_rdata_i[1]', 'ic_data_rdata_i[0]', 'pmp_err_if_i', 'pmp_err_if_plus2_i', 'nt_branch_mispredict_i', 'nt_branch_addr_i[31]', 'nt_branch_addr_i[30]', 'nt_branch_addr_i[29]', 'nt_branch_addr_i[28]', 'nt_branch_addr_i[27]', 'nt_branch_addr_i[26]', 'nt_branch_addr_i[25]', 'nt_branch_addr_i[24]', 'nt_branch_addr_i[23]', 'nt_branch_addr_i[22]', 'nt_branch_addr_i[21]', 'nt_branch_addr_i[20]', 'nt_branch_addr_i[19]', 'nt_branch_addr_i[18]', 'nt_branch_addr_i[17]', 'nt_branch_addr_i[16]', 'nt_branch_addr_i[15]', 'nt_branch_addr_i[14]', 'nt_branch_addr_i[13]', 'nt_branch_addr_i[12]', 'nt_branch_addr_i[11]', 'nt_branch_addr_i[10]', 'nt_branch_addr_i[9]', 'nt_branch_addr_i[8]', 'nt_branch_addr_i[7]', 'nt_branch_addr_i[6]', 'nt_branch_addr_i[5]', 'nt_branch_addr_i[4]', 'nt_branch_addr_i[3]', 'nt_branch_addr_i[2]', 'nt_branch_addr_i[1]', 'nt_branch_addr_i[0]', 'exc_cause[6]', 'dummy_instr_seed_en_i', 'dummy_instr_seed_i[31]', 'dummy_instr_seed_i[30]', 'dummy_instr_seed_i[29]', 'dummy_instr_seed_i[28]', 'dummy_instr_seed_i[27]', 'dummy_instr_seed_i[26]', 'dummy_instr_seed_i[25]', 'dummy_instr_seed_i[24]', 'dummy_instr_seed_i[23]', 'dummy_instr_seed_i[22]', 'dummy_instr_seed_i[21]', 'dummy_instr_seed_i[20]', 'dummy_instr_seed_i[19]', 'dummy_instr_seed_i[18]', 'dummy_instr_seed_i[17]', 'dummy_instr_seed_i[16]', 'dummy_instr_seed_i[15]', 'dummy_instr_seed_i[14]', 'dummy_instr_seed_i[13]', 'dummy_instr_seed_i[12]', 'dummy_instr_seed_i[11]', 'dummy_instr_seed_i[10]', 'dummy_instr_seed_i[9]', 'dummy_instr_seed_i[8]', 'dummy_instr_seed_i[7]', 'dummy_instr_seed_i[6]', 'dummy_instr_seed_i[5]', 'dummy_instr_seed_i[4]', 'dummy_instr_seed_i[3]', 'dummy_instr_seed_i[2]', 'dummy_instr_seed_i[1]', 'dummy_instr_seed_i[0]', 'csr_mtvec_i[7]', 'csr_mtvec_i[6]', 'csr_mtvec_i[5]', 'csr_mtvec_i[4]', 'csr_mtvec_i[3]', 'csr_mtvec_i[2]', 'csr_mtvec_i[1]'.
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', the same net is connected to more than one pin on submodule 'if_stage_i'. (LINT-33)
   Net 'n61' is connected to pins 'ic_scr_key_valid_i', 'csr_mtvec_i[0]''.
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', the same net is connected to more than one pin on submodule 'id_stage_i'. (LINT-33)
   Net 'n62' is connected to pins 'instr_bp_taken_i', 'pc_id_i[0]'', 'imd_val_d_ex_i[33]', 'imd_val_d_ex_i[32]', 'lsu_load_resp_intg_err_i', 'lsu_store_resp_intg_err_i', 'trigger_match_i', 'rf_wdata_fwd_wb_i[31]', 'rf_wdata_fwd_wb_i[30]', 'rf_wdata_fwd_wb_i[29]', 'rf_wdata_fwd_wb_i[28]', 'rf_wdata_fwd_wb_i[27]', 'rf_wdata_fwd_wb_i[26]', 'rf_wdata_fwd_wb_i[25]', 'rf_wdata_fwd_wb_i[24]', 'rf_wdata_fwd_wb_i[23]', 'rf_wdata_fwd_wb_i[22]', 'rf_wdata_fwd_wb_i[21]', 'rf_wdata_fwd_wb_i[20]', 'rf_wdata_fwd_wb_i[19]', 'rf_wdata_fwd_wb_i[18]', 'rf_wdata_fwd_wb_i[17]', 'rf_wdata_fwd_wb_i[16]', 'rf_wdata_fwd_wb_i[15]', 'rf_wdata_fwd_wb_i[14]', 'rf_wdata_fwd_wb_i[13]', 'rf_wdata_fwd_wb_i[12]', 'rf_wdata_fwd_wb_i[11]', 'rf_wdata_fwd_wb_i[10]', 'rf_wdata_fwd_wb_i[9]', 'rf_wdata_fwd_wb_i[8]', 'rf_wdata_fwd_wb_i[7]', 'rf_wdata_fwd_wb_i[6]', 'rf_wdata_fwd_wb_i[5]', 'rf_wdata_fwd_wb_i[4]', 'rf_wdata_fwd_wb_i[3]', 'rf_wdata_fwd_wb_i[2]', 'rf_wdata_fwd_wb_i[1]', 'rf_wdata_fwd_wb_i[0]', 'rf_write_wb_i', 'outstanding_load_wb_i', 'outstanding_store_wb_i'.
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', the same net is connected to more than one pin on submodule 'ex_block_i'. (LINT-33)
   Net 'n62' is connected to pins 'alu_operator_i[6]', 'bt_a_operand_i[31]'', 'bt_a_operand_i[30]', 'bt_a_operand_i[29]', 'bt_a_operand_i[28]', 'bt_a_operand_i[27]', 'bt_a_operand_i[26]', 'bt_a_operand_i[25]', 'bt_a_operand_i[24]', 'bt_a_operand_i[23]', 'bt_a_operand_i[22]', 'bt_a_operand_i[21]', 'bt_a_operand_i[20]', 'bt_a_operand_i[19]', 'bt_a_operand_i[18]', 'bt_a_operand_i[17]', 'bt_a_operand_i[16]', 'bt_a_operand_i[15]', 'bt_a_operand_i[14]', 'bt_a_operand_i[13]', 'bt_a_operand_i[12]', 'bt_a_operand_i[11]', 'bt_a_operand_i[10]', 'bt_a_operand_i[9]', 'bt_a_operand_i[8]', 'bt_a_operand_i[7]', 'bt_a_operand_i[6]', 'bt_a_operand_i[5]', 'bt_a_operand_i[4]', 'bt_a_operand_i[3]', 'bt_a_operand_i[2]', 'bt_a_operand_i[1]', 'bt_a_operand_i[0]', 'bt_b_operand_i[31]', 'bt_b_operand_i[30]', 'bt_b_operand_i[29]', 'bt_b_operand_i[28]', 'bt_b_operand_i[27]', 'bt_b_operand_i[26]', 'bt_b_operand_i[25]', 'bt_b_operand_i[24]', 'bt_b_operand_i[23]', 'bt_b_operand_i[22]', 'bt_b_operand_i[21]', 'bt_b_operand_i[20]', 'bt_b_operand_i[19]', 'bt_b_operand_i[18]', 'bt_b_operand_i[17]', 'bt_b_operand_i[16]', 'bt_b_operand_i[15]', 'bt_b_operand_i[14]', 'bt_b_operand_i[13]', 'bt_b_operand_i[12]', 'bt_b_operand_i[11]', 'bt_b_operand_i[10]', 'bt_b_operand_i[9]', 'bt_b_operand_i[8]', 'bt_b_operand_i[7]', 'bt_b_operand_i[6]', 'bt_b_operand_i[5]', 'bt_b_operand_i[4]', 'bt_b_operand_i[3]', 'bt_b_operand_i[2]', 'bt_b_operand_i[1]', 'bt_b_operand_i[0]', 'imd_val_q_i[33]', 'imd_val_q_i[32]'.
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', the same net is connected to more than one pin on submodule 'wb_stage_i'. (LINT-33)
   Net 'n62' is connected to pins 'instr_type_wb_i[0]', 'pc_id_i[0]'', 'dummy_instr_id_i'.
Warning: In design 'ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808', the same net is connected to more than one pin on submodule 'cs_registers_i'. (LINT-33)
   Net 'n62' is connected to pins 'pc_if_i[0]', 'pc_id_i[0]'', 'pc_wb_i[31]', 'pc_wb_i[30]', 'pc_wb_i[29]', 'pc_wb_i[28]', 'pc_wb_i[27]', 'pc_wb_i[26]', 'pc_wb_i[25]', 'pc_wb_i[24]', 'pc_wb_i[23]', 'pc_wb_i[22]', 'pc_wb_i[21]', 'pc_wb_i[20]', 'pc_wb_i[19]', 'pc_wb_i[18]', 'pc_wb_i[17]', 'pc_wb_i[16]', 'pc_wb_i[15]', 'pc_wb_i[14]', 'pc_wb_i[13]', 'pc_wb_i[12]', 'pc_wb_i[11]', 'pc_wb_i[10]', 'pc_wb_i[9]', 'pc_wb_i[8]', 'pc_wb_i[7]', 'pc_wb_i[6]', 'pc_wb_i[5]', 'pc_wb_i[4]', 'pc_wb_i[3]', 'pc_wb_i[2]', 'pc_wb_i[1]', 'pc_wb_i[0]', 'csr_save_wb_i', 'csr_mcause_i[6]', 'instr_ret_spec_i', 'instr_ret_compressed_spec_i'.
Warning: In design 'ibex_id_stage_0_2_0_0_0_0_0_0', the same net is connected to more than one pin on submodule 'controller_i'. (LINT-33)
   Net 'n550' is connected to pins 'instr_bp_taken_i', 'pc_id_i[0]'', 'mem_resp_intg_err_i', 'branch_not_set_i', 'trigger_match_i', 'stall_wb_i'.
Warning: In design 'ibex_ex_block_2_0_0', the same net is connected to more than one pin on submodule 'alu_i'. (LINT-33)
   Net 'n105' is connected to pins 'multdiv_operand_a_i[0]', 'multdiv_operand_b_i[0]''.
Warning: In design 'ibex_ex_block_2_0_0', the same net is connected to more than one pin on submodule 'gen_multdiv_fast_multdiv_i'. (LINT-33)
   Net 'n104' is connected to pins 'imd_val_q_i[33]', 'imd_val_q_i[32]''.
Warning: In design 'ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0', the same net is connected to more than one pin on submodule 'u_mtvec_csr'. (LINT-33)
   Net 'n1144' is connected to pins 'wr_data_i[7]', 'wr_data_i[6]'', 'wr_data_i[5]', 'wr_data_i[4]', 'wr_data_i[3]', 'wr_data_i[2]', 'wr_data_i[1]'.
1
 
****************************************
Report : area
Design : ibex_system
Version: O-2018.06-SP5-1
Date   : Sun May  5 17:28:39 2024
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'ibex_system' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    scx3_cmos8rf_lpvt_tt_1p2v_25c (File: /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db)
    USERLIB (File: /homes/user/stud/fall23/yl5334/ibex_/ibex/mem_db/dmem_tt_1p2v_25c_syn.db)
    USERLIB (File: /homes/user/stud/fall23/yl5334/ibex_/ibex/mem_db/imem_tt_1p2v_25c_syn.db)
    gtech (File: /tools/synopsys/syn/O-2018.06-SP5-1/libraries/syn/gtech.db)

Number of ports:                         8798
Number of nets:                         21756
Number of cells:                        14972
Number of combinational cells:          12753
Number of sequential cells:              2028
Number of macros/black boxes:               2
Number of buf/inv:                       5361
Number of references:                       5

Combinational area:              95480.642021
Buf/Inv area:                    25810.560958
Noncombinational area:           78471.359522
Macro/Black Box area:            81557.632812
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                255509.634355
Total area:                 undefined

Information: This design contains unmapped logic. (RPT-7)
1
Information: Propagating switching activity (medium effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
Warning: Design has unannotated black box outputs. (PWR-428)
 
****************************************
Report : power
        -hier
        -analysis_effort medium
Design : ibex_system
Version: O-2018.06-SP5-1
Date   : Sun May  5 17:28:43 2024
****************************************


Library(s) Used:

    scx3_cmos8rf_lpvt_tt_1p2v_25c (File: /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db)
    USERLIB (File: /homes/user/stud/fall23/yl5334/ibex_/ibex/mem_db/dmem_tt_1p2v_25c_syn.db)
    USERLIB (File: /homes/user/stud/fall23/yl5334/ibex_/ibex/mem_db/imem_tt_1p2v_25c_syn.db)
    gtech (File: /tools/synopsys/syn/O-2018.06-SP5-1/libraries/syn/gtech.db)


Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
ibex_system                               0.266    3.134 4.72e+05    3.400 100.0
  u_DMEM (DMEM)                        1.15e-03    1.184 1.40e+05    1.185  34.9
  u_IMEM (IMEM)                        1.94e-03    1.184 1.40e+05    1.186  34.9
  u_ibex_top (ibex_top_test_1)            0.258    0.762 1.92e+05    1.020  30.0
    gen_regfile_ff_register_file_i (ibex_register_file_ff_0_00000020_0_0_0_00000000)
                                       6.05e-02    0.162 6.73e+04    0.223   6.6
    u_ibex_core (ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808)
                                          0.160    0.590 1.24e+05    0.750  22.1
      cs_registers_i (ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0)
                                       4.67e-02    0.199 3.83e+04    0.246   7.2
        u_cpuctrlsts_part_csr (ibex_csr_8_0_s0)
                                       3.33e-04 1.74e-03  432.527 2.07e-03   0.1
        minstret_counter_i (ibex_counter_CounterWidth64_ProvideValUpd1)
                                       2.86e-03 5.74e-03 5.89e+03 8.60e-03   0.3
        mcycle_counter_i (ibex_counter_CounterWidth64)
                                       1.89e-02    0.102 6.33e+03    0.120   3.5
        u_mstack_cause_csr (ibex_csr_7_0_s0_1)
                                       3.19e-04 1.92e-03  385.692 2.24e-03   0.1
        u_mstack_epc_csr (ibex_csr_32_0_s0_1)
                                       1.47e-03 4.47e-03 1.65e+03 5.95e-03   0.2
        u_mstack_csr (ibex_csr_3_0_4)  3.15e-05 1.44e-03  179.796 1.48e-03   0.0
        u_dscratch1_csr (ibex_csr_32_0_s0_2)
                                       1.21e-03 2.82e-03 1.65e+03 4.03e-03   0.1
        u_dscratch0_csr (ibex_csr_32_0_s0_3)
                                       1.21e-03 2.82e-03 1.65e+03 4.03e-03   0.1
        u_depc_csr (ibex_csr_32_0_s0_4)
                                       1.63e-03 6.78e-03 1.62e+03 8.41e-03   0.2
        u_dcsr_csr (ibex_csr_32_0_40000003)
                                       1.42e-03 4.25e-03 1.65e+03 5.67e-03   0.2
        u_mtvec_csr (ibex_csr_32_0_00000001)
                                       4.42e-03 3.13e-02 1.30e+03 3.57e-02   1.0
        u_mtval_csr (ibex_csr_32_0_s0_5)
                                       1.50e-03 4.79e-03 1.65e+03 6.29e-03   0.2
        u_mcause_csr (ibex_csr_7_0_s0_0)
                                       3.44e-04 2.36e-03  388.084 2.71e-03   0.1
        u_mscratch_csr (ibex_csr_32_0_s0_6)
                                       1.21e-03 2.82e-03 1.65e+03 4.03e-03   0.1
        u_mie_csr (ibex_csr_18_0_s0)   7.00e-04 2.15e-03  948.080 2.85e-03   0.1
        u_mepc_csr (ibex_csr_32_0_s0_0)
                                       1.73e-03 5.89e-03 1.67e+03 7.62e-03   0.2
        u_mstatus_csr (ibex_csr_6_0_10)
                                       2.98e-04 2.01e-03  340.438 2.31e-03   0.1
      wb_stage_i (ibex_wb_stage_0_0_0) 2.21e-03 3.07e-03  633.012 5.28e-03   0.2
      load_store_unit_i (ibex_load_store_unit_0_00000020)
                                       6.67e-03 2.23e-02 6.49e+03 2.90e-02   0.9
      ex_block_i (ibex_ex_block_2_0_0) 2.40e-02 3.12e-02 4.49e+04 5.53e-02   1.6
        gen_multdiv_fast_multdiv_i (ibex_multdiv_fast_RV32M2)
                                       5.95e-03 1.27e-02 3.30e+04 1.87e-02   0.6
        alu_i (ibex_alu_RV32B0)        1.67e-02 1.63e-02 1.02e+04 3.30e-02   1.0
      id_stage_i (ibex_id_stage_0_2_0_0_0_0_0_0)
                                       2.11e-02 5.47e-02 1.30e+04 7.58e-02   2.2
        controller_i (ibex_controller_0_0_0)
                                       6.50e-03 3.43e-02 2.92e+03 4.08e-02   1.2
        decoder_i (ibex_decoder_0_2_0_0)
                                       7.28e-03 6.11e-03 2.38e+03 1.34e-02   0.4
      if_stage_i (ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020)
                                       5.84e-02    0.280 2.06e+04    0.338   9.9
        compressed_decoder_i (ibex_compressed_decoder)
                                       8.10e-03 7.60e-03 1.25e+03 1.57e-02   0.5
        gen_prefetch_buffer_prefetch_buffer_i (ibex_prefetch_buffer_0)
                                       3.94e-02    0.194 1.37e+04    0.233   6.9
          fifo_i (ibex_fetch_fifo_00000002_0)
                                       2.47e-02    0.120 9.00e+03    0.144   4.2
    core_clock_gate_i (prim_clock_gating)
                                       3.71e-02 6.73e-03   58.921 4.39e-02   1.3
    u_rf_rdata_b_ecc_buf (prim_generic_buf_s00000020)
                                       2.75e-05    0.000    0.000 2.75e-05   0.0
    u_rf_rdata_a_ecc_buf (prim_generic_buf_s00000020)
                                       6.13e-05    0.000    0.000 6.13e-05   0.0
    u_fetch_enable_buf (prim_generic_buf_Width4)
                                       2.57e-05    0.000    0.000 2.57e-05   0.0
1
 
****************************************
Report : design
Design : ibex_system
Version: O-2018.06-SP5-1
Date   : Sun May  5 17:28:43 2024
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    scx3_cmos8rf_lpvt_tt_1p2v_25c (File: /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db)
    USERLIB (File: /homes/user/stud/fall23/yl5334/ibex_/ibex/mem_db/dmem_tt_1p2v_25c_syn.db)
    USERLIB (File: /homes/user/stud/fall23/yl5334/ibex_/ibex/mem_db/imem_tt_1p2v_25c_syn.db)
    gtech (File: /tools/synopsys/syn/O-2018.06-SP5-1/libraries/syn/gtech.db)

Local Link Library:

    {/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : tt_1p2v_25c
    Library : scx3_cmos8rf_lpvt_tt_1p2v_25c
    Process :   1.00
    Temperature :  25.00
    Voltage :   1.20
    Interconnect Model : balanced_tree

Wire Loading Model:

    No wire loading specified.


Wire Loading Model Mode: top.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.

Information: This design contains unmapped logic. (RPT-7)
1
 
****************************************
Report : cell
Design : ibex_system
Version: O-2018.06-SP5-1
Date   : Sun May  5 17:28:43 2024
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U17                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U18                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U19                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U20                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U21                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U22                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U23                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U24                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U25                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U26                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U27                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U28                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U29                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U30                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U31                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U32                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U33                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U34                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U35                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U36                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U37                       INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U39                       INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U41                       INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U43                       INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U45                       INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U47                       INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U49                       INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U51                       INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U53                       INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U55                       INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U57                       INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U59                       INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U61                       INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U63                       INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U65                       INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U67                       INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U69                       INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U71                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U72                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U73                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U74                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U75                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U76                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U77                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U78                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U79                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U80                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U81                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U82                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U83                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U84                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U85                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U86                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U87                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U88                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U89                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U90                       INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U91                       INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U92                       INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U93                       INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U94                       INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U95                       INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U96                       INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U97                       INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U98                       INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U99                       INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U100                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U101                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U102                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U103                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U104                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U105                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U106                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U107                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U108                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U109                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U110                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U111                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U112                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U113                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U114                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U115                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U116                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U117                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U118                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U119                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U120                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U121                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U122                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U123                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U124                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U125                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
u_DMEM                    DMEM                            40778.816406
                                                                    b, h
u_IMEM                    IMEM                            40778.816406
                                                                    b, h
u_ibex_top                ibex_top_test_1                 173495.521524
                                                                    h, n, u
--------------------------------------------------------------------------------
Total 95 cells                                            255509.634355
1
 
****************************************
Report : port
        -verbose
Design : ibex_system
Version: O-2018.06-SP5-1
Date   : Sun May  5 17:28:43 2024
****************************************



Attributes:
    d - dont_touch_network
    i - ideal_network

                       Pin      Wire     Max     Max     Connection
Port           Dir     Load     Load     Trans   Cap     Class      Attrs
--------------------------------------------------------------------------------
boot_addr_i[0] in      0.0000   0.0000    1.02    0.00   --         
boot_addr_i[1] in      0.0000   0.0000    1.02    0.00   --         
boot_addr_i[2] in      0.0000   0.0000    1.02    0.00   --         
boot_addr_i[3] in      0.0000   0.0000    1.02    0.00   --         
boot_addr_i[4] in      0.0000   0.0000    1.02    0.00   --         
boot_addr_i[5] in      0.0000   0.0000    1.02    0.00   --         
boot_addr_i[6] in      0.0000   0.0000    1.02    0.00   --         
boot_addr_i[7] in      0.0000   0.0000    1.02    0.00   --         
boot_addr_i[8] in      0.0000   0.0000    1.02    0.00   --         
boot_addr_i[9] in      0.0000   0.0000    1.02    0.00   --         
boot_addr_i[10]
               in      0.0000   0.0000    1.02    0.00   --         
boot_addr_i[11]
               in      0.0000   0.0000    1.02    0.00   --         
boot_addr_i[12]
               in      0.0000   0.0000    1.02    0.00   --         
boot_addr_i[13]
               in      0.0000   0.0000    1.02    0.00   --         
boot_addr_i[14]
               in      0.0000   0.0000    1.02    0.00   --         
boot_addr_i[15]
               in      0.0000   0.0000    1.02    0.00   --         
boot_addr_i[16]
               in      0.0000   0.0000    1.02    0.00   --         
boot_addr_i[17]
               in      0.0000   0.0000    1.02    0.00   --         
boot_addr_i[18]
               in      0.0000   0.0000    1.02    0.00   --         
boot_addr_i[19]
               in      0.0000   0.0000    1.02    0.00   --         
boot_addr_i[20]
               in      0.0000   0.0000    1.02    0.00   --         
boot_addr_i[21]
               in      0.0000   0.0000    1.02    0.00   --         
boot_addr_i[22]
               in      0.0000   0.0000    1.02    0.00   --         
boot_addr_i[23]
               in      0.0000   0.0000    1.02    0.00   --         
boot_addr_i[24]
               in      0.0000   0.0000    1.02    0.00   --         
boot_addr_i[25]
               in      0.0000   0.0000    1.02    0.00   --         
boot_addr_i[26]
               in      0.0000   0.0000    1.02    0.00   --         
boot_addr_i[27]
               in      0.0000   0.0000    1.02    0.00   --         
boot_addr_i[28]
               in      0.0000   0.0000    1.02    0.00   --         
boot_addr_i[29]
               in      0.0000   0.0000    1.02    0.00   --         
boot_addr_i[30]
               in      0.0000   0.0000    1.02    0.00   --         
boot_addr_i[31]
               in      0.0000   0.0000    1.02    0.00   --         
clk_i          in      0.0000   0.0000    1.02    0.00   --         d, i
d_addr[0]      in      0.0000   0.0000    1.02    0.00   --         
d_addr[1]      in      0.0000   0.0000    1.02    0.00   --         
d_addr[2]      in      0.0000   0.0000    1.02    0.00   --         
d_addr[3]      in      0.0000   0.0000    1.02    0.00   --         
d_addr[4]      in      0.0000   0.0000    1.02    0.00   --         
d_addr[5]      in      0.0000   0.0000    1.02    0.00   --         
d_addr[6]      in      0.0000   0.0000    1.02    0.00   --         
d_addr[7]      in      0.0000   0.0000    1.02    0.00   --         
d_cen          in      0.0000   0.0000    1.02    0.00   --         
d_wen          in      0.0000   0.0000    1.02    0.00   --         
data_err_i     in      0.0000   0.0000    1.02    0.00   --         
data_gnt_i     in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[0]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[1]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[2]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[3]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[4]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[5]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[6]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[7]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[8]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[9]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[10]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[11]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[12]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[13]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[14]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[15]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[16]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[17]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[18]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[19]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[20]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[21]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[22]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[23]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[24]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[25]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[26]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[27]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[28]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[29]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[30]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[31]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_intg_i[0]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_intg_i[1]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_intg_i[2]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_intg_i[3]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_intg_i[4]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_intg_i[5]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_intg_i[6]
               in      0.0000   0.0000    1.02    0.00   --         
data_rvalid_i  in      0.0000   0.0000    1.02    0.00   --         
debug_req_i    in      0.0000   0.0000    1.02    0.00   --         
fetch_enable_i[0]
               in      0.0000   0.0000    1.02    0.00   --         
fetch_enable_i[1]
               in      0.0000   0.0000    1.02    0.00   --         
fetch_enable_i[2]
               in      0.0000   0.0000    1.02    0.00   --         
fetch_enable_i[3]
               in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[0]   in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[1]   in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[2]   in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[3]   in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[4]   in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[5]   in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[6]   in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[7]   in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[8]   in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[9]   in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[10]  in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[11]  in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[12]  in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[13]  in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[14]  in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[15]  in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[16]  in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[17]  in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[18]  in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[19]  in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[20]  in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[21]  in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[22]  in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[23]  in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[24]  in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[25]  in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[26]  in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[27]  in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[28]  in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[29]  in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[30]  in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[31]  in      0.0000   0.0000    1.02    0.00   --         
i_addr[0]      in      0.0000   0.0000    1.02    0.00   --         
i_addr[1]      in      0.0000   0.0000    1.02    0.00   --         
i_addr[2]      in      0.0000   0.0000    1.02    0.00   --         
i_addr[3]      in      0.0000   0.0000    1.02    0.00   --         
i_addr[4]      in      0.0000   0.0000    1.02    0.00   --         
i_addr[5]      in      0.0000   0.0000    1.02    0.00   --         
i_addr[6]      in      0.0000   0.0000    1.02    0.00   --         
i_addr[7]      in      0.0000   0.0000    1.02    0.00   --         
i_cen          in      0.0000   0.0000    1.02    0.00   --         
i_data_w[0]    in      0.0000   0.0000    1.02    0.00   --         
i_data_w[1]    in      0.0000   0.0000    1.02    0.00   --         
i_data_w[2]    in      0.0000   0.0000    1.02    0.00   --         
i_data_w[3]    in      0.0000   0.0000    1.02    0.00   --         
i_data_w[4]    in      0.0000   0.0000    1.02    0.00   --         
i_data_w[5]    in      0.0000   0.0000    1.02    0.00   --         
i_data_w[6]    in      0.0000   0.0000    1.02    0.00   --         
i_data_w[7]    in      0.0000   0.0000    1.02    0.00   --         
i_data_w[8]    in      0.0000   0.0000    1.02    0.00   --         
i_data_w[9]    in      0.0000   0.0000    1.02    0.00   --         
i_data_w[10]   in      0.0000   0.0000    1.02    0.00   --         
i_data_w[11]   in      0.0000   0.0000    1.02    0.00   --         
i_data_w[12]   in      0.0000   0.0000    1.02    0.00   --         
i_data_w[13]   in      0.0000   0.0000    1.02    0.00   --         
i_data_w[14]   in      0.0000   0.0000    1.02    0.00   --         
i_data_w[15]   in      0.0000   0.0000    1.02    0.00   --         
i_data_w[16]   in      0.0000   0.0000    1.02    0.00   --         
i_data_w[17]   in      0.0000   0.0000    1.02    0.00   --         
i_data_w[18]   in      0.0000   0.0000    1.02    0.00   --         
i_data_w[19]   in      0.0000   0.0000    1.02    0.00   --         
i_data_w[20]   in      0.0000   0.0000    1.02    0.00   --         
i_data_w[21]   in      0.0000   0.0000    1.02    0.00   --         
i_data_w[22]   in      0.0000   0.0000    1.02    0.00   --         
i_data_w[23]   in      0.0000   0.0000    1.02    0.00   --         
i_data_w[24]   in      0.0000   0.0000    1.02    0.00   --         
i_data_w[25]   in      0.0000   0.0000    1.02    0.00   --         
i_data_w[26]   in      0.0000   0.0000    1.02    0.00   --         
i_data_w[27]   in      0.0000   0.0000    1.02    0.00   --         
i_data_w[28]   in      0.0000   0.0000    1.02    0.00   --         
i_data_w[29]   in      0.0000   0.0000    1.02    0.00   --         
i_data_w[30]   in      0.0000   0.0000    1.02    0.00   --         
i_data_w[31]   in      0.0000   0.0000    1.02    0.00   --         
i_wen          in      0.0000   0.0000    1.02    0.00   --         
instr_err_i    in      0.0000   0.0000    1.02    0.00   --         
instr_gnt_i    in      0.0000   0.0000    1.02    0.00   --         
instr_rdata_intg_i[0]
               in      0.0000   0.0000    1.02    0.00   --         
instr_rdata_intg_i[1]
               in      0.0000   0.0000    1.02    0.00   --         
instr_rdata_intg_i[2]
               in      0.0000   0.0000    1.02    0.00   --         
instr_rdata_intg_i[3]
               in      0.0000   0.0000    1.02    0.00   --         
instr_rdata_intg_i[4]
               in      0.0000   0.0000    1.02    0.00   --         
instr_rdata_intg_i[5]
               in      0.0000   0.0000    1.02    0.00   --         
instr_rdata_intg_i[6]
               in      0.0000   0.0000    1.02    0.00   --         
instr_rvalid_i in      0.0000   0.0000    1.02    0.00   --         
irq_external_i in      0.0000   0.0000    1.02    0.00   --         
irq_fast_i[0]  in      0.0000   0.0000    1.02    0.00   --         
irq_fast_i[1]  in      0.0000   0.0000    1.02    0.00   --         
irq_fast_i[2]  in      0.0000   0.0000    1.02    0.00   --         
irq_fast_i[3]  in      0.0000   0.0000    1.02    0.00   --         
irq_fast_i[4]  in      0.0000   0.0000    1.02    0.00   --         
irq_fast_i[5]  in      0.0000   0.0000    1.02    0.00   --         
irq_fast_i[6]  in      0.0000   0.0000    1.02    0.00   --         
irq_fast_i[7]  in      0.0000   0.0000    1.02    0.00   --         
irq_fast_i[8]  in      0.0000   0.0000    1.02    0.00   --         
irq_fast_i[9]  in      0.0000   0.0000    1.02    0.00   --         
irq_fast_i[10] in      0.0000   0.0000    1.02    0.00   --         
irq_fast_i[11] in      0.0000   0.0000    1.02    0.00   --         
irq_fast_i[12] in      0.0000   0.0000    1.02    0.00   --         
irq_fast_i[13] in      0.0000   0.0000    1.02    0.00   --         
irq_fast_i[14] in      0.0000   0.0000    1.02    0.00   --         
irq_nm_i       in      0.0000   0.0000    1.02    0.00   --         
irq_software_i in      0.0000   0.0000    1.02    0.00   --         
irq_timer_i    in      0.0000   0.0000    1.02    0.00   --         
ram_cfg_i[0]   in      0.0000   0.0000    1.02    0.00   --         
ram_cfg_i[1]   in      0.0000   0.0000    1.02    0.00   --         
ram_cfg_i[2]   in      0.0000   0.0000    1.02    0.00   --         
ram_cfg_i[3]   in      0.0000   0.0000    1.02    0.00   --         
ram_cfg_i[4]   in      0.0000   0.0000    1.02    0.00   --         
ram_cfg_i[5]   in      0.0000   0.0000    1.02    0.00   --         
ram_cfg_i[6]   in      0.0000   0.0000    1.02    0.00   --         
ram_cfg_i[7]   in      0.0000   0.0000    1.02    0.00   --         
ram_cfg_i[8]   in      0.0000   0.0000    1.02    0.00   --         
ram_cfg_i[9]   in      0.0000   0.0000    1.02    0.00   --         
rst_ni         in      0.0000   0.0000    1.02    0.00   --         
scan_rst_ni    in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[0]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[1]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[2]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[3]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[4]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[5]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[6]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[7]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[8]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[9]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[10]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[11]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[12]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[13]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[14]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[15]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[16]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[17]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[18]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[19]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[20]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[21]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[22]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[23]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[24]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[25]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[26]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[27]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[28]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[29]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[30]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[31]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[32]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[33]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[34]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[35]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[36]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[37]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[38]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[39]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[40]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[41]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[42]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[43]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[44]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[45]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[46]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[47]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[48]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[49]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[50]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[51]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[52]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[53]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[54]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[55]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[56]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[57]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[58]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[59]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[60]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[61]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[62]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[63]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[64]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[65]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[66]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[67]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[68]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[69]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[70]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[71]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[72]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[73]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[74]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[75]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[76]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[77]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[78]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[79]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[80]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[81]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[82]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[83]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[84]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[85]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[86]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[87]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[88]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[89]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[90]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[91]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[92]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[93]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[94]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[95]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[96]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[97]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[98]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[99]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[100]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[101]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[102]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[103]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[104]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[105]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[106]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[107]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[108]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[109]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[110]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[111]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[112]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[113]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[114]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[115]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[116]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[117]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[118]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[119]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[120]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[121]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[122]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[123]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[124]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[125]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[126]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[127]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_valid_i
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[0]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[1]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[2]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[3]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[4]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[5]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[6]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[7]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[8]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[9]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[10]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[11]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[12]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[13]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[14]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[15]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[16]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[17]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[18]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[19]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[20]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[21]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[22]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[23]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[24]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[25]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[26]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[27]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[28]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[29]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[30]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[31]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[32]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[33]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[34]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[35]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[36]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[37]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[38]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[39]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[40]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[41]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[42]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[43]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[44]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[45]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[46]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[47]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[48]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[49]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[50]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[51]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[52]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[53]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[54]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[55]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[56]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[57]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[58]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[59]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[60]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[61]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[62]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[63]
               in      0.0000   0.0000    1.02    0.00   --         
test_en_i      in      0.0000   0.0000    1.02    0.00   --         
test_si        in      0.0000   0.0000   --      --      --         
alert_major_bus_o
               out     0.0050   0.0000   --      --      --         
alert_major_internal_o
               out     0.0050   0.0000   --      --      --         
alert_minor_o  out     0.0050   0.0000   --      --      --         
core_sleep_o   out     0.0050   0.0000   --      --      --         
crash_dump_o[0]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[1]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[2]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[3]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[4]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[5]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[6]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[7]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[8]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[9]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[10]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[11]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[12]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[13]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[14]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[15]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[16]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[17]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[18]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[19]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[20]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[21]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[22]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[23]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[24]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[25]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[26]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[27]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[28]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[29]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[30]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[31]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[32]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[33]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[34]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[35]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[36]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[37]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[38]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[39]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[40]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[41]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[42]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[43]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[44]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[45]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[46]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[47]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[48]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[49]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[50]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[51]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[52]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[53]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[54]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[55]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[56]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[57]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[58]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[59]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[60]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[61]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[62]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[63]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[64]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[65]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[66]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[67]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[68]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[69]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[70]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[71]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[72]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[73]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[74]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[75]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[76]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[77]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[78]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[79]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[80]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[81]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[82]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[83]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[84]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[85]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[86]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[87]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[88]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[89]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[90]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[91]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[92]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[93]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[94]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[95]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[96]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[97]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[98]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[99]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[100]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[101]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[102]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[103]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[104]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[105]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[106]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[107]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[108]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[109]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[110]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[111]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[112]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[113]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[114]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[115]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[116]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[117]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[118]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[119]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[120]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[121]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[122]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[123]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[124]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[125]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[126]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[127]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[128]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[129]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[130]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[131]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[132]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[133]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[134]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[135]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[136]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[137]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[138]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[139]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[140]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[141]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[142]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[143]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[144]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[145]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[146]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[147]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[148]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[149]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[150]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[151]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[152]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[153]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[154]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[155]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[156]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[157]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[158]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[159]
               out     0.0050   0.0000   --      --      --         
d_data_r[0]    out     0.0050   0.0000   --      --      --         
d_data_r[1]    out     0.0050   0.0000   --      --      --         
d_data_r[2]    out     0.0050   0.0000   --      --      --         
d_data_r[3]    out     0.0050   0.0000   --      --      --         
d_data_r[4]    out     0.0050   0.0000   --      --      --         
d_data_r[5]    out     0.0050   0.0000   --      --      --         
d_data_r[6]    out     0.0050   0.0000   --      --      --         
d_data_r[7]    out     0.0050   0.0000   --      --      --         
d_data_r[8]    out     0.0050   0.0000   --      --      --         
d_data_r[9]    out     0.0050   0.0000   --      --      --         
d_data_r[10]   out     0.0050   0.0000   --      --      --         
d_data_r[11]   out     0.0050   0.0000   --      --      --         
d_data_r[12]   out     0.0050   0.0000   --      --      --         
d_data_r[13]   out     0.0050   0.0000   --      --      --         
d_data_r[14]   out     0.0050   0.0000   --      --      --         
d_data_r[15]   out     0.0050   0.0000   --      --      --         
d_data_r[16]   out     0.0050   0.0000   --      --      --         
d_data_r[17]   out     0.0050   0.0000   --      --      --         
d_data_r[18]   out     0.0050   0.0000   --      --      --         
d_data_r[19]   out     0.0050   0.0000   --      --      --         
d_data_r[20]   out     0.0050   0.0000   --      --      --         
d_data_r[21]   out     0.0050   0.0000   --      --      --         
d_data_r[22]   out     0.0050   0.0000   --      --      --         
d_data_r[23]   out     0.0050   0.0000   --      --      --         
d_data_r[24]   out     0.0050   0.0000   --      --      --         
d_data_r[25]   out     0.0050   0.0000   --      --      --         
d_data_r[26]   out     0.0050   0.0000   --      --      --         
d_data_r[27]   out     0.0050   0.0000   --      --      --         
d_data_r[28]   out     0.0050   0.0000   --      --      --         
d_data_r[29]   out     0.0050   0.0000   --      --      --         
d_data_r[30]   out     0.0050   0.0000   --      --      --         
d_data_r[31]   out     0.0050   0.0000   --      --      --         
data_addr_o[0] out     0.0050   0.0000   --      --      --         
data_addr_o[1] out     0.0050   0.0000   --      --      --         
data_addr_o[2] out     0.0050   0.0000   --      --      --         
data_addr_o[3] out     0.0050   0.0000   --      --      --         
data_addr_o[4] out     0.0050   0.0000   --      --      --         
data_addr_o[5] out     0.0050   0.0000   --      --      --         
data_addr_o[6] out     0.0050   0.0000   --      --      --         
data_addr_o[7] out     0.0050   0.0000   --      --      --         
data_addr_o[8] out     0.0050   0.0000   --      --      --         
data_addr_o[9] out     0.0050   0.0000   --      --      --         
data_addr_o[10]
               out     0.0050   0.0000   --      --      --         
data_addr_o[11]
               out     0.0050   0.0000   --      --      --         
data_addr_o[12]
               out     0.0050   0.0000   --      --      --         
data_addr_o[13]
               out     0.0050   0.0000   --      --      --         
data_addr_o[14]
               out     0.0050   0.0000   --      --      --         
data_addr_o[15]
               out     0.0050   0.0000   --      --      --         
data_addr_o[16]
               out     0.0050   0.0000   --      --      --         
data_addr_o[17]
               out     0.0050   0.0000   --      --      --         
data_addr_o[18]
               out     0.0050   0.0000   --      --      --         
data_addr_o[19]
               out     0.0050   0.0000   --      --      --         
data_addr_o[20]
               out     0.0050   0.0000   --      --      --         
data_addr_o[21]
               out     0.0050   0.0000   --      --      --         
data_addr_o[22]
               out     0.0050   0.0000   --      --      --         
data_addr_o[23]
               out     0.0050   0.0000   --      --      --         
data_addr_o[24]
               out     0.0050   0.0000   --      --      --         
data_addr_o[25]
               out     0.0050   0.0000   --      --      --         
data_addr_o[26]
               out     0.0050   0.0000   --      --      --         
data_addr_o[27]
               out     0.0050   0.0000   --      --      --         
data_addr_o[28]
               out     0.0050   0.0000   --      --      --         
data_addr_o[29]
               out     0.0050   0.0000   --      --      --         
data_addr_o[30]
               out     0.0050   0.0000   --      --      --         
data_addr_o[31]
               out     0.0050   0.0000   --      --      --         
data_be_o[0]   out     0.0050   0.0000   --      --      --         
data_be_o[1]   out     0.0050   0.0000   --      --      --         
data_be_o[2]   out     0.0050   0.0000   --      --      --         
data_be_o[3]   out     0.0050   0.0000   --      --      --         
data_req_o     out     0.0050   0.0000   --      --      --         
data_wdata_intg_o[0]
               out     0.0050   0.0000   --      --      --         
data_wdata_intg_o[1]
               out     0.0050   0.0000   --      --      --         
data_wdata_intg_o[2]
               out     0.0050   0.0000   --      --      --         
data_wdata_intg_o[3]
               out     0.0050   0.0000   --      --      --         
data_wdata_intg_o[4]
               out     0.0050   0.0000   --      --      --         
data_wdata_intg_o[5]
               out     0.0050   0.0000   --      --      --         
data_wdata_intg_o[6]
               out     0.0050   0.0000   --      --      --         
data_we_o      out     0.0050   0.0000   --      --      --         
double_fault_seen_o
               out     0.0050   0.0000   --      --      --         
instr_addr_o[0]
               out     0.0050   0.0000   --      --      --         
instr_addr_o[1]
               out     0.0050   0.0000   --      --      --         
instr_addr_o[2]
               out     0.0050   0.0000   --      --      --         
instr_addr_o[3]
               out     0.0050   0.0000   --      --      --         
instr_addr_o[4]
               out     0.0050   0.0000   --      --      --         
instr_addr_o[5]
               out     0.0050   0.0000   --      --      --         
instr_addr_o[6]
               out     0.0050   0.0000   --      --      --         
instr_addr_o[7]
               out     0.0050   0.0000   --      --      --         
instr_addr_o[8]
               out     0.0050   0.0000   --      --      --         
instr_addr_o[9]
               out     0.0050   0.0000   --      --      --         
instr_addr_o[10]
               out     0.0050   0.0000   --      --      --         
instr_addr_o[11]
               out     0.0050   0.0000   --      --      --         
instr_addr_o[12]
               out     0.0050   0.0000   --      --      --         
instr_addr_o[13]
               out     0.0050   0.0000   --      --      --         
instr_addr_o[14]
               out     0.0050   0.0000   --      --      --         
instr_addr_o[15]
               out     0.0050   0.0000   --      --      --         
instr_addr_o[16]
               out     0.0050   0.0000   --      --      --         
instr_addr_o[17]
               out     0.0050   0.0000   --      --      --         
instr_addr_o[18]
               out     0.0050   0.0000   --      --      --         
instr_addr_o[19]
               out     0.0050   0.0000   --      --      --         
instr_addr_o[20]
               out     0.0050   0.0000   --      --      --         
instr_addr_o[21]
               out     0.0050   0.0000   --      --      --         
instr_addr_o[22]
               out     0.0050   0.0000   --      --      --         
instr_addr_o[23]
               out     0.0050   0.0000   --      --      --         
instr_addr_o[24]
               out     0.0050   0.0000   --      --      --         
instr_addr_o[25]
               out     0.0050   0.0000   --      --      --         
instr_addr_o[26]
               out     0.0050   0.0000   --      --      --         
instr_addr_o[27]
               out     0.0050   0.0000   --      --      --         
instr_addr_o[28]
               out     0.0050   0.0000   --      --      --         
instr_addr_o[29]
               out     0.0050   0.0000   --      --      --         
instr_addr_o[30]
               out     0.0050   0.0000   --      --      --         
instr_addr_o[31]
               out     0.0050   0.0000   --      --      --         
instr_req_o    out     0.0050   0.0000   --      --      --         
scramble_req_o out     0.0050   0.0000   --      --      --         
test_so        out     0.0000   0.0000   --      --      --         


              External  Max             Min                Min       Min
              Number    Wireload        Wireload           Pin       Wire
Port          Points    Model           Model              Load      Load
--------------------------------------------------------------------------------
boot_addr_i[0]
                   1      --              --              --        -- 
boot_addr_i[1]
                   1      --              --              --        -- 
boot_addr_i[2]
                   1      --              --              --        -- 
boot_addr_i[3]
                   1      --              --              --        -- 
boot_addr_i[4]
                   1      --              --              --        -- 
boot_addr_i[5]
                   1      --              --              --        -- 
boot_addr_i[6]
                   1      --              --              --        -- 
boot_addr_i[7]
                   1      --              --              --        -- 
boot_addr_i[8]
                   1      --              --              --        -- 
boot_addr_i[9]
                   1      --              --              --        -- 
boot_addr_i[10]
                   1      --              --              --        -- 
boot_addr_i[11]
                   1      --              --              --        -- 
boot_addr_i[12]
                   1      --              --              --        -- 
boot_addr_i[13]
                   1      --              --              --        -- 
boot_addr_i[14]
                   1      --              --              --        -- 
boot_addr_i[15]
                   1      --              --              --        -- 
boot_addr_i[16]
                   1      --              --              --        -- 
boot_addr_i[17]
                   1      --              --              --        -- 
boot_addr_i[18]
                   1      --              --              --        -- 
boot_addr_i[19]
                   1      --              --              --        -- 
boot_addr_i[20]
                   1      --              --              --        -- 
boot_addr_i[21]
                   1      --              --              --        -- 
boot_addr_i[22]
                   1      --              --              --        -- 
boot_addr_i[23]
                   1      --              --              --        -- 
boot_addr_i[24]
                   1      --              --              --        -- 
boot_addr_i[25]
                   1      --              --              --        -- 
boot_addr_i[26]
                   1      --              --              --        -- 
boot_addr_i[27]
                   1      --              --              --        -- 
boot_addr_i[28]
                   1      --              --              --        -- 
boot_addr_i[29]
                   1      --              --              --        -- 
boot_addr_i[30]
                   1      --              --              --        -- 
boot_addr_i[31]
                   1      --              --              --        -- 
clk_i              1      --              --              --        -- 
d_addr[0]          1      --              --              --        -- 
d_addr[1]          1      --              --              --        -- 
d_addr[2]          1      --              --              --        -- 
d_addr[3]          1      --              --              --        -- 
d_addr[4]          1      --              --              --        -- 
d_addr[5]          1      --              --              --        -- 
d_addr[6]          1      --              --              --        -- 
d_addr[7]          1      --              --              --        -- 
d_cen              1      --              --              --        -- 
d_wen              1      --              --              --        -- 
data_err_i         1      --              --              --        -- 
data_gnt_i         1      --              --              --        -- 
data_rdata_i[0]
                   1      --              --              --        -- 
data_rdata_i[1]
                   1      --              --              --        -- 
data_rdata_i[2]
                   1      --              --              --        -- 
data_rdata_i[3]
                   1      --              --              --        -- 
data_rdata_i[4]
                   1      --              --              --        -- 
data_rdata_i[5]
                   1      --              --              --        -- 
data_rdata_i[6]
                   1      --              --              --        -- 
data_rdata_i[7]
                   1      --              --              --        -- 
data_rdata_i[8]
                   1      --              --              --        -- 
data_rdata_i[9]
                   1      --              --              --        -- 
data_rdata_i[10]
                   1      --              --              --        -- 
data_rdata_i[11]
                   1      --              --              --        -- 
data_rdata_i[12]
                   1      --              --              --        -- 
data_rdata_i[13]
                   1      --              --              --        -- 
data_rdata_i[14]
                   1      --              --              --        -- 
data_rdata_i[15]
                   1      --              --              --        -- 
data_rdata_i[16]
                   1      --              --              --        -- 
data_rdata_i[17]
                   1      --              --              --        -- 
data_rdata_i[18]
                   1      --              --              --        -- 
data_rdata_i[19]
                   1      --              --              --        -- 
data_rdata_i[20]
                   1      --              --              --        -- 
data_rdata_i[21]
                   1      --              --              --        -- 
data_rdata_i[22]
                   1      --              --              --        -- 
data_rdata_i[23]
                   1      --              --              --        -- 
data_rdata_i[24]
                   1      --              --              --        -- 
data_rdata_i[25]
                   1      --              --              --        -- 
data_rdata_i[26]
                   1      --              --              --        -- 
data_rdata_i[27]
                   1      --              --              --        -- 
data_rdata_i[28]
                   1      --              --              --        -- 
data_rdata_i[29]
                   1      --              --              --        -- 
data_rdata_i[30]
                   1      --              --              --        -- 
data_rdata_i[31]
                   1      --              --              --        -- 
data_rdata_intg_i[0]
                   1      --              --              --        -- 
data_rdata_intg_i[1]
                   1      --              --              --        -- 
data_rdata_intg_i[2]
                   1      --              --              --        -- 
data_rdata_intg_i[3]
                   1      --              --              --        -- 
data_rdata_intg_i[4]
                   1      --              --              --        -- 
data_rdata_intg_i[5]
                   1      --              --              --        -- 
data_rdata_intg_i[6]
                   1      --              --              --        -- 
data_rvalid_i      1      --              --              --        -- 
debug_req_i        1      --              --              --        -- 
fetch_enable_i[0]
                   1      --              --              --        -- 
fetch_enable_i[1]
                   1      --              --              --        -- 
fetch_enable_i[2]
                   1      --              --              --        -- 
fetch_enable_i[3]
                   1      --              --              --        -- 
hart_id_i[0]       1      --              --              --        -- 
hart_id_i[1]       1      --              --              --        -- 
hart_id_i[2]       1      --              --              --        -- 
hart_id_i[3]       1      --              --              --        -- 
hart_id_i[4]       1      --              --              --        -- 
hart_id_i[5]       1      --              --              --        -- 
hart_id_i[6]       1      --              --              --        -- 
hart_id_i[7]       1      --              --              --        -- 
hart_id_i[8]       1      --              --              --        -- 
hart_id_i[9]       1      --              --              --        -- 
hart_id_i[10]      1      --              --              --        -- 
hart_id_i[11]      1      --              --              --        -- 
hart_id_i[12]      1      --              --              --        -- 
hart_id_i[13]      1      --              --              --        -- 
hart_id_i[14]      1      --              --              --        -- 
hart_id_i[15]      1      --              --              --        -- 
hart_id_i[16]      1      --              --              --        -- 
hart_id_i[17]      1      --              --              --        -- 
hart_id_i[18]      1      --              --              --        -- 
hart_id_i[19]      1      --              --              --        -- 
hart_id_i[20]      1      --              --              --        -- 
hart_id_i[21]      1      --              --              --        -- 
hart_id_i[22]      1      --              --              --        -- 
hart_id_i[23]      1      --              --              --        -- 
hart_id_i[24]      1      --              --              --        -- 
hart_id_i[25]      1      --              --              --        -- 
hart_id_i[26]      1      --              --              --        -- 
hart_id_i[27]      1      --              --              --        -- 
hart_id_i[28]      1      --              --              --        -- 
hart_id_i[29]      1      --              --              --        -- 
hart_id_i[30]      1      --              --              --        -- 
hart_id_i[31]      1      --              --              --        -- 
i_addr[0]          1      --              --              --        -- 
i_addr[1]          1      --              --              --        -- 
i_addr[2]          1      --              --              --        -- 
i_addr[3]          1      --              --              --        -- 
i_addr[4]          1      --              --              --        -- 
i_addr[5]          1      --              --              --        -- 
i_addr[6]          1      --              --              --        -- 
i_addr[7]          1      --              --              --        -- 
i_cen              1      --              --              --        -- 
i_data_w[0]        1      --              --              --        -- 
i_data_w[1]        1      --              --              --        -- 
i_data_w[2]        1      --              --              --        -- 
i_data_w[3]        1      --              --              --        -- 
i_data_w[4]        1      --              --              --        -- 
i_data_w[5]        1      --              --              --        -- 
i_data_w[6]        1      --              --              --        -- 
i_data_w[7]        1      --              --              --        -- 
i_data_w[8]        1      --              --              --        -- 
i_data_w[9]        1      --              --              --        -- 
i_data_w[10]       1      --              --              --        -- 
i_data_w[11]       1      --              --              --        -- 
i_data_w[12]       1      --              --              --        -- 
i_data_w[13]       1      --              --              --        -- 
i_data_w[14]       1      --              --              --        -- 
i_data_w[15]       1      --              --              --        -- 
i_data_w[16]       1      --              --              --        -- 
i_data_w[17]       1      --              --              --        -- 
i_data_w[18]       1      --              --              --        -- 
i_data_w[19]       1      --              --              --        -- 
i_data_w[20]       1      --              --              --        -- 
i_data_w[21]       1      --              --              --        -- 
i_data_w[22]       1      --              --              --        -- 
i_data_w[23]       1      --              --              --        -- 
i_data_w[24]       1      --              --              --        -- 
i_data_w[25]       1      --              --              --        -- 
i_data_w[26]       1      --              --              --        -- 
i_data_w[27]       1      --              --              --        -- 
i_data_w[28]       1      --              --              --        -- 
i_data_w[29]       1      --              --              --        -- 
i_data_w[30]       1      --              --              --        -- 
i_data_w[31]       1      --              --              --        -- 
i_wen              1      --              --              --        -- 
instr_err_i        1      --              --              --        -- 
instr_gnt_i        1      --              --              --        -- 
instr_rdata_intg_i[0]
                   1      --              --              --        -- 
instr_rdata_intg_i[1]
                   1      --              --              --        -- 
instr_rdata_intg_i[2]
                   1      --              --              --        -- 
instr_rdata_intg_i[3]
                   1      --              --              --        -- 
instr_rdata_intg_i[4]
                   1      --              --              --        -- 
instr_rdata_intg_i[5]
                   1      --              --              --        -- 
instr_rdata_intg_i[6]
                   1      --              --              --        -- 
instr_rvalid_i
                   1      --              --              --        -- 
irq_external_i
                   1      --              --              --        -- 
irq_fast_i[0]      1      --              --              --        -- 
irq_fast_i[1]      1      --              --              --        -- 
irq_fast_i[2]      1      --              --              --        -- 
irq_fast_i[3]      1      --              --              --        -- 
irq_fast_i[4]      1      --              --              --        -- 
irq_fast_i[5]      1      --              --              --        -- 
irq_fast_i[6]      1      --              --              --        -- 
irq_fast_i[7]      1      --              --              --        -- 
irq_fast_i[8]      1      --              --              --        -- 
irq_fast_i[9]      1      --              --              --        -- 
irq_fast_i[10]
                   1      --              --              --        -- 
irq_fast_i[11]
                   1      --              --              --        -- 
irq_fast_i[12]
                   1      --              --              --        -- 
irq_fast_i[13]
                   1      --              --              --        -- 
irq_fast_i[14]
                   1      --              --              --        -- 
irq_nm_i           1      --              --              --        -- 
irq_software_i
                   1      --              --              --        -- 
irq_timer_i        1      --              --              --        -- 
ram_cfg_i[0]       1      --              --              --        -- 
ram_cfg_i[1]       1      --              --              --        -- 
ram_cfg_i[2]       1      --              --              --        -- 
ram_cfg_i[3]       1      --              --              --        -- 
ram_cfg_i[4]       1      --              --              --        -- 
ram_cfg_i[5]       1      --              --              --        -- 
ram_cfg_i[6]       1      --              --              --        -- 
ram_cfg_i[7]       1      --              --              --        -- 
ram_cfg_i[8]       1      --              --              --        -- 
ram_cfg_i[9]       1      --              --              --        -- 
rst_ni             1      --              --              --        -- 
scan_rst_ni        1      --              --              --        -- 
scramble_key_i[0]
                   1      --              --              --        -- 
scramble_key_i[1]
                   1      --              --              --        -- 
scramble_key_i[2]
                   1      --              --              --        -- 
scramble_key_i[3]
                   1      --              --              --        -- 
scramble_key_i[4]
                   1      --              --              --        -- 
scramble_key_i[5]
                   1      --              --              --        -- 
scramble_key_i[6]
                   1      --              --              --        -- 
scramble_key_i[7]
                   1      --              --              --        -- 
scramble_key_i[8]
                   1      --              --              --        -- 
scramble_key_i[9]
                   1      --              --              --        -- 
scramble_key_i[10]
                   1      --              --              --        -- 
scramble_key_i[11]
                   1      --              --              --        -- 
scramble_key_i[12]
                   1      --              --              --        -- 
scramble_key_i[13]
                   1      --              --              --        -- 
scramble_key_i[14]
                   1      --              --              --        -- 
scramble_key_i[15]
                   1      --              --              --        -- 
scramble_key_i[16]
                   1      --              --              --        -- 
scramble_key_i[17]
                   1      --              --              --        -- 
scramble_key_i[18]
                   1      --              --              --        -- 
scramble_key_i[19]
                   1      --              --              --        -- 
scramble_key_i[20]
                   1      --              --              --        -- 
scramble_key_i[21]
                   1      --              --              --        -- 
scramble_key_i[22]
                   1      --              --              --        -- 
scramble_key_i[23]
                   1      --              --              --        -- 
scramble_key_i[24]
                   1      --              --              --        -- 
scramble_key_i[25]
                   1      --              --              --        -- 
scramble_key_i[26]
                   1      --              --              --        -- 
scramble_key_i[27]
                   1      --              --              --        -- 
scramble_key_i[28]
                   1      --              --              --        -- 
scramble_key_i[29]
                   1      --              --              --        -- 
scramble_key_i[30]
                   1      --              --              --        -- 
scramble_key_i[31]
                   1      --              --              --        -- 
scramble_key_i[32]
                   1      --              --              --        -- 
scramble_key_i[33]
                   1      --              --              --        -- 
scramble_key_i[34]
                   1      --              --              --        -- 
scramble_key_i[35]
                   1      --              --              --        -- 
scramble_key_i[36]
                   1      --              --              --        -- 
scramble_key_i[37]
                   1      --              --              --        -- 
scramble_key_i[38]
                   1      --              --              --        -- 
scramble_key_i[39]
                   1      --              --              --        -- 
scramble_key_i[40]
                   1      --              --              --        -- 
scramble_key_i[41]
                   1      --              --              --        -- 
scramble_key_i[42]
                   1      --              --              --        -- 
scramble_key_i[43]
                   1      --              --              --        -- 
scramble_key_i[44]
                   1      --              --              --        -- 
scramble_key_i[45]
                   1      --              --              --        -- 
scramble_key_i[46]
                   1      --              --              --        -- 
scramble_key_i[47]
                   1      --              --              --        -- 
scramble_key_i[48]
                   1      --              --              --        -- 
scramble_key_i[49]
                   1      --              --              --        -- 
scramble_key_i[50]
                   1      --              --              --        -- 
scramble_key_i[51]
                   1      --              --              --        -- 
scramble_key_i[52]
                   1      --              --              --        -- 
scramble_key_i[53]
                   1      --              --              --        -- 
scramble_key_i[54]
                   1      --              --              --        -- 
scramble_key_i[55]
                   1      --              --              --        -- 
scramble_key_i[56]
                   1      --              --              --        -- 
scramble_key_i[57]
                   1      --              --              --        -- 
scramble_key_i[58]
                   1      --              --              --        -- 
scramble_key_i[59]
                   1      --              --              --        -- 
scramble_key_i[60]
                   1      --              --              --        -- 
scramble_key_i[61]
                   1      --              --              --        -- 
scramble_key_i[62]
                   1      --              --              --        -- 
scramble_key_i[63]
                   1      --              --              --        -- 
scramble_key_i[64]
                   1      --              --              --        -- 
scramble_key_i[65]
                   1      --              --              --        -- 
scramble_key_i[66]
                   1      --              --              --        -- 
scramble_key_i[67]
                   1      --              --              --        -- 
scramble_key_i[68]
                   1      --              --              --        -- 
scramble_key_i[69]
                   1      --              --              --        -- 
scramble_key_i[70]
                   1      --              --              --        -- 
scramble_key_i[71]
                   1      --              --              --        -- 
scramble_key_i[72]
                   1      --              --              --        -- 
scramble_key_i[73]
                   1      --              --              --        -- 
scramble_key_i[74]
                   1      --              --              --        -- 
scramble_key_i[75]
                   1      --              --              --        -- 
scramble_key_i[76]
                   1      --              --              --        -- 
scramble_key_i[77]
                   1      --              --              --        -- 
scramble_key_i[78]
                   1      --              --              --        -- 
scramble_key_i[79]
                   1      --              --              --        -- 
scramble_key_i[80]
                   1      --              --              --        -- 
scramble_key_i[81]
                   1      --              --              --        -- 
scramble_key_i[82]
                   1      --              --              --        -- 
scramble_key_i[83]
                   1      --              --              --        -- 
scramble_key_i[84]
                   1      --              --              --        -- 
scramble_key_i[85]
                   1      --              --              --        -- 
scramble_key_i[86]
                   1      --              --              --        -- 
scramble_key_i[87]
                   1      --              --              --        -- 
scramble_key_i[88]
                   1      --              --              --        -- 
scramble_key_i[89]
                   1      --              --              --        -- 
scramble_key_i[90]
                   1      --              --              --        -- 
scramble_key_i[91]
                   1      --              --              --        -- 
scramble_key_i[92]
                   1      --              --              --        -- 
scramble_key_i[93]
                   1      --              --              --        -- 
scramble_key_i[94]
                   1      --              --              --        -- 
scramble_key_i[95]
                   1      --              --              --        -- 
scramble_key_i[96]
                   1      --              --              --        -- 
scramble_key_i[97]
                   1      --              --              --        -- 
scramble_key_i[98]
                   1      --              --              --        -- 
scramble_key_i[99]
                   1      --              --              --        -- 
scramble_key_i[100]
                   1      --              --              --        -- 
scramble_key_i[101]
                   1      --              --              --        -- 
scramble_key_i[102]
                   1      --              --              --        -- 
scramble_key_i[103]
                   1      --              --              --        -- 
scramble_key_i[104]
                   1      --              --              --        -- 
scramble_key_i[105]
                   1      --              --              --        -- 
scramble_key_i[106]
                   1      --              --              --        -- 
scramble_key_i[107]
                   1      --              --              --        -- 
scramble_key_i[108]
                   1      --              --              --        -- 
scramble_key_i[109]
                   1      --              --              --        -- 
scramble_key_i[110]
                   1      --              --              --        -- 
scramble_key_i[111]
                   1      --              --              --        -- 
scramble_key_i[112]
                   1      --              --              --        -- 
scramble_key_i[113]
                   1      --              --              --        -- 
scramble_key_i[114]
                   1      --              --              --        -- 
scramble_key_i[115]
                   1      --              --              --        -- 
scramble_key_i[116]
                   1      --              --              --        -- 
scramble_key_i[117]
                   1      --              --              --        -- 
scramble_key_i[118]
                   1      --              --              --        -- 
scramble_key_i[119]
                   1      --              --              --        -- 
scramble_key_i[120]
                   1      --              --              --        -- 
scramble_key_i[121]
                   1      --              --              --        -- 
scramble_key_i[122]
                   1      --              --              --        -- 
scramble_key_i[123]
                   1      --              --              --        -- 
scramble_key_i[124]
                   1      --              --              --        -- 
scramble_key_i[125]
                   1      --              --              --        -- 
scramble_key_i[126]
                   1      --              --              --        -- 
scramble_key_i[127]
                   1      --              --              --        -- 
scramble_key_valid_i
                   1      --              --              --        -- 
scramble_nonce_i[0]
                   1      --              --              --        -- 
scramble_nonce_i[1]
                   1      --              --              --        -- 
scramble_nonce_i[2]
                   1      --              --              --        -- 
scramble_nonce_i[3]
                   1      --              --              --        -- 
scramble_nonce_i[4]
                   1      --              --              --        -- 
scramble_nonce_i[5]
                   1      --              --              --        -- 
scramble_nonce_i[6]
                   1      --              --              --        -- 
scramble_nonce_i[7]
                   1      --              --              --        -- 
scramble_nonce_i[8]
                   1      --              --              --        -- 
scramble_nonce_i[9]
                   1      --              --              --        -- 
scramble_nonce_i[10]
                   1      --              --              --        -- 
scramble_nonce_i[11]
                   1      --              --              --        -- 
scramble_nonce_i[12]
                   1      --              --              --        -- 
scramble_nonce_i[13]
                   1      --              --              --        -- 
scramble_nonce_i[14]
                   1      --              --              --        -- 
scramble_nonce_i[15]
                   1      --              --              --        -- 
scramble_nonce_i[16]
                   1      --              --              --        -- 
scramble_nonce_i[17]
                   1      --              --              --        -- 
scramble_nonce_i[18]
                   1      --              --              --        -- 
scramble_nonce_i[19]
                   1      --              --              --        -- 
scramble_nonce_i[20]
                   1      --              --              --        -- 
scramble_nonce_i[21]
                   1      --              --              --        -- 
scramble_nonce_i[22]
                   1      --              --              --        -- 
scramble_nonce_i[23]
                   1      --              --              --        -- 
scramble_nonce_i[24]
                   1      --              --              --        -- 
scramble_nonce_i[25]
                   1      --              --              --        -- 
scramble_nonce_i[26]
                   1      --              --              --        -- 
scramble_nonce_i[27]
                   1      --              --              --        -- 
scramble_nonce_i[28]
                   1      --              --              --        -- 
scramble_nonce_i[29]
                   1      --              --              --        -- 
scramble_nonce_i[30]
                   1      --              --              --        -- 
scramble_nonce_i[31]
                   1      --              --              --        -- 
scramble_nonce_i[32]
                   1      --              --              --        -- 
scramble_nonce_i[33]
                   1      --              --              --        -- 
scramble_nonce_i[34]
                   1      --              --              --        -- 
scramble_nonce_i[35]
                   1      --              --              --        -- 
scramble_nonce_i[36]
                   1      --              --              --        -- 
scramble_nonce_i[37]
                   1      --              --              --        -- 
scramble_nonce_i[38]
                   1      --              --              --        -- 
scramble_nonce_i[39]
                   1      --              --              --        -- 
scramble_nonce_i[40]
                   1      --              --              --        -- 
scramble_nonce_i[41]
                   1      --              --              --        -- 
scramble_nonce_i[42]
                   1      --              --              --        -- 
scramble_nonce_i[43]
                   1      --              --              --        -- 
scramble_nonce_i[44]
                   1      --              --              --        -- 
scramble_nonce_i[45]
                   1      --              --              --        -- 
scramble_nonce_i[46]
                   1      --              --              --        -- 
scramble_nonce_i[47]
                   1      --              --              --        -- 
scramble_nonce_i[48]
                   1      --              --              --        -- 
scramble_nonce_i[49]
                   1      --              --              --        -- 
scramble_nonce_i[50]
                   1      --              --              --        -- 
scramble_nonce_i[51]
                   1      --              --              --        -- 
scramble_nonce_i[52]
                   1      --              --              --        -- 
scramble_nonce_i[53]
                   1      --              --              --        -- 
scramble_nonce_i[54]
                   1      --              --              --        -- 
scramble_nonce_i[55]
                   1      --              --              --        -- 
scramble_nonce_i[56]
                   1      --              --              --        -- 
scramble_nonce_i[57]
                   1      --              --              --        -- 
scramble_nonce_i[58]
                   1      --              --              --        -- 
scramble_nonce_i[59]
                   1      --              --              --        -- 
scramble_nonce_i[60]
                   1      --              --              --        -- 
scramble_nonce_i[61]
                   1      --              --              --        -- 
scramble_nonce_i[62]
                   1      --              --              --        -- 
scramble_nonce_i[63]
                   1      --              --              --        -- 
test_en_i          1      --              --              --        -- 
test_si            1      --              --              --        -- 
alert_major_bus_o
                   1      --              --              --        -- 
alert_major_internal_o
                   1      --              --              --        -- 
alert_minor_o      1      --              --              --        -- 
core_sleep_o       1      --              --              --        -- 
crash_dump_o[0]
                   1      --              --              --        -- 
crash_dump_o[1]
                   1      --              --              --        -- 
crash_dump_o[2]
                   1      --              --              --        -- 
crash_dump_o[3]
                   1      --              --              --        -- 
crash_dump_o[4]
                   1      --              --              --        -- 
crash_dump_o[5]
                   1      --              --              --        -- 
crash_dump_o[6]
                   1      --              --              --        -- 
crash_dump_o[7]
                   1      --              --              --        -- 
crash_dump_o[8]
                   1      --              --              --        -- 
crash_dump_o[9]
                   1      --              --              --        -- 
crash_dump_o[10]
                   1      --              --              --        -- 
crash_dump_o[11]
                   1      --              --              --        -- 
crash_dump_o[12]
                   1      --              --              --        -- 
crash_dump_o[13]
                   1      --              --              --        -- 
crash_dump_o[14]
                   1      --              --              --        -- 
crash_dump_o[15]
                   1      --              --              --        -- 
crash_dump_o[16]
                   1      --              --              --        -- 
crash_dump_o[17]
                   1      --              --              --        -- 
crash_dump_o[18]
                   1      --              --              --        -- 
crash_dump_o[19]
                   1      --              --              --        -- 
crash_dump_o[20]
                   1      --              --              --        -- 
crash_dump_o[21]
                   1      --              --              --        -- 
crash_dump_o[22]
                   1      --              --              --        -- 
crash_dump_o[23]
                   1      --              --              --        -- 
crash_dump_o[24]
                   1      --              --              --        -- 
crash_dump_o[25]
                   1      --              --              --        -- 
crash_dump_o[26]
                   1      --              --              --        -- 
crash_dump_o[27]
                   1      --              --              --        -- 
crash_dump_o[28]
                   1      --              --              --        -- 
crash_dump_o[29]
                   1      --              --              --        -- 
crash_dump_o[30]
                   1      --              --              --        -- 
crash_dump_o[31]
                   1      --              --              --        -- 
crash_dump_o[32]
                   1      --              --              --        -- 
crash_dump_o[33]
                   1      --              --              --        -- 
crash_dump_o[34]
                   1      --              --              --        -- 
crash_dump_o[35]
                   1      --              --              --        -- 
crash_dump_o[36]
                   1      --              --              --        -- 
crash_dump_o[37]
                   1      --              --              --        -- 
crash_dump_o[38]
                   1      --              --              --        -- 
crash_dump_o[39]
                   1      --              --              --        -- 
crash_dump_o[40]
                   1      --              --              --        -- 
crash_dump_o[41]
                   1      --              --              --        -- 
crash_dump_o[42]
                   1      --              --              --        -- 
crash_dump_o[43]
                   1      --              --              --        -- 
crash_dump_o[44]
                   1      --              --              --        -- 
crash_dump_o[45]
                   1      --              --              --        -- 
crash_dump_o[46]
                   1      --              --              --        -- 
crash_dump_o[47]
                   1      --              --              --        -- 
crash_dump_o[48]
                   1      --              --              --        -- 
crash_dump_o[49]
                   1      --              --              --        -- 
crash_dump_o[50]
                   1      --              --              --        -- 
crash_dump_o[51]
                   1      --              --              --        -- 
crash_dump_o[52]
                   1      --              --              --        -- 
crash_dump_o[53]
                   1      --              --              --        -- 
crash_dump_o[54]
                   1      --              --              --        -- 
crash_dump_o[55]
                   1      --              --              --        -- 
crash_dump_o[56]
                   1      --              --              --        -- 
crash_dump_o[57]
                   1      --              --              --        -- 
crash_dump_o[58]
                   1      --              --              --        -- 
crash_dump_o[59]
                   1      --              --              --        -- 
crash_dump_o[60]
                   1      --              --              --        -- 
crash_dump_o[61]
                   1      --              --              --        -- 
crash_dump_o[62]
                   1      --              --              --        -- 
crash_dump_o[63]
                   1      --              --              --        -- 
crash_dump_o[64]
                   1      --              --              --        -- 
crash_dump_o[65]
                   1      --              --              --        -- 
crash_dump_o[66]
                   1      --              --              --        -- 
crash_dump_o[67]
                   1      --              --              --        -- 
crash_dump_o[68]
                   1      --              --              --        -- 
crash_dump_o[69]
                   1      --              --              --        -- 
crash_dump_o[70]
                   1      --              --              --        -- 
crash_dump_o[71]
                   1      --              --              --        -- 
crash_dump_o[72]
                   1      --              --              --        -- 
crash_dump_o[73]
                   1      --              --              --        -- 
crash_dump_o[74]
                   1      --              --              --        -- 
crash_dump_o[75]
                   1      --              --              --        -- 
crash_dump_o[76]
                   1      --              --              --        -- 
crash_dump_o[77]
                   1      --              --              --        -- 
crash_dump_o[78]
                   1      --              --              --        -- 
crash_dump_o[79]
                   1      --              --              --        -- 
crash_dump_o[80]
                   1      --              --              --        -- 
crash_dump_o[81]
                   1      --              --              --        -- 
crash_dump_o[82]
                   1      --              --              --        -- 
crash_dump_o[83]
                   1      --              --              --        -- 
crash_dump_o[84]
                   1      --              --              --        -- 
crash_dump_o[85]
                   1      --              --              --        -- 
crash_dump_o[86]
                   1      --              --              --        -- 
crash_dump_o[87]
                   1      --              --              --        -- 
crash_dump_o[88]
                   1      --              --              --        -- 
crash_dump_o[89]
                   1      --              --              --        -- 
crash_dump_o[90]
                   1      --              --              --        -- 
crash_dump_o[91]
                   1      --              --              --        -- 
crash_dump_o[92]
                   1      --              --              --        -- 
crash_dump_o[93]
                   1      --              --              --        -- 
crash_dump_o[94]
                   1      --              --              --        -- 
crash_dump_o[95]
                   1      --              --              --        -- 
crash_dump_o[96]
                   1      --              --              --        -- 
crash_dump_o[97]
                   1      --              --              --        -- 
crash_dump_o[98]
                   1      --              --              --        -- 
crash_dump_o[99]
                   1      --              --              --        -- 
crash_dump_o[100]
                   1      --              --              --        -- 
crash_dump_o[101]
                   1      --              --              --        -- 
crash_dump_o[102]
                   1      --              --              --        -- 
crash_dump_o[103]
                   1      --              --              --        -- 
crash_dump_o[104]
                   1      --              --              --        -- 
crash_dump_o[105]
                   1      --              --              --        -- 
crash_dump_o[106]
                   1      --              --              --        -- 
crash_dump_o[107]
                   1      --              --              --        -- 
crash_dump_o[108]
                   1      --              --              --        -- 
crash_dump_o[109]
                   1      --              --              --        -- 
crash_dump_o[110]
                   1      --              --              --        -- 
crash_dump_o[111]
                   1      --              --              --        -- 
crash_dump_o[112]
                   1      --              --              --        -- 
crash_dump_o[113]
                   1      --              --              --        -- 
crash_dump_o[114]
                   1      --              --              --        -- 
crash_dump_o[115]
                   1      --              --              --        -- 
crash_dump_o[116]
                   1      --              --              --        -- 
crash_dump_o[117]
                   1      --              --              --        -- 
crash_dump_o[118]
                   1      --              --              --        -- 
crash_dump_o[119]
                   1      --              --              --        -- 
crash_dump_o[120]
                   1      --              --              --        -- 
crash_dump_o[121]
                   1      --              --              --        -- 
crash_dump_o[122]
                   1      --              --              --        -- 
crash_dump_o[123]
                   1      --              --              --        -- 
crash_dump_o[124]
                   1      --              --              --        -- 
crash_dump_o[125]
                   1      --              --              --        -- 
crash_dump_o[126]
                   1      --              --              --        -- 
crash_dump_o[127]
                   1      --              --              --        -- 
crash_dump_o[128]
                   1      --              --              --        -- 
crash_dump_o[129]
                   1      --              --              --        -- 
crash_dump_o[130]
                   1      --              --              --        -- 
crash_dump_o[131]
                   1      --              --              --        -- 
crash_dump_o[132]
                   1      --              --              --        -- 
crash_dump_o[133]
                   1      --              --              --        -- 
crash_dump_o[134]
                   1      --              --              --        -- 
crash_dump_o[135]
                   1      --              --              --        -- 
crash_dump_o[136]
                   1      --              --              --        -- 
crash_dump_o[137]
                   1      --              --              --        -- 
crash_dump_o[138]
                   1      --              --              --        -- 
crash_dump_o[139]
                   1      --              --              --        -- 
crash_dump_o[140]
                   1      --              --              --        -- 
crash_dump_o[141]
                   1      --              --              --        -- 
crash_dump_o[142]
                   1      --              --              --        -- 
crash_dump_o[143]
                   1      --              --              --        -- 
crash_dump_o[144]
                   1      --              --              --        -- 
crash_dump_o[145]
                   1      --              --              --        -- 
crash_dump_o[146]
                   1      --              --              --        -- 
crash_dump_o[147]
                   1      --              --              --        -- 
crash_dump_o[148]
                   1      --              --              --        -- 
crash_dump_o[149]
                   1      --              --              --        -- 
crash_dump_o[150]
                   1      --              --              --        -- 
crash_dump_o[151]
                   1      --              --              --        -- 
crash_dump_o[152]
                   1      --              --              --        -- 
crash_dump_o[153]
                   1      --              --              --        -- 
crash_dump_o[154]
                   1      --              --              --        -- 
crash_dump_o[155]
                   1      --              --              --        -- 
crash_dump_o[156]
                   1      --              --              --        -- 
crash_dump_o[157]
                   1      --              --              --        -- 
crash_dump_o[158]
                   1      --              --              --        -- 
crash_dump_o[159]
                   1      --              --              --        -- 
d_data_r[0]        1      --              --              --        -- 
d_data_r[1]        1      --              --              --        -- 
d_data_r[2]        1      --              --              --        -- 
d_data_r[3]        1      --              --              --        -- 
d_data_r[4]        1      --              --              --        -- 
d_data_r[5]        1      --              --              --        -- 
d_data_r[6]        1      --              --              --        -- 
d_data_r[7]        1      --              --              --        -- 
d_data_r[8]        1      --              --              --        -- 
d_data_r[9]        1      --              --              --        -- 
d_data_r[10]       1      --              --              --        -- 
d_data_r[11]       1      --              --              --        -- 
d_data_r[12]       1      --              --              --        -- 
d_data_r[13]       1      --              --              --        -- 
d_data_r[14]       1      --              --              --        -- 
d_data_r[15]       1      --              --              --        -- 
d_data_r[16]       1      --              --              --        -- 
d_data_r[17]       1      --              --              --        -- 
d_data_r[18]       1      --              --              --        -- 
d_data_r[19]       1      --              --              --        -- 
d_data_r[20]       1      --              --              --        -- 
d_data_r[21]       1      --              --              --        -- 
d_data_r[22]       1      --              --              --        -- 
d_data_r[23]       1      --              --              --        -- 
d_data_r[24]       1      --              --              --        -- 
d_data_r[25]       1      --              --              --        -- 
d_data_r[26]       1      --              --              --        -- 
d_data_r[27]       1      --              --              --        -- 
d_data_r[28]       1      --              --              --        -- 
d_data_r[29]       1      --              --              --        -- 
d_data_r[30]       1      --              --              --        -- 
d_data_r[31]       1      --              --              --        -- 
data_addr_o[0]
                   1      --              --              --        -- 
data_addr_o[1]
                   1      --              --              --        -- 
data_addr_o[2]
                   1      --              --              --        -- 
data_addr_o[3]
                   1      --              --              --        -- 
data_addr_o[4]
                   1      --              --              --        -- 
data_addr_o[5]
                   1      --              --              --        -- 
data_addr_o[6]
                   1      --              --              --        -- 
data_addr_o[7]
                   1      --              --              --        -- 
data_addr_o[8]
                   1      --              --              --        -- 
data_addr_o[9]
                   1      --              --              --        -- 
data_addr_o[10]
                   1      --              --              --        -- 
data_addr_o[11]
                   1      --              --              --        -- 
data_addr_o[12]
                   1      --              --              --        -- 
data_addr_o[13]
                   1      --              --              --        -- 
data_addr_o[14]
                   1      --              --              --        -- 
data_addr_o[15]
                   1      --              --              --        -- 
data_addr_o[16]
                   1      --              --              --        -- 
data_addr_o[17]
                   1      --              --              --        -- 
data_addr_o[18]
                   1      --              --              --        -- 
data_addr_o[19]
                   1      --              --              --        -- 
data_addr_o[20]
                   1      --              --              --        -- 
data_addr_o[21]
                   1      --              --              --        -- 
data_addr_o[22]
                   1      --              --              --        -- 
data_addr_o[23]
                   1      --              --              --        -- 
data_addr_o[24]
                   1      --              --              --        -- 
data_addr_o[25]
                   1      --              --              --        -- 
data_addr_o[26]
                   1      --              --              --        -- 
data_addr_o[27]
                   1      --              --              --        -- 
data_addr_o[28]
                   1      --              --              --        -- 
data_addr_o[29]
                   1      --              --              --        -- 
data_addr_o[30]
                   1      --              --              --        -- 
data_addr_o[31]
                   1      --              --              --        -- 
data_be_o[0]       1      --              --              --        -- 
data_be_o[1]       1      --              --              --        -- 
data_be_o[2]       1      --              --              --        -- 
data_be_o[3]       1      --              --              --        -- 
data_req_o         1      --              --              --        -- 
data_wdata_intg_o[0]
                   1      --              --              --        -- 
data_wdata_intg_o[1]
                   1      --              --              --        -- 
data_wdata_intg_o[2]
                   1      --              --              --        -- 
data_wdata_intg_o[3]
                   1      --              --              --        -- 
data_wdata_intg_o[4]
                   1      --              --              --        -- 
data_wdata_intg_o[5]
                   1      --              --              --        -- 
data_wdata_intg_o[6]
                   1      --              --              --        -- 
data_we_o          1      --              --              --        -- 
double_fault_seen_o
                   1      --              --              --        -- 
instr_addr_o[0]
                   1      --              --              --        -- 
instr_addr_o[1]
                   1      --              --              --        -- 
instr_addr_o[2]
                   1      --              --              --        -- 
instr_addr_o[3]
                   1      --              --              --        -- 
instr_addr_o[4]
                   1      --              --              --        -- 
instr_addr_o[5]
                   1      --              --              --        -- 
instr_addr_o[6]
                   1      --              --              --        -- 
instr_addr_o[7]
                   1      --              --              --        -- 
instr_addr_o[8]
                   1      --              --              --        -- 
instr_addr_o[9]
                   1      --              --              --        -- 
instr_addr_o[10]
                   1      --              --              --        -- 
instr_addr_o[11]
                   1      --              --              --        -- 
instr_addr_o[12]
                   1      --              --              --        -- 
instr_addr_o[13]
                   1      --              --              --        -- 
instr_addr_o[14]
                   1      --              --              --        -- 
instr_addr_o[15]
                   1      --              --              --        -- 
instr_addr_o[16]
                   1      --              --              --        -- 
instr_addr_o[17]
                   1      --              --              --        -- 
instr_addr_o[18]
                   1      --              --              --        -- 
instr_addr_o[19]
                   1      --              --              --        -- 
instr_addr_o[20]
                   1      --              --              --        -- 
instr_addr_o[21]
                   1      --              --              --        -- 
instr_addr_o[22]
                   1      --              --              --        -- 
instr_addr_o[23]
                   1      --              --              --        -- 
instr_addr_o[24]
                   1      --              --              --        -- 
instr_addr_o[25]
                   1      --              --              --        -- 
instr_addr_o[26]
                   1      --              --              --        -- 
instr_addr_o[27]
                   1      --              --              --        -- 
instr_addr_o[28]
                   1      --              --              --        -- 
instr_addr_o[29]
                   1      --              --              --        -- 
instr_addr_o[30]
                   1      --              --              --        -- 
instr_addr_o[31]
                   1      --              --              --        -- 
instr_req_o        1      --              --              --        -- 
scramble_req_o
                   1      --              --              --        -- 
test_so            1      --              --              --        -- 

                    Input Delay
                  Min             Max       Related   Max
Input Port    Rise    Fall    Rise    Fall   Clock  Fanout
--------------------------------------------------------------------------------
boot_addr_i[0]
              0.10    0.10    0.10    0.10  clk_i     4.00  
boot_addr_i[1]
              0.10    0.10    0.10    0.10  clk_i     4.00  
boot_addr_i[2]
              0.10    0.10    0.10    0.10  clk_i     4.00  
boot_addr_i[3]
              0.10    0.10    0.10    0.10  clk_i     4.00  
boot_addr_i[4]
              0.10    0.10    0.10    0.10  clk_i     4.00  
boot_addr_i[5]
              0.10    0.10    0.10    0.10  clk_i     4.00  
boot_addr_i[6]
              0.10    0.10    0.10    0.10  clk_i     4.00  
boot_addr_i[7]
              0.10    0.10    0.10    0.10  clk_i     4.00  
boot_addr_i[8]
              0.10    0.10    0.10    0.10  clk_i     4.00  
boot_addr_i[9]
              0.10    0.10    0.10    0.10  clk_i     4.00  
boot_addr_i[10]
              0.10    0.10    0.10    0.10  clk_i     4.00  
boot_addr_i[11]
              0.10    0.10    0.10    0.10  clk_i     4.00  
boot_addr_i[12]
              0.10    0.10    0.10    0.10  clk_i     4.00  
boot_addr_i[13]
              0.10    0.10    0.10    0.10  clk_i     4.00  
boot_addr_i[14]
              0.10    0.10    0.10    0.10  clk_i     4.00  
boot_addr_i[15]
              0.10    0.10    0.10    0.10  clk_i     4.00  
boot_addr_i[16]
              0.10    0.10    0.10    0.10  clk_i     4.00  
boot_addr_i[17]
              0.10    0.10    0.10    0.10  clk_i     4.00  
boot_addr_i[18]
              0.10    0.10    0.10    0.10  clk_i     4.00  
boot_addr_i[19]
              0.10    0.10    0.10    0.10  clk_i     4.00  
boot_addr_i[20]
              0.10    0.10    0.10    0.10  clk_i     4.00  
boot_addr_i[21]
              0.10    0.10    0.10    0.10  clk_i     4.00  
boot_addr_i[22]
              0.10    0.10    0.10    0.10  clk_i     4.00  
boot_addr_i[23]
              0.10    0.10    0.10    0.10  clk_i     4.00  
boot_addr_i[24]
              0.10    0.10    0.10    0.10  clk_i     4.00  
boot_addr_i[25]
              0.10    0.10    0.10    0.10  clk_i     4.00  
boot_addr_i[26]
              0.10    0.10    0.10    0.10  clk_i     4.00  
boot_addr_i[27]
              0.10    0.10    0.10    0.10  clk_i     4.00  
boot_addr_i[28]
              0.10    0.10    0.10    0.10  clk_i     4.00  
boot_addr_i[29]
              0.10    0.10    0.10    0.10  clk_i     4.00  
boot_addr_i[30]
              0.10    0.10    0.10    0.10  clk_i     4.00  
boot_addr_i[31]
              0.10    0.10    0.10    0.10  clk_i     4.00  
clk_i         --      --      --      --      --      4.00
d_addr[0]     0.10    0.10    0.10    0.10  clk_i     4.00  
d_addr[1]     0.10    0.10    0.10    0.10  clk_i     4.00  
d_addr[2]     0.10    0.10    0.10    0.10  clk_i     4.00  
d_addr[3]     0.10    0.10    0.10    0.10  clk_i     4.00  
d_addr[4]     0.10    0.10    0.10    0.10  clk_i     4.00  
d_addr[5]     0.10    0.10    0.10    0.10  clk_i     4.00  
d_addr[6]     0.10    0.10    0.10    0.10  clk_i     4.00  
d_addr[7]     0.10    0.10    0.10    0.10  clk_i     4.00  
d_cen         0.10    0.10    0.10    0.10  clk_i     4.00  
d_wen         0.10    0.10    0.10    0.10  clk_i     4.00  
data_err_i    0.10    0.10    0.10    0.10  clk_i     4.00  
data_gnt_i    0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[0]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[1]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[2]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[3]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[4]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[5]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[6]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[7]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[8]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[9]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[10]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[11]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[12]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[13]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[14]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[15]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[16]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[17]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[18]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[19]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[20]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[21]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[22]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[23]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[24]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[25]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[26]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[27]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[28]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[29]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[30]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[31]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_intg_i[0]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_intg_i[1]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_intg_i[2]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_intg_i[3]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_intg_i[4]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_intg_i[5]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_intg_i[6]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rvalid_i
              0.10    0.10    0.10    0.10  clk_i     4.00  
debug_req_i   0.10    0.10    0.10    0.10  clk_i     4.00  
fetch_enable_i[0]
              0.10    0.10    0.10    0.10  clk_i     4.00  
fetch_enable_i[1]
              0.10    0.10    0.10    0.10  clk_i     4.00  
fetch_enable_i[2]
              0.10    0.10    0.10    0.10  clk_i     4.00  
fetch_enable_i[3]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[0]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[1]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[2]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[3]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[4]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[5]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[6]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[7]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[8]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[9]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[10]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[11]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[12]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[13]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[14]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[15]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[16]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[17]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[18]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[19]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[20]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[21]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[22]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[23]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[24]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[25]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[26]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[27]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[28]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[29]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[30]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[31]
              0.10    0.10    0.10    0.10  clk_i     4.00  
i_addr[0]     0.10    0.10    0.10    0.10  clk_i     4.00  
i_addr[1]     0.10    0.10    0.10    0.10  clk_i     4.00  
i_addr[2]     0.10    0.10    0.10    0.10  clk_i     4.00  
i_addr[3]     0.10    0.10    0.10    0.10  clk_i     4.00  
i_addr[4]     0.10    0.10    0.10    0.10  clk_i     4.00  
i_addr[5]     0.10    0.10    0.10    0.10  clk_i     4.00  
i_addr[6]     0.10    0.10    0.10    0.10  clk_i     4.00  
i_addr[7]     0.10    0.10    0.10    0.10  clk_i     4.00  
i_cen         0.10    0.10    0.10    0.10  clk_i     4.00  
i_data_w[0]   0.10    0.10    0.10    0.10  clk_i     4.00  
i_data_w[1]   0.10    0.10    0.10    0.10  clk_i     4.00  
i_data_w[2]   0.10    0.10    0.10    0.10  clk_i     4.00  
i_data_w[3]   0.10    0.10    0.10    0.10  clk_i     4.00  
i_data_w[4]   0.10    0.10    0.10    0.10  clk_i     4.00  
i_data_w[5]   0.10    0.10    0.10    0.10  clk_i     4.00  
i_data_w[6]   0.10    0.10    0.10    0.10  clk_i     4.00  
i_data_w[7]   0.10    0.10    0.10    0.10  clk_i     4.00  
i_data_w[8]   0.10    0.10    0.10    0.10  clk_i     4.00  
i_data_w[9]   0.10    0.10    0.10    0.10  clk_i     4.00  
i_data_w[10]
              0.10    0.10    0.10    0.10  clk_i     4.00  
i_data_w[11]
              0.10    0.10    0.10    0.10  clk_i     4.00  
i_data_w[12]
              0.10    0.10    0.10    0.10  clk_i     4.00  
i_data_w[13]
              0.10    0.10    0.10    0.10  clk_i     4.00  
i_data_w[14]
              0.10    0.10    0.10    0.10  clk_i     4.00  
i_data_w[15]
              0.10    0.10    0.10    0.10  clk_i     4.00  
i_data_w[16]
              0.10    0.10    0.10    0.10  clk_i     4.00  
i_data_w[17]
              0.10    0.10    0.10    0.10  clk_i     4.00  
i_data_w[18]
              0.10    0.10    0.10    0.10  clk_i     4.00  
i_data_w[19]
              0.10    0.10    0.10    0.10  clk_i     4.00  
i_data_w[20]
              0.10    0.10    0.10    0.10  clk_i     4.00  
i_data_w[21]
              0.10    0.10    0.10    0.10  clk_i     4.00  
i_data_w[22]
              0.10    0.10    0.10    0.10  clk_i     4.00  
i_data_w[23]
              0.10    0.10    0.10    0.10  clk_i     4.00  
i_data_w[24]
              0.10    0.10    0.10    0.10  clk_i     4.00  
i_data_w[25]
              0.10    0.10    0.10    0.10  clk_i     4.00  
i_data_w[26]
              0.10    0.10    0.10    0.10  clk_i     4.00  
i_data_w[27]
              0.10    0.10    0.10    0.10  clk_i     4.00  
i_data_w[28]
              0.10    0.10    0.10    0.10  clk_i     4.00  
i_data_w[29]
              0.10    0.10    0.10    0.10  clk_i     4.00  
i_data_w[30]
              0.10    0.10    0.10    0.10  clk_i     4.00  
i_data_w[31]
              0.10    0.10    0.10    0.10  clk_i     4.00  
i_wen         0.10    0.10    0.10    0.10  clk_i     4.00  
instr_err_i   0.10    0.10    0.10    0.10  clk_i     4.00  
instr_gnt_i   0.10    0.10    0.10    0.10  clk_i     4.00  
instr_rdata_intg_i[0]
              0.10    0.10    0.10    0.10  clk_i     4.00  
instr_rdata_intg_i[1]
              0.10    0.10    0.10    0.10  clk_i     4.00  
instr_rdata_intg_i[2]
              0.10    0.10    0.10    0.10  clk_i     4.00  
instr_rdata_intg_i[3]
              0.10    0.10    0.10    0.10  clk_i     4.00  
instr_rdata_intg_i[4]
              0.10    0.10    0.10    0.10  clk_i     4.00  
instr_rdata_intg_i[5]
              0.10    0.10    0.10    0.10  clk_i     4.00  
instr_rdata_intg_i[6]
              0.10    0.10    0.10    0.10  clk_i     4.00  
instr_rvalid_i
              0.10    0.10    0.10    0.10  clk_i     4.00  
irq_external_i
              0.10    0.10    0.10    0.10  clk_i     4.00  
irq_fast_i[0]
              0.10    0.10    0.10    0.10  clk_i     4.00  
irq_fast_i[1]
              0.10    0.10    0.10    0.10  clk_i     4.00  
irq_fast_i[2]
              0.10    0.10    0.10    0.10  clk_i     4.00  
irq_fast_i[3]
              0.10    0.10    0.10    0.10  clk_i     4.00  
irq_fast_i[4]
              0.10    0.10    0.10    0.10  clk_i     4.00  
irq_fast_i[5]
              0.10    0.10    0.10    0.10  clk_i     4.00  
irq_fast_i[6]
              0.10    0.10    0.10    0.10  clk_i     4.00  
irq_fast_i[7]
              0.10    0.10    0.10    0.10  clk_i     4.00  
irq_fast_i[8]
              0.10    0.10    0.10    0.10  clk_i     4.00  
irq_fast_i[9]
              0.10    0.10    0.10    0.10  clk_i     4.00  
irq_fast_i[10]
              0.10    0.10    0.10    0.10  clk_i     4.00  
irq_fast_i[11]
              0.10    0.10    0.10    0.10  clk_i     4.00  
irq_fast_i[12]
              0.10    0.10    0.10    0.10  clk_i     4.00  
irq_fast_i[13]
              0.10    0.10    0.10    0.10  clk_i     4.00  
irq_fast_i[14]
              0.10    0.10    0.10    0.10  clk_i     4.00  
irq_nm_i      0.10    0.10    0.10    0.10  clk_i     4.00  
irq_software_i
              0.10    0.10    0.10    0.10  clk_i     4.00  
irq_timer_i   0.10    0.10    0.10    0.10  clk_i     4.00  
ram_cfg_i[0]
              0.10    0.10    0.10    0.10  clk_i     4.00  
ram_cfg_i[1]
              0.10    0.10    0.10    0.10  clk_i     4.00  
ram_cfg_i[2]
              0.10    0.10    0.10    0.10  clk_i     4.00  
ram_cfg_i[3]
              0.10    0.10    0.10    0.10  clk_i     4.00  
ram_cfg_i[4]
              0.10    0.10    0.10    0.10  clk_i     4.00  
ram_cfg_i[5]
              0.10    0.10    0.10    0.10  clk_i     4.00  
ram_cfg_i[6]
              0.10    0.10    0.10    0.10  clk_i     4.00  
ram_cfg_i[7]
              0.10    0.10    0.10    0.10  clk_i     4.00  
ram_cfg_i[8]
              0.10    0.10    0.10    0.10  clk_i     4.00  
ram_cfg_i[9]
              0.10    0.10    0.10    0.10  clk_i     4.00  
rst_ni        0.10    0.10    0.10    0.10  clk_i     4.00  
scan_rst_ni   0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[0]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[1]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[2]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[3]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[4]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[5]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[6]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[7]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[8]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[9]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[10]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[11]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[12]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[13]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[14]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[15]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[16]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[17]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[18]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[19]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[20]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[21]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[22]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[23]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[24]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[25]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[26]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[27]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[28]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[29]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[30]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[31]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[32]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[33]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[34]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[35]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[36]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[37]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[38]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[39]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[40]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[41]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[42]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[43]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[44]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[45]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[46]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[47]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[48]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[49]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[50]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[51]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[52]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[53]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[54]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[55]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[56]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[57]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[58]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[59]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[60]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[61]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[62]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[63]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[64]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[65]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[66]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[67]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[68]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[69]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[70]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[71]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[72]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[73]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[74]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[75]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[76]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[77]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[78]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[79]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[80]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[81]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[82]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[83]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[84]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[85]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[86]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[87]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[88]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[89]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[90]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[91]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[92]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[93]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[94]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[95]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[96]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[97]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[98]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[99]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[100]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[101]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[102]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[103]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[104]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[105]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[106]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[107]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[108]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[109]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[110]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[111]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[112]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[113]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[114]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[115]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[116]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[117]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[118]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[119]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[120]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[121]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[122]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[123]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[124]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[125]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[126]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[127]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_valid_i
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[0]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[1]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[2]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[3]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[4]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[5]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[6]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[7]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[8]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[9]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[10]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[11]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[12]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[13]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[14]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[15]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[16]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[17]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[18]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[19]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[20]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[21]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[22]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[23]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[24]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[25]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[26]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[27]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[28]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[29]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[30]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[31]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[32]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[33]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[34]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[35]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[36]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[37]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[38]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[39]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[40]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[41]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[42]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[43]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[44]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[45]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[46]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[47]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[48]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[49]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[50]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[51]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[52]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[53]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[54]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[55]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[56]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[57]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[58]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[59]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[60]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[61]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[62]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[63]
              0.10    0.10    0.10    0.10  clk_i     4.00  
test_en_i     0.10    0.10    0.10    0.10  clk_i     4.00  
test_si       --      --      --      --      --      -- 


                    Driving Cell
Input Port   Rise(min/max)      Fall(min/max)      Mult(min/max)  Attrs(min/max)
--------------------------------------------------------------------------------
boot_addr_i[0]
             INVX1TS            INVX1TS              -- /  --     
boot_addr_i[1]
             INVX1TS            INVX1TS              -- /  --     
boot_addr_i[2]
             INVX1TS            INVX1TS              -- /  --     
boot_addr_i[3]
             INVX1TS            INVX1TS              -- /  --     
boot_addr_i[4]
             INVX1TS            INVX1TS              -- /  --     
boot_addr_i[5]
             INVX1TS            INVX1TS              -- /  --     
boot_addr_i[6]
             INVX1TS            INVX1TS              -- /  --     
boot_addr_i[7]
             INVX1TS            INVX1TS              -- /  --     
boot_addr_i[8]
             INVX1TS            INVX1TS              -- /  --     
boot_addr_i[9]
             INVX1TS            INVX1TS              -- /  --     
boot_addr_i[10]
             INVX1TS            INVX1TS              -- /  --     
boot_addr_i[11]
             INVX1TS            INVX1TS              -- /  --     
boot_addr_i[12]
             INVX1TS            INVX1TS              -- /  --     
boot_addr_i[13]
             INVX1TS            INVX1TS              -- /  --     
boot_addr_i[14]
             INVX1TS            INVX1TS              -- /  --     
boot_addr_i[15]
             INVX1TS            INVX1TS              -- /  --     
boot_addr_i[16]
             INVX1TS            INVX1TS              -- /  --     
boot_addr_i[17]
             INVX1TS            INVX1TS              -- /  --     
boot_addr_i[18]
             INVX1TS            INVX1TS              -- /  --     
boot_addr_i[19]
             INVX1TS            INVX1TS              -- /  --     
boot_addr_i[20]
             INVX1TS            INVX1TS              -- /  --     
boot_addr_i[21]
             INVX1TS            INVX1TS              -- /  --     
boot_addr_i[22]
             INVX1TS            INVX1TS              -- /  --     
boot_addr_i[23]
             INVX1TS            INVX1TS              -- /  --     
boot_addr_i[24]
             INVX1TS            INVX1TS              -- /  --     
boot_addr_i[25]
             INVX1TS            INVX1TS              -- /  --     
boot_addr_i[26]
             INVX1TS            INVX1TS              -- /  --     
boot_addr_i[27]
             INVX1TS            INVX1TS              -- /  --     
boot_addr_i[28]
             INVX1TS            INVX1TS              -- /  --     
boot_addr_i[29]
             INVX1TS            INVX1TS              -- /  --     
boot_addr_i[30]
             INVX1TS            INVX1TS              -- /  --     
boot_addr_i[31]
             INVX1TS            INVX1TS              -- /  --     
clk_i        INVX1TS            INVX1TS              -- /  --     
d_addr[0]    INVX1TS            INVX1TS              -- /  --     
d_addr[1]    INVX1TS            INVX1TS              -- /  --     
d_addr[2]    INVX1TS            INVX1TS              -- /  --     
d_addr[3]    INVX1TS            INVX1TS              -- /  --     
d_addr[4]    INVX1TS            INVX1TS              -- /  --     
d_addr[5]    INVX1TS            INVX1TS              -- /  --     
d_addr[6]    INVX1TS            INVX1TS              -- /  --     
d_addr[7]    INVX1TS            INVX1TS              -- /  --     
d_cen        INVX1TS            INVX1TS              -- /  --     
d_wen        INVX1TS            INVX1TS              -- /  --     
data_err_i   INVX1TS            INVX1TS              -- /  --     
data_gnt_i   INVX1TS            INVX1TS              -- /  --     
data_rdata_i[0]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_i[1]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_i[2]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_i[3]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_i[4]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_i[5]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_i[6]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_i[7]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_i[8]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_i[9]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_i[10]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_i[11]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_i[12]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_i[13]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_i[14]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_i[15]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_i[16]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_i[17]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_i[18]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_i[19]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_i[20]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_i[21]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_i[22]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_i[23]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_i[24]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_i[25]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_i[26]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_i[27]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_i[28]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_i[29]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_i[30]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_i[31]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_intg_i[0]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_intg_i[1]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_intg_i[2]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_intg_i[3]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_intg_i[4]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_intg_i[5]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_intg_i[6]
             INVX1TS            INVX1TS              -- /  --     
data_rvalid_i
             INVX1TS            INVX1TS              -- /  --     
debug_req_i  INVX1TS            INVX1TS              -- /  --     
fetch_enable_i[0]
             INVX1TS            INVX1TS              -- /  --     
fetch_enable_i[1]
             INVX1TS            INVX1TS              -- /  --     
fetch_enable_i[2]
             INVX1TS            INVX1TS              -- /  --     
fetch_enable_i[3]
             INVX1TS            INVX1TS              -- /  --     
hart_id_i[0] INVX1TS            INVX1TS              -- /  --     
hart_id_i[1] INVX1TS            INVX1TS              -- /  --     
hart_id_i[2] INVX1TS            INVX1TS              -- /  --     
hart_id_i[3] INVX1TS            INVX1TS              -- /  --     
hart_id_i[4] INVX1TS            INVX1TS              -- /  --     
hart_id_i[5] INVX1TS            INVX1TS              -- /  --     
hart_id_i[6] INVX1TS            INVX1TS              -- /  --     
hart_id_i[7] INVX1TS            INVX1TS              -- /  --     
hart_id_i[8] INVX1TS            INVX1TS              -- /  --     
hart_id_i[9] INVX1TS            INVX1TS              -- /  --     
hart_id_i[10]
             INVX1TS            INVX1TS              -- /  --     
hart_id_i[11]
             INVX1TS            INVX1TS              -- /  --     
hart_id_i[12]
             INVX1TS            INVX1TS              -- /  --     
hart_id_i[13]
             INVX1TS            INVX1TS              -- /  --     
hart_id_i[14]
             INVX1TS            INVX1TS              -- /  --     
hart_id_i[15]
             INVX1TS            INVX1TS              -- /  --     
hart_id_i[16]
             INVX1TS            INVX1TS              -- /  --     
hart_id_i[17]
             INVX1TS            INVX1TS              -- /  --     
hart_id_i[18]
             INVX1TS            INVX1TS              -- /  --     
hart_id_i[19]
             INVX1TS            INVX1TS              -- /  --     
hart_id_i[20]
             INVX1TS            INVX1TS              -- /  --     
hart_id_i[21]
             INVX1TS            INVX1TS              -- /  --     
hart_id_i[22]
             INVX1TS            INVX1TS              -- /  --     
hart_id_i[23]
             INVX1TS            INVX1TS              -- /  --     
hart_id_i[24]
             INVX1TS            INVX1TS              -- /  --     
hart_id_i[25]
             INVX1TS            INVX1TS              -- /  --     
hart_id_i[26]
             INVX1TS            INVX1TS              -- /  --     
hart_id_i[27]
             INVX1TS            INVX1TS              -- /  --     
hart_id_i[28]
             INVX1TS            INVX1TS              -- /  --     
hart_id_i[29]
             INVX1TS            INVX1TS              -- /  --     
hart_id_i[30]
             INVX1TS            INVX1TS              -- /  --     
hart_id_i[31]
             INVX1TS            INVX1TS              -- /  --     
i_addr[0]    INVX1TS            INVX1TS              -- /  --     
i_addr[1]    INVX1TS            INVX1TS              -- /  --     
i_addr[2]    INVX1TS            INVX1TS              -- /  --     
i_addr[3]    INVX1TS            INVX1TS              -- /  --     
i_addr[4]    INVX1TS            INVX1TS              -- /  --     
i_addr[5]    INVX1TS            INVX1TS              -- /  --     
i_addr[6]    INVX1TS            INVX1TS              -- /  --     
i_addr[7]    INVX1TS            INVX1TS              -- /  --     
i_cen        INVX1TS            INVX1TS              -- /  --     
i_data_w[0]  INVX1TS            INVX1TS              -- /  --     
i_data_w[1]  INVX1TS            INVX1TS              -- /  --     
i_data_w[2]  INVX1TS            INVX1TS              -- /  --     
i_data_w[3]  INVX1TS            INVX1TS              -- /  --     
i_data_w[4]  INVX1TS            INVX1TS              -- /  --     
i_data_w[5]  INVX1TS            INVX1TS              -- /  --     
i_data_w[6]  INVX1TS            INVX1TS              -- /  --     
i_data_w[7]  INVX1TS            INVX1TS              -- /  --     
i_data_w[8]  INVX1TS            INVX1TS              -- /  --     
i_data_w[9]  INVX1TS            INVX1TS              -- /  --     
i_data_w[10] INVX1TS            INVX1TS              -- /  --     
i_data_w[11] INVX1TS            INVX1TS              -- /  --     
i_data_w[12] INVX1TS            INVX1TS              -- /  --     
i_data_w[13] INVX1TS            INVX1TS              -- /  --     
i_data_w[14] INVX1TS            INVX1TS              -- /  --     
i_data_w[15] INVX1TS            INVX1TS              -- /  --     
i_data_w[16] INVX1TS            INVX1TS              -- /  --     
i_data_w[17] INVX1TS            INVX1TS              -- /  --     
i_data_w[18] INVX1TS            INVX1TS              -- /  --     
i_data_w[19] INVX1TS            INVX1TS              -- /  --     
i_data_w[20] INVX1TS            INVX1TS              -- /  --     
i_data_w[21] INVX1TS            INVX1TS              -- /  --     
i_data_w[22] INVX1TS            INVX1TS              -- /  --     
i_data_w[23] INVX1TS            INVX1TS              -- /  --     
i_data_w[24] INVX1TS            INVX1TS              -- /  --     
i_data_w[25] INVX1TS            INVX1TS              -- /  --     
i_data_w[26] INVX1TS            INVX1TS              -- /  --     
i_data_w[27] INVX1TS            INVX1TS              -- /  --     
i_data_w[28] INVX1TS            INVX1TS              -- /  --     
i_data_w[29] INVX1TS            INVX1TS              -- /  --     
i_data_w[30] INVX1TS            INVX1TS              -- /  --     
i_data_w[31] INVX1TS            INVX1TS              -- /  --     
i_wen        INVX1TS            INVX1TS              -- /  --     
instr_err_i  INVX1TS            INVX1TS              -- /  --     
instr_gnt_i  INVX1TS            INVX1TS              -- /  --     
instr_rdata_intg_i[0]
             INVX1TS            INVX1TS              -- /  --     
instr_rdata_intg_i[1]
             INVX1TS            INVX1TS              -- /  --     
instr_rdata_intg_i[2]
             INVX1TS            INVX1TS              -- /  --     
instr_rdata_intg_i[3]
             INVX1TS            INVX1TS              -- /  --     
instr_rdata_intg_i[4]
             INVX1TS            INVX1TS              -- /  --     
instr_rdata_intg_i[5]
             INVX1TS            INVX1TS              -- /  --     
instr_rdata_intg_i[6]
             INVX1TS            INVX1TS              -- /  --     
instr_rvalid_i
             INVX1TS            INVX1TS              -- /  --     
irq_external_i
             INVX1TS            INVX1TS              -- /  --     
irq_fast_i[0]
             INVX1TS            INVX1TS              -- /  --     
irq_fast_i[1]
             INVX1TS            INVX1TS              -- /  --     
irq_fast_i[2]
             INVX1TS            INVX1TS              -- /  --     
irq_fast_i[3]
             INVX1TS            INVX1TS              -- /  --     
irq_fast_i[4]
             INVX1TS            INVX1TS              -- /  --     
irq_fast_i[5]
             INVX1TS            INVX1TS              -- /  --     
irq_fast_i[6]
             INVX1TS            INVX1TS              -- /  --     
irq_fast_i[7]
             INVX1TS            INVX1TS              -- /  --     
irq_fast_i[8]
             INVX1TS            INVX1TS              -- /  --     
irq_fast_i[9]
             INVX1TS            INVX1TS              -- /  --     
irq_fast_i[10]
             INVX1TS            INVX1TS              -- /  --     
irq_fast_i[11]
             INVX1TS            INVX1TS              -- /  --     
irq_fast_i[12]
             INVX1TS            INVX1TS              -- /  --     
irq_fast_i[13]
             INVX1TS            INVX1TS              -- /  --     
irq_fast_i[14]
             INVX1TS            INVX1TS              -- /  --     
irq_nm_i     INVX1TS            INVX1TS              -- /  --     
irq_software_i
             INVX1TS            INVX1TS              -- /  --     
irq_timer_i  INVX1TS            INVX1TS              -- /  --     
ram_cfg_i[0] INVX1TS            INVX1TS              -- /  --     
ram_cfg_i[1] INVX1TS            INVX1TS              -- /  --     
ram_cfg_i[2] INVX1TS            INVX1TS              -- /  --     
ram_cfg_i[3] INVX1TS            INVX1TS              -- /  --     
ram_cfg_i[4] INVX1TS            INVX1TS              -- /  --     
ram_cfg_i[5] INVX1TS            INVX1TS              -- /  --     
ram_cfg_i[6] INVX1TS            INVX1TS              -- /  --     
ram_cfg_i[7] INVX1TS            INVX1TS              -- /  --     
ram_cfg_i[8] INVX1TS            INVX1TS              -- /  --     
ram_cfg_i[9] INVX1TS            INVX1TS              -- /  --     
rst_ni       INVX1TS            INVX1TS              -- /  --     
scan_rst_ni  INVX1TS            INVX1TS              -- /  --     
scramble_key_i[0]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[1]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[2]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[3]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[4]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[5]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[6]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[7]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[8]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[9]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[10]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[11]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[12]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[13]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[14]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[15]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[16]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[17]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[18]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[19]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[20]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[21]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[22]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[23]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[24]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[25]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[26]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[27]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[28]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[29]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[30]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[31]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[32]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[33]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[34]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[35]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[36]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[37]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[38]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[39]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[40]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[41]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[42]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[43]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[44]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[45]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[46]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[47]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[48]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[49]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[50]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[51]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[52]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[53]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[54]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[55]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[56]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[57]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[58]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[59]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[60]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[61]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[62]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[63]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[64]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[65]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[66]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[67]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[68]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[69]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[70]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[71]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[72]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[73]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[74]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[75]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[76]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[77]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[78]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[79]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[80]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[81]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[82]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[83]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[84]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[85]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[86]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[87]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[88]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[89]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[90]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[91]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[92]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[93]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[94]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[95]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[96]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[97]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[98]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[99]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[100]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[101]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[102]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[103]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[104]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[105]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[106]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[107]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[108]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[109]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[110]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[111]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[112]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[113]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[114]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[115]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[116]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[117]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[118]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[119]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[120]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[121]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[122]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[123]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[124]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[125]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[126]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[127]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_valid_i
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[0]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[1]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[2]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[3]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[4]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[5]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[6]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[7]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[8]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[9]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[10]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[11]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[12]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[13]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[14]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[15]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[16]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[17]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[18]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[19]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[20]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[21]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[22]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[23]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[24]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[25]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[26]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[27]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[28]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[29]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[30]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[31]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[32]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[33]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[34]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[35]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[36]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[37]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[38]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[39]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[40]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[41]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[42]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[43]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[44]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[45]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[46]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[47]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[48]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[49]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[50]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[51]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[52]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[53]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[54]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[55]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[56]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[57]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[58]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[59]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[60]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[61]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[62]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[63]
             INVX1TS            INVX1TS              -- /  --     
test_en_i    INVX1TS            INVX1TS              -- /  --     


               Max Drive      Min Drive      Resistance    Min    Min       Cell
Input Port    Rise    Fall   Rise    Fall   Max     Min    Cap    Fanout    Deg
--------------------------------------------------------------------------------
boot_addr_i[0]
              --      --     --      --     --      --     --     --        -- 
boot_addr_i[1]
              --      --     --      --     --      --     --     --        -- 
boot_addr_i[2]
              --      --     --      --     --      --     --     --        -- 
boot_addr_i[3]
              --      --     --      --     --      --     --     --        -- 
boot_addr_i[4]
              --      --     --      --     --      --     --     --        -- 
boot_addr_i[5]
              --      --     --      --     --      --     --     --        -- 
boot_addr_i[6]
              --      --     --      --     --      --     --     --        -- 
boot_addr_i[7]
              --      --     --      --     --      --     --     --        -- 
boot_addr_i[8]
              --      --     --      --     --      --     --     --        -- 
boot_addr_i[9]
              --      --     --      --     --      --     --     --        -- 
boot_addr_i[10]
              --      --     --      --     --      --     --     --        -- 
boot_addr_i[11]
              --      --     --      --     --      --     --     --        -- 
boot_addr_i[12]
              --      --     --      --     --      --     --     --        -- 
boot_addr_i[13]
              --      --     --      --     --      --     --     --        -- 
boot_addr_i[14]
              --      --     --      --     --      --     --     --        -- 
boot_addr_i[15]
              --      --     --      --     --      --     --     --        -- 
boot_addr_i[16]
              --      --     --      --     --      --     --     --        -- 
boot_addr_i[17]
              --      --     --      --     --      --     --     --        -- 
boot_addr_i[18]
              --      --     --      --     --      --     --     --        -- 
boot_addr_i[19]
              --      --     --      --     --      --     --     --        -- 
boot_addr_i[20]
              --      --     --      --     --      --     --     --        -- 
boot_addr_i[21]
              --      --     --      --     --      --     --     --        -- 
boot_addr_i[22]
              --      --     --      --     --      --     --     --        -- 
boot_addr_i[23]
              --      --     --      --     --      --     --     --        -- 
boot_addr_i[24]
              --      --     --      --     --      --     --     --        -- 
boot_addr_i[25]
              --      --     --      --     --      --     --     --        -- 
boot_addr_i[26]
              --      --     --      --     --      --     --     --        -- 
boot_addr_i[27]
              --      --     --      --     --      --     --     --        -- 
boot_addr_i[28]
              --      --     --      --     --      --     --     --        -- 
boot_addr_i[29]
              --      --     --      --     --      --     --     --        -- 
boot_addr_i[30]
              --      --     --      --     --      --     --     --        -- 
boot_addr_i[31]
              --      --     --      --     --      --     --     --        -- 
clk_i         --      --     --      --     --      --     --     --        -- 
d_addr[0]     --      --     --      --     --      --     --     --        -- 
d_addr[1]     --      --     --      --     --      --     --     --        -- 
d_addr[2]     --      --     --      --     --      --     --     --        -- 
d_addr[3]     --      --     --      --     --      --     --     --        -- 
d_addr[4]     --      --     --      --     --      --     --     --        -- 
d_addr[5]     --      --     --      --     --      --     --     --        -- 
d_addr[6]     --      --     --      --     --      --     --     --        -- 
d_addr[7]     --      --     --      --     --      --     --     --        -- 
d_cen         --      --     --      --     --      --     --     --        -- 
d_wen         --      --     --      --     --      --     --     --        -- 
data_err_i    --      --     --      --     --      --     --     --        -- 
data_gnt_i    --      --     --      --     --      --     --     --        -- 
data_rdata_i[0]
              --      --     --      --     --      --     --     --        -- 
data_rdata_i[1]
              --      --     --      --     --      --     --     --        -- 
data_rdata_i[2]
              --      --     --      --     --      --     --     --        -- 
data_rdata_i[3]
              --      --     --      --     --      --     --     --        -- 
data_rdata_i[4]
              --      --     --      --     --      --     --     --        -- 
data_rdata_i[5]
              --      --     --      --     --      --     --     --        -- 
data_rdata_i[6]
              --      --     --      --     --      --     --     --        -- 
data_rdata_i[7]
              --      --     --      --     --      --     --     --        -- 
data_rdata_i[8]
              --      --     --      --     --      --     --     --        -- 
data_rdata_i[9]
              --      --     --      --     --      --     --     --        -- 
data_rdata_i[10]
              --      --     --      --     --      --     --     --        -- 
data_rdata_i[11]
              --      --     --      --     --      --     --     --        -- 
data_rdata_i[12]
              --      --     --      --     --      --     --     --        -- 
data_rdata_i[13]
              --      --     --      --     --      --     --     --        -- 
data_rdata_i[14]
              --      --     --      --     --      --     --     --        -- 
data_rdata_i[15]
              --      --     --      --     --      --     --     --        -- 
data_rdata_i[16]
              --      --     --      --     --      --     --     --        -- 
data_rdata_i[17]
              --      --     --      --     --      --     --     --        -- 
data_rdata_i[18]
              --      --     --      --     --      --     --     --        -- 
data_rdata_i[19]
              --      --     --      --     --      --     --     --        -- 
data_rdata_i[20]
              --      --     --      --     --      --     --     --        -- 
data_rdata_i[21]
              --      --     --      --     --      --     --     --        -- 
data_rdata_i[22]
              --      --     --      --     --      --     --     --        -- 
data_rdata_i[23]
              --      --     --      --     --      --     --     --        -- 
data_rdata_i[24]
              --      --     --      --     --      --     --     --        -- 
data_rdata_i[25]
              --      --     --      --     --      --     --     --        -- 
data_rdata_i[26]
              --      --     --      --     --      --     --     --        -- 
data_rdata_i[27]
              --      --     --      --     --      --     --     --        -- 
data_rdata_i[28]
              --      --     --      --     --      --     --     --        -- 
data_rdata_i[29]
              --      --     --      --     --      --     --     --        -- 
data_rdata_i[30]
              --      --     --      --     --      --     --     --        -- 
data_rdata_i[31]
              --      --     --      --     --      --     --     --        -- 
data_rdata_intg_i[0]
              --      --     --      --     --      --     --     --        -- 
data_rdata_intg_i[1]
              --      --     --      --     --      --     --     --        -- 
data_rdata_intg_i[2]
              --      --     --      --     --      --     --     --        -- 
data_rdata_intg_i[3]
              --      --     --      --     --      --     --     --        -- 
data_rdata_intg_i[4]
              --      --     --      --     --      --     --     --        -- 
data_rdata_intg_i[5]
              --      --     --      --     --      --     --     --        -- 
data_rdata_intg_i[6]
              --      --     --      --     --      --     --     --        -- 
data_rvalid_i
              --      --     --      --     --      --     --     --        -- 
debug_req_i   --      --     --      --     --      --     --     --        -- 
fetch_enable_i[0]
              --      --     --      --     --      --     --     --        -- 
fetch_enable_i[1]
              --      --     --      --     --      --     --     --        -- 
fetch_enable_i[2]
              --      --     --      --     --      --     --     --        -- 
fetch_enable_i[3]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[0]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[1]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[2]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[3]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[4]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[5]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[6]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[7]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[8]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[9]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[10]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[11]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[12]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[13]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[14]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[15]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[16]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[17]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[18]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[19]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[20]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[21]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[22]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[23]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[24]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[25]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[26]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[27]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[28]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[29]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[30]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[31]
              --      --     --      --     --      --     --     --        -- 
i_addr[0]     --      --     --      --     --      --     --     --        -- 
i_addr[1]     --      --     --      --     --      --     --     --        -- 
i_addr[2]     --      --     --      --     --      --     --     --        -- 
i_addr[3]     --      --     --      --     --      --     --     --        -- 
i_addr[4]     --      --     --      --     --      --     --     --        -- 
i_addr[5]     --      --     --      --     --      --     --     --        -- 
i_addr[6]     --      --     --      --     --      --     --     --        -- 
i_addr[7]     --      --     --      --     --      --     --     --        -- 
i_cen         --      --     --      --     --      --     --     --        -- 
i_data_w[0]   --      --     --      --     --      --     --     --        -- 
i_data_w[1]   --      --     --      --     --      --     --     --        -- 
i_data_w[2]   --      --     --      --     --      --     --     --        -- 
i_data_w[3]   --      --     --      --     --      --     --     --        -- 
i_data_w[4]   --      --     --      --     --      --     --     --        -- 
i_data_w[5]   --      --     --      --     --      --     --     --        -- 
i_data_w[6]   --      --     --      --     --      --     --     --        -- 
i_data_w[7]   --      --     --      --     --      --     --     --        -- 
i_data_w[8]   --      --     --      --     --      --     --     --        -- 
i_data_w[9]   --      --     --      --     --      --     --     --        -- 
i_data_w[10]
              --      --     --      --     --      --     --     --        -- 
i_data_w[11]
              --      --     --      --     --      --     --     --        -- 
i_data_w[12]
              --      --     --      --     --      --     --     --        -- 
i_data_w[13]
              --      --     --      --     --      --     --     --        -- 
i_data_w[14]
              --      --     --      --     --      --     --     --        -- 
i_data_w[15]
              --      --     --      --     --      --     --     --        -- 
i_data_w[16]
              --      --     --      --     --      --     --     --        -- 
i_data_w[17]
              --      --     --      --     --      --     --     --        -- 
i_data_w[18]
              --      --     --      --     --      --     --     --        -- 
i_data_w[19]
              --      --     --      --     --      --     --     --        -- 
i_data_w[20]
              --      --     --      --     --      --     --     --        -- 
i_data_w[21]
              --      --     --      --     --      --     --     --        -- 
i_data_w[22]
              --      --     --      --     --      --     --     --        -- 
i_data_w[23]
              --      --     --      --     --      --     --     --        -- 
i_data_w[24]
              --      --     --      --     --      --     --     --        -- 
i_data_w[25]
              --      --     --      --     --      --     --     --        -- 
i_data_w[26]
              --      --     --      --     --      --     --     --        -- 
i_data_w[27]
              --      --     --      --     --      --     --     --        -- 
i_data_w[28]
              --      --     --      --     --      --     --     --        -- 
i_data_w[29]
              --      --     --      --     --      --     --     --        -- 
i_data_w[30]
              --      --     --      --     --      --     --     --        -- 
i_data_w[31]
              --      --     --      --     --      --     --     --        -- 
i_wen         --      --     --      --     --      --     --     --        -- 
instr_err_i   --      --     --      --     --      --     --     --        -- 
instr_gnt_i   --      --     --      --     --      --     --     --        -- 
instr_rdata_intg_i[0]
              --      --     --      --     --      --     --     --        -- 
instr_rdata_intg_i[1]
              --      --     --      --     --      --     --     --        -- 
instr_rdata_intg_i[2]
              --      --     --      --     --      --     --     --        -- 
instr_rdata_intg_i[3]
              --      --     --      --     --      --     --     --        -- 
instr_rdata_intg_i[4]
              --      --     --      --     --      --     --     --        -- 
instr_rdata_intg_i[5]
              --      --     --      --     --      --     --     --        -- 
instr_rdata_intg_i[6]
              --      --     --      --     --      --     --     --        -- 
instr_rvalid_i
              --      --     --      --     --      --     --     --        -- 
irq_external_i
              --      --     --      --     --      --     --     --        -- 
irq_fast_i[0]
              --      --     --      --     --      --     --     --        -- 
irq_fast_i[1]
              --      --     --      --     --      --     --     --        -- 
irq_fast_i[2]
              --      --     --      --     --      --     --     --        -- 
irq_fast_i[3]
              --      --     --      --     --      --     --     --        -- 
irq_fast_i[4]
              --      --     --      --     --      --     --     --        -- 
irq_fast_i[5]
              --      --     --      --     --      --     --     --        -- 
irq_fast_i[6]
              --      --     --      --     --      --     --     --        -- 
irq_fast_i[7]
              --      --     --      --     --      --     --     --        -- 
irq_fast_i[8]
              --      --     --      --     --      --     --     --        -- 
irq_fast_i[9]
              --      --     --      --     --      --     --     --        -- 
irq_fast_i[10]
              --      --     --      --     --      --     --     --        -- 
irq_fast_i[11]
              --      --     --      --     --      --     --     --        -- 
irq_fast_i[12]
              --      --     --      --     --      --     --     --        -- 
irq_fast_i[13]
              --      --     --      --     --      --     --     --        -- 
irq_fast_i[14]
              --      --     --      --     --      --     --     --        -- 
irq_nm_i      --      --     --      --     --      --     --     --        -- 
irq_software_i
              --      --     --      --     --      --     --     --        -- 
irq_timer_i   --      --     --      --     --      --     --     --        -- 
ram_cfg_i[0]
              --      --     --      --     --      --     --     --        -- 
ram_cfg_i[1]
              --      --     --      --     --      --     --     --        -- 
ram_cfg_i[2]
              --      --     --      --     --      --     --     --        -- 
ram_cfg_i[3]
              --      --     --      --     --      --     --     --        -- 
ram_cfg_i[4]
              --      --     --      --     --      --     --     --        -- 
ram_cfg_i[5]
              --      --     --      --     --      --     --     --        -- 
ram_cfg_i[6]
              --      --     --      --     --      --     --     --        -- 
ram_cfg_i[7]
              --      --     --      --     --      --     --     --        -- 
ram_cfg_i[8]
              --      --     --      --     --      --     --     --        -- 
ram_cfg_i[9]
              --      --     --      --     --      --     --     --        -- 
rst_ni        --      --     --      --     --      --     --     --        -- 
scan_rst_ni   --      --     --      --     --      --     --     --        -- 
scramble_key_i[0]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[1]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[2]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[3]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[4]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[5]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[6]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[7]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[8]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[9]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[10]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[11]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[12]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[13]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[14]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[15]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[16]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[17]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[18]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[19]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[20]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[21]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[22]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[23]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[24]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[25]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[26]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[27]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[28]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[29]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[30]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[31]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[32]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[33]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[34]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[35]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[36]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[37]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[38]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[39]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[40]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[41]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[42]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[43]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[44]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[45]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[46]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[47]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[48]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[49]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[50]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[51]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[52]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[53]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[54]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[55]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[56]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[57]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[58]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[59]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[60]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[61]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[62]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[63]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[64]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[65]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[66]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[67]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[68]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[69]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[70]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[71]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[72]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[73]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[74]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[75]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[76]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[77]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[78]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[79]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[80]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[81]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[82]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[83]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[84]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[85]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[86]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[87]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[88]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[89]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[90]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[91]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[92]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[93]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[94]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[95]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[96]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[97]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[98]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[99]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[100]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[101]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[102]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[103]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[104]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[105]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[106]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[107]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[108]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[109]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[110]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[111]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[112]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[113]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[114]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[115]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[116]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[117]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[118]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[119]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[120]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[121]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[122]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[123]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[124]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[125]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[126]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[127]
              --      --     --      --     --      --     --     --        -- 
scramble_key_valid_i
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[0]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[1]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[2]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[3]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[4]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[5]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[6]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[7]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[8]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[9]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[10]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[11]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[12]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[13]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[14]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[15]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[16]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[17]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[18]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[19]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[20]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[21]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[22]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[23]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[24]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[25]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[26]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[27]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[28]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[29]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[30]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[31]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[32]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[33]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[34]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[35]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[36]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[37]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[38]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[39]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[40]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[41]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[42]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[43]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[44]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[45]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[46]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[47]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[48]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[49]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[50]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[51]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[52]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[53]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[54]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[55]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[56]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[57]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[58]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[59]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[60]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[61]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[62]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[63]
              --      --     --      --     --      --     --     --        -- 
test_en_i     --      --     --      --     --      --     --     --        -- 
test_si       --      --     --      --     --      --     --     --        -- 


               Max Tran        Min Tran
Input Port    Rise    Fall    Rise    Fall
--------------------------------------------------------------------------------
boot_addr_i[0]
              --      --      --      -- 
boot_addr_i[1]
              --      --      --      -- 
boot_addr_i[2]
              --      --      --      -- 
boot_addr_i[3]
              --      --      --      -- 
boot_addr_i[4]
              --      --      --      -- 
boot_addr_i[5]
              --      --      --      -- 
boot_addr_i[6]
              --      --      --      -- 
boot_addr_i[7]
              --      --      --      -- 
boot_addr_i[8]
              --      --      --      -- 
boot_addr_i[9]
              --      --      --      -- 
boot_addr_i[10]
              --      --      --      -- 
boot_addr_i[11]
              --      --      --      -- 
boot_addr_i[12]
              --      --      --      -- 
boot_addr_i[13]
              --      --      --      -- 
boot_addr_i[14]
              --      --      --      -- 
boot_addr_i[15]
              --      --      --      -- 
boot_addr_i[16]
              --      --      --      -- 
boot_addr_i[17]
              --      --      --      -- 
boot_addr_i[18]
              --      --      --      -- 
boot_addr_i[19]
              --      --      --      -- 
boot_addr_i[20]
              --      --      --      -- 
boot_addr_i[21]
              --      --      --      -- 
boot_addr_i[22]
              --      --      --      -- 
boot_addr_i[23]
              --      --      --      -- 
boot_addr_i[24]
              --      --      --      -- 
boot_addr_i[25]
              --      --      --      -- 
boot_addr_i[26]
              --      --      --      -- 
boot_addr_i[27]
              --      --      --      -- 
boot_addr_i[28]
              --      --      --      -- 
boot_addr_i[29]
              --      --      --      -- 
boot_addr_i[30]
              --      --      --      -- 
boot_addr_i[31]
              --      --      --      -- 
clk_i         --      --      --      -- 
d_addr[0]     --      --      --      -- 
d_addr[1]     --      --      --      -- 
d_addr[2]     --      --      --      -- 
d_addr[3]     --      --      --      -- 
d_addr[4]     --      --      --      -- 
d_addr[5]     --      --      --      -- 
d_addr[6]     --      --      --      -- 
d_addr[7]     --      --      --      -- 
d_cen         --      --      --      -- 
d_wen         --      --      --      -- 
data_err_i    --      --      --      -- 
data_gnt_i    --      --      --      -- 
data_rdata_i[0]
              --      --      --      -- 
data_rdata_i[1]
              --      --      --      -- 
data_rdata_i[2]
              --      --      --      -- 
data_rdata_i[3]
              --      --      --      -- 
data_rdata_i[4]
              --      --      --      -- 
data_rdata_i[5]
              --      --      --      -- 
data_rdata_i[6]
              --      --      --      -- 
data_rdata_i[7]
              --      --      --      -- 
data_rdata_i[8]
              --      --      --      -- 
data_rdata_i[9]
              --      --      --      -- 
data_rdata_i[10]
              --      --      --      -- 
data_rdata_i[11]
              --      --      --      -- 
data_rdata_i[12]
              --      --      --      -- 
data_rdata_i[13]
              --      --      --      -- 
data_rdata_i[14]
              --      --      --      -- 
data_rdata_i[15]
              --      --      --      -- 
data_rdata_i[16]
              --      --      --      -- 
data_rdata_i[17]
              --      --      --      -- 
data_rdata_i[18]
              --      --      --      -- 
data_rdata_i[19]
              --      --      --      -- 
data_rdata_i[20]
              --      --      --      -- 
data_rdata_i[21]
              --      --      --      -- 
data_rdata_i[22]
              --      --      --      -- 
data_rdata_i[23]
              --      --      --      -- 
data_rdata_i[24]
              --      --      --      -- 
data_rdata_i[25]
              --      --      --      -- 
data_rdata_i[26]
              --      --      --      -- 
data_rdata_i[27]
              --      --      --      -- 
data_rdata_i[28]
              --      --      --      -- 
data_rdata_i[29]
              --      --      --      -- 
data_rdata_i[30]
              --      --      --      -- 
data_rdata_i[31]
              --      --      --      -- 
data_rdata_intg_i[0]
              --      --      --      -- 
data_rdata_intg_i[1]
              --      --      --      -- 
data_rdata_intg_i[2]
              --      --      --      -- 
data_rdata_intg_i[3]
              --      --      --      -- 
data_rdata_intg_i[4]
              --      --      --      -- 
data_rdata_intg_i[5]
              --      --      --      -- 
data_rdata_intg_i[6]
              --      --      --      -- 
data_rvalid_i
              --      --      --      -- 
debug_req_i   --      --      --      -- 
fetch_enable_i[0]
              --      --      --      -- 
fetch_enable_i[1]
              --      --      --      -- 
fetch_enable_i[2]
              --      --      --      -- 
fetch_enable_i[3]
              --      --      --      -- 
hart_id_i[0]
              --      --      --      -- 
hart_id_i[1]
              --      --      --      -- 
hart_id_i[2]
              --      --      --      -- 
hart_id_i[3]
              --      --      --      -- 
hart_id_i[4]
              --      --      --      -- 
hart_id_i[5]
              --      --      --      -- 
hart_id_i[6]
              --      --      --      -- 
hart_id_i[7]
              --      --      --      -- 
hart_id_i[8]
              --      --      --      -- 
hart_id_i[9]
              --      --      --      -- 
hart_id_i[10]
              --      --      --      -- 
hart_id_i[11]
              --      --      --      -- 
hart_id_i[12]
              --      --      --      -- 
hart_id_i[13]
              --      --      --      -- 
hart_id_i[14]
              --      --      --      -- 
hart_id_i[15]
              --      --      --      -- 
hart_id_i[16]
              --      --      --      -- 
hart_id_i[17]
              --      --      --      -- 
hart_id_i[18]
              --      --      --      -- 
hart_id_i[19]
              --      --      --      -- 
hart_id_i[20]
              --      --      --      -- 
hart_id_i[21]
              --      --      --      -- 
hart_id_i[22]
              --      --      --      -- 
hart_id_i[23]
              --      --      --      -- 
hart_id_i[24]
              --      --      --      -- 
hart_id_i[25]
              --      --      --      -- 
hart_id_i[26]
              --      --      --      -- 
hart_id_i[27]
              --      --      --      -- 
hart_id_i[28]
              --      --      --      -- 
hart_id_i[29]
              --      --      --      -- 
hart_id_i[30]
              --      --      --      -- 
hart_id_i[31]
              --      --      --      -- 
i_addr[0]     --      --      --      -- 
i_addr[1]     --      --      --      -- 
i_addr[2]     --      --      --      -- 
i_addr[3]     --      --      --      -- 
i_addr[4]     --      --      --      -- 
i_addr[5]     --      --      --      -- 
i_addr[6]     --      --      --      -- 
i_addr[7]     --      --      --      -- 
i_cen         --      --      --      -- 
i_data_w[0]   --      --      --      -- 
i_data_w[1]   --      --      --      -- 
i_data_w[2]   --      --      --      -- 
i_data_w[3]   --      --      --      -- 
i_data_w[4]   --      --      --      -- 
i_data_w[5]   --      --      --      -- 
i_data_w[6]   --      --      --      -- 
i_data_w[7]   --      --      --      -- 
i_data_w[8]   --      --      --      -- 
i_data_w[9]   --      --      --      -- 
i_data_w[10]
              --      --      --      -- 
i_data_w[11]
              --      --      --      -- 
i_data_w[12]
              --      --      --      -- 
i_data_w[13]
              --      --      --      -- 
i_data_w[14]
              --      --      --      -- 
i_data_w[15]
              --      --      --      -- 
i_data_w[16]
              --      --      --      -- 
i_data_w[17]
              --      --      --      -- 
i_data_w[18]
              --      --      --      -- 
i_data_w[19]
              --      --      --      -- 
i_data_w[20]
              --      --      --      -- 
i_data_w[21]
              --      --      --      -- 
i_data_w[22]
              --      --      --      -- 
i_data_w[23]
              --      --      --      -- 
i_data_w[24]
              --      --      --      -- 
i_data_w[25]
              --      --      --      -- 
i_data_w[26]
              --      --      --      -- 
i_data_w[27]
              --      --      --      -- 
i_data_w[28]
              --      --      --      -- 
i_data_w[29]
              --      --      --      -- 
i_data_w[30]
              --      --      --      -- 
i_data_w[31]
              --      --      --      -- 
i_wen         --      --      --      -- 
instr_err_i   --      --      --      -- 
instr_gnt_i   --      --      --      -- 
instr_rdata_intg_i[0]
              --      --      --      -- 
instr_rdata_intg_i[1]
              --      --      --      -- 
instr_rdata_intg_i[2]
              --      --      --      -- 
instr_rdata_intg_i[3]
              --      --      --      -- 
instr_rdata_intg_i[4]
              --      --      --      -- 
instr_rdata_intg_i[5]
              --      --      --      -- 
instr_rdata_intg_i[6]
              --      --      --      -- 
instr_rvalid_i
              --      --      --      -- 
irq_external_i
              --      --      --      -- 
irq_fast_i[0]
              --      --      --      -- 
irq_fast_i[1]
              --      --      --      -- 
irq_fast_i[2]
              --      --      --      -- 
irq_fast_i[3]
              --      --      --      -- 
irq_fast_i[4]
              --      --      --      -- 
irq_fast_i[5]
              --      --      --      -- 
irq_fast_i[6]
              --      --      --      -- 
irq_fast_i[7]
              --      --      --      -- 
irq_fast_i[8]
              --      --      --      -- 
irq_fast_i[9]
              --      --      --      -- 
irq_fast_i[10]
              --      --      --      -- 
irq_fast_i[11]
              --      --      --      -- 
irq_fast_i[12]
              --      --      --      -- 
irq_fast_i[13]
              --      --      --      -- 
irq_fast_i[14]
              --      --      --      -- 
irq_nm_i      --      --      --      -- 
irq_software_i
              --      --      --      -- 
irq_timer_i   --      --      --      -- 
ram_cfg_i[0]
              --      --      --      -- 
ram_cfg_i[1]
              --      --      --      -- 
ram_cfg_i[2]
              --      --      --      -- 
ram_cfg_i[3]
              --      --      --      -- 
ram_cfg_i[4]
              --      --      --      -- 
ram_cfg_i[5]
              --      --      --      -- 
ram_cfg_i[6]
              --      --      --      -- 
ram_cfg_i[7]
              --      --      --      -- 
ram_cfg_i[8]
              --      --      --      -- 
ram_cfg_i[9]
              --      --      --      -- 
rst_ni        --      --      --      -- 
scan_rst_ni   --      --      --      -- 
scramble_key_i[0]
              --      --      --      -- 
scramble_key_i[1]
              --      --      --      -- 
scramble_key_i[2]
              --      --      --      -- 
scramble_key_i[3]
              --      --      --      -- 
scramble_key_i[4]
              --      --      --      -- 
scramble_key_i[5]
              --      --      --      -- 
scramble_key_i[6]
              --      --      --      -- 
scramble_key_i[7]
              --      --      --      -- 
scramble_key_i[8]
              --      --      --      -- 
scramble_key_i[9]
              --      --      --      -- 
scramble_key_i[10]
              --      --      --      -- 
scramble_key_i[11]
              --      --      --      -- 
scramble_key_i[12]
              --      --      --      -- 
scramble_key_i[13]
              --      --      --      -- 
scramble_key_i[14]
              --      --      --      -- 
scramble_key_i[15]
              --      --      --      -- 
scramble_key_i[16]
              --      --      --      -- 
scramble_key_i[17]
              --      --      --      -- 
scramble_key_i[18]
              --      --      --      -- 
scramble_key_i[19]
              --      --      --      -- 
scramble_key_i[20]
              --      --      --      -- 
scramble_key_i[21]
              --      --      --      -- 
scramble_key_i[22]
              --      --      --      -- 
scramble_key_i[23]
              --      --      --      -- 
scramble_key_i[24]
              --      --      --      -- 
scramble_key_i[25]
              --      --      --      -- 
scramble_key_i[26]
              --      --      --      -- 
scramble_key_i[27]
              --      --      --      -- 
scramble_key_i[28]
              --      --      --      -- 
scramble_key_i[29]
              --      --      --      -- 
scramble_key_i[30]
              --      --      --      -- 
scramble_key_i[31]
              --      --      --      -- 
scramble_key_i[32]
              --      --      --      -- 
scramble_key_i[33]
              --      --      --      -- 
scramble_key_i[34]
              --      --      --      -- 
scramble_key_i[35]
              --      --      --      -- 
scramble_key_i[36]
              --      --      --      -- 
scramble_key_i[37]
              --      --      --      -- 
scramble_key_i[38]
              --      --      --      -- 
scramble_key_i[39]
              --      --      --      -- 
scramble_key_i[40]
              --      --      --      -- 
scramble_key_i[41]
              --      --      --      -- 
scramble_key_i[42]
              --      --      --      -- 
scramble_key_i[43]
              --      --      --      -- 
scramble_key_i[44]
              --      --      --      -- 
scramble_key_i[45]
              --      --      --      -- 
scramble_key_i[46]
              --      --      --      -- 
scramble_key_i[47]
              --      --      --      -- 
scramble_key_i[48]
              --      --      --      -- 
scramble_key_i[49]
              --      --      --      -- 
scramble_key_i[50]
              --      --      --      -- 
scramble_key_i[51]
              --      --      --      -- 
scramble_key_i[52]
              --      --      --      -- 
scramble_key_i[53]
              --      --      --      -- 
scramble_key_i[54]
              --      --      --      -- 
scramble_key_i[55]
              --      --      --      -- 
scramble_key_i[56]
              --      --      --      -- 
scramble_key_i[57]
              --      --      --      -- 
scramble_key_i[58]
              --      --      --      -- 
scramble_key_i[59]
              --      --      --      -- 
scramble_key_i[60]
              --      --      --      -- 
scramble_key_i[61]
              --      --      --      -- 
scramble_key_i[62]
              --      --      --      -- 
scramble_key_i[63]
              --      --      --      -- 
scramble_key_i[64]
              --      --      --      -- 
scramble_key_i[65]
              --      --      --      -- 
scramble_key_i[66]
              --      --      --      -- 
scramble_key_i[67]
              --      --      --      -- 
scramble_key_i[68]
              --      --      --      -- 
scramble_key_i[69]
              --      --      --      -- 
scramble_key_i[70]
              --      --      --      -- 
scramble_key_i[71]
              --      --      --      -- 
scramble_key_i[72]
              --      --      --      -- 
scramble_key_i[73]
              --      --      --      -- 
scramble_key_i[74]
              --      --      --      -- 
scramble_key_i[75]
              --      --      --      -- 
scramble_key_i[76]
              --      --      --      -- 
scramble_key_i[77]
              --      --      --      -- 
scramble_key_i[78]
              --      --      --      -- 
scramble_key_i[79]
              --      --      --      -- 
scramble_key_i[80]
              --      --      --      -- 
scramble_key_i[81]
              --      --      --      -- 
scramble_key_i[82]
              --      --      --      -- 
scramble_key_i[83]
              --      --      --      -- 
scramble_key_i[84]
              --      --      --      -- 
scramble_key_i[85]
              --      --      --      -- 
scramble_key_i[86]
              --      --      --      -- 
scramble_key_i[87]
              --      --      --      -- 
scramble_key_i[88]
              --      --      --      -- 
scramble_key_i[89]
              --      --      --      -- 
scramble_key_i[90]
              --      --      --      -- 
scramble_key_i[91]
              --      --      --      -- 
scramble_key_i[92]
              --      --      --      -- 
scramble_key_i[93]
              --      --      --      -- 
scramble_key_i[94]
              --      --      --      -- 
scramble_key_i[95]
              --      --      --      -- 
scramble_key_i[96]
              --      --      --      -- 
scramble_key_i[97]
              --      --      --      -- 
scramble_key_i[98]
              --      --      --      -- 
scramble_key_i[99]
              --      --      --      -- 
scramble_key_i[100]
              --      --      --      -- 
scramble_key_i[101]
              --      --      --      -- 
scramble_key_i[102]
              --      --      --      -- 
scramble_key_i[103]
              --      --      --      -- 
scramble_key_i[104]
              --      --      --      -- 
scramble_key_i[105]
              --      --      --      -- 
scramble_key_i[106]
              --      --      --      -- 
scramble_key_i[107]
              --      --      --      -- 
scramble_key_i[108]
              --      --      --      -- 
scramble_key_i[109]
              --      --      --      -- 
scramble_key_i[110]
              --      --      --      -- 
scramble_key_i[111]
              --      --      --      -- 
scramble_key_i[112]
              --      --      --      -- 
scramble_key_i[113]
              --      --      --      -- 
scramble_key_i[114]
              --      --      --      -- 
scramble_key_i[115]
              --      --      --      -- 
scramble_key_i[116]
              --      --      --      -- 
scramble_key_i[117]
              --      --      --      -- 
scramble_key_i[118]
              --      --      --      -- 
scramble_key_i[119]
              --      --      --      -- 
scramble_key_i[120]
              --      --      --      -- 
scramble_key_i[121]
              --      --      --      -- 
scramble_key_i[122]
              --      --      --      -- 
scramble_key_i[123]
              --      --      --      -- 
scramble_key_i[124]
              --      --      --      -- 
scramble_key_i[125]
              --      --      --      -- 
scramble_key_i[126]
              --      --      --      -- 
scramble_key_i[127]
              --      --      --      -- 
scramble_key_valid_i
              --      --      --      -- 
scramble_nonce_i[0]
              --      --      --      -- 
scramble_nonce_i[1]
              --      --      --      -- 
scramble_nonce_i[2]
              --      --      --      -- 
scramble_nonce_i[3]
              --      --      --      -- 
scramble_nonce_i[4]
              --      --      --      -- 
scramble_nonce_i[5]
              --      --      --      -- 
scramble_nonce_i[6]
              --      --      --      -- 
scramble_nonce_i[7]
              --      --      --      -- 
scramble_nonce_i[8]
              --      --      --      -- 
scramble_nonce_i[9]
              --      --      --      -- 
scramble_nonce_i[10]
              --      --      --      -- 
scramble_nonce_i[11]
              --      --      --      -- 
scramble_nonce_i[12]
              --      --      --      -- 
scramble_nonce_i[13]
              --      --      --      -- 
scramble_nonce_i[14]
              --      --      --      -- 
scramble_nonce_i[15]
              --      --      --      -- 
scramble_nonce_i[16]
              --      --      --      -- 
scramble_nonce_i[17]
              --      --      --      -- 
scramble_nonce_i[18]
              --      --      --      -- 
scramble_nonce_i[19]
              --      --      --      -- 
scramble_nonce_i[20]
              --      --      --      -- 
scramble_nonce_i[21]
              --      --      --      -- 
scramble_nonce_i[22]
              --      --      --      -- 
scramble_nonce_i[23]
              --      --      --      -- 
scramble_nonce_i[24]
              --      --      --      -- 
scramble_nonce_i[25]
              --      --      --      -- 
scramble_nonce_i[26]
              --      --      --      -- 
scramble_nonce_i[27]
              --      --      --      -- 
scramble_nonce_i[28]
              --      --      --      -- 
scramble_nonce_i[29]
              --      --      --      -- 
scramble_nonce_i[30]
              --      --      --      -- 
scramble_nonce_i[31]
              --      --      --      -- 
scramble_nonce_i[32]
              --      --      --      -- 
scramble_nonce_i[33]
              --      --      --      -- 
scramble_nonce_i[34]
              --      --      --      -- 
scramble_nonce_i[35]
              --      --      --      -- 
scramble_nonce_i[36]
              --      --      --      -- 
scramble_nonce_i[37]
              --      --      --      -- 
scramble_nonce_i[38]
              --      --      --      -- 
scramble_nonce_i[39]
              --      --      --      -- 
scramble_nonce_i[40]
              --      --      --      -- 
scramble_nonce_i[41]
              --      --      --      -- 
scramble_nonce_i[42]
              --      --      --      -- 
scramble_nonce_i[43]
              --      --      --      -- 
scramble_nonce_i[44]
              --      --      --      -- 
scramble_nonce_i[45]
              --      --      --      -- 
scramble_nonce_i[46]
              --      --      --      -- 
scramble_nonce_i[47]
              --      --      --      -- 
scramble_nonce_i[48]
              --      --      --      -- 
scramble_nonce_i[49]
              --      --      --      -- 
scramble_nonce_i[50]
              --      --      --      -- 
scramble_nonce_i[51]
              --      --      --      -- 
scramble_nonce_i[52]
              --      --      --      -- 
scramble_nonce_i[53]
              --      --      --      -- 
scramble_nonce_i[54]
              --      --      --      -- 
scramble_nonce_i[55]
              --      --      --      -- 
scramble_nonce_i[56]
              --      --      --      -- 
scramble_nonce_i[57]
              --      --      --      -- 
scramble_nonce_i[58]
              --      --      --      -- 
scramble_nonce_i[59]
              --      --      --      -- 
scramble_nonce_i[60]
              --      --      --      -- 
scramble_nonce_i[61]
              --      --      --      -- 
scramble_nonce_i[62]
              --      --      --      -- 
scramble_nonce_i[63]
              --      --      --      -- 
test_en_i     --      --      --      -- 
test_si       --      --      --      -- 


                    Output Delay
                  Min             Max      Related  Fanout
Output Port   Rise    Fall    Rise    Fall  Clock     Load
--------------------------------------------------------------------------------
alert_major_bus_o
              0.10    0.10    0.10    0.10  clk_i     0.00  
alert_major_internal_o
              0.10    0.10    0.10    0.10  clk_i     0.00  
alert_minor_o
              0.10    0.10    0.10    0.10  clk_i     0.00  
core_sleep_o
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[0]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[1]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[2]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[3]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[4]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[5]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[6]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[7]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[8]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[9]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[10]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[11]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[12]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[13]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[14]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[15]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[16]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[17]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[18]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[19]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[20]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[21]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[22]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[23]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[24]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[25]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[26]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[27]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[28]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[29]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[30]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[31]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[32]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[33]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[34]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[35]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[36]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[37]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[38]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[39]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[40]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[41]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[42]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[43]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[44]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[45]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[46]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[47]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[48]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[49]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[50]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[51]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[52]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[53]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[54]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[55]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[56]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[57]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[58]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[59]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[60]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[61]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[62]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[63]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[64]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[65]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[66]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[67]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[68]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[69]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[70]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[71]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[72]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[73]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[74]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[75]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[76]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[77]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[78]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[79]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[80]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[81]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[82]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[83]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[84]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[85]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[86]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[87]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[88]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[89]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[90]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[91]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[92]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[93]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[94]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[95]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[96]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[97]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[98]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[99]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[100]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[101]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[102]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[103]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[104]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[105]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[106]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[107]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[108]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[109]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[110]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[111]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[112]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[113]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[114]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[115]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[116]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[117]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[118]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[119]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[120]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[121]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[122]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[123]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[124]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[125]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[126]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[127]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[128]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[129]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[130]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[131]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[132]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[133]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[134]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[135]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[136]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[137]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[138]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[139]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[140]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[141]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[142]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[143]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[144]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[145]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[146]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[147]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[148]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[149]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[150]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[151]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[152]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[153]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[154]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[155]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[156]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[157]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[158]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[159]
              0.10    0.10    0.10    0.10  clk_i     0.00  
d_data_r[0]   0.10    0.10    0.10    0.10  clk_i     0.00  
d_data_r[1]   0.10    0.10    0.10    0.10  clk_i     0.00  
d_data_r[2]   0.10    0.10    0.10    0.10  clk_i     0.00  
d_data_r[3]   0.10    0.10    0.10    0.10  clk_i     0.00  
d_data_r[4]   0.10    0.10    0.10    0.10  clk_i     0.00  
d_data_r[5]   0.10    0.10    0.10    0.10  clk_i     0.00  
d_data_r[6]   0.10    0.10    0.10    0.10  clk_i     0.00  
d_data_r[7]   0.10    0.10    0.10    0.10  clk_i     0.00  
d_data_r[8]   0.10    0.10    0.10    0.10  clk_i     0.00  
d_data_r[9]   0.10    0.10    0.10    0.10  clk_i     0.00  
d_data_r[10]
              0.10    0.10    0.10    0.10  clk_i     0.00  
d_data_r[11]
              0.10    0.10    0.10    0.10  clk_i     0.00  
d_data_r[12]
              0.10    0.10    0.10    0.10  clk_i     0.00  
d_data_r[13]
              0.10    0.10    0.10    0.10  clk_i     0.00  
d_data_r[14]
              0.10    0.10    0.10    0.10  clk_i     0.00  
d_data_r[15]
              0.10    0.10    0.10    0.10  clk_i     0.00  
d_data_r[16]
              0.10    0.10    0.10    0.10  clk_i     0.00  
d_data_r[17]
              0.10    0.10    0.10    0.10  clk_i     0.00  
d_data_r[18]
              0.10    0.10    0.10    0.10  clk_i     0.00  
d_data_r[19]
              0.10    0.10    0.10    0.10  clk_i     0.00  
d_data_r[20]
              0.10    0.10    0.10    0.10  clk_i     0.00  
d_data_r[21]
              0.10    0.10    0.10    0.10  clk_i     0.00  
d_data_r[22]
              0.10    0.10    0.10    0.10  clk_i     0.00  
d_data_r[23]
              0.10    0.10    0.10    0.10  clk_i     0.00  
d_data_r[24]
              0.10    0.10    0.10    0.10  clk_i     0.00  
d_data_r[25]
              0.10    0.10    0.10    0.10  clk_i     0.00  
d_data_r[26]
              0.10    0.10    0.10    0.10  clk_i     0.00  
d_data_r[27]
              0.10    0.10    0.10    0.10  clk_i     0.00  
d_data_r[28]
              0.10    0.10    0.10    0.10  clk_i     0.00  
d_data_r[29]
              0.10    0.10    0.10    0.10  clk_i     0.00  
d_data_r[30]
              0.10    0.10    0.10    0.10  clk_i     0.00  
d_data_r[31]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[0]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[1]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[2]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[3]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[4]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[5]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[6]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[7]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[8]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[9]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[10]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[11]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[12]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[13]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[14]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[15]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[16]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[17]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[18]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[19]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[20]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[21]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[22]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[23]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[24]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[25]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[26]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[27]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[28]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[29]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[30]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[31]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_be_o[0]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_be_o[1]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_be_o[2]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_be_o[3]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_req_o    0.10    0.10    0.10    0.10  clk_i     0.00  
data_wdata_intg_o[0]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_wdata_intg_o[1]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_wdata_intg_o[2]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_wdata_intg_o[3]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_wdata_intg_o[4]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_wdata_intg_o[5]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_wdata_intg_o[6]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_we_o     0.10    0.10    0.10    0.10  clk_i     0.00  
double_fault_seen_o
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[0]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[1]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[2]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[3]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[4]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[5]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[6]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[7]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[8]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[9]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[10]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[11]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[12]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[13]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[14]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[15]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[16]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[17]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[18]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[19]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[20]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[21]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[22]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[23]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[24]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[25]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[26]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[27]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[28]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[29]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[30]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[31]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_req_o   0.10    0.10    0.10    0.10  clk_i     0.00  
scramble_req_o
              0.10    0.10    0.10    0.10  clk_i     0.00  
test_so       --      --      --      --      --      0.00

1
 
****************************************
Report : compile_options
Design : ibex_system
Version: O-2018.06-SP5-1
Date   : Sun May  5 17:28:43 2024
****************************************

Design                                   Compile Option         Value
--------------------------------------------------------------------------------
ibex_system                              flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true
                                         fix_multiple_port_nets feedthroughs
                                                                constants
                                                                outputs
                                                                buffer_constants
                                         isolate_port           disabled

ibex_top_test_1                          flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

prim_generic_buf_Width4                  flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

prim_generic_buf_s00000020               flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

prim_clock_gating                        flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808 flatten false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020 flatten false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

ibex_prefetch_buffer_0                   flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

ibex_fetch_fifo_00000002_0               flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_fetch_fifo_00000002_0_0 flatten       false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_fetch_fifo_00000002_0_1 flatten       false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_fetch_fifo_00000002_0_2 flatten       false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_fetch_fifo_00000002_0_3 flatten       false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_prefetch_buffer_0_0 flatten           false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_prefetch_buffer_0_1 flatten           false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

ibex_compressed_decoder                  flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020_0 flatten false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

ibex_id_stage_0_2_0_0_0_0_0_0            flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

ibex_decoder_0_2_0_0                     flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

ibex_controller_0_0_0                    flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_id_stage_0_2_0_0_0_0_0_0_0 flatten    false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_id_stage_0_2_0_0_0_0_0_0_1 flatten    false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

ibex_ex_block_2_0_0                      flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

ibex_alu_RV32B0                          flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

ibex_multdiv_fast_RV32M2                 flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_multdiv_fast_RV32M2_0 flatten         false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_multdiv_fast_RV32M2_1 flatten         false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

ibex_load_store_unit_0_00000020          flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_load_store_unit_0_00000020_0 flatten  false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_load_store_unit_0_00000020_1 flatten  false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_load_store_unit_0_00000020_2 flatten  false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

ibex_wb_stage_0_0_0                      flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0 flatten false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

ibex_csr_6_0_10                          flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_csr_6_0_10_0   flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

ibex_csr_32_0_s0_0                       flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_csr_32_0_s0_0_0 flatten               false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

ibex_csr_18_0_s0                         flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_csr_18_0_s0_0  flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

ibex_csr_32_0_s0_6                       flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_csr_32_0_s0_6_0 flatten               false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

ibex_csr_7_0_s0_0                        flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_csr_7_0_s0_0_0 flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

ibex_csr_32_0_s0_5                       flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_csr_32_0_s0_5_0 flatten               false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

ibex_csr_32_0_00000001                   flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_csr_32_0_00000001_0 flatten           false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

ibex_csr_32_0_40000003                   flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_csr_32_0_40000003_0 flatten           false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

ibex_csr_32_0_s0_4                       flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_csr_32_0_s0_4_0 flatten               false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

ibex_csr_32_0_s0_3                       flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_csr_32_0_s0_3_0 flatten               false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

ibex_csr_32_0_s0_2                       flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_csr_32_0_s0_2_0 flatten               false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

ibex_csr_3_0_4                           flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_csr_3_0_4_0    flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

ibex_csr_32_0_s0_1                       flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_csr_32_0_s0_1_0 flatten               false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

ibex_csr_7_0_s0_1                        flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_csr_7_0_s0_1_0 flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

ibex_counter_CounterWidth64              flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_counter_CounterWidth64_0 flatten      false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_counter_CounterWidth64_1 flatten      false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

ibex_counter_CounterWidth64_ProvideValUpd1 flatten              false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_counter_CounterWidth64_ProvideValUpd1_0 flatten false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_counter_CounterWidth64_ProvideValUpd1_1 flatten false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

ibex_csr_8_0_s0                          flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_csr_8_0_s0_0   flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

ibex_register_file_ff_0_00000020_0_0_0_00000000 flatten         false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_0 flatten false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_1 flatten false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_2 flatten false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_3 flatten false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_4 flatten false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_5 flatten false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_6 flatten false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_7 flatten false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_8 flatten false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_9 flatten false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_10 flatten false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_11 flatten false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_12 flatten false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_13 flatten false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_14 flatten false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_15 flatten false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_16 flatten false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_17 flatten false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_18 flatten false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_19 flatten false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_20 flatten false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_21 flatten false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_22 flatten false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_23 flatten false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_24 flatten false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_25 flatten false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_26 flatten false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_27 flatten false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_28 flatten false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_29 flatten false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

SNPS_CLOCK_GATE_HIGH_ibex_register_file_ff_0_00000020_0_0_0_00000000_30 flatten false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

IMEM                                     flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

DMEM                                     flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true
--------------------------------------------------------------------------------
1
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : ibex_system
Version: O-2018.06-SP5-1
Date   : Sun May  5 17:28:43 2024
****************************************

This design has no violated constraints.

1
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 100
        -max_paths 20
Design : ibex_system
Version: O-2018.06-SP5-1
Date   : Sun May  5 17:28:44 2024
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top

  Startpoint: u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg_20_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg_20_/CK (SDFFHQX4TS)
                                                          0.00       0.00 r
  u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg_20_/Q (SDFFHQX4TS)
                                                          0.30       0.30 f
  u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_id_o[20] (ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020)
                                                          0.00       0.30 f
  u_ibex_top/u_ibex_core/id_stage_i/instr_rdata_i[20] (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       0.30 f
  u_ibex_top/u_ibex_core/id_stage_i/U163/Y (INVX3TS)      0.06       0.37 r
  u_ibex_top/u_ibex_core/id_stage_i/U230/Y (CLKINVX3TS)
                                                          0.08       0.44 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/instr_rdata_i[20] (ibex_decoder_0_2_0_0)
                                                          0.00       0.44 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U179/Y (INVX4TS)
                                                          0.10       0.55 r
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U168/Y (INVX8TS)
                                                          0.08       0.63 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/rf_raddr_b_o[0] (ibex_decoder_0_2_0_0)
                                                          0.00       0.63 f
  u_ibex_top/u_ibex_core/id_stage_i/rf_raddr_b_o[0] (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       0.63 f
  u_ibex_top/u_ibex_core/rf_raddr_b_o[0] (ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808)
                                                          0.00       0.63 f
  u_ibex_top/gen_regfile_ff_register_file_i/raddr_b_i[0] (ibex_register_file_ff_0_00000020_0_0_0_00000000)
                                                          0.00       0.63 f
  u_ibex_top/gen_regfile_ff_register_file_i/U626/Y (INVX8TS)
                                                          0.08       0.71 r
  u_ibex_top/gen_regfile_ff_register_file_i/U619/Y (NOR2X4TS)
                                                          0.07       0.78 f
  u_ibex_top/gen_regfile_ff_register_file_i/U615/Y (NAND2X4TS)
                                                          0.10       0.88 r
  u_ibex_top/gen_regfile_ff_register_file_i/U1171/Y (OR2X4TS)
                                                          0.16       1.05 r
  u_ibex_top/gen_regfile_ff_register_file_i/U120/Y (CLKBUFX2TS)
                                                          0.21       1.25 r
  u_ibex_top/gen_regfile_ff_register_file_i/U2437/Y (INVX2TS)
                                                          0.11       1.37 f
  u_ibex_top/gen_regfile_ff_register_file_i/U2698/Y (AOI22X1TS)
                                                          0.15       1.52 r
  u_ibex_top/gen_regfile_ff_register_file_i/U794/Y (OAI211XLTS)
                                                          0.18       1.70 f
  u_ibex_top/gen_regfile_ff_register_file_i/U793/Y (AOI211XLTS)
                                                          0.28       1.98 r
  u_ibex_top/gen_regfile_ff_register_file_i/U1431/Y (OAI211XLTS)
                                                          0.21       2.19 f
  u_ibex_top/gen_regfile_ff_register_file_i/U1103/Y (OR3X1TS)
                                                          0.43       2.62 f
  u_ibex_top/gen_regfile_ff_register_file_i/rdata_b_o[29] (ibex_register_file_ff_0_00000020_0_0_0_00000000)
                                                          0.00       2.62 f
  u_ibex_top/u_rf_rdata_b_ecc_buf/in_i[29] (prim_generic_buf_s00000020)
                                                          0.00       2.62 f
  u_ibex_top/u_rf_rdata_b_ecc_buf/I_2/Z (GTECH_NOT)       0.00       2.62 r
  u_ibex_top/u_rf_rdata_b_ecc_buf/I_34/Z (GTECH_NOT)      0.00       2.62 f
  u_ibex_top/u_rf_rdata_b_ecc_buf/out_o[29] (prim_generic_buf_s00000020)
                                                          0.00       2.62 f
  u_ibex_top/u_ibex_core/rf_rdata_b_ecc_i[29] (ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808)
                                                          0.00       2.62 f
  u_ibex_top/u_ibex_core/id_stage_i/rf_rdata_b_i[29] (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       2.62 f
  u_ibex_top/u_ibex_core/id_stage_i/U590/Y (AOI22X1TS)
                                                          0.19       2.81 r
  u_ibex_top/u_ibex_core/id_stage_i/U135/Y (NAND3X1TS)
                                                          0.26       3.07 f
  u_ibex_top/u_ibex_core/id_stage_i/alu_operand_b_ex_o[29] (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       3.07 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_operand_b_i[29] (ibex_ex_block_2_0_0)
                                                          0.00       3.07 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/operand_b_i[29] (ibex_alu_RV32B0)
                                                          0.00       3.07 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U481/Y (MXI2X1TS)
                                                          0.29       3.36 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U99/Y (AO21X1TS)
                                                          0.47       3.83 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U626/Y (NOR2X2TS)
                                                          0.22       4.05 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U375/Y (NOR2X2TS)
                                                          0.14       4.19 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U647/Y (AOI21X1TS)
                                                          0.16       4.35 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U450/Y (OAI21X1TS)
                                                          0.13       4.49 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1052/Y (AOI21X1TS)
                                                          0.15       4.64 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U782/Y (OAI21X1TS)
                                                          0.19       4.82 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U317/Y (XNOR2X2TS)
                                                          0.26       5.09 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U184/Y (NOR4X2TS)
                                                          0.22       5.31 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U608/Y (NAND4BX2TS)
                                                          0.25       5.56 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1069/Y (NOR2X4TS)
                                                          0.14       5.70 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1070/Y (NAND2X4TS)
                                                          0.12       5.82 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U475/Y (NOR2X8TS)
                                                          0.13       5.95 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1463/Y (MXI2X4TS)
                                                          0.16       6.12 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1464/Y (NAND2X4TS)
                                                          0.10       6.22 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/comparison_result_o (ibex_alu_RV32B0)
                                                          0.00       6.22 f
  u_ibex_top/u_ibex_core/ex_block_i/branch_decision_o (ibex_ex_block_2_0_0)
                                                          0.00       6.22 f
  u_ibex_top/u_ibex_core/id_stage_i/branch_decision_i (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       6.22 f
  u_ibex_top/u_ibex_core/id_stage_i/U471/Y (OA21X4TS)     0.27       6.50 f
  u_ibex_top/u_ibex_core/id_stage_i/U473/Y (AOI21X4TS)
                                                          0.15       6.65 r
  u_ibex_top/u_ibex_core/id_stage_i/U481/Y (NAND2X4TS)
                                                          0.11       6.75 f
  u_ibex_top/u_ibex_core/id_stage_i/U482/Y (NOR2BX4TS)
                                                          0.14       6.89 r
  u_ibex_top/u_ibex_core/id_stage_i/U483/Y (AND2X8TS)     0.17       7.06 r
  u_ibex_top/u_ibex_core/id_stage_i/U490/Y (AND4X4TS)     0.25       7.30 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/csr_pipe_flush_i (ibex_controller_0_0_0)
                                                          0.00       7.30 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U169/Y (OAI21X4TS)
                                                          0.09       7.40 f
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U18/Y (NAND4X2TS)
                                                          0.11       7.50 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U26/Y (NAND2BX2TS)
                                                          0.13       7.63 f
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U25/Y (NAND2BX2TS)
                                                          0.11       7.74 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U170/Y (NOR2X2TS)
                                                          0.08       7.83 f
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/id_in_ready_o (ibex_controller_0_0_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/id_stage_i/id_in_ready_o (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/id_in_ready_i (ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/ready_i (ibex_prefetch_buffer_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/out_ready_i (ibex_fetch_fifo_00000002_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U32/Y (CLKINVX2TS)
                                                          0.07       7.90 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U31/Y (INVX2TS)
                                                          0.06       7.96 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U30/Y (NAND2X2TS)
                                                          0.10       8.06 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U29/Y (INVX3TS)
                                                          0.09       8.15 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U65/Y (NAND2X4TS)
                                                          0.12       8.26 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U42/Y (NAND2X4TS)
                                                          0.12       8.39 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U426/Y (OAI22X4TS)
                                                          0.20       8.59 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/EN (SNPS_CLOCK_GATE_HIGH_ibex_fetch_fifo_00000002_0_2)
                                                          0.00       8.59 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/latch/D (TLATNX2TS)
                                                          0.00       8.59 r
  data arrival time                                                  8.59

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.01       4.99
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/latch/GN (TLATNX2TS)
                                                          0.00       4.99 f
  time borrowed from endpoint                             3.60       8.59
  data required time                                                 8.59
  --------------------------------------------------------------------------
  data required time                                                 8.59
  data arrival time                                                 -8.59
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk_i nominal pulse width                               5.00   
  library setup time                                     -0.20   
  --------------------------------------------------------------
  max time borrow                                         4.80   
  --------------------------------------------------------------
  actual time borrow                                      3.60   
  clock uncertainty                                      -0.01   
  --------------------------------------------------------------
  time given to startpoint                                3.59   
  --------------------------------------------------------------


  Startpoint: u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg_20_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg_20_/CK (SDFFHQX4TS)
                                                          0.00       0.00 r
  u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg_20_/Q (SDFFHQX4TS)
                                                          0.30       0.30 f
  u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_id_o[20] (ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020)
                                                          0.00       0.30 f
  u_ibex_top/u_ibex_core/id_stage_i/instr_rdata_i[20] (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       0.30 f
  u_ibex_top/u_ibex_core/id_stage_i/U163/Y (INVX3TS)      0.06       0.37 r
  u_ibex_top/u_ibex_core/id_stage_i/U230/Y (CLKINVX3TS)
                                                          0.08       0.44 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/instr_rdata_i[20] (ibex_decoder_0_2_0_0)
                                                          0.00       0.44 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U179/Y (INVX4TS)
                                                          0.10       0.55 r
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U168/Y (INVX8TS)
                                                          0.08       0.63 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/rf_raddr_b_o[0] (ibex_decoder_0_2_0_0)
                                                          0.00       0.63 f
  u_ibex_top/u_ibex_core/id_stage_i/rf_raddr_b_o[0] (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       0.63 f
  u_ibex_top/u_ibex_core/rf_raddr_b_o[0] (ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808)
                                                          0.00       0.63 f
  u_ibex_top/gen_regfile_ff_register_file_i/raddr_b_i[0] (ibex_register_file_ff_0_00000020_0_0_0_00000000)
                                                          0.00       0.63 f
  u_ibex_top/gen_regfile_ff_register_file_i/U626/Y (INVX8TS)
                                                          0.08       0.71 r
  u_ibex_top/gen_regfile_ff_register_file_i/U619/Y (NOR2X4TS)
                                                          0.07       0.78 f
  u_ibex_top/gen_regfile_ff_register_file_i/U615/Y (NAND2X4TS)
                                                          0.10       0.88 r
  u_ibex_top/gen_regfile_ff_register_file_i/U1171/Y (OR2X4TS)
                                                          0.16       1.05 r
  u_ibex_top/gen_regfile_ff_register_file_i/U120/Y (CLKBUFX2TS)
                                                          0.21       1.25 r
  u_ibex_top/gen_regfile_ff_register_file_i/U2437/Y (INVX2TS)
                                                          0.11       1.37 f
  u_ibex_top/gen_regfile_ff_register_file_i/U2698/Y (AOI22X1TS)
                                                          0.15       1.52 r
  u_ibex_top/gen_regfile_ff_register_file_i/U794/Y (OAI211XLTS)
                                                          0.18       1.70 f
  u_ibex_top/gen_regfile_ff_register_file_i/U793/Y (AOI211XLTS)
                                                          0.28       1.98 r
  u_ibex_top/gen_regfile_ff_register_file_i/U1431/Y (OAI211XLTS)
                                                          0.21       2.19 f
  u_ibex_top/gen_regfile_ff_register_file_i/U1103/Y (OR3X1TS)
                                                          0.43       2.62 f
  u_ibex_top/gen_regfile_ff_register_file_i/rdata_b_o[29] (ibex_register_file_ff_0_00000020_0_0_0_00000000)
                                                          0.00       2.62 f
  u_ibex_top/u_rf_rdata_b_ecc_buf/in_i[29] (prim_generic_buf_s00000020)
                                                          0.00       2.62 f
  u_ibex_top/u_rf_rdata_b_ecc_buf/I_2/Z (GTECH_NOT)       0.00       2.62 r
  u_ibex_top/u_rf_rdata_b_ecc_buf/I_34/Z (GTECH_NOT)      0.00       2.62 f
  u_ibex_top/u_rf_rdata_b_ecc_buf/out_o[29] (prim_generic_buf_s00000020)
                                                          0.00       2.62 f
  u_ibex_top/u_ibex_core/rf_rdata_b_ecc_i[29] (ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808)
                                                          0.00       2.62 f
  u_ibex_top/u_ibex_core/id_stage_i/rf_rdata_b_i[29] (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       2.62 f
  u_ibex_top/u_ibex_core/id_stage_i/U590/Y (AOI22X1TS)
                                                          0.19       2.81 r
  u_ibex_top/u_ibex_core/id_stage_i/U135/Y (NAND3X1TS)
                                                          0.26       3.07 f
  u_ibex_top/u_ibex_core/id_stage_i/alu_operand_b_ex_o[29] (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       3.07 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_operand_b_i[29] (ibex_ex_block_2_0_0)
                                                          0.00       3.07 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/operand_b_i[29] (ibex_alu_RV32B0)
                                                          0.00       3.07 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U481/Y (MXI2X1TS)
                                                          0.29       3.36 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U99/Y (AO21X1TS)
                                                          0.47       3.83 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U626/Y (NOR2X2TS)
                                                          0.22       4.05 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U375/Y (NOR2X2TS)
                                                          0.14       4.19 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U647/Y (AOI21X1TS)
                                                          0.16       4.35 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U450/Y (OAI21X1TS)
                                                          0.13       4.49 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1052/Y (AOI21X1TS)
                                                          0.15       4.64 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U782/Y (OAI21X1TS)
                                                          0.19       4.82 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U317/Y (XNOR2X2TS)
                                                          0.26       5.09 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U184/Y (NOR4X2TS)
                                                          0.22       5.31 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U608/Y (NAND4BX2TS)
                                                          0.25       5.56 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1069/Y (NOR2X4TS)
                                                          0.14       5.70 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1070/Y (NAND2X4TS)
                                                          0.12       5.82 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U475/Y (NOR2X8TS)
                                                          0.13       5.95 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1463/Y (MXI2X4TS)
                                                          0.16       6.12 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1464/Y (NAND2X4TS)
                                                          0.10       6.22 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/comparison_result_o (ibex_alu_RV32B0)
                                                          0.00       6.22 f
  u_ibex_top/u_ibex_core/ex_block_i/branch_decision_o (ibex_ex_block_2_0_0)
                                                          0.00       6.22 f
  u_ibex_top/u_ibex_core/id_stage_i/branch_decision_i (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       6.22 f
  u_ibex_top/u_ibex_core/id_stage_i/U471/Y (OA21X4TS)     0.27       6.50 f
  u_ibex_top/u_ibex_core/id_stage_i/U473/Y (AOI21X4TS)
                                                          0.15       6.65 r
  u_ibex_top/u_ibex_core/id_stage_i/U481/Y (NAND2X4TS)
                                                          0.11       6.75 f
  u_ibex_top/u_ibex_core/id_stage_i/U482/Y (NOR2BX4TS)
                                                          0.14       6.89 r
  u_ibex_top/u_ibex_core/id_stage_i/U483/Y (AND2X8TS)     0.17       7.06 r
  u_ibex_top/u_ibex_core/id_stage_i/U490/Y (AND4X4TS)     0.25       7.30 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/csr_pipe_flush_i (ibex_controller_0_0_0)
                                                          0.00       7.30 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U169/Y (OAI21X4TS)
                                                          0.09       7.40 f
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U18/Y (NAND4X2TS)
                                                          0.11       7.50 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U26/Y (NAND2BX2TS)
                                                          0.13       7.63 f
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U25/Y (NAND2BX2TS)
                                                          0.11       7.74 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U170/Y (NOR2X2TS)
                                                          0.08       7.83 f
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/id_in_ready_o (ibex_controller_0_0_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/id_stage_i/id_in_ready_o (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/id_in_ready_i (ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/ready_i (ibex_prefetch_buffer_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/out_ready_i (ibex_fetch_fifo_00000002_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U32/Y (CLKINVX2TS)
                                                          0.07       7.90 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U31/Y (INVX2TS)
                                                          0.06       7.96 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U30/Y (NAND2X2TS)
                                                          0.10       8.06 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U29/Y (INVX3TS)
                                                          0.09       8.15 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U65/Y (NAND2X4TS)
                                                          0.12       8.26 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U42/Y (NAND2X4TS)
                                                          0.12       8.39 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U426/Y (OAI22X4TS)
                                                          0.20       8.59 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/EN (SNPS_CLOCK_GATE_HIGH_ibex_fetch_fifo_00000002_0_2)
                                                          0.00       8.59 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/latch/D (TLATNX2TS)
                                                          0.00       8.59 r
  data arrival time                                                  8.59

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.01       4.99
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/latch/GN (TLATNX2TS)
                                                          0.00       4.99 f
  time borrowed from endpoint                             3.60       8.59
  data required time                                                 8.59
  --------------------------------------------------------------------------
  data required time                                                 8.59
  data arrival time                                                 -8.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk_i nominal pulse width                               5.00   
  library setup time                                     -0.20   
  --------------------------------------------------------------
  max time borrow                                         4.80   
  --------------------------------------------------------------
  actual time borrow                                      3.60   
  clock uncertainty                                      -0.01   
  --------------------------------------------------------------
  time given to startpoint                                3.59   
  --------------------------------------------------------------


  Startpoint: u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg_20_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg_20_/CK (SDFFHQX4TS)
                                                          0.00       0.00 r
  u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg_20_/Q (SDFFHQX4TS)
                                                          0.30       0.30 f
  u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_id_o[20] (ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020)
                                                          0.00       0.30 f
  u_ibex_top/u_ibex_core/id_stage_i/instr_rdata_i[20] (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       0.30 f
  u_ibex_top/u_ibex_core/id_stage_i/U163/Y (INVX3TS)      0.06       0.37 r
  u_ibex_top/u_ibex_core/id_stage_i/U230/Y (CLKINVX3TS)
                                                          0.08       0.44 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/instr_rdata_i[20] (ibex_decoder_0_2_0_0)
                                                          0.00       0.44 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U179/Y (INVX4TS)
                                                          0.10       0.55 r
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U168/Y (INVX8TS)
                                                          0.08       0.63 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/rf_raddr_b_o[0] (ibex_decoder_0_2_0_0)
                                                          0.00       0.63 f
  u_ibex_top/u_ibex_core/id_stage_i/rf_raddr_b_o[0] (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       0.63 f
  u_ibex_top/u_ibex_core/rf_raddr_b_o[0] (ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808)
                                                          0.00       0.63 f
  u_ibex_top/gen_regfile_ff_register_file_i/raddr_b_i[0] (ibex_register_file_ff_0_00000020_0_0_0_00000000)
                                                          0.00       0.63 f
  u_ibex_top/gen_regfile_ff_register_file_i/U626/Y (INVX8TS)
                                                          0.08       0.71 r
  u_ibex_top/gen_regfile_ff_register_file_i/U619/Y (NOR2X4TS)
                                                          0.07       0.78 f
  u_ibex_top/gen_regfile_ff_register_file_i/U615/Y (NAND2X4TS)
                                                          0.10       0.88 r
  u_ibex_top/gen_regfile_ff_register_file_i/U1171/Y (OR2X4TS)
                                                          0.16       1.05 r
  u_ibex_top/gen_regfile_ff_register_file_i/U120/Y (CLKBUFX2TS)
                                                          0.21       1.25 r
  u_ibex_top/gen_regfile_ff_register_file_i/U2437/Y (INVX2TS)
                                                          0.11       1.37 f
  u_ibex_top/gen_regfile_ff_register_file_i/U2698/Y (AOI22X1TS)
                                                          0.15       1.52 r
  u_ibex_top/gen_regfile_ff_register_file_i/U794/Y (OAI211XLTS)
                                                          0.18       1.70 f
  u_ibex_top/gen_regfile_ff_register_file_i/U793/Y (AOI211XLTS)
                                                          0.28       1.98 r
  u_ibex_top/gen_regfile_ff_register_file_i/U1431/Y (OAI211XLTS)
                                                          0.21       2.19 f
  u_ibex_top/gen_regfile_ff_register_file_i/U1103/Y (OR3X1TS)
                                                          0.43       2.62 f
  u_ibex_top/gen_regfile_ff_register_file_i/rdata_b_o[29] (ibex_register_file_ff_0_00000020_0_0_0_00000000)
                                                          0.00       2.62 f
  u_ibex_top/u_rf_rdata_b_ecc_buf/in_i[29] (prim_generic_buf_s00000020)
                                                          0.00       2.62 f
  u_ibex_top/u_rf_rdata_b_ecc_buf/I_2/Z (GTECH_NOT)       0.00       2.62 r
  u_ibex_top/u_rf_rdata_b_ecc_buf/I_34/Z (GTECH_NOT)      0.00       2.62 f
  u_ibex_top/u_rf_rdata_b_ecc_buf/out_o[29] (prim_generic_buf_s00000020)
                                                          0.00       2.62 f
  u_ibex_top/u_ibex_core/rf_rdata_b_ecc_i[29] (ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808)
                                                          0.00       2.62 f
  u_ibex_top/u_ibex_core/id_stage_i/rf_rdata_b_i[29] (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       2.62 f
  u_ibex_top/u_ibex_core/id_stage_i/U590/Y (AOI22X1TS)
                                                          0.19       2.81 r
  u_ibex_top/u_ibex_core/id_stage_i/U135/Y (NAND3X1TS)
                                                          0.26       3.07 f
  u_ibex_top/u_ibex_core/id_stage_i/alu_operand_b_ex_o[29] (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       3.07 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_operand_b_i[29] (ibex_ex_block_2_0_0)
                                                          0.00       3.07 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/operand_b_i[29] (ibex_alu_RV32B0)
                                                          0.00       3.07 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U481/Y (MXI2X1TS)
                                                          0.29       3.36 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U99/Y (AO21X1TS)
                                                          0.47       3.83 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U626/Y (NOR2X2TS)
                                                          0.22       4.05 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U375/Y (NOR2X2TS)
                                                          0.14       4.19 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U647/Y (AOI21X1TS)
                                                          0.16       4.35 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U450/Y (OAI21X1TS)
                                                          0.13       4.49 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1052/Y (AOI21X1TS)
                                                          0.15       4.64 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U782/Y (OAI21X1TS)
                                                          0.19       4.82 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U317/Y (XNOR2X2TS)
                                                          0.26       5.09 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U184/Y (NOR4X2TS)
                                                          0.22       5.31 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U608/Y (NAND4BX2TS)
                                                          0.25       5.56 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1069/Y (NOR2X4TS)
                                                          0.14       5.70 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1070/Y (NAND2X4TS)
                                                          0.12       5.82 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U475/Y (NOR2X8TS)
                                                          0.13       5.95 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1463/Y (MXI2X4TS)
                                                          0.16       6.12 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1464/Y (NAND2X4TS)
                                                          0.10       6.22 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/comparison_result_o (ibex_alu_RV32B0)
                                                          0.00       6.22 f
  u_ibex_top/u_ibex_core/ex_block_i/branch_decision_o (ibex_ex_block_2_0_0)
                                                          0.00       6.22 f
  u_ibex_top/u_ibex_core/id_stage_i/branch_decision_i (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       6.22 f
  u_ibex_top/u_ibex_core/id_stage_i/U471/Y (OA21X4TS)     0.27       6.50 f
  u_ibex_top/u_ibex_core/id_stage_i/U473/Y (AOI21X4TS)
                                                          0.15       6.65 r
  u_ibex_top/u_ibex_core/id_stage_i/U481/Y (NAND2X4TS)
                                                          0.11       6.75 f
  u_ibex_top/u_ibex_core/id_stage_i/U482/Y (NOR2BX4TS)
                                                          0.14       6.89 r
  u_ibex_top/u_ibex_core/id_stage_i/U483/Y (AND2X8TS)     0.17       7.06 r
  u_ibex_top/u_ibex_core/id_stage_i/U490/Y (AND4X4TS)     0.25       7.30 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/csr_pipe_flush_i (ibex_controller_0_0_0)
                                                          0.00       7.30 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U169/Y (OAI21X4TS)
                                                          0.09       7.40 f
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U18/Y (NAND4X2TS)
                                                          0.11       7.50 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U26/Y (NAND2BX2TS)
                                                          0.13       7.63 f
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U25/Y (NAND2BX2TS)
                                                          0.11       7.74 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U170/Y (NOR2X2TS)
                                                          0.08       7.83 f
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/id_in_ready_o (ibex_controller_0_0_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/id_stage_i/id_in_ready_o (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/id_in_ready_i (ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/ready_i (ibex_prefetch_buffer_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/out_ready_i (ibex_fetch_fifo_00000002_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U32/Y (CLKINVX2TS)
                                                          0.07       7.90 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U31/Y (INVX2TS)
                                                          0.06       7.96 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U30/Y (NAND2X2TS)
                                                          0.10       8.06 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U29/Y (INVX3TS)
                                                          0.09       8.15 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U65/Y (NAND2X4TS)
                                                          0.12       8.26 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U42/Y (NAND2X4TS)
                                                          0.12       8.39 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U426/Y (OAI22X4TS)
                                                          0.20       8.59 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/EN (SNPS_CLOCK_GATE_HIGH_ibex_fetch_fifo_00000002_0_2)
                                                          0.00       8.59 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/latch/D (TLATNX2TS)
                                                          0.00       8.59 r
  data arrival time                                                  8.59

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.01       4.99
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/latch/GN (TLATNX2TS)
                                                          0.00       4.99 f
  time borrowed from endpoint                             3.60       8.59
  data required time                                                 8.59
  --------------------------------------------------------------------------
  data required time                                                 8.59
  data arrival time                                                 -8.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk_i nominal pulse width                               5.00   
  library setup time                                     -0.20   
  --------------------------------------------------------------
  max time borrow                                         4.80   
  --------------------------------------------------------------
  actual time borrow                                      3.60   
  clock uncertainty                                      -0.01   
  --------------------------------------------------------------
  time given to startpoint                                3.59   
  --------------------------------------------------------------


  Startpoint: u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg_21_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg_21_/CK (SDFFHQX4TS)
                                                          0.00       0.00 r
  u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg_21_/Q (SDFFHQX4TS)
                                                          0.30       0.30 f
  u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_id_o[21] (ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020)
                                                          0.00       0.30 f
  u_ibex_top/u_ibex_core/id_stage_i/instr_rdata_i[21] (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       0.30 f
  u_ibex_top/u_ibex_core/id_stage_i/U62/Y (CLKINVX3TS)
                                                          0.07       0.37 r
  u_ibex_top/u_ibex_core/id_stage_i/U104/Y (INVX4TS)      0.06       0.44 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/instr_rdata_i[21] (ibex_decoder_0_2_0_0)
                                                          0.00       0.44 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U79/Y (BUFX12TS)
                                                          0.16       0.59 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/rf_raddr_b_o[1] (ibex_decoder_0_2_0_0)
                                                          0.00       0.59 f
  u_ibex_top/u_ibex_core/id_stage_i/rf_raddr_b_o[1] (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       0.59 f
  u_ibex_top/u_ibex_core/rf_raddr_b_o[1] (ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808)
                                                          0.00       0.59 f
  u_ibex_top/gen_regfile_ff_register_file_i/raddr_b_i[1] (ibex_register_file_ff_0_00000020_0_0_0_00000000)
                                                          0.00       0.59 f
  u_ibex_top/gen_regfile_ff_register_file_i/U630/Y (NAND2X4TS)
                                                          0.07       0.67 r
  u_ibex_top/gen_regfile_ff_register_file_i/U623/Y (INVX4TS)
                                                          0.07       0.74 f
  u_ibex_top/gen_regfile_ff_register_file_i/U621/Y (NAND2X4TS)
                                                          0.10       0.83 r
  u_ibex_top/gen_regfile_ff_register_file_i/U1550/Y (INVX2TS)
                                                          0.08       0.92 f
  u_ibex_top/gen_regfile_ff_register_file_i/U798/Y (NAND2X2TS)
                                                          0.11       1.03 r
  u_ibex_top/gen_regfile_ff_register_file_i/U1073/Y (INVX2TS)
                                                          0.10       1.13 f
  u_ibex_top/gen_regfile_ff_register_file_i/U107/Y (BUFX2TS)
                                                          0.22       1.35 f
  u_ibex_top/gen_regfile_ff_register_file_i/U2430/Y (AOI22X1TS)
                                                          0.16       1.51 r
  u_ibex_top/gen_regfile_ff_register_file_i/U2432/Y (AND4X2TS)
                                                          0.35       1.87 r
  u_ibex_top/gen_regfile_ff_register_file_i/U692/Y (NAND3X2TS)
                                                          0.10       1.97 f
  u_ibex_top/gen_regfile_ff_register_file_i/U473/Y (NOR4X1TS)
                                                          0.18       2.15 r
  u_ibex_top/gen_regfile_ff_register_file_i/U2438/Y (NAND4XLTS)
                                                          0.20       2.35 f
  u_ibex_top/gen_regfile_ff_register_file_i/rdata_b_o[0] (ibex_register_file_ff_0_00000020_0_0_0_00000000)
                                                          0.00       2.35 f
  u_ibex_top/u_rf_rdata_b_ecc_buf/in_i[0] (prim_generic_buf_s00000020)
                                                          0.00       2.35 f
  u_ibex_top/u_rf_rdata_b_ecc_buf/I_31/Z (GTECH_NOT)      0.00       2.35 r
  u_ibex_top/u_rf_rdata_b_ecc_buf/I_63/Z (GTECH_NOT)      0.00       2.35 f
  u_ibex_top/u_rf_rdata_b_ecc_buf/out_o[0] (prim_generic_buf_s00000020)
                                                          0.00       2.35 f
  u_ibex_top/u_ibex_core/rf_rdata_b_ecc_i[0] (ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808)
                                                          0.00       2.35 f
  u_ibex_top/u_ibex_core/id_stage_i/rf_rdata_b_i[0] (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       2.35 f
  u_ibex_top/u_ibex_core/id_stage_i/U239/Y (AOI222X2TS)
                                                          0.32       2.67 r
  u_ibex_top/u_ibex_core/id_stage_i/U414/Y (INVX2TS)      0.15       2.82 f
  u_ibex_top/u_ibex_core/id_stage_i/alu_operand_b_ex_o[0] (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       2.82 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_operand_b_i[0] (ibex_ex_block_2_0_0)
                                                          0.00       2.82 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/operand_b_i[0] (ibex_alu_RV32B0)
                                                          0.00       2.82 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U766/Y (INVX2TS)
                                                          0.11       2.93 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U767/Y (INVX2TS)
                                                          0.10       3.03 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U549/Y (CLKMX2X2TS)
                                                          0.28       3.31 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U548/Y (OAI2BB1X1TS)
                                                          0.16       3.47 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U591/Y (NOR2X2TS)
                                                          0.13       3.59 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U370/Y (OAI21X2TS)
                                                          0.22       3.82 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1046/Y (INVX2TS)
                                                          0.15       3.97 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U461/Y (OAI21X2TS)
                                                          0.15       4.12 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U652/Y (XNOR2X1TS)
                                                          0.31       4.43 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U509/Y (OR4X4TS)
                                                          0.53       4.96 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U798/Y (OR3X6TS)
                                                          0.31       5.27 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U791/Y (NOR2X4TS)
                                                          0.10       5.37 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U608/Y (NAND4BX2TS)
                                                          0.19       5.56 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1069/Y (NOR2X4TS)
                                                          0.14       5.70 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1070/Y (NAND2X4TS)
                                                          0.12       5.82 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U475/Y (NOR2X8TS)
                                                          0.13       5.95 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1463/Y (MXI2X4TS)
                                                          0.16       6.12 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1464/Y (NAND2X4TS)
                                                          0.10       6.22 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/comparison_result_o (ibex_alu_RV32B0)
                                                          0.00       6.22 f
  u_ibex_top/u_ibex_core/ex_block_i/branch_decision_o (ibex_ex_block_2_0_0)
                                                          0.00       6.22 f
  u_ibex_top/u_ibex_core/id_stage_i/branch_decision_i (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       6.22 f
  u_ibex_top/u_ibex_core/id_stage_i/U471/Y (OA21X4TS)     0.27       6.50 f
  u_ibex_top/u_ibex_core/id_stage_i/U473/Y (AOI21X4TS)
                                                          0.15       6.64 r
  u_ibex_top/u_ibex_core/id_stage_i/U481/Y (NAND2X4TS)
                                                          0.11       6.75 f
  u_ibex_top/u_ibex_core/id_stage_i/U482/Y (NOR2BX4TS)
                                                          0.14       6.89 r
  u_ibex_top/u_ibex_core/id_stage_i/U483/Y (AND2X8TS)     0.17       7.06 r
  u_ibex_top/u_ibex_core/id_stage_i/U490/Y (AND4X4TS)     0.25       7.30 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/csr_pipe_flush_i (ibex_controller_0_0_0)
                                                          0.00       7.30 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U169/Y (OAI21X4TS)
                                                          0.09       7.39 f
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U18/Y (NAND4X2TS)
                                                          0.11       7.50 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U26/Y (NAND2BX2TS)
                                                          0.13       7.63 f
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U25/Y (NAND2BX2TS)
                                                          0.11       7.74 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U170/Y (NOR2X2TS)
                                                          0.08       7.83 f
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/id_in_ready_o (ibex_controller_0_0_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/id_stage_i/id_in_ready_o (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/id_in_ready_i (ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/ready_i (ibex_prefetch_buffer_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/out_ready_i (ibex_fetch_fifo_00000002_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U32/Y (CLKINVX2TS)
                                                          0.07       7.89 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U31/Y (INVX2TS)
                                                          0.06       7.96 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U30/Y (NAND2X2TS)
                                                          0.10       8.06 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U29/Y (INVX3TS)
                                                          0.09       8.15 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U65/Y (NAND2X4TS)
                                                          0.12       8.26 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U42/Y (NAND2X4TS)
                                                          0.12       8.39 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U426/Y (OAI22X4TS)
                                                          0.20       8.59 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/EN (SNPS_CLOCK_GATE_HIGH_ibex_fetch_fifo_00000002_0_2)
                                                          0.00       8.59 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/latch/D (TLATNX2TS)
                                                          0.00       8.59 r
  data arrival time                                                  8.59

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.01       4.99
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/latch/GN (TLATNX2TS)
                                                          0.00       4.99 f
  time borrowed from endpoint                             3.60       8.59
  data required time                                                 8.59
  --------------------------------------------------------------------------
  data required time                                                 8.59
  data arrival time                                                 -8.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk_i nominal pulse width                               5.00   
  library setup time                                     -0.20   
  --------------------------------------------------------------
  max time borrow                                         4.80   
  --------------------------------------------------------------
  actual time borrow                                      3.60   
  clock uncertainty                                      -0.01   
  --------------------------------------------------------------
  time given to startpoint                                3.59   
  --------------------------------------------------------------


  Startpoint: u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg_21_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg_21_/CK (SDFFHQX4TS)
                                                          0.00       0.00 r
  u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg_21_/Q (SDFFHQX4TS)
                                                          0.30       0.30 f
  u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_id_o[21] (ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020)
                                                          0.00       0.30 f
  u_ibex_top/u_ibex_core/id_stage_i/instr_rdata_i[21] (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       0.30 f
  u_ibex_top/u_ibex_core/id_stage_i/U62/Y (CLKINVX3TS)
                                                          0.07       0.37 r
  u_ibex_top/u_ibex_core/id_stage_i/U104/Y (INVX4TS)      0.06       0.44 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/instr_rdata_i[21] (ibex_decoder_0_2_0_0)
                                                          0.00       0.44 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U79/Y (BUFX12TS)
                                                          0.16       0.59 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/rf_raddr_b_o[1] (ibex_decoder_0_2_0_0)
                                                          0.00       0.59 f
  u_ibex_top/u_ibex_core/id_stage_i/rf_raddr_b_o[1] (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       0.59 f
  u_ibex_top/u_ibex_core/rf_raddr_b_o[1] (ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808)
                                                          0.00       0.59 f
  u_ibex_top/gen_regfile_ff_register_file_i/raddr_b_i[1] (ibex_register_file_ff_0_00000020_0_0_0_00000000)
                                                          0.00       0.59 f
  u_ibex_top/gen_regfile_ff_register_file_i/U630/Y (NAND2X4TS)
                                                          0.07       0.67 r
  u_ibex_top/gen_regfile_ff_register_file_i/U623/Y (INVX4TS)
                                                          0.07       0.74 f
  u_ibex_top/gen_regfile_ff_register_file_i/U621/Y (NAND2X4TS)
                                                          0.10       0.83 r
  u_ibex_top/gen_regfile_ff_register_file_i/U1550/Y (INVX2TS)
                                                          0.08       0.92 f
  u_ibex_top/gen_regfile_ff_register_file_i/U798/Y (NAND2X2TS)
                                                          0.11       1.03 r
  u_ibex_top/gen_regfile_ff_register_file_i/U1073/Y (INVX2TS)
                                                          0.10       1.13 f
  u_ibex_top/gen_regfile_ff_register_file_i/U107/Y (BUFX2TS)
                                                          0.22       1.35 f
  u_ibex_top/gen_regfile_ff_register_file_i/U2430/Y (AOI22X1TS)
                                                          0.16       1.51 r
  u_ibex_top/gen_regfile_ff_register_file_i/U2432/Y (AND4X2TS)
                                                          0.35       1.87 r
  u_ibex_top/gen_regfile_ff_register_file_i/U692/Y (NAND3X2TS)
                                                          0.10       1.97 f
  u_ibex_top/gen_regfile_ff_register_file_i/U473/Y (NOR4X1TS)
                                                          0.18       2.15 r
  u_ibex_top/gen_regfile_ff_register_file_i/U2438/Y (NAND4XLTS)
                                                          0.20       2.35 f
  u_ibex_top/gen_regfile_ff_register_file_i/rdata_b_o[0] (ibex_register_file_ff_0_00000020_0_0_0_00000000)
                                                          0.00       2.35 f
  u_ibex_top/u_rf_rdata_b_ecc_buf/in_i[0] (prim_generic_buf_s00000020)
                                                          0.00       2.35 f
  u_ibex_top/u_rf_rdata_b_ecc_buf/I_31/Z (GTECH_NOT)      0.00       2.35 r
  u_ibex_top/u_rf_rdata_b_ecc_buf/I_63/Z (GTECH_NOT)      0.00       2.35 f
  u_ibex_top/u_rf_rdata_b_ecc_buf/out_o[0] (prim_generic_buf_s00000020)
                                                          0.00       2.35 f
  u_ibex_top/u_ibex_core/rf_rdata_b_ecc_i[0] (ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808)
                                                          0.00       2.35 f
  u_ibex_top/u_ibex_core/id_stage_i/rf_rdata_b_i[0] (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       2.35 f
  u_ibex_top/u_ibex_core/id_stage_i/U239/Y (AOI222X2TS)
                                                          0.32       2.67 r
  u_ibex_top/u_ibex_core/id_stage_i/U414/Y (INVX2TS)      0.15       2.82 f
  u_ibex_top/u_ibex_core/id_stage_i/alu_operand_b_ex_o[0] (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       2.82 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_operand_b_i[0] (ibex_ex_block_2_0_0)
                                                          0.00       2.82 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/operand_b_i[0] (ibex_alu_RV32B0)
                                                          0.00       2.82 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U766/Y (INVX2TS)
                                                          0.11       2.93 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U767/Y (INVX2TS)
                                                          0.10       3.03 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U549/Y (CLKMX2X2TS)
                                                          0.28       3.31 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U548/Y (OAI2BB1X1TS)
                                                          0.16       3.47 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U591/Y (NOR2X2TS)
                                                          0.13       3.59 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U370/Y (OAI21X2TS)
                                                          0.22       3.82 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1046/Y (INVX2TS)
                                                          0.15       3.97 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U461/Y (OAI21X2TS)
                                                          0.15       4.12 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U652/Y (XNOR2X1TS)
                                                          0.31       4.43 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U509/Y (OR4X4TS)
                                                          0.53       4.96 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U798/Y (OR3X6TS)
                                                          0.31       5.27 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U791/Y (NOR2X4TS)
                                                          0.10       5.37 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U608/Y (NAND4BX2TS)
                                                          0.19       5.56 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1069/Y (NOR2X4TS)
                                                          0.14       5.70 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1070/Y (NAND2X4TS)
                                                          0.12       5.82 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U475/Y (NOR2X8TS)
                                                          0.13       5.95 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1463/Y (MXI2X4TS)
                                                          0.16       6.12 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1464/Y (NAND2X4TS)
                                                          0.10       6.22 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/comparison_result_o (ibex_alu_RV32B0)
                                                          0.00       6.22 f
  u_ibex_top/u_ibex_core/ex_block_i/branch_decision_o (ibex_ex_block_2_0_0)
                                                          0.00       6.22 f
  u_ibex_top/u_ibex_core/id_stage_i/branch_decision_i (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       6.22 f
  u_ibex_top/u_ibex_core/id_stage_i/U471/Y (OA21X4TS)     0.27       6.49 f
  u_ibex_top/u_ibex_core/id_stage_i/U473/Y (AOI21X4TS)
                                                          0.15       6.64 r
  u_ibex_top/u_ibex_core/id_stage_i/U481/Y (NAND2X4TS)
                                                          0.11       6.75 f
  u_ibex_top/u_ibex_core/id_stage_i/U482/Y (NOR2BX4TS)
                                                          0.14       6.89 r
  u_ibex_top/u_ibex_core/id_stage_i/U483/Y (AND2X8TS)     0.17       7.06 r
  u_ibex_top/u_ibex_core/id_stage_i/U490/Y (AND4X4TS)     0.25       7.30 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/csr_pipe_flush_i (ibex_controller_0_0_0)
                                                          0.00       7.30 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U169/Y (OAI21X4TS)
                                                          0.09       7.39 f
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U18/Y (NAND4X2TS)
                                                          0.11       7.50 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U26/Y (NAND2BX2TS)
                                                          0.13       7.63 f
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U25/Y (NAND2BX2TS)
                                                          0.11       7.74 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U170/Y (NOR2X2TS)
                                                          0.08       7.83 f
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/id_in_ready_o (ibex_controller_0_0_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/id_stage_i/id_in_ready_o (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/id_in_ready_i (ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/ready_i (ibex_prefetch_buffer_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/out_ready_i (ibex_fetch_fifo_00000002_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U32/Y (CLKINVX2TS)
                                                          0.07       7.89 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U31/Y (INVX2TS)
                                                          0.06       7.96 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U30/Y (NAND2X2TS)
                                                          0.10       8.06 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U29/Y (INVX3TS)
                                                          0.09       8.15 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U65/Y (NAND2X4TS)
                                                          0.12       8.26 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U42/Y (NAND2X4TS)
                                                          0.12       8.39 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U426/Y (OAI22X4TS)
                                                          0.20       8.59 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/EN (SNPS_CLOCK_GATE_HIGH_ibex_fetch_fifo_00000002_0_2)
                                                          0.00       8.59 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/latch/D (TLATNX2TS)
                                                          0.00       8.59 r
  data arrival time                                                  8.59

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.01       4.99
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/latch/GN (TLATNX2TS)
                                                          0.00       4.99 f
  time borrowed from endpoint                             3.60       8.59
  data required time                                                 8.59
  --------------------------------------------------------------------------
  data required time                                                 8.59
  data arrival time                                                 -8.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk_i nominal pulse width                               5.00   
  library setup time                                     -0.20   
  --------------------------------------------------------------
  max time borrow                                         4.80   
  --------------------------------------------------------------
  actual time borrow                                      3.60   
  clock uncertainty                                      -0.01   
  --------------------------------------------------------------
  time given to startpoint                                3.59   
  --------------------------------------------------------------


  Startpoint: u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_id_o_reg_13_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_id_o_reg_13_/CK (SDFFHQX4TS)
                                                          0.00       0.00 r
  u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_id_o_reg_13_/Q (SDFFHQX4TS)
                                                          0.28       0.28 f
  u_ibex_top/u_ibex_core/if_stage_i/U13/Y (CLKINVX2TS)
                                                          0.07       0.36 r
  u_ibex_top/u_ibex_core/if_stage_i/U67/Y (INVX2TS)       0.09       0.44 f
  u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_alu_id_o[13] (ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020)
                                                          0.00       0.44 f
  u_ibex_top/u_ibex_core/id_stage_i/instr_rdata_alu_i[13] (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       0.44 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/instr_rdata_alu_i[13] (ibex_decoder_0_2_0_0)
                                                          0.00       0.44 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U80/Y (NOR2X2TS)
                                                          0.13       0.57 r
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U301/Y (NAND3X2TS)
                                                          0.14       0.71 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U312/Y (AND2X4TS)
                                                          0.20       0.91 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U64/Y (MXI2X4TS)
                                                          0.12       1.04 r
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U332/Y (OAI211X1TS)
                                                          0.24       1.27 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U333/Y (AOI211X2TS)
                                                          0.28       1.56 r
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U286/Y (NAND4BX2TS)
                                                          0.21       1.77 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/alu_op_a_mux_sel_o[1] (ibex_decoder_0_2_0_0)
                                                          0.00       1.77 f
  u_ibex_top/u_ibex_core/id_stage_i/U370/Y (AND2X4TS)     0.22       1.99 f
  u_ibex_top/u_ibex_core/id_stage_i/U39/Y (CLKBUFX2TS)
                                                          0.22       2.21 f
  u_ibex_top/u_ibex_core/id_stage_i/U99/Y (BUFX3TS)       0.20       2.41 f
  u_ibex_top/u_ibex_core/id_stage_i/U336/Y (AOI222XLTS)
                                                          0.56       2.97 r
  u_ibex_top/u_ibex_core/id_stage_i/U86/Y (INVX2TS)       0.28       3.25 f
  u_ibex_top/u_ibex_core/id_stage_i/alu_operand_a_ex_o[21] (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       3.25 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_operand_a_i[21] (ibex_ex_block_2_0_0)
                                                          0.00       3.25 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/operand_a_i[21] (ibex_alu_RV32B0)
                                                          0.00       3.25 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U733/Y (INVX2TS)
                                                          0.13       3.38 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U734/Y (INVX2TS)
                                                          0.08       3.46 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U235/Y (CLKMX2X2TS)
                                                          0.28       3.74 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U619/Y (NAND2X1TS)
                                                          0.18       3.92 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U395/Y (OAI21X1TS)
                                                          0.17       4.09 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U372/Y (AOI21X1TS)
                                                          0.18       4.27 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U778/Y (OAI21X2TS)
                                                          0.17       4.45 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1052/Y (AOI21X1TS)
                                                          0.19       4.63 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U782/Y (OAI21X1TS)
                                                          0.19       4.82 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U317/Y (XNOR2X2TS)
                                                          0.26       5.08 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U184/Y (NOR4X2TS)
                                                          0.22       5.30 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U608/Y (NAND4BX2TS)
                                                          0.25       5.56 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1069/Y (NOR2X4TS)
                                                          0.14       5.70 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1070/Y (NAND2X4TS)
                                                          0.12       5.82 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U475/Y (NOR2X8TS)
                                                          0.13       5.95 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1463/Y (MXI2X4TS)
                                                          0.16       6.12 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1464/Y (NAND2X4TS)
                                                          0.10       6.22 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/comparison_result_o (ibex_alu_RV32B0)
                                                          0.00       6.22 f
  u_ibex_top/u_ibex_core/ex_block_i/branch_decision_o (ibex_ex_block_2_0_0)
                                                          0.00       6.22 f
  u_ibex_top/u_ibex_core/id_stage_i/branch_decision_i (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       6.22 f
  u_ibex_top/u_ibex_core/id_stage_i/U471/Y (OA21X4TS)     0.27       6.49 f
  u_ibex_top/u_ibex_core/id_stage_i/U473/Y (AOI21X4TS)
                                                          0.15       6.64 r
  u_ibex_top/u_ibex_core/id_stage_i/U481/Y (NAND2X4TS)
                                                          0.11       6.75 f
  u_ibex_top/u_ibex_core/id_stage_i/U482/Y (NOR2BX4TS)
                                                          0.14       6.89 r
  u_ibex_top/u_ibex_core/id_stage_i/U483/Y (AND2X8TS)     0.17       7.06 r
  u_ibex_top/u_ibex_core/id_stage_i/U490/Y (AND4X4TS)     0.25       7.30 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/csr_pipe_flush_i (ibex_controller_0_0_0)
                                                          0.00       7.30 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U169/Y (OAI21X4TS)
                                                          0.09       7.39 f
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U18/Y (NAND4X2TS)
                                                          0.11       7.50 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U26/Y (NAND2BX2TS)
                                                          0.13       7.63 f
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U25/Y (NAND2BX2TS)
                                                          0.11       7.74 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U170/Y (NOR2X2TS)
                                                          0.08       7.83 f
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/id_in_ready_o (ibex_controller_0_0_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/id_stage_i/id_in_ready_o (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/id_in_ready_i (ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/ready_i (ibex_prefetch_buffer_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/out_ready_i (ibex_fetch_fifo_00000002_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U32/Y (CLKINVX2TS)
                                                          0.07       7.89 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U31/Y (INVX2TS)
                                                          0.06       7.96 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U30/Y (NAND2X2TS)
                                                          0.10       8.06 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U29/Y (INVX3TS)
                                                          0.09       8.15 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U65/Y (NAND2X4TS)
                                                          0.12       8.26 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U42/Y (NAND2X4TS)
                                                          0.12       8.39 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U426/Y (OAI22X4TS)
                                                          0.20       8.59 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/EN (SNPS_CLOCK_GATE_HIGH_ibex_fetch_fifo_00000002_0_2)
                                                          0.00       8.59 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/latch/D (TLATNX2TS)
                                                          0.00       8.59 r
  data arrival time                                                  8.59

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.01       4.99
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/latch/GN (TLATNX2TS)
                                                          0.00       4.99 f
  time borrowed from endpoint                             3.60       8.59
  data required time                                                 8.59
  --------------------------------------------------------------------------
  data required time                                                 8.59
  data arrival time                                                 -8.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk_i nominal pulse width                               5.00   
  library setup time                                     -0.20   
  --------------------------------------------------------------
  max time borrow                                         4.80   
  --------------------------------------------------------------
  actual time borrow                                      3.60   
  clock uncertainty                                      -0.01   
  --------------------------------------------------------------
  time given to startpoint                                3.59   
  --------------------------------------------------------------


  Startpoint: u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_id_o_reg_13_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_id_o_reg_13_/CK (SDFFHQX4TS)
                                                          0.00       0.00 r
  u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_id_o_reg_13_/Q (SDFFHQX4TS)
                                                          0.28       0.28 f
  u_ibex_top/u_ibex_core/if_stage_i/U13/Y (CLKINVX2TS)
                                                          0.07       0.36 r
  u_ibex_top/u_ibex_core/if_stage_i/U67/Y (INVX2TS)       0.09       0.44 f
  u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_alu_id_o[13] (ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020)
                                                          0.00       0.44 f
  u_ibex_top/u_ibex_core/id_stage_i/instr_rdata_alu_i[13] (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       0.44 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/instr_rdata_alu_i[13] (ibex_decoder_0_2_0_0)
                                                          0.00       0.44 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U80/Y (NOR2X2TS)
                                                          0.13       0.57 r
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U301/Y (NAND3X2TS)
                                                          0.14       0.71 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U312/Y (AND2X4TS)
                                                          0.20       0.91 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U64/Y (MXI2X4TS)
                                                          0.12       1.04 r
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U332/Y (OAI211X1TS)
                                                          0.24       1.27 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U333/Y (AOI211X2TS)
                                                          0.28       1.56 r
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U286/Y (NAND4BX2TS)
                                                          0.21       1.77 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/alu_op_a_mux_sel_o[1] (ibex_decoder_0_2_0_0)
                                                          0.00       1.77 f
  u_ibex_top/u_ibex_core/id_stage_i/U370/Y (AND2X4TS)     0.22       1.99 f
  u_ibex_top/u_ibex_core/id_stage_i/U39/Y (CLKBUFX2TS)
                                                          0.22       2.21 f
  u_ibex_top/u_ibex_core/id_stage_i/U99/Y (BUFX3TS)       0.20       2.41 f
  u_ibex_top/u_ibex_core/id_stage_i/U336/Y (AOI222XLTS)
                                                          0.56       2.97 r
  u_ibex_top/u_ibex_core/id_stage_i/U86/Y (INVX2TS)       0.28       3.25 f
  u_ibex_top/u_ibex_core/id_stage_i/alu_operand_a_ex_o[21] (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       3.25 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_operand_a_i[21] (ibex_ex_block_2_0_0)
                                                          0.00       3.25 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/operand_a_i[21] (ibex_alu_RV32B0)
                                                          0.00       3.25 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U733/Y (INVX2TS)
                                                          0.13       3.38 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U734/Y (INVX2TS)
                                                          0.08       3.46 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U235/Y (CLKMX2X2TS)
                                                          0.28       3.74 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U619/Y (NAND2X1TS)
                                                          0.18       3.92 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U395/Y (OAI21X1TS)
                                                          0.17       4.09 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U372/Y (AOI21X1TS)
                                                          0.18       4.27 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U778/Y (OAI21X2TS)
                                                          0.17       4.45 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1052/Y (AOI21X1TS)
                                                          0.19       4.63 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U782/Y (OAI21X1TS)
                                                          0.19       4.82 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U317/Y (XNOR2X2TS)
                                                          0.26       5.08 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U184/Y (NOR4X2TS)
                                                          0.22       5.30 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U608/Y (NAND4BX2TS)
                                                          0.25       5.56 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1069/Y (NOR2X4TS)
                                                          0.14       5.70 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1070/Y (NAND2X4TS)
                                                          0.12       5.82 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U475/Y (NOR2X8TS)
                                                          0.13       5.95 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1463/Y (MXI2X4TS)
                                                          0.16       6.12 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1464/Y (NAND2X4TS)
                                                          0.10       6.22 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/comparison_result_o (ibex_alu_RV32B0)
                                                          0.00       6.22 f
  u_ibex_top/u_ibex_core/ex_block_i/branch_decision_o (ibex_ex_block_2_0_0)
                                                          0.00       6.22 f
  u_ibex_top/u_ibex_core/id_stage_i/branch_decision_i (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       6.22 f
  u_ibex_top/u_ibex_core/id_stage_i/U471/Y (OA21X4TS)     0.27       6.49 f
  u_ibex_top/u_ibex_core/id_stage_i/U473/Y (AOI21X4TS)
                                                          0.15       6.64 r
  u_ibex_top/u_ibex_core/id_stage_i/U481/Y (NAND2X4TS)
                                                          0.11       6.75 f
  u_ibex_top/u_ibex_core/id_stage_i/U482/Y (NOR2BX4TS)
                                                          0.14       6.89 r
  u_ibex_top/u_ibex_core/id_stage_i/U483/Y (AND2X8TS)     0.17       7.06 r
  u_ibex_top/u_ibex_core/id_stage_i/U490/Y (AND4X4TS)     0.25       7.30 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/csr_pipe_flush_i (ibex_controller_0_0_0)
                                                          0.00       7.30 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U169/Y (OAI21X4TS)
                                                          0.09       7.39 f
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U18/Y (NAND4X2TS)
                                                          0.11       7.50 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U26/Y (NAND2BX2TS)
                                                          0.13       7.63 f
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U25/Y (NAND2BX2TS)
                                                          0.11       7.74 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U170/Y (NOR2X2TS)
                                                          0.08       7.83 f
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/id_in_ready_o (ibex_controller_0_0_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/id_stage_i/id_in_ready_o (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/id_in_ready_i (ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/ready_i (ibex_prefetch_buffer_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/out_ready_i (ibex_fetch_fifo_00000002_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U32/Y (CLKINVX2TS)
                                                          0.07       7.89 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U31/Y (INVX2TS)
                                                          0.06       7.96 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U30/Y (NAND2X2TS)
                                                          0.10       8.06 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U29/Y (INVX3TS)
                                                          0.09       8.15 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U65/Y (NAND2X4TS)
                                                          0.12       8.26 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U42/Y (NAND2X4TS)
                                                          0.12       8.39 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U426/Y (OAI22X4TS)
                                                          0.20       8.59 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/EN (SNPS_CLOCK_GATE_HIGH_ibex_fetch_fifo_00000002_0_2)
                                                          0.00       8.59 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/latch/D (TLATNX2TS)
                                                          0.00       8.59 r
  data arrival time                                                  8.59

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.01       4.99
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/latch/GN (TLATNX2TS)
                                                          0.00       4.99 f
  time borrowed from endpoint                             3.60       8.59
  data required time                                                 8.59
  --------------------------------------------------------------------------
  data required time                                                 8.59
  data arrival time                                                 -8.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk_i nominal pulse width                               5.00   
  library setup time                                     -0.20   
  --------------------------------------------------------------
  max time borrow                                         4.80   
  --------------------------------------------------------------
  actual time borrow                                      3.60   
  clock uncertainty                                      -0.01   
  --------------------------------------------------------------
  time given to startpoint                                3.59   
  --------------------------------------------------------------


  Startpoint: u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg_21_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg_21_/CK (SDFFHQX4TS)
                                                          0.00       0.00 r
  u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg_21_/Q (SDFFHQX4TS)
                                                          0.30       0.30 f
  u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_id_o[21] (ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020)
                                                          0.00       0.30 f
  u_ibex_top/u_ibex_core/id_stage_i/instr_rdata_i[21] (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       0.30 f
  u_ibex_top/u_ibex_core/id_stage_i/U62/Y (CLKINVX3TS)
                                                          0.07       0.37 r
  u_ibex_top/u_ibex_core/id_stage_i/U104/Y (INVX4TS)      0.06       0.44 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/instr_rdata_i[21] (ibex_decoder_0_2_0_0)
                                                          0.00       0.44 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U79/Y (BUFX12TS)
                                                          0.16       0.59 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/rf_raddr_b_o[1] (ibex_decoder_0_2_0_0)
                                                          0.00       0.59 f
  u_ibex_top/u_ibex_core/id_stage_i/rf_raddr_b_o[1] (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       0.59 f
  u_ibex_top/u_ibex_core/rf_raddr_b_o[1] (ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808)
                                                          0.00       0.59 f
  u_ibex_top/gen_regfile_ff_register_file_i/raddr_b_i[1] (ibex_register_file_ff_0_00000020_0_0_0_00000000)
                                                          0.00       0.59 f
  u_ibex_top/gen_regfile_ff_register_file_i/U630/Y (NAND2X4TS)
                                                          0.07       0.67 r
  u_ibex_top/gen_regfile_ff_register_file_i/U623/Y (INVX4TS)
                                                          0.07       0.74 f
  u_ibex_top/gen_regfile_ff_register_file_i/U621/Y (NAND2X4TS)
                                                          0.10       0.83 r
  u_ibex_top/gen_regfile_ff_register_file_i/U1550/Y (INVX2TS)
                                                          0.08       0.92 f
  u_ibex_top/gen_regfile_ff_register_file_i/U798/Y (NAND2X2TS)
                                                          0.11       1.03 r
  u_ibex_top/gen_regfile_ff_register_file_i/U1073/Y (INVX2TS)
                                                          0.10       1.13 f
  u_ibex_top/gen_regfile_ff_register_file_i/U107/Y (BUFX2TS)
                                                          0.22       1.35 f
  u_ibex_top/gen_regfile_ff_register_file_i/U2430/Y (AOI22X1TS)
                                                          0.16       1.51 r
  u_ibex_top/gen_regfile_ff_register_file_i/U2432/Y (AND4X2TS)
                                                          0.35       1.87 r
  u_ibex_top/gen_regfile_ff_register_file_i/U692/Y (NAND3X2TS)
                                                          0.10       1.97 f
  u_ibex_top/gen_regfile_ff_register_file_i/U473/Y (NOR4X1TS)
                                                          0.18       2.15 r
  u_ibex_top/gen_regfile_ff_register_file_i/U2438/Y (NAND4XLTS)
                                                          0.20       2.35 f
  u_ibex_top/gen_regfile_ff_register_file_i/rdata_b_o[0] (ibex_register_file_ff_0_00000020_0_0_0_00000000)
                                                          0.00       2.35 f
  u_ibex_top/u_rf_rdata_b_ecc_buf/in_i[0] (prim_generic_buf_s00000020)
                                                          0.00       2.35 f
  u_ibex_top/u_rf_rdata_b_ecc_buf/I_31/Z (GTECH_NOT)      0.00       2.35 r
  u_ibex_top/u_rf_rdata_b_ecc_buf/I_63/Z (GTECH_NOT)      0.00       2.35 f
  u_ibex_top/u_rf_rdata_b_ecc_buf/out_o[0] (prim_generic_buf_s00000020)
                                                          0.00       2.35 f
  u_ibex_top/u_ibex_core/rf_rdata_b_ecc_i[0] (ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808)
                                                          0.00       2.35 f
  u_ibex_top/u_ibex_core/id_stage_i/rf_rdata_b_i[0] (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       2.35 f
  u_ibex_top/u_ibex_core/id_stage_i/U239/Y (AOI222X2TS)
                                                          0.32       2.67 r
  u_ibex_top/u_ibex_core/id_stage_i/U414/Y (INVX2TS)      0.15       2.82 f
  u_ibex_top/u_ibex_core/id_stage_i/alu_operand_b_ex_o[0] (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       2.82 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_operand_b_i[0] (ibex_ex_block_2_0_0)
                                                          0.00       2.82 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/operand_b_i[0] (ibex_alu_RV32B0)
                                                          0.00       2.82 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U766/Y (INVX2TS)
                                                          0.11       2.93 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U767/Y (INVX2TS)
                                                          0.10       3.03 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U549/Y (CLKMX2X2TS)
                                                          0.28       3.31 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U548/Y (OAI2BB1X1TS)
                                                          0.16       3.47 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U591/Y (NOR2X2TS)
                                                          0.13       3.59 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U370/Y (OAI21X2TS)
                                                          0.22       3.82 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1046/Y (INVX2TS)
                                                          0.15       3.97 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U461/Y (OAI21X2TS)
                                                          0.15       4.12 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U652/Y (XNOR2X1TS)
                                                          0.31       4.43 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U509/Y (OR4X4TS)
                                                          0.53       4.96 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U798/Y (OR3X6TS)
                                                          0.31       5.27 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U791/Y (NOR2X4TS)
                                                          0.10       5.37 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U608/Y (NAND4BX2TS)
                                                          0.19       5.56 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1069/Y (NOR2X4TS)
                                                          0.14       5.70 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1070/Y (NAND2X4TS)
                                                          0.12       5.82 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U475/Y (NOR2X8TS)
                                                          0.13       5.95 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1463/Y (MXI2X4TS)
                                                          0.16       6.12 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1464/Y (NAND2X4TS)
                                                          0.10       6.22 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/comparison_result_o (ibex_alu_RV32B0)
                                                          0.00       6.22 f
  u_ibex_top/u_ibex_core/ex_block_i/branch_decision_o (ibex_ex_block_2_0_0)
                                                          0.00       6.22 f
  u_ibex_top/u_ibex_core/id_stage_i/branch_decision_i (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       6.22 f
  u_ibex_top/u_ibex_core/id_stage_i/U471/Y (OA21X4TS)     0.27       6.49 f
  u_ibex_top/u_ibex_core/id_stage_i/U473/Y (AOI21X4TS)
                                                          0.15       6.64 r
  u_ibex_top/u_ibex_core/id_stage_i/U481/Y (NAND2X4TS)
                                                          0.11       6.75 f
  u_ibex_top/u_ibex_core/id_stage_i/U482/Y (NOR2BX4TS)
                                                          0.14       6.89 r
  u_ibex_top/u_ibex_core/id_stage_i/U483/Y (AND2X8TS)     0.17       7.06 r
  u_ibex_top/u_ibex_core/id_stage_i/U490/Y (AND4X4TS)     0.25       7.30 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/csr_pipe_flush_i (ibex_controller_0_0_0)
                                                          0.00       7.30 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U169/Y (OAI21X4TS)
                                                          0.09       7.39 f
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U18/Y (NAND4X2TS)
                                                          0.11       7.50 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U26/Y (NAND2BX2TS)
                                                          0.13       7.63 f
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U25/Y (NAND2BX2TS)
                                                          0.11       7.74 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U170/Y (NOR2X2TS)
                                                          0.08       7.83 f
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/id_in_ready_o (ibex_controller_0_0_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/id_stage_i/id_in_ready_o (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/id_in_ready_i (ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/ready_i (ibex_prefetch_buffer_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/out_ready_i (ibex_fetch_fifo_00000002_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U32/Y (CLKINVX2TS)
                                                          0.07       7.89 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U31/Y (INVX2TS)
                                                          0.06       7.96 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U30/Y (NAND2X2TS)
                                                          0.10       8.06 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U29/Y (INVX3TS)
                                                          0.09       8.15 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U65/Y (NAND2X4TS)
                                                          0.12       8.26 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U42/Y (NAND2X4TS)
                                                          0.12       8.39 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U426/Y (OAI22X4TS)
                                                          0.20       8.59 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/EN (SNPS_CLOCK_GATE_HIGH_ibex_fetch_fifo_00000002_0_2)
                                                          0.00       8.59 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/latch/D (TLATNX2TS)
                                                          0.00       8.59 r
  data arrival time                                                  8.59

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.01       4.99
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/latch/GN (TLATNX2TS)
                                                          0.00       4.99 f
  time borrowed from endpoint                             3.60       8.59
  data required time                                                 8.59
  --------------------------------------------------------------------------
  data required time                                                 8.59
  data arrival time                                                 -8.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk_i nominal pulse width                               5.00   
  library setup time                                     -0.20   
  --------------------------------------------------------------
  max time borrow                                         4.80   
  --------------------------------------------------------------
  actual time borrow                                      3.60   
  clock uncertainty                                      -0.01   
  --------------------------------------------------------------
  time given to startpoint                                3.59   
  --------------------------------------------------------------


  Startpoint: u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_id_o_reg_13_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_id_o_reg_13_/CK (SDFFHQX4TS)
                                                          0.00       0.00 r
  u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_id_o_reg_13_/Q (SDFFHQX4TS)
                                                          0.28       0.28 f
  u_ibex_top/u_ibex_core/if_stage_i/U13/Y (CLKINVX2TS)
                                                          0.07       0.36 r
  u_ibex_top/u_ibex_core/if_stage_i/U67/Y (INVX2TS)       0.09       0.44 f
  u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_alu_id_o[13] (ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020)
                                                          0.00       0.44 f
  u_ibex_top/u_ibex_core/id_stage_i/instr_rdata_alu_i[13] (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       0.44 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/instr_rdata_alu_i[13] (ibex_decoder_0_2_0_0)
                                                          0.00       0.44 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U80/Y (NOR2X2TS)
                                                          0.13       0.57 r
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U301/Y (NAND3X2TS)
                                                          0.14       0.71 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U312/Y (AND2X4TS)
                                                          0.20       0.91 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U64/Y (MXI2X4TS)
                                                          0.12       1.04 r
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U332/Y (OAI211X1TS)
                                                          0.24       1.27 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U333/Y (AOI211X2TS)
                                                          0.28       1.56 r
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U286/Y (NAND4BX2TS)
                                                          0.21       1.77 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/alu_op_a_mux_sel_o[1] (ibex_decoder_0_2_0_0)
                                                          0.00       1.77 f
  u_ibex_top/u_ibex_core/id_stage_i/U370/Y (AND2X4TS)     0.22       1.99 f
  u_ibex_top/u_ibex_core/id_stage_i/U39/Y (CLKBUFX2TS)
                                                          0.22       2.21 f
  u_ibex_top/u_ibex_core/id_stage_i/U99/Y (BUFX3TS)       0.20       2.41 f
  u_ibex_top/u_ibex_core/id_stage_i/U336/Y (AOI222XLTS)
                                                          0.56       2.97 r
  u_ibex_top/u_ibex_core/id_stage_i/U86/Y (INVX2TS)       0.28       3.25 f
  u_ibex_top/u_ibex_core/id_stage_i/alu_operand_a_ex_o[21] (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       3.25 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_operand_a_i[21] (ibex_ex_block_2_0_0)
                                                          0.00       3.25 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/operand_a_i[21] (ibex_alu_RV32B0)
                                                          0.00       3.25 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U733/Y (INVX2TS)
                                                          0.13       3.38 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U734/Y (INVX2TS)
                                                          0.08       3.46 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U235/Y (CLKMX2X2TS)
                                                          0.28       3.74 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U619/Y (NAND2X1TS)
                                                          0.18       3.92 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U395/Y (OAI21X1TS)
                                                          0.17       4.09 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U372/Y (AOI21X1TS)
                                                          0.18       4.27 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U778/Y (OAI21X2TS)
                                                          0.17       4.45 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1052/Y (AOI21X1TS)
                                                          0.19       4.63 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U782/Y (OAI21X1TS)
                                                          0.19       4.82 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U317/Y (XNOR2X2TS)
                                                          0.26       5.08 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U184/Y (NOR4X2TS)
                                                          0.22       5.30 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U608/Y (NAND4BX2TS)
                                                          0.25       5.56 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1069/Y (NOR2X4TS)
                                                          0.14       5.70 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1070/Y (NAND2X4TS)
                                                          0.12       5.82 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U475/Y (NOR2X8TS)
                                                          0.13       5.95 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1463/Y (MXI2X4TS)
                                                          0.16       6.12 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1464/Y (NAND2X4TS)
                                                          0.10       6.22 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/comparison_result_o (ibex_alu_RV32B0)
                                                          0.00       6.22 f
  u_ibex_top/u_ibex_core/ex_block_i/branch_decision_o (ibex_ex_block_2_0_0)
                                                          0.00       6.22 f
  u_ibex_top/u_ibex_core/id_stage_i/branch_decision_i (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       6.22 f
  u_ibex_top/u_ibex_core/id_stage_i/U471/Y (OA21X4TS)     0.27       6.49 f
  u_ibex_top/u_ibex_core/id_stage_i/U473/Y (AOI21X4TS)
                                                          0.15       6.64 r
  u_ibex_top/u_ibex_core/id_stage_i/U481/Y (NAND2X4TS)
                                                          0.11       6.75 f
  u_ibex_top/u_ibex_core/id_stage_i/U482/Y (NOR2BX4TS)
                                                          0.14       6.89 r
  u_ibex_top/u_ibex_core/id_stage_i/U483/Y (AND2X8TS)     0.17       7.06 r
  u_ibex_top/u_ibex_core/id_stage_i/U490/Y (AND4X4TS)     0.25       7.30 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/csr_pipe_flush_i (ibex_controller_0_0_0)
                                                          0.00       7.30 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U169/Y (OAI21X4TS)
                                                          0.09       7.39 f
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U18/Y (NAND4X2TS)
                                                          0.11       7.50 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U26/Y (NAND2BX2TS)
                                                          0.13       7.63 f
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U25/Y (NAND2BX2TS)
                                                          0.11       7.74 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U170/Y (NOR2X2TS)
                                                          0.08       7.83 f
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/id_in_ready_o (ibex_controller_0_0_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/id_stage_i/id_in_ready_o (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/id_in_ready_i (ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/ready_i (ibex_prefetch_buffer_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/out_ready_i (ibex_fetch_fifo_00000002_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U32/Y (CLKINVX2TS)
                                                          0.07       7.89 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U31/Y (INVX2TS)
                                                          0.06       7.96 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U30/Y (NAND2X2TS)
                                                          0.10       8.06 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U29/Y (INVX3TS)
                                                          0.09       8.15 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U65/Y (NAND2X4TS)
                                                          0.12       8.26 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U42/Y (NAND2X4TS)
                                                          0.12       8.39 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U426/Y (OAI22X4TS)
                                                          0.20       8.59 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/EN (SNPS_CLOCK_GATE_HIGH_ibex_fetch_fifo_00000002_0_2)
                                                          0.00       8.59 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/latch/D (TLATNX2TS)
                                                          0.00       8.59 r
  data arrival time                                                  8.59

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.01       4.99
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/latch/GN (TLATNX2TS)
                                                          0.00       4.99 f
  time borrowed from endpoint                             3.60       8.59
  data required time                                                 8.59
  --------------------------------------------------------------------------
  data required time                                                 8.59
  data arrival time                                                 -8.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk_i nominal pulse width                               5.00   
  library setup time                                     -0.20   
  --------------------------------------------------------------
  max time borrow                                         4.80   
  --------------------------------------------------------------
  actual time borrow                                      3.60   
  clock uncertainty                                      -0.01   
  --------------------------------------------------------------
  time given to startpoint                                3.59   
  --------------------------------------------------------------


  Startpoint: u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_id_o_reg_13_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_id_o_reg_13_/CK (SDFFHQX4TS)
                                                          0.00       0.00 r
  u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_id_o_reg_13_/Q (SDFFHQX4TS)
                                                          0.28       0.28 f
  u_ibex_top/u_ibex_core/if_stage_i/U13/Y (CLKINVX2TS)
                                                          0.07       0.36 r
  u_ibex_top/u_ibex_core/if_stage_i/U67/Y (INVX2TS)       0.09       0.44 f
  u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_alu_id_o[13] (ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020)
                                                          0.00       0.44 f
  u_ibex_top/u_ibex_core/id_stage_i/instr_rdata_alu_i[13] (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       0.44 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/instr_rdata_alu_i[13] (ibex_decoder_0_2_0_0)
                                                          0.00       0.44 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U80/Y (NOR2X2TS)
                                                          0.13       0.57 r
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U301/Y (NAND3X2TS)
                                                          0.14       0.71 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U312/Y (AND2X4TS)
                                                          0.20       0.91 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U64/Y (MXI2X4TS)
                                                          0.12       1.04 r
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U332/Y (OAI211X1TS)
                                                          0.24       1.27 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U333/Y (AOI211X2TS)
                                                          0.28       1.56 r
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U286/Y (NAND4BX2TS)
                                                          0.21       1.77 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/alu_op_a_mux_sel_o[1] (ibex_decoder_0_2_0_0)
                                                          0.00       1.77 f
  u_ibex_top/u_ibex_core/id_stage_i/U370/Y (AND2X4TS)     0.22       1.99 f
  u_ibex_top/u_ibex_core/id_stage_i/U39/Y (CLKBUFX2TS)
                                                          0.22       2.21 f
  u_ibex_top/u_ibex_core/id_stage_i/U99/Y (BUFX3TS)       0.20       2.41 f
  u_ibex_top/u_ibex_core/id_stage_i/U336/Y (AOI222XLTS)
                                                          0.56       2.97 r
  u_ibex_top/u_ibex_core/id_stage_i/U86/Y (INVX2TS)       0.28       3.25 f
  u_ibex_top/u_ibex_core/id_stage_i/alu_operand_a_ex_o[21] (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       3.25 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_operand_a_i[21] (ibex_ex_block_2_0_0)
                                                          0.00       3.25 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/operand_a_i[21] (ibex_alu_RV32B0)
                                                          0.00       3.25 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U733/Y (INVX2TS)
                                                          0.13       3.38 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U734/Y (INVX2TS)
                                                          0.08       3.46 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U235/Y (CLKMX2X2TS)
                                                          0.28       3.74 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U619/Y (NAND2X1TS)
                                                          0.18       3.92 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U395/Y (OAI21X1TS)
                                                          0.17       4.09 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U372/Y (AOI21X1TS)
                                                          0.18       4.27 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U778/Y (OAI21X2TS)
                                                          0.17       4.45 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1052/Y (AOI21X1TS)
                                                          0.19       4.63 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U782/Y (OAI21X1TS)
                                                          0.19       4.82 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U317/Y (XNOR2X2TS)
                                                          0.26       5.08 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U184/Y (NOR4X2TS)
                                                          0.22       5.30 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U608/Y (NAND4BX2TS)
                                                          0.25       5.56 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1069/Y (NOR2X4TS)
                                                          0.14       5.70 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1070/Y (NAND2X4TS)
                                                          0.12       5.82 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U475/Y (NOR2X8TS)
                                                          0.13       5.95 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1463/Y (MXI2X4TS)
                                                          0.16       6.12 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1464/Y (NAND2X4TS)
                                                          0.10       6.22 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/comparison_result_o (ibex_alu_RV32B0)
                                                          0.00       6.22 f
  u_ibex_top/u_ibex_core/ex_block_i/branch_decision_o (ibex_ex_block_2_0_0)
                                                          0.00       6.22 f
  u_ibex_top/u_ibex_core/id_stage_i/branch_decision_i (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       6.22 f
  u_ibex_top/u_ibex_core/id_stage_i/U471/Y (OA21X4TS)     0.27       6.49 f
  u_ibex_top/u_ibex_core/id_stage_i/U473/Y (AOI21X4TS)
                                                          0.15       6.64 r
  u_ibex_top/u_ibex_core/id_stage_i/U481/Y (NAND2X4TS)
                                                          0.11       6.75 f
  u_ibex_top/u_ibex_core/id_stage_i/U482/Y (NOR2BX4TS)
                                                          0.14       6.89 r
  u_ibex_top/u_ibex_core/id_stage_i/U483/Y (AND2X8TS)     0.17       7.06 r
  u_ibex_top/u_ibex_core/id_stage_i/U490/Y (AND4X4TS)     0.25       7.30 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/csr_pipe_flush_i (ibex_controller_0_0_0)
                                                          0.00       7.30 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U169/Y (OAI21X4TS)
                                                          0.09       7.39 f
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U18/Y (NAND4X2TS)
                                                          0.11       7.50 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U26/Y (NAND2BX2TS)
                                                          0.13       7.63 f
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U25/Y (NAND2BX2TS)
                                                          0.11       7.74 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U170/Y (NOR2X2TS)
                                                          0.08       7.83 f
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/id_in_ready_o (ibex_controller_0_0_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/id_stage_i/id_in_ready_o (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/id_in_ready_i (ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/ready_i (ibex_prefetch_buffer_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/out_ready_i (ibex_fetch_fifo_00000002_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U32/Y (CLKINVX2TS)
                                                          0.07       7.89 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U31/Y (INVX2TS)
                                                          0.06       7.96 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U30/Y (NAND2X2TS)
                                                          0.10       8.06 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U29/Y (INVX3TS)
                                                          0.09       8.15 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U65/Y (NAND2X4TS)
                                                          0.12       8.26 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U42/Y (NAND2X4TS)
                                                          0.12       8.39 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U426/Y (OAI22X4TS)
                                                          0.20       8.59 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/EN (SNPS_CLOCK_GATE_HIGH_ibex_fetch_fifo_00000002_0_2)
                                                          0.00       8.59 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/latch/D (TLATNX2TS)
                                                          0.00       8.59 r
  data arrival time                                                  8.59

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.01       4.99
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/latch/GN (TLATNX2TS)
                                                          0.00       4.99 f
  time borrowed from endpoint                             3.60       8.59
  data required time                                                 8.59
  --------------------------------------------------------------------------
  data required time                                                 8.59
  data arrival time                                                 -8.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk_i nominal pulse width                               5.00   
  library setup time                                     -0.20   
  --------------------------------------------------------------
  max time borrow                                         4.80   
  --------------------------------------------------------------
  actual time borrow                                      3.60   
  clock uncertainty                                      -0.01   
  --------------------------------------------------------------
  time given to startpoint                                3.59   
  --------------------------------------------------------------


  Startpoint: u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_id_o_reg_13_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_id_o_reg_13_/CK (SDFFHQX4TS)
                                                          0.00       0.00 r
  u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_id_o_reg_13_/Q (SDFFHQX4TS)
                                                          0.28       0.28 f
  u_ibex_top/u_ibex_core/if_stage_i/U13/Y (CLKINVX2TS)
                                                          0.07       0.36 r
  u_ibex_top/u_ibex_core/if_stage_i/U67/Y (INVX2TS)       0.09       0.44 f
  u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_alu_id_o[13] (ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020)
                                                          0.00       0.44 f
  u_ibex_top/u_ibex_core/id_stage_i/instr_rdata_alu_i[13] (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       0.44 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/instr_rdata_alu_i[13] (ibex_decoder_0_2_0_0)
                                                          0.00       0.44 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U80/Y (NOR2X2TS)
                                                          0.13       0.57 r
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U301/Y (NAND3X2TS)
                                                          0.14       0.71 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U312/Y (AND2X4TS)
                                                          0.20       0.91 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U64/Y (MXI2X4TS)
                                                          0.12       1.04 r
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U332/Y (OAI211X1TS)
                                                          0.24       1.27 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U333/Y (AOI211X2TS)
                                                          0.28       1.56 r
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U286/Y (NAND4BX2TS)
                                                          0.21       1.77 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/alu_op_a_mux_sel_o[1] (ibex_decoder_0_2_0_0)
                                                          0.00       1.77 f
  u_ibex_top/u_ibex_core/id_stage_i/U370/Y (AND2X4TS)     0.22       1.99 f
  u_ibex_top/u_ibex_core/id_stage_i/U39/Y (CLKBUFX2TS)
                                                          0.22       2.21 f
  u_ibex_top/u_ibex_core/id_stage_i/U99/Y (BUFX3TS)       0.20       2.41 f
  u_ibex_top/u_ibex_core/id_stage_i/U336/Y (AOI222XLTS)
                                                          0.56       2.97 r
  u_ibex_top/u_ibex_core/id_stage_i/U86/Y (INVX2TS)       0.28       3.25 f
  u_ibex_top/u_ibex_core/id_stage_i/alu_operand_a_ex_o[21] (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       3.25 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_operand_a_i[21] (ibex_ex_block_2_0_0)
                                                          0.00       3.25 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/operand_a_i[21] (ibex_alu_RV32B0)
                                                          0.00       3.25 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U733/Y (INVX2TS)
                                                          0.13       3.38 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U734/Y (INVX2TS)
                                                          0.08       3.46 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U235/Y (CLKMX2X2TS)
                                                          0.28       3.74 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U619/Y (NAND2X1TS)
                                                          0.18       3.92 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U395/Y (OAI21X1TS)
                                                          0.17       4.09 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U372/Y (AOI21X1TS)
                                                          0.18       4.27 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U778/Y (OAI21X2TS)
                                                          0.17       4.45 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1052/Y (AOI21X1TS)
                                                          0.19       4.63 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U782/Y (OAI21X1TS)
                                                          0.19       4.82 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U317/Y (XNOR2X2TS)
                                                          0.26       5.08 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U184/Y (NOR4X2TS)
                                                          0.22       5.30 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U608/Y (NAND4BX2TS)
                                                          0.25       5.56 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1069/Y (NOR2X4TS)
                                                          0.14       5.70 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1070/Y (NAND2X4TS)
                                                          0.12       5.82 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U475/Y (NOR2X8TS)
                                                          0.13       5.95 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1463/Y (MXI2X4TS)
                                                          0.16       6.12 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1464/Y (NAND2X4TS)
                                                          0.10       6.22 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/comparison_result_o (ibex_alu_RV32B0)
                                                          0.00       6.22 f
  u_ibex_top/u_ibex_core/ex_block_i/branch_decision_o (ibex_ex_block_2_0_0)
                                                          0.00       6.22 f
  u_ibex_top/u_ibex_core/id_stage_i/branch_decision_i (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       6.22 f
  u_ibex_top/u_ibex_core/id_stage_i/U471/Y (OA21X4TS)     0.27       6.49 f
  u_ibex_top/u_ibex_core/id_stage_i/U473/Y (AOI21X4TS)
                                                          0.15       6.64 r
  u_ibex_top/u_ibex_core/id_stage_i/U481/Y (NAND2X4TS)
                                                          0.11       6.75 f
  u_ibex_top/u_ibex_core/id_stage_i/U482/Y (NOR2BX4TS)
                                                          0.14       6.89 r
  u_ibex_top/u_ibex_core/id_stage_i/U483/Y (AND2X8TS)     0.17       7.06 r
  u_ibex_top/u_ibex_core/id_stage_i/U490/Y (AND4X4TS)     0.25       7.30 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/csr_pipe_flush_i (ibex_controller_0_0_0)
                                                          0.00       7.30 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U169/Y (OAI21X4TS)
                                                          0.09       7.39 f
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U18/Y (NAND4X2TS)
                                                          0.11       7.50 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U26/Y (NAND2BX2TS)
                                                          0.13       7.63 f
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U25/Y (NAND2BX2TS)
                                                          0.11       7.74 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U170/Y (NOR2X2TS)
                                                          0.08       7.83 f
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/id_in_ready_o (ibex_controller_0_0_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/id_stage_i/id_in_ready_o (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/id_in_ready_i (ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/ready_i (ibex_prefetch_buffer_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/out_ready_i (ibex_fetch_fifo_00000002_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U32/Y (CLKINVX2TS)
                                                          0.07       7.89 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U31/Y (INVX2TS)
                                                          0.06       7.96 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U30/Y (NAND2X2TS)
                                                          0.10       8.06 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U29/Y (INVX3TS)
                                                          0.09       8.15 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U65/Y (NAND2X4TS)
                                                          0.12       8.26 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U42/Y (NAND2X4TS)
                                                          0.12       8.39 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U426/Y (OAI22X4TS)
                                                          0.20       8.59 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/EN (SNPS_CLOCK_GATE_HIGH_ibex_fetch_fifo_00000002_0_2)
                                                          0.00       8.59 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/latch/D (TLATNX2TS)
                                                          0.00       8.59 r
  data arrival time                                                  8.59

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.01       4.99
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/latch/GN (TLATNX2TS)
                                                          0.00       4.99 f
  time borrowed from endpoint                             3.60       8.59
  data required time                                                 8.59
  --------------------------------------------------------------------------
  data required time                                                 8.59
  data arrival time                                                 -8.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk_i nominal pulse width                               5.00   
  library setup time                                     -0.20   
  --------------------------------------------------------------
  max time borrow                                         4.80   
  --------------------------------------------------------------
  actual time borrow                                      3.60   
  clock uncertainty                                      -0.01   
  --------------------------------------------------------------
  time given to startpoint                                3.59   
  --------------------------------------------------------------


  Startpoint: u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_id_o_reg_13_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_id_o_reg_13_/CK (SDFFHQX4TS)
                                                          0.00       0.00 r
  u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_id_o_reg_13_/Q (SDFFHQX4TS)
                                                          0.28       0.28 f
  u_ibex_top/u_ibex_core/if_stage_i/U13/Y (CLKINVX2TS)
                                                          0.07       0.36 r
  u_ibex_top/u_ibex_core/if_stage_i/U67/Y (INVX2TS)       0.09       0.44 f
  u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_alu_id_o[13] (ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020)
                                                          0.00       0.44 f
  u_ibex_top/u_ibex_core/id_stage_i/instr_rdata_alu_i[13] (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       0.44 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/instr_rdata_alu_i[13] (ibex_decoder_0_2_0_0)
                                                          0.00       0.44 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U80/Y (NOR2X2TS)
                                                          0.13       0.57 r
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U301/Y (NAND3X2TS)
                                                          0.14       0.71 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U312/Y (AND2X4TS)
                                                          0.20       0.91 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U64/Y (MXI2X4TS)
                                                          0.12       1.04 r
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U332/Y (OAI211X1TS)
                                                          0.24       1.27 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U333/Y (AOI211X2TS)
                                                          0.28       1.56 r
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U286/Y (NAND4BX2TS)
                                                          0.21       1.77 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/alu_op_a_mux_sel_o[1] (ibex_decoder_0_2_0_0)
                                                          0.00       1.77 f
  u_ibex_top/u_ibex_core/id_stage_i/U370/Y (AND2X4TS)     0.22       1.99 f
  u_ibex_top/u_ibex_core/id_stage_i/U39/Y (CLKBUFX2TS)
                                                          0.22       2.21 f
  u_ibex_top/u_ibex_core/id_stage_i/U99/Y (BUFX3TS)       0.20       2.41 f
  u_ibex_top/u_ibex_core/id_stage_i/U336/Y (AOI222XLTS)
                                                          0.56       2.97 r
  u_ibex_top/u_ibex_core/id_stage_i/U86/Y (INVX2TS)       0.28       3.25 f
  u_ibex_top/u_ibex_core/id_stage_i/alu_operand_a_ex_o[21] (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       3.25 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_operand_a_i[21] (ibex_ex_block_2_0_0)
                                                          0.00       3.25 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/operand_a_i[21] (ibex_alu_RV32B0)
                                                          0.00       3.25 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U733/Y (INVX2TS)
                                                          0.13       3.38 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U734/Y (INVX2TS)
                                                          0.08       3.46 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U235/Y (CLKMX2X2TS)
                                                          0.28       3.74 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U619/Y (NAND2X1TS)
                                                          0.18       3.92 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U395/Y (OAI21X1TS)
                                                          0.17       4.09 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U372/Y (AOI21X1TS)
                                                          0.18       4.27 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U778/Y (OAI21X2TS)
                                                          0.17       4.45 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1052/Y (AOI21X1TS)
                                                          0.19       4.63 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U782/Y (OAI21X1TS)
                                                          0.19       4.82 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U317/Y (XNOR2X2TS)
                                                          0.26       5.08 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U184/Y (NOR4X2TS)
                                                          0.22       5.30 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U608/Y (NAND4BX2TS)
                                                          0.25       5.56 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1069/Y (NOR2X4TS)
                                                          0.14       5.70 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1070/Y (NAND2X4TS)
                                                          0.12       5.82 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U475/Y (NOR2X8TS)
                                                          0.13       5.95 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1463/Y (MXI2X4TS)
                                                          0.16       6.12 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1464/Y (NAND2X4TS)
                                                          0.10       6.22 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/comparison_result_o (ibex_alu_RV32B0)
                                                          0.00       6.22 f
  u_ibex_top/u_ibex_core/ex_block_i/branch_decision_o (ibex_ex_block_2_0_0)
                                                          0.00       6.22 f
  u_ibex_top/u_ibex_core/id_stage_i/branch_decision_i (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       6.22 f
  u_ibex_top/u_ibex_core/id_stage_i/U471/Y (OA21X4TS)     0.27       6.49 f
  u_ibex_top/u_ibex_core/id_stage_i/U473/Y (AOI21X4TS)
                                                          0.15       6.64 r
  u_ibex_top/u_ibex_core/id_stage_i/U481/Y (NAND2X4TS)
                                                          0.11       6.75 f
  u_ibex_top/u_ibex_core/id_stage_i/U482/Y (NOR2BX4TS)
                                                          0.14       6.89 r
  u_ibex_top/u_ibex_core/id_stage_i/U483/Y (AND2X8TS)     0.17       7.06 r
  u_ibex_top/u_ibex_core/id_stage_i/U490/Y (AND4X4TS)     0.25       7.30 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/csr_pipe_flush_i (ibex_controller_0_0_0)
                                                          0.00       7.30 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U169/Y (OAI21X4TS)
                                                          0.09       7.39 f
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U18/Y (NAND4X2TS)
                                                          0.11       7.50 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U26/Y (NAND2BX2TS)
                                                          0.13       7.63 f
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U25/Y (NAND2BX2TS)
                                                          0.11       7.74 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U170/Y (NOR2X2TS)
                                                          0.08       7.83 f
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/id_in_ready_o (ibex_controller_0_0_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/id_stage_i/id_in_ready_o (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/id_in_ready_i (ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/ready_i (ibex_prefetch_buffer_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/out_ready_i (ibex_fetch_fifo_00000002_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U32/Y (CLKINVX2TS)
                                                          0.07       7.89 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U31/Y (INVX2TS)
                                                          0.06       7.96 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U30/Y (NAND2X2TS)
                                                          0.10       8.06 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U29/Y (INVX3TS)
                                                          0.09       8.15 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U65/Y (NAND2X4TS)
                                                          0.12       8.26 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U42/Y (NAND2X4TS)
                                                          0.12       8.39 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U426/Y (OAI22X4TS)
                                                          0.20       8.59 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/EN (SNPS_CLOCK_GATE_HIGH_ibex_fetch_fifo_00000002_0_2)
                                                          0.00       8.59 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/latch/D (TLATNX2TS)
                                                          0.00       8.59 r
  data arrival time                                                  8.59

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.01       4.99
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/latch/GN (TLATNX2TS)
                                                          0.00       4.99 f
  time borrowed from endpoint                             3.60       8.59
  data required time                                                 8.59
  --------------------------------------------------------------------------
  data required time                                                 8.59
  data arrival time                                                 -8.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk_i nominal pulse width                               5.00   
  library setup time                                     -0.20   
  --------------------------------------------------------------
  max time borrow                                         4.80   
  --------------------------------------------------------------
  actual time borrow                                      3.60   
  clock uncertainty                                      -0.01   
  --------------------------------------------------------------
  time given to startpoint                                3.59   
  --------------------------------------------------------------


  Startpoint: u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg_21_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg_21_/CK (SDFFHQX4TS)
                                                          0.00       0.00 r
  u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg_21_/Q (SDFFHQX4TS)
                                                          0.30       0.30 f
  u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_id_o[21] (ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020)
                                                          0.00       0.30 f
  u_ibex_top/u_ibex_core/id_stage_i/instr_rdata_i[21] (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       0.30 f
  u_ibex_top/u_ibex_core/id_stage_i/U62/Y (CLKINVX3TS)
                                                          0.07       0.37 r
  u_ibex_top/u_ibex_core/id_stage_i/U104/Y (INVX4TS)      0.06       0.44 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/instr_rdata_i[21] (ibex_decoder_0_2_0_0)
                                                          0.00       0.44 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U79/Y (BUFX12TS)
                                                          0.16       0.59 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/rf_raddr_b_o[1] (ibex_decoder_0_2_0_0)
                                                          0.00       0.59 f
  u_ibex_top/u_ibex_core/id_stage_i/rf_raddr_b_o[1] (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       0.59 f
  u_ibex_top/u_ibex_core/rf_raddr_b_o[1] (ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808)
                                                          0.00       0.59 f
  u_ibex_top/gen_regfile_ff_register_file_i/raddr_b_i[1] (ibex_register_file_ff_0_00000020_0_0_0_00000000)
                                                          0.00       0.59 f
  u_ibex_top/gen_regfile_ff_register_file_i/U630/Y (NAND2X4TS)
                                                          0.07       0.67 r
  u_ibex_top/gen_regfile_ff_register_file_i/U623/Y (INVX4TS)
                                                          0.07       0.74 f
  u_ibex_top/gen_regfile_ff_register_file_i/U621/Y (NAND2X4TS)
                                                          0.10       0.83 r
  u_ibex_top/gen_regfile_ff_register_file_i/U1550/Y (INVX2TS)
                                                          0.08       0.92 f
  u_ibex_top/gen_regfile_ff_register_file_i/U798/Y (NAND2X2TS)
                                                          0.11       1.03 r
  u_ibex_top/gen_regfile_ff_register_file_i/U1073/Y (INVX2TS)
                                                          0.10       1.13 f
  u_ibex_top/gen_regfile_ff_register_file_i/U107/Y (BUFX2TS)
                                                          0.22       1.35 f
  u_ibex_top/gen_regfile_ff_register_file_i/U2430/Y (AOI22X1TS)
                                                          0.16       1.51 r
  u_ibex_top/gen_regfile_ff_register_file_i/U2432/Y (AND4X2TS)
                                                          0.35       1.87 r
  u_ibex_top/gen_regfile_ff_register_file_i/U692/Y (NAND3X2TS)
                                                          0.10       1.97 f
  u_ibex_top/gen_regfile_ff_register_file_i/U473/Y (NOR4X1TS)
                                                          0.18       2.15 r
  u_ibex_top/gen_regfile_ff_register_file_i/U2438/Y (NAND4XLTS)
                                                          0.20       2.35 f
  u_ibex_top/gen_regfile_ff_register_file_i/rdata_b_o[0] (ibex_register_file_ff_0_00000020_0_0_0_00000000)
                                                          0.00       2.35 f
  u_ibex_top/u_rf_rdata_b_ecc_buf/in_i[0] (prim_generic_buf_s00000020)
                                                          0.00       2.35 f
  u_ibex_top/u_rf_rdata_b_ecc_buf/I_31/Z (GTECH_NOT)      0.00       2.35 r
  u_ibex_top/u_rf_rdata_b_ecc_buf/I_63/Z (GTECH_NOT)      0.00       2.35 f
  u_ibex_top/u_rf_rdata_b_ecc_buf/out_o[0] (prim_generic_buf_s00000020)
                                                          0.00       2.35 f
  u_ibex_top/u_ibex_core/rf_rdata_b_ecc_i[0] (ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808)
                                                          0.00       2.35 f
  u_ibex_top/u_ibex_core/id_stage_i/rf_rdata_b_i[0] (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       2.35 f
  u_ibex_top/u_ibex_core/id_stage_i/U239/Y (AOI222X2TS)
                                                          0.32       2.67 r
  u_ibex_top/u_ibex_core/id_stage_i/U414/Y (INVX2TS)      0.15       2.82 f
  u_ibex_top/u_ibex_core/id_stage_i/alu_operand_b_ex_o[0] (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       2.82 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_operand_b_i[0] (ibex_ex_block_2_0_0)
                                                          0.00       2.82 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/operand_b_i[0] (ibex_alu_RV32B0)
                                                          0.00       2.82 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U766/Y (INVX2TS)
                                                          0.11       2.93 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U767/Y (INVX2TS)
                                                          0.10       3.03 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U549/Y (CLKMX2X2TS)
                                                          0.28       3.31 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U548/Y (OAI2BB1X1TS)
                                                          0.16       3.47 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U591/Y (NOR2X2TS)
                                                          0.13       3.59 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U370/Y (OAI21X2TS)
                                                          0.22       3.82 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1046/Y (INVX2TS)
                                                          0.15       3.97 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U461/Y (OAI21X2TS)
                                                          0.15       4.12 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U652/Y (XNOR2X1TS)
                                                          0.31       4.43 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U509/Y (OR4X4TS)
                                                          0.53       4.96 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U798/Y (OR3X6TS)
                                                          0.31       5.27 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U791/Y (NOR2X4TS)
                                                          0.10       5.37 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U608/Y (NAND4BX2TS)
                                                          0.19       5.56 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1069/Y (NOR2X4TS)
                                                          0.14       5.70 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1070/Y (NAND2X4TS)
                                                          0.12       5.82 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U475/Y (NOR2X8TS)
                                                          0.13       5.95 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1463/Y (MXI2X4TS)
                                                          0.16       6.12 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1464/Y (NAND2X4TS)
                                                          0.10       6.22 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/comparison_result_o (ibex_alu_RV32B0)
                                                          0.00       6.22 f
  u_ibex_top/u_ibex_core/ex_block_i/branch_decision_o (ibex_ex_block_2_0_0)
                                                          0.00       6.22 f
  u_ibex_top/u_ibex_core/id_stage_i/branch_decision_i (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       6.22 f
  u_ibex_top/u_ibex_core/id_stage_i/U471/Y (OA21X4TS)     0.27       6.50 f
  u_ibex_top/u_ibex_core/id_stage_i/U473/Y (AOI21X4TS)
                                                          0.15       6.64 r
  u_ibex_top/u_ibex_core/id_stage_i/U481/Y (NAND2X4TS)
                                                          0.11       6.75 f
  u_ibex_top/u_ibex_core/id_stage_i/U482/Y (NOR2BX4TS)
                                                          0.14       6.89 r
  u_ibex_top/u_ibex_core/id_stage_i/U483/Y (AND2X8TS)     0.17       7.06 r
  u_ibex_top/u_ibex_core/id_stage_i/U490/Y (AND4X4TS)     0.25       7.30 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/csr_pipe_flush_i (ibex_controller_0_0_0)
                                                          0.00       7.30 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U169/Y (OAI21X4TS)
                                                          0.09       7.39 f
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U18/Y (NAND4X2TS)
                                                          0.11       7.50 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U26/Y (NAND2BX2TS)
                                                          0.13       7.63 f
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U25/Y (NAND2BX2TS)
                                                          0.11       7.74 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U170/Y (NOR2X2TS)
                                                          0.08       7.83 f
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/id_in_ready_o (ibex_controller_0_0_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/id_stage_i/id_in_ready_o (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/id_in_ready_i (ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/ready_i (ibex_prefetch_buffer_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/out_ready_i (ibex_fetch_fifo_00000002_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U32/Y (CLKINVX2TS)
                                                          0.07       7.89 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U31/Y (INVX2TS)
                                                          0.06       7.96 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U30/Y (NAND2X2TS)
                                                          0.10       8.06 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U29/Y (INVX3TS)
                                                          0.09       8.15 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U65/Y (NAND2X4TS)
                                                          0.12       8.26 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U42/Y (NAND2X4TS)
                                                          0.12       8.39 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U426/Y (OAI22X4TS)
                                                          0.20       8.59 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/EN (SNPS_CLOCK_GATE_HIGH_ibex_fetch_fifo_00000002_0_2)
                                                          0.00       8.59 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/latch/D (TLATNX2TS)
                                                          0.00       8.59 r
  data arrival time                                                  8.59

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.01       4.99
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/latch/GN (TLATNX2TS)
                                                          0.00       4.99 f
  time borrowed from endpoint                             3.60       8.59
  data required time                                                 8.59
  --------------------------------------------------------------------------
  data required time                                                 8.59
  data arrival time                                                 -8.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk_i nominal pulse width                               5.00   
  library setup time                                     -0.20   
  --------------------------------------------------------------
  max time borrow                                         4.80   
  --------------------------------------------------------------
  actual time borrow                                      3.60   
  clock uncertainty                                      -0.01   
  --------------------------------------------------------------
  time given to startpoint                                3.59   
  --------------------------------------------------------------


  Startpoint: u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg_21_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg_21_/CK (SDFFHQX4TS)
                                                          0.00       0.00 r
  u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg_21_/Q (SDFFHQX4TS)
                                                          0.30       0.30 f
  u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_id_o[21] (ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020)
                                                          0.00       0.30 f
  u_ibex_top/u_ibex_core/id_stage_i/instr_rdata_i[21] (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       0.30 f
  u_ibex_top/u_ibex_core/id_stage_i/U62/Y (CLKINVX3TS)
                                                          0.07       0.37 r
  u_ibex_top/u_ibex_core/id_stage_i/U104/Y (INVX4TS)      0.06       0.44 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/instr_rdata_i[21] (ibex_decoder_0_2_0_0)
                                                          0.00       0.44 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U79/Y (BUFX12TS)
                                                          0.16       0.59 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/rf_raddr_b_o[1] (ibex_decoder_0_2_0_0)
                                                          0.00       0.59 f
  u_ibex_top/u_ibex_core/id_stage_i/rf_raddr_b_o[1] (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       0.59 f
  u_ibex_top/u_ibex_core/rf_raddr_b_o[1] (ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808)
                                                          0.00       0.59 f
  u_ibex_top/gen_regfile_ff_register_file_i/raddr_b_i[1] (ibex_register_file_ff_0_00000020_0_0_0_00000000)
                                                          0.00       0.59 f
  u_ibex_top/gen_regfile_ff_register_file_i/U630/Y (NAND2X4TS)
                                                          0.07       0.67 r
  u_ibex_top/gen_regfile_ff_register_file_i/U623/Y (INVX4TS)
                                                          0.07       0.74 f
  u_ibex_top/gen_regfile_ff_register_file_i/U621/Y (NAND2X4TS)
                                                          0.10       0.83 r
  u_ibex_top/gen_regfile_ff_register_file_i/U1550/Y (INVX2TS)
                                                          0.08       0.92 f
  u_ibex_top/gen_regfile_ff_register_file_i/U798/Y (NAND2X2TS)
                                                          0.11       1.03 r
  u_ibex_top/gen_regfile_ff_register_file_i/U1073/Y (INVX2TS)
                                                          0.10       1.13 f
  u_ibex_top/gen_regfile_ff_register_file_i/U107/Y (BUFX2TS)
                                                          0.22       1.35 f
  u_ibex_top/gen_regfile_ff_register_file_i/U2430/Y (AOI22X1TS)
                                                          0.16       1.51 r
  u_ibex_top/gen_regfile_ff_register_file_i/U2432/Y (AND4X2TS)
                                                          0.35       1.87 r
  u_ibex_top/gen_regfile_ff_register_file_i/U692/Y (NAND3X2TS)
                                                          0.10       1.97 f
  u_ibex_top/gen_regfile_ff_register_file_i/U473/Y (NOR4X1TS)
                                                          0.18       2.15 r
  u_ibex_top/gen_regfile_ff_register_file_i/U2438/Y (NAND4XLTS)
                                                          0.20       2.35 f
  u_ibex_top/gen_regfile_ff_register_file_i/rdata_b_o[0] (ibex_register_file_ff_0_00000020_0_0_0_00000000)
                                                          0.00       2.35 f
  u_ibex_top/u_rf_rdata_b_ecc_buf/in_i[0] (prim_generic_buf_s00000020)
                                                          0.00       2.35 f
  u_ibex_top/u_rf_rdata_b_ecc_buf/I_31/Z (GTECH_NOT)      0.00       2.35 r
  u_ibex_top/u_rf_rdata_b_ecc_buf/I_63/Z (GTECH_NOT)      0.00       2.35 f
  u_ibex_top/u_rf_rdata_b_ecc_buf/out_o[0] (prim_generic_buf_s00000020)
                                                          0.00       2.35 f
  u_ibex_top/u_ibex_core/rf_rdata_b_ecc_i[0] (ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808)
                                                          0.00       2.35 f
  u_ibex_top/u_ibex_core/id_stage_i/rf_rdata_b_i[0] (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       2.35 f
  u_ibex_top/u_ibex_core/id_stage_i/U239/Y (AOI222X2TS)
                                                          0.32       2.67 r
  u_ibex_top/u_ibex_core/id_stage_i/U414/Y (INVX2TS)      0.15       2.82 f
  u_ibex_top/u_ibex_core/id_stage_i/alu_operand_b_ex_o[0] (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       2.82 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_operand_b_i[0] (ibex_ex_block_2_0_0)
                                                          0.00       2.82 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/operand_b_i[0] (ibex_alu_RV32B0)
                                                          0.00       2.82 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U766/Y (INVX2TS)
                                                          0.11       2.93 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U767/Y (INVX2TS)
                                                          0.10       3.03 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U549/Y (CLKMX2X2TS)
                                                          0.28       3.31 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U548/Y (OAI2BB1X1TS)
                                                          0.16       3.47 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U591/Y (NOR2X2TS)
                                                          0.13       3.59 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U370/Y (OAI21X2TS)
                                                          0.22       3.82 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1046/Y (INVX2TS)
                                                          0.15       3.97 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U461/Y (OAI21X2TS)
                                                          0.15       4.12 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U652/Y (XNOR2X1TS)
                                                          0.31       4.43 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U509/Y (OR4X4TS)
                                                          0.53       4.96 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U798/Y (OR3X6TS)
                                                          0.31       5.27 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U791/Y (NOR2X4TS)
                                                          0.10       5.37 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U608/Y (NAND4BX2TS)
                                                          0.19       5.56 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1069/Y (NOR2X4TS)
                                                          0.14       5.70 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1070/Y (NAND2X4TS)
                                                          0.12       5.82 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U475/Y (NOR2X8TS)
                                                          0.13       5.95 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1463/Y (MXI2X4TS)
                                                          0.16       6.12 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1464/Y (NAND2X4TS)
                                                          0.10       6.22 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/comparison_result_o (ibex_alu_RV32B0)
                                                          0.00       6.22 f
  u_ibex_top/u_ibex_core/ex_block_i/branch_decision_o (ibex_ex_block_2_0_0)
                                                          0.00       6.22 f
  u_ibex_top/u_ibex_core/id_stage_i/branch_decision_i (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       6.22 f
  u_ibex_top/u_ibex_core/id_stage_i/U471/Y (OA21X4TS)     0.27       6.49 f
  u_ibex_top/u_ibex_core/id_stage_i/U473/Y (AOI21X4TS)
                                                          0.15       6.64 r
  u_ibex_top/u_ibex_core/id_stage_i/U481/Y (NAND2X4TS)
                                                          0.11       6.75 f
  u_ibex_top/u_ibex_core/id_stage_i/U482/Y (NOR2BX4TS)
                                                          0.14       6.89 r
  u_ibex_top/u_ibex_core/id_stage_i/U483/Y (AND2X8TS)     0.17       7.06 r
  u_ibex_top/u_ibex_core/id_stage_i/U490/Y (AND4X4TS)     0.25       7.30 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/csr_pipe_flush_i (ibex_controller_0_0_0)
                                                          0.00       7.30 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U169/Y (OAI21X4TS)
                                                          0.09       7.39 f
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U18/Y (NAND4X2TS)
                                                          0.11       7.50 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U26/Y (NAND2BX2TS)
                                                          0.13       7.63 f
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U25/Y (NAND2BX2TS)
                                                          0.11       7.74 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U170/Y (NOR2X2TS)
                                                          0.08       7.83 f
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/id_in_ready_o (ibex_controller_0_0_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/id_stage_i/id_in_ready_o (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/id_in_ready_i (ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/ready_i (ibex_prefetch_buffer_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/out_ready_i (ibex_fetch_fifo_00000002_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U32/Y (CLKINVX2TS)
                                                          0.07       7.89 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U31/Y (INVX2TS)
                                                          0.06       7.96 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U30/Y (NAND2X2TS)
                                                          0.10       8.06 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U29/Y (INVX3TS)
                                                          0.09       8.15 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U65/Y (NAND2X4TS)
                                                          0.12       8.26 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U42/Y (NAND2X4TS)
                                                          0.12       8.39 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U426/Y (OAI22X4TS)
                                                          0.20       8.59 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/EN (SNPS_CLOCK_GATE_HIGH_ibex_fetch_fifo_00000002_0_2)
                                                          0.00       8.59 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/latch/D (TLATNX2TS)
                                                          0.00       8.59 r
  data arrival time                                                  8.59

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.01       4.99
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/latch/GN (TLATNX2TS)
                                                          0.00       4.99 f
  time borrowed from endpoint                             3.60       8.59
  data required time                                                 8.59
  --------------------------------------------------------------------------
  data required time                                                 8.59
  data arrival time                                                 -8.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk_i nominal pulse width                               5.00   
  library setup time                                     -0.20   
  --------------------------------------------------------------
  max time borrow                                         4.80   
  --------------------------------------------------------------
  actual time borrow                                      3.60   
  clock uncertainty                                      -0.01   
  --------------------------------------------------------------
  time given to startpoint                                3.59   
  --------------------------------------------------------------


  Startpoint: u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_id_o_reg_13_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_id_o_reg_13_/CK (SDFFHQX4TS)
                                                          0.00       0.00 r
  u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_id_o_reg_13_/Q (SDFFHQX4TS)
                                                          0.28       0.28 f
  u_ibex_top/u_ibex_core/if_stage_i/U13/Y (CLKINVX2TS)
                                                          0.07       0.36 r
  u_ibex_top/u_ibex_core/if_stage_i/U67/Y (INVX2TS)       0.09       0.44 f
  u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_alu_id_o[13] (ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020)
                                                          0.00       0.44 f
  u_ibex_top/u_ibex_core/id_stage_i/instr_rdata_alu_i[13] (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       0.44 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/instr_rdata_alu_i[13] (ibex_decoder_0_2_0_0)
                                                          0.00       0.44 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U80/Y (NOR2X2TS)
                                                          0.13       0.57 r
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U301/Y (NAND3X2TS)
                                                          0.14       0.71 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U312/Y (AND2X4TS)
                                                          0.20       0.91 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U64/Y (MXI2X4TS)
                                                          0.12       1.04 r
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U332/Y (OAI211X1TS)
                                                          0.24       1.27 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U333/Y (AOI211X2TS)
                                                          0.28       1.56 r
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U286/Y (NAND4BX2TS)
                                                          0.21       1.77 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/alu_op_a_mux_sel_o[1] (ibex_decoder_0_2_0_0)
                                                          0.00       1.77 f
  u_ibex_top/u_ibex_core/id_stage_i/U370/Y (AND2X4TS)     0.22       1.99 f
  u_ibex_top/u_ibex_core/id_stage_i/U39/Y (CLKBUFX2TS)
                                                          0.22       2.21 f
  u_ibex_top/u_ibex_core/id_stage_i/U99/Y (BUFX3TS)       0.20       2.41 f
  u_ibex_top/u_ibex_core/id_stage_i/U336/Y (AOI222XLTS)
                                                          0.56       2.97 r
  u_ibex_top/u_ibex_core/id_stage_i/U86/Y (INVX2TS)       0.28       3.25 f
  u_ibex_top/u_ibex_core/id_stage_i/alu_operand_a_ex_o[21] (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       3.25 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_operand_a_i[21] (ibex_ex_block_2_0_0)
                                                          0.00       3.25 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/operand_a_i[21] (ibex_alu_RV32B0)
                                                          0.00       3.25 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U733/Y (INVX2TS)
                                                          0.13       3.38 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U734/Y (INVX2TS)
                                                          0.08       3.46 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U235/Y (CLKMX2X2TS)
                                                          0.28       3.74 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U619/Y (NAND2X1TS)
                                                          0.18       3.92 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U395/Y (OAI21X1TS)
                                                          0.17       4.09 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U372/Y (AOI21X1TS)
                                                          0.18       4.27 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U778/Y (OAI21X2TS)
                                                          0.17       4.45 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1052/Y (AOI21X1TS)
                                                          0.19       4.63 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U782/Y (OAI21X1TS)
                                                          0.19       4.82 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U317/Y (XNOR2X2TS)
                                                          0.26       5.08 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U184/Y (NOR4X2TS)
                                                          0.22       5.30 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U608/Y (NAND4BX2TS)
                                                          0.25       5.56 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1069/Y (NOR2X4TS)
                                                          0.14       5.70 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1070/Y (NAND2X4TS)
                                                          0.12       5.82 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U475/Y (NOR2X8TS)
                                                          0.13       5.95 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1463/Y (MXI2X4TS)
                                                          0.16       6.12 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1464/Y (NAND2X4TS)
                                                          0.10       6.22 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/comparison_result_o (ibex_alu_RV32B0)
                                                          0.00       6.22 f
  u_ibex_top/u_ibex_core/ex_block_i/branch_decision_o (ibex_ex_block_2_0_0)
                                                          0.00       6.22 f
  u_ibex_top/u_ibex_core/id_stage_i/branch_decision_i (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       6.22 f
  u_ibex_top/u_ibex_core/id_stage_i/U471/Y (OA21X4TS)     0.27       6.49 f
  u_ibex_top/u_ibex_core/id_stage_i/U473/Y (AOI21X4TS)
                                                          0.15       6.64 r
  u_ibex_top/u_ibex_core/id_stage_i/U481/Y (NAND2X4TS)
                                                          0.11       6.75 f
  u_ibex_top/u_ibex_core/id_stage_i/U482/Y (NOR2BX4TS)
                                                          0.14       6.89 r
  u_ibex_top/u_ibex_core/id_stage_i/U483/Y (AND2X8TS)     0.17       7.06 r
  u_ibex_top/u_ibex_core/id_stage_i/U490/Y (AND4X4TS)     0.25       7.30 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/csr_pipe_flush_i (ibex_controller_0_0_0)
                                                          0.00       7.30 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U169/Y (OAI21X4TS)
                                                          0.09       7.39 f
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U18/Y (NAND4X2TS)
                                                          0.11       7.50 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U26/Y (NAND2BX2TS)
                                                          0.13       7.63 f
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U25/Y (NAND2BX2TS)
                                                          0.11       7.74 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U170/Y (NOR2X2TS)
                                                          0.08       7.83 f
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/id_in_ready_o (ibex_controller_0_0_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/id_stage_i/id_in_ready_o (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/id_in_ready_i (ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/ready_i (ibex_prefetch_buffer_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/out_ready_i (ibex_fetch_fifo_00000002_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U32/Y (CLKINVX2TS)
                                                          0.07       7.89 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U31/Y (INVX2TS)
                                                          0.06       7.96 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U30/Y (NAND2X2TS)
                                                          0.10       8.06 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U29/Y (INVX3TS)
                                                          0.09       8.15 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U65/Y (NAND2X4TS)
                                                          0.12       8.26 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U42/Y (NAND2X4TS)
                                                          0.12       8.39 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U426/Y (OAI22X4TS)
                                                          0.20       8.59 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/EN (SNPS_CLOCK_GATE_HIGH_ibex_fetch_fifo_00000002_0_2)
                                                          0.00       8.59 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/latch/D (TLATNX2TS)
                                                          0.00       8.59 r
  data arrival time                                                  8.59

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.01       4.99
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/latch/GN (TLATNX2TS)
                                                          0.00       4.99 f
  time borrowed from endpoint                             3.60       8.59
  data required time                                                 8.59
  --------------------------------------------------------------------------
  data required time                                                 8.59
  data arrival time                                                 -8.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk_i nominal pulse width                               5.00   
  library setup time                                     -0.20   
  --------------------------------------------------------------
  max time borrow                                         4.80   
  --------------------------------------------------------------
  actual time borrow                                      3.60   
  clock uncertainty                                      -0.01   
  --------------------------------------------------------------
  time given to startpoint                                3.59   
  --------------------------------------------------------------


  Startpoint: u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_id_o_reg_13_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_id_o_reg_13_/CK (SDFFHQX4TS)
                                                          0.00       0.00 r
  u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_id_o_reg_13_/Q (SDFFHQX4TS)
                                                          0.28       0.28 f
  u_ibex_top/u_ibex_core/if_stage_i/U13/Y (CLKINVX2TS)
                                                          0.07       0.36 r
  u_ibex_top/u_ibex_core/if_stage_i/U67/Y (INVX2TS)       0.09       0.44 f
  u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_alu_id_o[13] (ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020)
                                                          0.00       0.44 f
  u_ibex_top/u_ibex_core/id_stage_i/instr_rdata_alu_i[13] (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       0.44 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/instr_rdata_alu_i[13] (ibex_decoder_0_2_0_0)
                                                          0.00       0.44 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U80/Y (NOR2X2TS)
                                                          0.13       0.57 r
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U301/Y (NAND3X2TS)
                                                          0.14       0.71 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U312/Y (AND2X4TS)
                                                          0.20       0.91 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U64/Y (MXI2X4TS)
                                                          0.12       1.04 r
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U332/Y (OAI211X1TS)
                                                          0.24       1.27 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U333/Y (AOI211X2TS)
                                                          0.28       1.56 r
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U286/Y (NAND4BX2TS)
                                                          0.21       1.77 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/alu_op_a_mux_sel_o[1] (ibex_decoder_0_2_0_0)
                                                          0.00       1.77 f
  u_ibex_top/u_ibex_core/id_stage_i/U370/Y (AND2X4TS)     0.22       1.99 f
  u_ibex_top/u_ibex_core/id_stage_i/U39/Y (CLKBUFX2TS)
                                                          0.22       2.21 f
  u_ibex_top/u_ibex_core/id_stage_i/U99/Y (BUFX3TS)       0.20       2.41 f
  u_ibex_top/u_ibex_core/id_stage_i/U336/Y (AOI222XLTS)
                                                          0.56       2.97 r
  u_ibex_top/u_ibex_core/id_stage_i/U86/Y (INVX2TS)       0.28       3.25 f
  u_ibex_top/u_ibex_core/id_stage_i/alu_operand_a_ex_o[21] (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       3.25 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_operand_a_i[21] (ibex_ex_block_2_0_0)
                                                          0.00       3.25 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/operand_a_i[21] (ibex_alu_RV32B0)
                                                          0.00       3.25 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U733/Y (INVX2TS)
                                                          0.13       3.38 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U734/Y (INVX2TS)
                                                          0.08       3.46 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U235/Y (CLKMX2X2TS)
                                                          0.28       3.74 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U619/Y (NAND2X1TS)
                                                          0.18       3.92 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U395/Y (OAI21X1TS)
                                                          0.17       4.09 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U372/Y (AOI21X1TS)
                                                          0.18       4.27 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U778/Y (OAI21X2TS)
                                                          0.17       4.45 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1052/Y (AOI21X1TS)
                                                          0.19       4.63 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U782/Y (OAI21X1TS)
                                                          0.19       4.82 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U317/Y (XNOR2X2TS)
                                                          0.26       5.08 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U184/Y (NOR4X2TS)
                                                          0.22       5.30 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U608/Y (NAND4BX2TS)
                                                          0.25       5.56 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1069/Y (NOR2X4TS)
                                                          0.14       5.70 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1070/Y (NAND2X4TS)
                                                          0.12       5.82 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U475/Y (NOR2X8TS)
                                                          0.13       5.95 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1463/Y (MXI2X4TS)
                                                          0.16       6.12 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1464/Y (NAND2X4TS)
                                                          0.10       6.22 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/comparison_result_o (ibex_alu_RV32B0)
                                                          0.00       6.22 f
  u_ibex_top/u_ibex_core/ex_block_i/branch_decision_o (ibex_ex_block_2_0_0)
                                                          0.00       6.22 f
  u_ibex_top/u_ibex_core/id_stage_i/branch_decision_i (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       6.22 f
  u_ibex_top/u_ibex_core/id_stage_i/U471/Y (OA21X4TS)     0.27       6.49 f
  u_ibex_top/u_ibex_core/id_stage_i/U473/Y (AOI21X4TS)
                                                          0.15       6.64 r
  u_ibex_top/u_ibex_core/id_stage_i/U481/Y (NAND2X4TS)
                                                          0.11       6.75 f
  u_ibex_top/u_ibex_core/id_stage_i/U482/Y (NOR2BX4TS)
                                                          0.14       6.89 r
  u_ibex_top/u_ibex_core/id_stage_i/U483/Y (AND2X8TS)     0.17       7.06 r
  u_ibex_top/u_ibex_core/id_stage_i/U490/Y (AND4X4TS)     0.25       7.30 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/csr_pipe_flush_i (ibex_controller_0_0_0)
                                                          0.00       7.30 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U169/Y (OAI21X4TS)
                                                          0.09       7.39 f
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U18/Y (NAND4X2TS)
                                                          0.11       7.50 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U26/Y (NAND2BX2TS)
                                                          0.13       7.63 f
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U25/Y (NAND2BX2TS)
                                                          0.11       7.74 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U170/Y (NOR2X2TS)
                                                          0.08       7.83 f
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/id_in_ready_o (ibex_controller_0_0_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/id_stage_i/id_in_ready_o (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/id_in_ready_i (ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/ready_i (ibex_prefetch_buffer_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/out_ready_i (ibex_fetch_fifo_00000002_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U32/Y (CLKINVX2TS)
                                                          0.07       7.89 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U31/Y (INVX2TS)
                                                          0.06       7.96 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U30/Y (NAND2X2TS)
                                                          0.10       8.06 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U29/Y (INVX3TS)
                                                          0.09       8.15 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U65/Y (NAND2X4TS)
                                                          0.12       8.26 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U42/Y (NAND2X4TS)
                                                          0.12       8.39 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U426/Y (OAI22X4TS)
                                                          0.20       8.59 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/EN (SNPS_CLOCK_GATE_HIGH_ibex_fetch_fifo_00000002_0_2)
                                                          0.00       8.59 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/latch/D (TLATNX2TS)
                                                          0.00       8.59 r
  data arrival time                                                  8.59

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.01       4.99
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/latch/GN (TLATNX2TS)
                                                          0.00       4.99 f
  time borrowed from endpoint                             3.60       8.59
  data required time                                                 8.59
  --------------------------------------------------------------------------
  data required time                                                 8.59
  data arrival time                                                 -8.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk_i nominal pulse width                               5.00   
  library setup time                                     -0.20   
  --------------------------------------------------------------
  max time borrow                                         4.80   
  --------------------------------------------------------------
  actual time borrow                                      3.60   
  clock uncertainty                                      -0.01   
  --------------------------------------------------------------
  time given to startpoint                                3.59   
  --------------------------------------------------------------


  Startpoint: u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg_21_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg_21_/CK (SDFFHQX4TS)
                                                          0.00       0.00 r
  u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg_21_/Q (SDFFHQX4TS)
                                                          0.30       0.30 f
  u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_id_o[21] (ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020)
                                                          0.00       0.30 f
  u_ibex_top/u_ibex_core/id_stage_i/instr_rdata_i[21] (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       0.30 f
  u_ibex_top/u_ibex_core/id_stage_i/U62/Y (CLKINVX3TS)
                                                          0.07       0.37 r
  u_ibex_top/u_ibex_core/id_stage_i/U104/Y (INVX4TS)      0.06       0.44 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/instr_rdata_i[21] (ibex_decoder_0_2_0_0)
                                                          0.00       0.44 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U79/Y (BUFX12TS)
                                                          0.16       0.59 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/rf_raddr_b_o[1] (ibex_decoder_0_2_0_0)
                                                          0.00       0.59 f
  u_ibex_top/u_ibex_core/id_stage_i/rf_raddr_b_o[1] (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       0.59 f
  u_ibex_top/u_ibex_core/rf_raddr_b_o[1] (ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808)
                                                          0.00       0.59 f
  u_ibex_top/gen_regfile_ff_register_file_i/raddr_b_i[1] (ibex_register_file_ff_0_00000020_0_0_0_00000000)
                                                          0.00       0.59 f
  u_ibex_top/gen_regfile_ff_register_file_i/U630/Y (NAND2X4TS)
                                                          0.07       0.67 r
  u_ibex_top/gen_regfile_ff_register_file_i/U623/Y (INVX4TS)
                                                          0.07       0.74 f
  u_ibex_top/gen_regfile_ff_register_file_i/U621/Y (NAND2X4TS)
                                                          0.10       0.83 r
  u_ibex_top/gen_regfile_ff_register_file_i/U1550/Y (INVX2TS)
                                                          0.08       0.92 f
  u_ibex_top/gen_regfile_ff_register_file_i/U798/Y (NAND2X2TS)
                                                          0.11       1.03 r
  u_ibex_top/gen_regfile_ff_register_file_i/U1073/Y (INVX2TS)
                                                          0.10       1.13 f
  u_ibex_top/gen_regfile_ff_register_file_i/U107/Y (BUFX2TS)
                                                          0.22       1.35 f
  u_ibex_top/gen_regfile_ff_register_file_i/U2430/Y (AOI22X1TS)
                                                          0.16       1.51 r
  u_ibex_top/gen_regfile_ff_register_file_i/U2432/Y (AND4X2TS)
                                                          0.35       1.87 r
  u_ibex_top/gen_regfile_ff_register_file_i/U692/Y (NAND3X2TS)
                                                          0.10       1.97 f
  u_ibex_top/gen_regfile_ff_register_file_i/U473/Y (NOR4X1TS)
                                                          0.18       2.15 r
  u_ibex_top/gen_regfile_ff_register_file_i/U2438/Y (NAND4XLTS)
                                                          0.20       2.35 f
  u_ibex_top/gen_regfile_ff_register_file_i/rdata_b_o[0] (ibex_register_file_ff_0_00000020_0_0_0_00000000)
                                                          0.00       2.35 f
  u_ibex_top/u_rf_rdata_b_ecc_buf/in_i[0] (prim_generic_buf_s00000020)
                                                          0.00       2.35 f
  u_ibex_top/u_rf_rdata_b_ecc_buf/I_31/Z (GTECH_NOT)      0.00       2.35 r
  u_ibex_top/u_rf_rdata_b_ecc_buf/I_63/Z (GTECH_NOT)      0.00       2.35 f
  u_ibex_top/u_rf_rdata_b_ecc_buf/out_o[0] (prim_generic_buf_s00000020)
                                                          0.00       2.35 f
  u_ibex_top/u_ibex_core/rf_rdata_b_ecc_i[0] (ibex_core_0_00000000_00000004_00000000_00000028_0_2_0_0_0_0_0_00000020_00000016_00000040_0_0_00000001_0_ac533bf4_0_0_0_00000020_0_00000020_1a110800_1a110808)
                                                          0.00       2.35 f
  u_ibex_top/u_ibex_core/id_stage_i/rf_rdata_b_i[0] (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       2.35 f
  u_ibex_top/u_ibex_core/id_stage_i/U239/Y (AOI222X2TS)
                                                          0.32       2.67 r
  u_ibex_top/u_ibex_core/id_stage_i/U414/Y (INVX2TS)      0.15       2.82 f
  u_ibex_top/u_ibex_core/id_stage_i/alu_operand_b_ex_o[0] (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       2.82 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_operand_b_i[0] (ibex_ex_block_2_0_0)
                                                          0.00       2.82 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/operand_b_i[0] (ibex_alu_RV32B0)
                                                          0.00       2.82 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U766/Y (INVX2TS)
                                                          0.11       2.93 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U767/Y (INVX2TS)
                                                          0.10       3.03 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U549/Y (CLKMX2X2TS)
                                                          0.28       3.31 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U548/Y (OAI2BB1X1TS)
                                                          0.16       3.47 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U591/Y (NOR2X2TS)
                                                          0.13       3.59 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U370/Y (OAI21X2TS)
                                                          0.22       3.82 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1046/Y (INVX2TS)
                                                          0.15       3.97 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U461/Y (OAI21X2TS)
                                                          0.15       4.12 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U652/Y (XNOR2X1TS)
                                                          0.31       4.43 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U509/Y (OR4X4TS)
                                                          0.53       4.96 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U798/Y (OR3X6TS)
                                                          0.31       5.27 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U791/Y (NOR2X4TS)
                                                          0.10       5.37 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U608/Y (NAND4BX2TS)
                                                          0.19       5.56 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1069/Y (NOR2X4TS)
                                                          0.14       5.70 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1070/Y (NAND2X4TS)
                                                          0.12       5.82 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U475/Y (NOR2X8TS)
                                                          0.13       5.95 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1463/Y (MXI2X4TS)
                                                          0.16       6.12 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1464/Y (NAND2X4TS)
                                                          0.10       6.22 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/comparison_result_o (ibex_alu_RV32B0)
                                                          0.00       6.22 f
  u_ibex_top/u_ibex_core/ex_block_i/branch_decision_o (ibex_ex_block_2_0_0)
                                                          0.00       6.22 f
  u_ibex_top/u_ibex_core/id_stage_i/branch_decision_i (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       6.22 f
  u_ibex_top/u_ibex_core/id_stage_i/U471/Y (OA21X4TS)     0.27       6.49 f
  u_ibex_top/u_ibex_core/id_stage_i/U473/Y (AOI21X4TS)
                                                          0.15       6.64 r
  u_ibex_top/u_ibex_core/id_stage_i/U481/Y (NAND2X4TS)
                                                          0.11       6.75 f
  u_ibex_top/u_ibex_core/id_stage_i/U482/Y (NOR2BX4TS)
                                                          0.14       6.89 r
  u_ibex_top/u_ibex_core/id_stage_i/U483/Y (AND2X8TS)     0.17       7.06 r
  u_ibex_top/u_ibex_core/id_stage_i/U490/Y (AND4X4TS)     0.25       7.30 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/csr_pipe_flush_i (ibex_controller_0_0_0)
                                                          0.00       7.30 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U169/Y (OAI21X4TS)
                                                          0.09       7.39 f
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U18/Y (NAND4X2TS)
                                                          0.11       7.50 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U26/Y (NAND2BX2TS)
                                                          0.13       7.63 f
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U25/Y (NAND2BX2TS)
                                                          0.11       7.74 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U170/Y (NOR2X2TS)
                                                          0.08       7.83 f
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/id_in_ready_o (ibex_controller_0_0_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/id_stage_i/id_in_ready_o (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/id_in_ready_i (ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/ready_i (ibex_prefetch_buffer_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/out_ready_i (ibex_fetch_fifo_00000002_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U32/Y (CLKINVX2TS)
                                                          0.07       7.89 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U31/Y (INVX2TS)
                                                          0.06       7.96 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U30/Y (NAND2X2TS)
                                                          0.10       8.06 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U29/Y (INVX3TS)
                                                          0.09       8.15 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U65/Y (NAND2X4TS)
                                                          0.12       8.26 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U42/Y (NAND2X4TS)
                                                          0.12       8.39 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U426/Y (OAI22X4TS)
                                                          0.20       8.59 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/EN (SNPS_CLOCK_GATE_HIGH_ibex_fetch_fifo_00000002_0_2)
                                                          0.00       8.59 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/latch/D (TLATNX2TS)
                                                          0.00       8.59 r
  data arrival time                                                  8.59

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.01       4.99
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/latch/GN (TLATNX2TS)
                                                          0.00       4.99 f
  time borrowed from endpoint                             3.60       8.59
  data required time                                                 8.59
  --------------------------------------------------------------------------
  data required time                                                 8.59
  data arrival time                                                 -8.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk_i nominal pulse width                               5.00   
  library setup time                                     -0.20   
  --------------------------------------------------------------
  max time borrow                                         4.80   
  --------------------------------------------------------------
  actual time borrow                                      3.60   
  clock uncertainty                                      -0.01   
  --------------------------------------------------------------
  time given to startpoint                                3.59   
  --------------------------------------------------------------


  Startpoint: u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_id_o_reg_13_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_id_o_reg_13_/CK (SDFFHQX4TS)
                                                          0.00       0.00 r
  u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_id_o_reg_13_/Q (SDFFHQX4TS)
                                                          0.28       0.28 f
  u_ibex_top/u_ibex_core/if_stage_i/U13/Y (CLKINVX2TS)
                                                          0.07       0.36 r
  u_ibex_top/u_ibex_core/if_stage_i/U67/Y (INVX2TS)       0.09       0.44 f
  u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_alu_id_o[13] (ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020)
                                                          0.00       0.44 f
  u_ibex_top/u_ibex_core/id_stage_i/instr_rdata_alu_i[13] (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       0.44 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/instr_rdata_alu_i[13] (ibex_decoder_0_2_0_0)
                                                          0.00       0.44 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U80/Y (NOR2X2TS)
                                                          0.13       0.57 r
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U301/Y (NAND3X2TS)
                                                          0.14       0.71 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U312/Y (AND2X4TS)
                                                          0.20       0.91 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U64/Y (MXI2X4TS)
                                                          0.12       1.04 r
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U332/Y (OAI211X1TS)
                                                          0.24       1.27 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U333/Y (AOI211X2TS)
                                                          0.28       1.56 r
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U286/Y (NAND4BX2TS)
                                                          0.21       1.77 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/alu_op_a_mux_sel_o[1] (ibex_decoder_0_2_0_0)
                                                          0.00       1.77 f
  u_ibex_top/u_ibex_core/id_stage_i/U370/Y (AND2X4TS)     0.22       1.99 f
  u_ibex_top/u_ibex_core/id_stage_i/U39/Y (CLKBUFX2TS)
                                                          0.22       2.21 f
  u_ibex_top/u_ibex_core/id_stage_i/U99/Y (BUFX3TS)       0.20       2.41 f
  u_ibex_top/u_ibex_core/id_stage_i/U336/Y (AOI222XLTS)
                                                          0.56       2.97 r
  u_ibex_top/u_ibex_core/id_stage_i/U86/Y (INVX2TS)       0.28       3.25 f
  u_ibex_top/u_ibex_core/id_stage_i/alu_operand_a_ex_o[21] (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       3.25 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_operand_a_i[21] (ibex_ex_block_2_0_0)
                                                          0.00       3.25 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/operand_a_i[21] (ibex_alu_RV32B0)
                                                          0.00       3.25 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U733/Y (INVX2TS)
                                                          0.13       3.38 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U734/Y (INVX2TS)
                                                          0.08       3.46 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U235/Y (CLKMX2X2TS)
                                                          0.28       3.74 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U619/Y (NAND2X1TS)
                                                          0.18       3.92 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U395/Y (OAI21X1TS)
                                                          0.17       4.09 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U372/Y (AOI21X1TS)
                                                          0.18       4.27 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U778/Y (OAI21X2TS)
                                                          0.17       4.45 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1052/Y (AOI21X1TS)
                                                          0.19       4.63 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U782/Y (OAI21X1TS)
                                                          0.19       4.82 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U317/Y (XNOR2X2TS)
                                                          0.26       5.08 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U184/Y (NOR4X2TS)
                                                          0.22       5.30 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U608/Y (NAND4BX2TS)
                                                          0.25       5.56 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1069/Y (NOR2X4TS)
                                                          0.14       5.70 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1070/Y (NAND2X4TS)
                                                          0.12       5.82 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U475/Y (NOR2X8TS)
                                                          0.13       5.95 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1463/Y (MXI2X4TS)
                                                          0.16       6.12 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1464/Y (NAND2X4TS)
                                                          0.10       6.22 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/comparison_result_o (ibex_alu_RV32B0)
                                                          0.00       6.22 f
  u_ibex_top/u_ibex_core/ex_block_i/branch_decision_o (ibex_ex_block_2_0_0)
                                                          0.00       6.22 f
  u_ibex_top/u_ibex_core/id_stage_i/branch_decision_i (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       6.22 f
  u_ibex_top/u_ibex_core/id_stage_i/U471/Y (OA21X4TS)     0.27       6.49 f
  u_ibex_top/u_ibex_core/id_stage_i/U473/Y (AOI21X4TS)
                                                          0.15       6.64 r
  u_ibex_top/u_ibex_core/id_stage_i/U481/Y (NAND2X4TS)
                                                          0.11       6.75 f
  u_ibex_top/u_ibex_core/id_stage_i/U482/Y (NOR2BX4TS)
                                                          0.14       6.89 r
  u_ibex_top/u_ibex_core/id_stage_i/U483/Y (AND2X8TS)     0.17       7.06 r
  u_ibex_top/u_ibex_core/id_stage_i/U490/Y (AND4X4TS)     0.25       7.30 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/csr_pipe_flush_i (ibex_controller_0_0_0)
                                                          0.00       7.30 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U169/Y (OAI21X4TS)
                                                          0.09       7.39 f
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U18/Y (NAND4X2TS)
                                                          0.11       7.50 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U26/Y (NAND2BX2TS)
                                                          0.13       7.63 f
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U25/Y (NAND2BX2TS)
                                                          0.11       7.74 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U170/Y (NOR2X2TS)
                                                          0.08       7.83 f
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/id_in_ready_o (ibex_controller_0_0_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/id_stage_i/id_in_ready_o (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/id_in_ready_i (ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/ready_i (ibex_prefetch_buffer_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/out_ready_i (ibex_fetch_fifo_00000002_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U32/Y (CLKINVX2TS)
                                                          0.07       7.89 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U31/Y (INVX2TS)
                                                          0.06       7.96 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U30/Y (NAND2X2TS)
                                                          0.10       8.06 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U29/Y (INVX3TS)
                                                          0.09       8.15 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U65/Y (NAND2X4TS)
                                                          0.12       8.26 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U42/Y (NAND2X4TS)
                                                          0.12       8.39 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U426/Y (OAI22X4TS)
                                                          0.20       8.59 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/EN (SNPS_CLOCK_GATE_HIGH_ibex_fetch_fifo_00000002_0_2)
                                                          0.00       8.59 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/latch/D (TLATNX2TS)
                                                          0.00       8.59 r
  data arrival time                                                  8.59

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.01       4.99
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/latch/GN (TLATNX2TS)
                                                          0.00       4.99 f
  time borrowed from endpoint                             3.60       8.59
  data required time                                                 8.59
  --------------------------------------------------------------------------
  data required time                                                 8.59
  data arrival time                                                 -8.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk_i nominal pulse width                               5.00   
  library setup time                                     -0.20   
  --------------------------------------------------------------
  max time borrow                                         4.80   
  --------------------------------------------------------------
  actual time borrow                                      3.60   
  clock uncertainty                                      -0.01   
  --------------------------------------------------------------
  time given to startpoint                                3.59   
  --------------------------------------------------------------


  Startpoint: u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_id_o_reg_13_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_id_o_reg_13_/CK (SDFFHQX4TS)
                                                          0.00       0.00 r
  u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_id_o_reg_13_/Q (SDFFHQX4TS)
                                                          0.28       0.28 f
  u_ibex_top/u_ibex_core/if_stage_i/U13/Y (CLKINVX2TS)
                                                          0.07       0.36 r
  u_ibex_top/u_ibex_core/if_stage_i/U67/Y (INVX2TS)       0.09       0.44 f
  u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_alu_id_o[13] (ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020)
                                                          0.00       0.44 f
  u_ibex_top/u_ibex_core/id_stage_i/instr_rdata_alu_i[13] (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       0.44 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/instr_rdata_alu_i[13] (ibex_decoder_0_2_0_0)
                                                          0.00       0.44 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U80/Y (NOR2X2TS)
                                                          0.13       0.57 r
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U301/Y (NAND3X2TS)
                                                          0.14       0.71 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U312/Y (AND2X4TS)
                                                          0.20       0.91 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U64/Y (MXI2X4TS)
                                                          0.12       1.04 r
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U332/Y (OAI211X1TS)
                                                          0.24       1.27 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U333/Y (AOI211X2TS)
                                                          0.28       1.56 r
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U286/Y (NAND4BX2TS)
                                                          0.21       1.77 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/alu_op_a_mux_sel_o[1] (ibex_decoder_0_2_0_0)
                                                          0.00       1.77 f
  u_ibex_top/u_ibex_core/id_stage_i/U370/Y (AND2X4TS)     0.22       1.99 f
  u_ibex_top/u_ibex_core/id_stage_i/U39/Y (CLKBUFX2TS)
                                                          0.22       2.21 f
  u_ibex_top/u_ibex_core/id_stage_i/U99/Y (BUFX3TS)       0.20       2.41 f
  u_ibex_top/u_ibex_core/id_stage_i/U336/Y (AOI222XLTS)
                                                          0.56       2.97 r
  u_ibex_top/u_ibex_core/id_stage_i/U86/Y (INVX2TS)       0.28       3.25 f
  u_ibex_top/u_ibex_core/id_stage_i/alu_operand_a_ex_o[21] (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       3.25 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_operand_a_i[21] (ibex_ex_block_2_0_0)
                                                          0.00       3.25 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/operand_a_i[21] (ibex_alu_RV32B0)
                                                          0.00       3.25 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U733/Y (INVX2TS)
                                                          0.13       3.38 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U734/Y (INVX2TS)
                                                          0.08       3.46 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U235/Y (CLKMX2X2TS)
                                                          0.28       3.74 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U619/Y (NAND2X1TS)
                                                          0.18       3.92 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U395/Y (OAI21X1TS)
                                                          0.17       4.09 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U372/Y (AOI21X1TS)
                                                          0.18       4.27 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U778/Y (OAI21X2TS)
                                                          0.17       4.45 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1052/Y (AOI21X1TS)
                                                          0.19       4.63 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U782/Y (OAI21X1TS)
                                                          0.19       4.82 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U317/Y (XNOR2X2TS)
                                                          0.26       5.08 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U184/Y (NOR4X2TS)
                                                          0.22       5.30 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U608/Y (NAND4BX2TS)
                                                          0.25       5.56 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1069/Y (NOR2X4TS)
                                                          0.14       5.70 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1070/Y (NAND2X4TS)
                                                          0.12       5.82 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U475/Y (NOR2X8TS)
                                                          0.13       5.95 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1463/Y (MXI2X4TS)
                                                          0.16       6.12 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1464/Y (NAND2X4TS)
                                                          0.10       6.22 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/comparison_result_o (ibex_alu_RV32B0)
                                                          0.00       6.22 f
  u_ibex_top/u_ibex_core/ex_block_i/branch_decision_o (ibex_ex_block_2_0_0)
                                                          0.00       6.22 f
  u_ibex_top/u_ibex_core/id_stage_i/branch_decision_i (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       6.22 f
  u_ibex_top/u_ibex_core/id_stage_i/U471/Y (OA21X4TS)     0.27       6.49 f
  u_ibex_top/u_ibex_core/id_stage_i/U473/Y (AOI21X4TS)
                                                          0.15       6.64 r
  u_ibex_top/u_ibex_core/id_stage_i/U481/Y (NAND2X4TS)
                                                          0.11       6.75 f
  u_ibex_top/u_ibex_core/id_stage_i/U482/Y (NOR2BX4TS)
                                                          0.14       6.89 r
  u_ibex_top/u_ibex_core/id_stage_i/U483/Y (AND2X8TS)     0.17       7.06 r
  u_ibex_top/u_ibex_core/id_stage_i/U490/Y (AND4X4TS)     0.25       7.30 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/csr_pipe_flush_i (ibex_controller_0_0_0)
                                                          0.00       7.30 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U169/Y (OAI21X4TS)
                                                          0.09       7.39 f
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U18/Y (NAND4X2TS)
                                                          0.11       7.50 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U26/Y (NAND2BX2TS)
                                                          0.13       7.63 f
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U25/Y (NAND2BX2TS)
                                                          0.11       7.74 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U170/Y (NOR2X2TS)
                                                          0.08       7.83 f
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/id_in_ready_o (ibex_controller_0_0_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/id_stage_i/id_in_ready_o (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/id_in_ready_i (ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/ready_i (ibex_prefetch_buffer_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/out_ready_i (ibex_fetch_fifo_00000002_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U32/Y (CLKINVX2TS)
                                                          0.07       7.89 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U31/Y (INVX2TS)
                                                          0.06       7.96 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U30/Y (NAND2X2TS)
                                                          0.10       8.06 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U29/Y (INVX3TS)
                                                          0.09       8.15 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U65/Y (NAND2X4TS)
                                                          0.12       8.26 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U42/Y (NAND2X4TS)
                                                          0.12       8.39 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U426/Y (OAI22X4TS)
                                                          0.20       8.59 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/EN (SNPS_CLOCK_GATE_HIGH_ibex_fetch_fifo_00000002_0_2)
                                                          0.00       8.59 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/latch/D (TLATNX2TS)
                                                          0.00       8.59 r
  data arrival time                                                  8.59

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.01       4.99
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/latch/GN (TLATNX2TS)
                                                          0.00       4.99 f
  time borrowed from endpoint                             3.60       8.59
  data required time                                                 8.59
  --------------------------------------------------------------------------
  data required time                                                 8.59
  data arrival time                                                 -8.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk_i nominal pulse width                               5.00   
  library setup time                                     -0.20   
  --------------------------------------------------------------
  max time borrow                                         4.80   
  --------------------------------------------------------------
  actual time borrow                                      3.60   
  clock uncertainty                                      -0.01   
  --------------------------------------------------------------
  time given to startpoint                                3.59   
  --------------------------------------------------------------


  Startpoint: u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_id_o_reg_13_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_id_o_reg_13_/CK (SDFFHQX4TS)
                                                          0.00       0.00 r
  u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_id_o_reg_13_/Q (SDFFHQX4TS)
                                                          0.28       0.28 f
  u_ibex_top/u_ibex_core/if_stage_i/U13/Y (CLKINVX2TS)
                                                          0.07       0.36 r
  u_ibex_top/u_ibex_core/if_stage_i/U67/Y (INVX2TS)       0.09       0.44 f
  u_ibex_top/u_ibex_core/if_stage_i/instr_rdata_alu_id_o[13] (ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020)
                                                          0.00       0.44 f
  u_ibex_top/u_ibex_core/id_stage_i/instr_rdata_alu_i[13] (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       0.44 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/instr_rdata_alu_i[13] (ibex_decoder_0_2_0_0)
                                                          0.00       0.44 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U80/Y (NOR2X2TS)
                                                          0.13       0.57 r
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U301/Y (NAND3X2TS)
                                                          0.14       0.71 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U312/Y (AND2X4TS)
                                                          0.20       0.91 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U64/Y (MXI2X4TS)
                                                          0.12       1.04 r
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U332/Y (OAI211X1TS)
                                                          0.24       1.27 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U333/Y (AOI211X2TS)
                                                          0.28       1.56 r
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/U286/Y (NAND4BX2TS)
                                                          0.21       1.77 f
  u_ibex_top/u_ibex_core/id_stage_i/decoder_i/alu_op_a_mux_sel_o[1] (ibex_decoder_0_2_0_0)
                                                          0.00       1.77 f
  u_ibex_top/u_ibex_core/id_stage_i/U370/Y (AND2X4TS)     0.22       1.99 f
  u_ibex_top/u_ibex_core/id_stage_i/U39/Y (CLKBUFX2TS)
                                                          0.22       2.21 f
  u_ibex_top/u_ibex_core/id_stage_i/U99/Y (BUFX3TS)       0.20       2.41 f
  u_ibex_top/u_ibex_core/id_stage_i/U336/Y (AOI222XLTS)
                                                          0.56       2.97 r
  u_ibex_top/u_ibex_core/id_stage_i/U86/Y (INVX2TS)       0.28       3.25 f
  u_ibex_top/u_ibex_core/id_stage_i/alu_operand_a_ex_o[21] (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       3.25 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_operand_a_i[21] (ibex_ex_block_2_0_0)
                                                          0.00       3.25 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/operand_a_i[21] (ibex_alu_RV32B0)
                                                          0.00       3.25 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U733/Y (INVX2TS)
                                                          0.13       3.38 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U734/Y (INVX2TS)
                                                          0.08       3.46 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U235/Y (CLKMX2X2TS)
                                                          0.28       3.74 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U619/Y (NAND2X1TS)
                                                          0.18       3.92 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U395/Y (OAI21X1TS)
                                                          0.17       4.09 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U372/Y (AOI21X1TS)
                                                          0.18       4.27 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U778/Y (OAI21X2TS)
                                                          0.17       4.45 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1052/Y (AOI21X1TS)
                                                          0.19       4.63 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U782/Y (OAI21X1TS)
                                                          0.19       4.82 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U317/Y (XNOR2X2TS)
                                                          0.26       5.08 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U184/Y (NOR4X2TS)
                                                          0.22       5.30 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U608/Y (NAND4BX2TS)
                                                          0.25       5.56 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1069/Y (NOR2X4TS)
                                                          0.14       5.70 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1070/Y (NAND2X4TS)
                                                          0.12       5.82 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U475/Y (NOR2X8TS)
                                                          0.13       5.95 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1463/Y (MXI2X4TS)
                                                          0.16       6.12 r
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/U1464/Y (NAND2X4TS)
                                                          0.10       6.22 f
  u_ibex_top/u_ibex_core/ex_block_i/alu_i/comparison_result_o (ibex_alu_RV32B0)
                                                          0.00       6.22 f
  u_ibex_top/u_ibex_core/ex_block_i/branch_decision_o (ibex_ex_block_2_0_0)
                                                          0.00       6.22 f
  u_ibex_top/u_ibex_core/id_stage_i/branch_decision_i (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       6.22 f
  u_ibex_top/u_ibex_core/id_stage_i/U471/Y (OA21X4TS)     0.27       6.49 f
  u_ibex_top/u_ibex_core/id_stage_i/U473/Y (AOI21X4TS)
                                                          0.15       6.64 r
  u_ibex_top/u_ibex_core/id_stage_i/U481/Y (NAND2X4TS)
                                                          0.11       6.75 f
  u_ibex_top/u_ibex_core/id_stage_i/U482/Y (NOR2BX4TS)
                                                          0.14       6.89 r
  u_ibex_top/u_ibex_core/id_stage_i/U483/Y (AND2X8TS)     0.17       7.06 r
  u_ibex_top/u_ibex_core/id_stage_i/U490/Y (AND4X4TS)     0.25       7.30 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/csr_pipe_flush_i (ibex_controller_0_0_0)
                                                          0.00       7.30 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U169/Y (OAI21X4TS)
                                                          0.09       7.39 f
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U18/Y (NAND4X2TS)
                                                          0.11       7.50 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U26/Y (NAND2BX2TS)
                                                          0.13       7.63 f
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U25/Y (NAND2BX2TS)
                                                          0.11       7.74 r
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/U170/Y (NOR2X2TS)
                                                          0.08       7.83 f
  u_ibex_top/u_ibex_core/id_stage_i/controller_i/id_in_ready_o (ibex_controller_0_0_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/id_stage_i/id_in_ready_o (ibex_id_stage_0_2_0_0_0_0_0_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/id_in_ready_i (ibex_if_stage_1a110800_1a110808_0_0_0_00000020_00000016_00000040_0_0_ac533bf4_0_0_00000020)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/ready_i (ibex_prefetch_buffer_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/out_ready_i (ibex_fetch_fifo_00000002_0)
                                                          0.00       7.83 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U32/Y (CLKINVX2TS)
                                                          0.07       7.89 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U31/Y (INVX2TS)
                                                          0.06       7.96 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U30/Y (NAND2X2TS)
                                                          0.10       8.06 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U29/Y (INVX3TS)
                                                          0.09       8.15 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U65/Y (NAND2X4TS)
                                                          0.12       8.26 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U42/Y (NAND2X4TS)
                                                          0.12       8.39 f
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/U426/Y (OAI22X4TS)
                                                          0.20       8.59 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/EN (SNPS_CLOCK_GATE_HIGH_ibex_fetch_fifo_00000002_0_2)
                                                          0.00       8.59 r
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/latch/D (TLATNX2TS)
                                                          0.00       8.59 r
  data arrival time                                                  8.59

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.01       4.99
  u_ibex_top/u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/latch/GN (TLATNX2TS)
                                                          0.00       4.99 f
  time borrowed from endpoint                             3.60       8.59
  data required time                                                 8.59
  --------------------------------------------------------------------------
  data required time                                                 8.59
  data arrival time                                                 -8.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk_i nominal pulse width                               5.00   
  library setup time                                     -0.20   
  --------------------------------------------------------------
  max time borrow                                         4.80   
  --------------------------------------------------------------
  actual time borrow                                      3.60   
  clock uncertainty                                      -0.01   
  --------------------------------------------------------------
  time given to startpoint                                3.59   
  --------------------------------------------------------------


1
 
****************************************
Report : timing_requirements
        -attributes
Design : ibex_system
Version: O-2018.06-SP5-1
Date   : Sun May  5 17:28:44 2024
****************************************

1
 
****************************************
check_design summary:
Version:     O-2018.06-SP5-1
Date:        Sun May  5 21:56:43 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    347
    Multiply driven inputs (LINT-6)                               347

Cells                                                              32
    Nets connected to multiple pins on same cell (LINT-33)         32
--------------------------------------------------------------------------------

Warning: In design 'ibex_system', input port 'clk_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'rst_ni' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'test_en_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'ram_cfg_i[9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'ram_cfg_i[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'ram_cfg_i[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'ram_cfg_i[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'ram_cfg_i[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'ram_cfg_i[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'ram_cfg_i[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'ram_cfg_i[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'ram_cfg_i[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'ram_cfg_i[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[31]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[30]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[29]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[28]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[27]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[26]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[25]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[24]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'hart_id_i[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[31]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[30]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[29]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[28]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[27]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[26]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[25]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[24]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'boot_addr_i[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_gnt_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rvalid_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_intg_i[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_intg_i[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_intg_i[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_intg_i[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_intg_i[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_intg_i[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_rdata_intg_i[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'instr_err_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_gnt_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rvalid_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[31]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[30]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[29]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[28]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[27]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[26]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[25]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[24]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_i[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_intg_i[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_intg_i[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_intg_i[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_intg_i[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_intg_i[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_intg_i[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_rdata_intg_i[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'data_err_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_software_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_timer_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_external_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_fast_i[14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_fast_i[13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_fast_i[12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_fast_i[11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_fast_i[10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_fast_i[9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_fast_i[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_fast_i[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_fast_i[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_fast_i[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_fast_i[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_fast_i[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_fast_i[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_fast_i[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_fast_i[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'irq_nm_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_valid_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[127]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[126]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[125]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[124]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[123]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[122]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[121]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[120]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[119]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[118]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[117]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[116]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[115]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[114]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[113]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[112]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[111]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[110]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[109]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[108]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[107]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[106]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[105]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[104]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[103]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[102]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[101]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[100]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[99]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[98]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[97]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[96]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[95]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[94]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[93]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[92]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[91]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[90]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[89]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[88]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[87]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[86]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[85]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[84]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[83]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[82]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[81]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[80]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[79]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[78]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[77]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[76]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[75]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[74]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[73]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[72]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[71]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[70]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[69]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[68]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[67]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[66]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[65]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[64]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[63]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[62]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[61]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[60]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[59]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[58]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[57]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[56]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[55]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[54]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[53]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[52]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[51]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[50]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[49]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[48]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[47]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[46]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[45]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[44]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[43]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[42]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[41]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[40]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[39]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[38]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[37]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[36]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[35]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[34]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[33]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[32]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[31]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[30]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[29]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[28]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[27]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[26]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[25]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[24]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_key_i[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[63]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[62]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[61]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[60]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[59]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[58]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[57]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[56]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[55]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[54]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[53]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[52]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[51]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[50]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[49]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[48]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[47]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[46]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[45]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[44]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[43]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[42]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[41]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[40]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[39]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[38]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[37]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[36]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[35]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[34]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[33]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[32]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[31]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[30]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[29]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[28]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[27]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[26]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[25]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[24]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scramble_nonce_i[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'debug_req_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'fetch_enable_i[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'fetch_enable_i[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'fetch_enable_i[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'fetch_enable_i[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', input port 'scan_rst_ni' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[31]' is connected to pins 'data_w[31]', 'data_r[31]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[30]' is connected to pins 'data_w[30]', 'data_r[30]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[29]' is connected to pins 'data_w[29]', 'data_r[29]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[28]' is connected to pins 'data_w[28]', 'data_r[28]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[27]' is connected to pins 'data_w[27]', 'data_r[27]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[26]' is connected to pins 'data_w[26]', 'data_r[26]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[25]' is connected to pins 'data_w[25]', 'data_r[25]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[24]' is connected to pins 'data_w[24]', 'data_r[24]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[23]' is connected to pins 'data_w[23]', 'data_r[23]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[22]' is connected to pins 'data_w[22]', 'data_r[22]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[21]' is connected to pins 'data_w[21]', 'data_r[21]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[20]' is connected to pins 'data_w[20]', 'data_r[20]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[19]' is connected to pins 'data_w[19]', 'data_r[19]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[18]' is connected to pins 'data_w[18]', 'data_r[18]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[17]' is connected to pins 'data_w[17]', 'data_r[17]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[16]' is connected to pins 'data_w[16]', 'data_r[16]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[15]' is connected to pins 'data_w[15]', 'data_r[15]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[14]' is connected to pins 'data_w[14]', 'data_r[14]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[13]' is connected to pins 'data_w[13]', 'data_r[13]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[12]' is connected to pins 'data_w[12]', 'data_r[12]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[11]' is connected to pins 'data_w[11]', 'data_r[11]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[10]' is connected to pins 'data_w[10]', 'data_r[10]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[9]' is connected to pins 'data_w[9]', 'data_r[9]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[8]' is connected to pins 'data_w[8]', 'data_r[8]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[7]' is connected to pins 'data_w[7]', 'data_r[7]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[6]' is connected to pins 'data_w[6]', 'data_r[6]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[5]' is connected to pins 'data_w[5]', 'data_r[5]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[4]' is connected to pins 'data_w[4]', 'data_r[4]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[3]' is connected to pins 'data_w[3]', 'data_r[3]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[2]' is connected to pins 'data_w[2]', 'data_r[2]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[1]' is connected to pins 'data_w[1]', 'data_r[1]''.
Warning: In design 'ibex_system', the same net is connected to more than one pin on submodule 'u_DMEM'. (LINT-33)
   Net 'data_wdata_o[0]' is connected to pins 'data_w[0]', 'data_r[0]''.
1
 
****************************************
Report : area
Design : ibex_system
Version: O-2018.06-SP5-1
Date   : Sun May  5 21:56:43 2024
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    scx3_cmos8rf_lpvt_tt_1p2v_25c (File: /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db)
    USERLIB (File: /homes/user/stud/fall23/yl5334/ibex_/ibex/mem_db/dmem_tt_1p2v_25c_syn.db)
    USERLIB (File: /homes/user/stud/fall23/yl5334/ibex_/ibex/mem_db/imem_tt_1p2v_25c_syn.db)

Number of ports:                          805
Number of nets:                           869
Number of cells:                           37
Number of combinational cells:             32
Number of sequential cells:                 1
Number of macros/black boxes:               2
Number of buf/inv:                          0
Number of references:                       4

Combinational area:                230.399994
Buf/Inv area:                        0.000000
Noncombinational area:               0.000000
Macro/Black Box area:            81557.632812
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 81788.032806
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)
1
Information: Propagating switching activity (medium effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
Warning: Design has unannotated black box outputs. (PWR-428)
 
****************************************
Report : power
        -hier
        -analysis_effort medium
Design : ibex_system
Version: O-2018.06-SP5-1
Date   : Sun May  5 21:56:44 2024
****************************************


Library(s) Used:

    scx3_cmos8rf_lpvt_tt_1p2v_25c (File: /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db)
    USERLIB (File: /homes/user/stud/fall23/yl5334/ibex_/ibex/mem_db/dmem_tt_1p2v_25c_syn.db)
    USERLIB (File: /homes/user/stud/fall23/yl5334/ibex_/ibex/mem_db/imem_tt_1p2v_25c_syn.db)


Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
ibex_system                            2.18e-02    2.370 2.80e+05    2.392 100.0
  u_DMEM (DMEM)                        1.84e-03    1.184 1.40e+05    1.186  49.6
  u_IMEM (IMEM)                        3.78e-04    1.184 1.40e+05    1.184  49.5
1
 
****************************************
Report : design
Design : ibex_system
Version: O-2018.06-SP5-1
Date   : Sun May  5 21:56:44 2024
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    scx3_cmos8rf_lpvt_tt_1p2v_25c (File: /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db)
    USERLIB (File: /homes/user/stud/fall23/yl5334/ibex_/ibex/mem_db/dmem_tt_1p2v_25c_syn.db)
    USERLIB (File: /homes/user/stud/fall23/yl5334/ibex_/ibex/mem_db/imem_tt_1p2v_25c_syn.db)

Local Link Library:

    {/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : tt_1p2v_25c
    Library : scx3_cmos8rf_lpvt_tt_1p2v_25c
    Process :   1.00
    Temperature :  25.00
    Voltage :   1.20
    Interconnect Model : balanced_tree

Wire Loading Model:

    No wire loading specified.


Wire Loading Model Mode: top.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.

Information: This design contains black box (unknown) components. (RPT-8)
1
 
****************************************
Report : cell
Design : ibex_system
Version: O-2018.06-SP5-1
Date   : Sun May  5 21:56:44 2024
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U1                        CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2                        CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3                        CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U4                        CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U5                        CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U6                        CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U7                        CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U8                        CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U9                        CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U10                       CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U11                       CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U12                       CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U13                       CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U14                       CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U15                       CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U16                       CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U17                       CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U18                       CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U19                       CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U20                       CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U21                       CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U22                       CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U23                       CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U24                       CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U25                       CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U26                       CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U27                       CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U28                       CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U29                       CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U30                       CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U31                       CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U32                       CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
u_DMEM                    DMEM                            40778.816406
                                                                    b, h
u_IMEM                    IMEM                            40778.816406
                                                                    b, h
u_ibex_top                ibex_top                        0.000000  b
--------------------------------------------------------------------------------
Total 35 cells                                            81788.032806
1
 
****************************************
Report : port
        -verbose
Design : ibex_system
Version: O-2018.06-SP5-1
Date   : Sun May  5 21:56:44 2024
****************************************



Attributes:
    d - dont_touch_network
    i - ideal_network

                       Pin      Wire     Max     Max     Connection
Port           Dir     Load     Load     Trans   Cap     Class      Attrs
--------------------------------------------------------------------------------
boot_addr_i[0] in      0.0000   0.0000    1.02    0.00   --         
boot_addr_i[1] in      0.0000   0.0000    1.02    0.00   --         
boot_addr_i[2] in      0.0000   0.0000    1.02    0.00   --         
boot_addr_i[3] in      0.0000   0.0000    1.02    0.00   --         
boot_addr_i[4] in      0.0000   0.0000    1.02    0.00   --         
boot_addr_i[5] in      0.0000   0.0000    1.02    0.00   --         
boot_addr_i[6] in      0.0000   0.0000    1.02    0.00   --         
boot_addr_i[7] in      0.0000   0.0000    1.02    0.00   --         
boot_addr_i[8] in      0.0000   0.0000    1.02    0.00   --         
boot_addr_i[9] in      0.0000   0.0000    1.02    0.00   --         
boot_addr_i[10]
               in      0.0000   0.0000    1.02    0.00   --         
boot_addr_i[11]
               in      0.0000   0.0000    1.02    0.00   --         
boot_addr_i[12]
               in      0.0000   0.0000    1.02    0.00   --         
boot_addr_i[13]
               in      0.0000   0.0000    1.02    0.00   --         
boot_addr_i[14]
               in      0.0000   0.0000    1.02    0.00   --         
boot_addr_i[15]
               in      0.0000   0.0000    1.02    0.00   --         
boot_addr_i[16]
               in      0.0000   0.0000    1.02    0.00   --         
boot_addr_i[17]
               in      0.0000   0.0000    1.02    0.00   --         
boot_addr_i[18]
               in      0.0000   0.0000    1.02    0.00   --         
boot_addr_i[19]
               in      0.0000   0.0000    1.02    0.00   --         
boot_addr_i[20]
               in      0.0000   0.0000    1.02    0.00   --         
boot_addr_i[21]
               in      0.0000   0.0000    1.02    0.00   --         
boot_addr_i[22]
               in      0.0000   0.0000    1.02    0.00   --         
boot_addr_i[23]
               in      0.0000   0.0000    1.02    0.00   --         
boot_addr_i[24]
               in      0.0000   0.0000    1.02    0.00   --         
boot_addr_i[25]
               in      0.0000   0.0000    1.02    0.00   --         
boot_addr_i[26]
               in      0.0000   0.0000    1.02    0.00   --         
boot_addr_i[27]
               in      0.0000   0.0000    1.02    0.00   --         
boot_addr_i[28]
               in      0.0000   0.0000    1.02    0.00   --         
boot_addr_i[29]
               in      0.0000   0.0000    1.02    0.00   --         
boot_addr_i[30]
               in      0.0000   0.0000    1.02    0.00   --         
boot_addr_i[31]
               in      0.0000   0.0000    1.02    0.00   --         
clk_i          in      0.0000   0.0000    1.02    0.00   --         d, i
data_err_i     in      0.0000   0.0000    1.02    0.00   --         
data_gnt_i     in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[0]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[1]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[2]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[3]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[4]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[5]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[6]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[7]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[8]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[9]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[10]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[11]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[12]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[13]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[14]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[15]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[16]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[17]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[18]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[19]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[20]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[21]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[22]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[23]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[24]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[25]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[26]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[27]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[28]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[29]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[30]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_i[31]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_intg_i[0]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_intg_i[1]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_intg_i[2]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_intg_i[3]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_intg_i[4]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_intg_i[5]
               in      0.0000   0.0000    1.02    0.00   --         
data_rdata_intg_i[6]
               in      0.0000   0.0000    1.02    0.00   --         
data_rvalid_i  in      0.0000   0.0000    1.02    0.00   --         
debug_req_i    in      0.0000   0.0000    1.02    0.00   --         
fetch_enable_i[0]
               in      0.0000   0.0000    1.02    0.00   --         
fetch_enable_i[1]
               in      0.0000   0.0000    1.02    0.00   --         
fetch_enable_i[2]
               in      0.0000   0.0000    1.02    0.00   --         
fetch_enable_i[3]
               in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[0]   in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[1]   in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[2]   in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[3]   in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[4]   in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[5]   in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[6]   in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[7]   in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[8]   in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[9]   in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[10]  in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[11]  in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[12]  in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[13]  in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[14]  in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[15]  in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[16]  in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[17]  in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[18]  in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[19]  in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[20]  in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[21]  in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[22]  in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[23]  in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[24]  in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[25]  in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[26]  in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[27]  in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[28]  in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[29]  in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[30]  in      0.0000   0.0000    1.02    0.00   --         
hart_id_i[31]  in      0.0000   0.0000    1.02    0.00   --         
instr_err_i    in      0.0000   0.0000    1.02    0.00   --         
instr_gnt_i    in      0.0000   0.0000    1.02    0.00   --         
instr_rdata_i[0]
               in      0.0000   0.0000    1.02    0.00   --         
instr_rdata_i[1]
               in      0.0000   0.0000    1.02    0.00   --         
instr_rdata_i[2]
               in      0.0000   0.0000    1.02    0.00   --         
instr_rdata_i[3]
               in      0.0000   0.0000    1.02    0.00   --         
instr_rdata_i[4]
               in      0.0000   0.0000    1.02    0.00   --         
instr_rdata_i[5]
               in      0.0000   0.0000    1.02    0.00   --         
instr_rdata_i[6]
               in      0.0000   0.0000    1.02    0.00   --         
instr_rdata_i[7]
               in      0.0000   0.0000    1.02    0.00   --         
instr_rdata_i[8]
               in      0.0000   0.0000    1.02    0.00   --         
instr_rdata_i[9]
               in      0.0000   0.0000    1.02    0.00   --         
instr_rdata_i[10]
               in      0.0000   0.0000    1.02    0.00   --         
instr_rdata_i[11]
               in      0.0000   0.0000    1.02    0.00   --         
instr_rdata_i[12]
               in      0.0000   0.0000    1.02    0.00   --         
instr_rdata_i[13]
               in      0.0000   0.0000    1.02    0.00   --         
instr_rdata_i[14]
               in      0.0000   0.0000    1.02    0.00   --         
instr_rdata_i[15]
               in      0.0000   0.0000    1.02    0.00   --         
instr_rdata_i[16]
               in      0.0000   0.0000    1.02    0.00   --         
instr_rdata_i[17]
               in      0.0000   0.0000    1.02    0.00   --         
instr_rdata_i[18]
               in      0.0000   0.0000    1.02    0.00   --         
instr_rdata_i[19]
               in      0.0000   0.0000    1.02    0.00   --         
instr_rdata_i[20]
               in      0.0000   0.0000    1.02    0.00   --         
instr_rdata_i[21]
               in      0.0000   0.0000    1.02    0.00   --         
instr_rdata_i[22]
               in      0.0000   0.0000    1.02    0.00   --         
instr_rdata_i[23]
               in      0.0000   0.0000    1.02    0.00   --         
instr_rdata_i[24]
               in      0.0000   0.0000    1.02    0.00   --         
instr_rdata_i[25]
               in      0.0000   0.0000    1.02    0.00   --         
instr_rdata_i[26]
               in      0.0000   0.0000    1.02    0.00   --         
instr_rdata_i[27]
               in      0.0000   0.0000    1.02    0.00   --         
instr_rdata_i[28]
               in      0.0000   0.0000    1.02    0.00   --         
instr_rdata_i[29]
               in      0.0000   0.0000    1.02    0.00   --         
instr_rdata_i[30]
               in      0.0000   0.0000    1.02    0.00   --         
instr_rdata_i[31]
               in      0.0000   0.0000    1.02    0.00   --         
instr_rdata_intg_i[0]
               in      0.0000   0.0000    1.02    0.00   --         
instr_rdata_intg_i[1]
               in      0.0000   0.0000    1.02    0.00   --         
instr_rdata_intg_i[2]
               in      0.0000   0.0000    1.02    0.00   --         
instr_rdata_intg_i[3]
               in      0.0000   0.0000    1.02    0.00   --         
instr_rdata_intg_i[4]
               in      0.0000   0.0000    1.02    0.00   --         
instr_rdata_intg_i[5]
               in      0.0000   0.0000    1.02    0.00   --         
instr_rdata_intg_i[6]
               in      0.0000   0.0000    1.02    0.00   --         
instr_rvalid_i in      0.0000   0.0000    1.02    0.00   --         
irq_external_i in      0.0000   0.0000    1.02    0.00   --         
irq_fast_i[0]  in      0.0000   0.0000    1.02    0.00   --         
irq_fast_i[1]  in      0.0000   0.0000    1.02    0.00   --         
irq_fast_i[2]  in      0.0000   0.0000    1.02    0.00   --         
irq_fast_i[3]  in      0.0000   0.0000    1.02    0.00   --         
irq_fast_i[4]  in      0.0000   0.0000    1.02    0.00   --         
irq_fast_i[5]  in      0.0000   0.0000    1.02    0.00   --         
irq_fast_i[6]  in      0.0000   0.0000    1.02    0.00   --         
irq_fast_i[7]  in      0.0000   0.0000    1.02    0.00   --         
irq_fast_i[8]  in      0.0000   0.0000    1.02    0.00   --         
irq_fast_i[9]  in      0.0000   0.0000    1.02    0.00   --         
irq_fast_i[10] in      0.0000   0.0000    1.02    0.00   --         
irq_fast_i[11] in      0.0000   0.0000    1.02    0.00   --         
irq_fast_i[12] in      0.0000   0.0000    1.02    0.00   --         
irq_fast_i[13] in      0.0000   0.0000    1.02    0.00   --         
irq_fast_i[14] in      0.0000   0.0000    1.02    0.00   --         
irq_nm_i       in      0.0000   0.0000    1.02    0.00   --         
irq_software_i in      0.0000   0.0000    1.02    0.00   --         
irq_timer_i    in      0.0000   0.0000    1.02    0.00   --         
ram_cfg_i[0]   in      0.0000   0.0000    1.02    0.00   --         
ram_cfg_i[1]   in      0.0000   0.0000    1.02    0.00   --         
ram_cfg_i[2]   in      0.0000   0.0000    1.02    0.00   --         
ram_cfg_i[3]   in      0.0000   0.0000    1.02    0.00   --         
ram_cfg_i[4]   in      0.0000   0.0000    1.02    0.00   --         
ram_cfg_i[5]   in      0.0000   0.0000    1.02    0.00   --         
ram_cfg_i[6]   in      0.0000   0.0000    1.02    0.00   --         
ram_cfg_i[7]   in      0.0000   0.0000    1.02    0.00   --         
ram_cfg_i[8]   in      0.0000   0.0000    1.02    0.00   --         
ram_cfg_i[9]   in      0.0000   0.0000    1.02    0.00   --         
rst_ni         in      0.0000   0.0000    1.02    0.00   --         
scan_rst_ni    in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[0]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[1]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[2]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[3]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[4]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[5]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[6]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[7]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[8]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[9]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[10]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[11]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[12]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[13]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[14]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[15]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[16]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[17]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[18]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[19]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[20]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[21]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[22]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[23]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[24]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[25]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[26]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[27]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[28]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[29]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[30]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[31]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[32]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[33]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[34]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[35]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[36]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[37]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[38]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[39]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[40]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[41]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[42]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[43]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[44]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[45]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[46]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[47]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[48]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[49]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[50]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[51]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[52]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[53]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[54]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[55]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[56]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[57]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[58]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[59]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[60]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[61]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[62]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[63]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[64]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[65]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[66]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[67]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[68]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[69]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[70]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[71]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[72]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[73]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[74]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[75]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[76]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[77]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[78]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[79]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[80]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[81]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[82]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[83]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[84]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[85]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[86]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[87]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[88]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[89]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[90]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[91]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[92]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[93]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[94]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[95]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[96]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[97]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[98]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[99]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[100]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[101]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[102]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[103]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[104]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[105]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[106]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[107]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[108]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[109]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[110]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[111]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[112]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[113]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[114]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[115]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[116]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[117]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[118]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[119]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[120]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[121]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[122]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[123]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[124]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[125]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[126]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_i[127]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_key_valid_i
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[0]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[1]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[2]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[3]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[4]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[5]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[6]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[7]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[8]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[9]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[10]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[11]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[12]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[13]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[14]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[15]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[16]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[17]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[18]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[19]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[20]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[21]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[22]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[23]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[24]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[25]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[26]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[27]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[28]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[29]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[30]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[31]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[32]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[33]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[34]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[35]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[36]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[37]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[38]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[39]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[40]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[41]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[42]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[43]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[44]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[45]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[46]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[47]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[48]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[49]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[50]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[51]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[52]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[53]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[54]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[55]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[56]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[57]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[58]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[59]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[60]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[61]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[62]
               in      0.0000   0.0000    1.02    0.00   --         
scramble_nonce_i[63]
               in      0.0000   0.0000    1.02    0.00   --         
test_en_i      in      0.0000   0.0000    1.02    0.00   --         
alert_major_bus_o
               out     0.0050   0.0000   --      --      --         
alert_major_internal_o
               out     0.0050   0.0000   --      --      --         
alert_minor_o  out     0.0050   0.0000   --      --      --         
core_sleep_o   out     0.0050   0.0000   --      --      --         
crash_dump_o[0]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[1]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[2]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[3]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[4]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[5]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[6]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[7]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[8]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[9]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[10]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[11]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[12]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[13]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[14]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[15]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[16]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[17]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[18]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[19]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[20]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[21]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[22]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[23]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[24]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[25]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[26]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[27]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[28]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[29]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[30]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[31]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[32]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[33]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[34]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[35]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[36]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[37]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[38]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[39]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[40]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[41]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[42]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[43]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[44]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[45]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[46]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[47]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[48]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[49]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[50]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[51]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[52]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[53]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[54]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[55]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[56]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[57]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[58]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[59]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[60]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[61]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[62]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[63]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[64]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[65]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[66]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[67]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[68]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[69]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[70]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[71]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[72]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[73]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[74]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[75]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[76]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[77]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[78]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[79]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[80]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[81]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[82]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[83]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[84]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[85]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[86]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[87]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[88]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[89]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[90]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[91]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[92]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[93]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[94]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[95]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[96]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[97]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[98]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[99]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[100]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[101]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[102]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[103]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[104]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[105]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[106]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[107]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[108]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[109]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[110]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[111]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[112]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[113]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[114]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[115]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[116]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[117]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[118]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[119]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[120]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[121]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[122]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[123]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[124]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[125]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[126]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[127]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[128]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[129]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[130]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[131]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[132]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[133]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[134]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[135]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[136]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[137]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[138]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[139]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[140]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[141]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[142]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[143]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[144]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[145]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[146]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[147]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[148]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[149]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[150]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[151]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[152]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[153]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[154]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[155]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[156]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[157]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[158]
               out     0.0050   0.0000   --      --      --         
crash_dump_o[159]
               out     0.0050   0.0000   --      --      --         
data_addr_o[0] out     0.0050   0.0000   --      --      --         
data_addr_o[1] out     0.0050   0.0000   --      --      --         
data_addr_o[2] out     0.0050   0.0000   --      --      --         
data_addr_o[3] out     0.0050   0.0000   --      --      --         
data_addr_o[4] out     0.0050   0.0000   --      --      --         
data_addr_o[5] out     0.0050   0.0000   --      --      --         
data_addr_o[6] out     0.0050   0.0000   --      --      --         
data_addr_o[7] out     0.0050   0.0000   --      --      --         
data_addr_o[8] out     0.0050   0.0000   --      --      --         
data_addr_o[9] out     0.0050   0.0000   --      --      --         
data_addr_o[10]
               out     0.0050   0.0000   --      --      --         
data_addr_o[11]
               out     0.0050   0.0000   --      --      --         
data_addr_o[12]
               out     0.0050   0.0000   --      --      --         
data_addr_o[13]
               out     0.0050   0.0000   --      --      --         
data_addr_o[14]
               out     0.0050   0.0000   --      --      --         
data_addr_o[15]
               out     0.0050   0.0000   --      --      --         
data_addr_o[16]
               out     0.0050   0.0000   --      --      --         
data_addr_o[17]
               out     0.0050   0.0000   --      --      --         
data_addr_o[18]
               out     0.0050   0.0000   --      --      --         
data_addr_o[19]
               out     0.0050   0.0000   --      --      --         
data_addr_o[20]
               out     0.0050   0.0000   --      --      --         
data_addr_o[21]
               out     0.0050   0.0000   --      --      --         
data_addr_o[22]
               out     0.0050   0.0000   --      --      --         
data_addr_o[23]
               out     0.0050   0.0000   --      --      --         
data_addr_o[24]
               out     0.0050   0.0000   --      --      --         
data_addr_o[25]
               out     0.0050   0.0000   --      --      --         
data_addr_o[26]
               out     0.0050   0.0000   --      --      --         
data_addr_o[27]
               out     0.0050   0.0000   --      --      --         
data_addr_o[28]
               out     0.0050   0.0000   --      --      --         
data_addr_o[29]
               out     0.0050   0.0000   --      --      --         
data_addr_o[30]
               out     0.0050   0.0000   --      --      --         
data_addr_o[31]
               out     0.0050   0.0000   --      --      --         
data_be_o[0]   out     0.0050   0.0000   --      --      --         
data_be_o[1]   out     0.0050   0.0000   --      --      --         
data_be_o[2]   out     0.0050   0.0000   --      --      --         
data_be_o[3]   out     0.0050   0.0000   --      --      --         
data_req_o     out     0.0050   0.0000   --      --      --         
data_wdata_intg_o[0]
               out     0.0050   0.0000   --      --      --         
data_wdata_intg_o[1]
               out     0.0050   0.0000   --      --      --         
data_wdata_intg_o[2]
               out     0.0050   0.0000   --      --      --         
data_wdata_intg_o[3]
               out     0.0050   0.0000   --      --      --         
data_wdata_intg_o[4]
               out     0.0050   0.0000   --      --      --         
data_wdata_intg_o[5]
               out     0.0050   0.0000   --      --      --         
data_wdata_intg_o[6]
               out     0.0050   0.0000   --      --      --         
data_wdata_o[0]
               out     0.0050   0.0000   --      --      --         
data_wdata_o[1]
               out     0.0050   0.0000   --      --      --         
data_wdata_o[2]
               out     0.0050   0.0000   --      --      --         
data_wdata_o[3]
               out     0.0050   0.0000   --      --      --         
data_wdata_o[4]
               out     0.0050   0.0000   --      --      --         
data_wdata_o[5]
               out     0.0050   0.0000   --      --      --         
data_wdata_o[6]
               out     0.0050   0.0000   --      --      --         
data_wdata_o[7]
               out     0.0050   0.0000   --      --      --         
data_wdata_o[8]
               out     0.0050   0.0000   --      --      --         
data_wdata_o[9]
               out     0.0050   0.0000   --      --      --         
data_wdata_o[10]
               out     0.0050   0.0000   --      --      --         
data_wdata_o[11]
               out     0.0050   0.0000   --      --      --         
data_wdata_o[12]
               out     0.0050   0.0000   --      --      --         
data_wdata_o[13]
               out     0.0050   0.0000   --      --      --         
data_wdata_o[14]
               out     0.0050   0.0000   --      --      --         
data_wdata_o[15]
               out     0.0050   0.0000   --      --      --         
data_wdata_o[16]
               out     0.0050   0.0000   --      --      --         
data_wdata_o[17]
               out     0.0050   0.0000   --      --      --         
data_wdata_o[18]
               out     0.0050   0.0000   --      --      --         
data_wdata_o[19]
               out     0.0050   0.0000   --      --      --         
data_wdata_o[20]
               out     0.0050   0.0000   --      --      --         
data_wdata_o[21]
               out     0.0050   0.0000   --      --      --         
data_wdata_o[22]
               out     0.0050   0.0000   --      --      --         
data_wdata_o[23]
               out     0.0050   0.0000   --      --      --         
data_wdata_o[24]
               out     0.0050   0.0000   --      --      --         
data_wdata_o[25]
               out     0.0050   0.0000   --      --      --         
data_wdata_o[26]
               out     0.0050   0.0000   --      --      --         
data_wdata_o[27]
               out     0.0050   0.0000   --      --      --         
data_wdata_o[28]
               out     0.0050   0.0000   --      --      --         
data_wdata_o[29]
               out     0.0050   0.0000   --      --      --         
data_wdata_o[30]
               out     0.0050   0.0000   --      --      --         
data_wdata_o[31]
               out     0.0050   0.0000   --      --      --         
data_we_o      out     0.0050   0.0000   --      --      --         
double_fault_seen_o
               out     0.0050   0.0000   --      --      --         
instr_addr_o[0]
               out     0.0050   0.0000   --      --      --         
instr_addr_o[1]
               out     0.0050   0.0000   --      --      --         
instr_addr_o[2]
               out     0.0050   0.0000   --      --      --         
instr_addr_o[3]
               out     0.0050   0.0000   --      --      --         
instr_addr_o[4]
               out     0.0050   0.0000   --      --      --         
instr_addr_o[5]
               out     0.0050   0.0000   --      --      --         
instr_addr_o[6]
               out     0.0050   0.0000   --      --      --         
instr_addr_o[7]
               out     0.0050   0.0000   --      --      --         
instr_addr_o[8]
               out     0.0050   0.0000   --      --      --         
instr_addr_o[9]
               out     0.0050   0.0000   --      --      --         
instr_addr_o[10]
               out     0.0050   0.0000   --      --      --         
instr_addr_o[11]
               out     0.0050   0.0000   --      --      --         
instr_addr_o[12]
               out     0.0050   0.0000   --      --      --         
instr_addr_o[13]
               out     0.0050   0.0000   --      --      --         
instr_addr_o[14]
               out     0.0050   0.0000   --      --      --         
instr_addr_o[15]
               out     0.0050   0.0000   --      --      --         
instr_addr_o[16]
               out     0.0050   0.0000   --      --      --         
instr_addr_o[17]
               out     0.0050   0.0000   --      --      --         
instr_addr_o[18]
               out     0.0050   0.0000   --      --      --         
instr_addr_o[19]
               out     0.0050   0.0000   --      --      --         
instr_addr_o[20]
               out     0.0050   0.0000   --      --      --         
instr_addr_o[21]
               out     0.0050   0.0000   --      --      --         
instr_addr_o[22]
               out     0.0050   0.0000   --      --      --         
instr_addr_o[23]
               out     0.0050   0.0000   --      --      --         
instr_addr_o[24]
               out     0.0050   0.0000   --      --      --         
instr_addr_o[25]
               out     0.0050   0.0000   --      --      --         
instr_addr_o[26]
               out     0.0050   0.0000   --      --      --         
instr_addr_o[27]
               out     0.0050   0.0000   --      --      --         
instr_addr_o[28]
               out     0.0050   0.0000   --      --      --         
instr_addr_o[29]
               out     0.0050   0.0000   --      --      --         
instr_addr_o[30]
               out     0.0050   0.0000   --      --      --         
instr_addr_o[31]
               out     0.0050   0.0000   --      --      --         
instr_req_o    out     0.0050   0.0000   --      --      --         
scramble_req_o out     0.0050   0.0000   --      --      --         


              External  Max             Min                Min       Min
              Number    Wireload        Wireload           Pin       Wire
Port          Points    Model           Model              Load      Load
--------------------------------------------------------------------------------
boot_addr_i[0]
                   1      --              --              --        -- 
boot_addr_i[1]
                   1      --              --              --        -- 
boot_addr_i[2]
                   1      --              --              --        -- 
boot_addr_i[3]
                   1      --              --              --        -- 
boot_addr_i[4]
                   1      --              --              --        -- 
boot_addr_i[5]
                   1      --              --              --        -- 
boot_addr_i[6]
                   1      --              --              --        -- 
boot_addr_i[7]
                   1      --              --              --        -- 
boot_addr_i[8]
                   1      --              --              --        -- 
boot_addr_i[9]
                   1      --              --              --        -- 
boot_addr_i[10]
                   1      --              --              --        -- 
boot_addr_i[11]
                   1      --              --              --        -- 
boot_addr_i[12]
                   1      --              --              --        -- 
boot_addr_i[13]
                   1      --              --              --        -- 
boot_addr_i[14]
                   1      --              --              --        -- 
boot_addr_i[15]
                   1      --              --              --        -- 
boot_addr_i[16]
                   1      --              --              --        -- 
boot_addr_i[17]
                   1      --              --              --        -- 
boot_addr_i[18]
                   1      --              --              --        -- 
boot_addr_i[19]
                   1      --              --              --        -- 
boot_addr_i[20]
                   1      --              --              --        -- 
boot_addr_i[21]
                   1      --              --              --        -- 
boot_addr_i[22]
                   1      --              --              --        -- 
boot_addr_i[23]
                   1      --              --              --        -- 
boot_addr_i[24]
                   1      --              --              --        -- 
boot_addr_i[25]
                   1      --              --              --        -- 
boot_addr_i[26]
                   1      --              --              --        -- 
boot_addr_i[27]
                   1      --              --              --        -- 
boot_addr_i[28]
                   1      --              --              --        -- 
boot_addr_i[29]
                   1      --              --              --        -- 
boot_addr_i[30]
                   1      --              --              --        -- 
boot_addr_i[31]
                   1      --              --              --        -- 
clk_i              1      --              --              --        -- 
data_err_i         1      --              --              --        -- 
data_gnt_i         1      --              --              --        -- 
data_rdata_i[0]
                   1      --              --              --        -- 
data_rdata_i[1]
                   1      --              --              --        -- 
data_rdata_i[2]
                   1      --              --              --        -- 
data_rdata_i[3]
                   1      --              --              --        -- 
data_rdata_i[4]
                   1      --              --              --        -- 
data_rdata_i[5]
                   1      --              --              --        -- 
data_rdata_i[6]
                   1      --              --              --        -- 
data_rdata_i[7]
                   1      --              --              --        -- 
data_rdata_i[8]
                   1      --              --              --        -- 
data_rdata_i[9]
                   1      --              --              --        -- 
data_rdata_i[10]
                   1      --              --              --        -- 
data_rdata_i[11]
                   1      --              --              --        -- 
data_rdata_i[12]
                   1      --              --              --        -- 
data_rdata_i[13]
                   1      --              --              --        -- 
data_rdata_i[14]
                   1      --              --              --        -- 
data_rdata_i[15]
                   1      --              --              --        -- 
data_rdata_i[16]
                   1      --              --              --        -- 
data_rdata_i[17]
                   1      --              --              --        -- 
data_rdata_i[18]
                   1      --              --              --        -- 
data_rdata_i[19]
                   1      --              --              --        -- 
data_rdata_i[20]
                   1      --              --              --        -- 
data_rdata_i[21]
                   1      --              --              --        -- 
data_rdata_i[22]
                   1      --              --              --        -- 
data_rdata_i[23]
                   1      --              --              --        -- 
data_rdata_i[24]
                   1      --              --              --        -- 
data_rdata_i[25]
                   1      --              --              --        -- 
data_rdata_i[26]
                   1      --              --              --        -- 
data_rdata_i[27]
                   1      --              --              --        -- 
data_rdata_i[28]
                   1      --              --              --        -- 
data_rdata_i[29]
                   1      --              --              --        -- 
data_rdata_i[30]
                   1      --              --              --        -- 
data_rdata_i[31]
                   1      --              --              --        -- 
data_rdata_intg_i[0]
                   1      --              --              --        -- 
data_rdata_intg_i[1]
                   1      --              --              --        -- 
data_rdata_intg_i[2]
                   1      --              --              --        -- 
data_rdata_intg_i[3]
                   1      --              --              --        -- 
data_rdata_intg_i[4]
                   1      --              --              --        -- 
data_rdata_intg_i[5]
                   1      --              --              --        -- 
data_rdata_intg_i[6]
                   1      --              --              --        -- 
data_rvalid_i      1      --              --              --        -- 
debug_req_i        1      --              --              --        -- 
fetch_enable_i[0]
                   1      --              --              --        -- 
fetch_enable_i[1]
                   1      --              --              --        -- 
fetch_enable_i[2]
                   1      --              --              --        -- 
fetch_enable_i[3]
                   1      --              --              --        -- 
hart_id_i[0]       1      --              --              --        -- 
hart_id_i[1]       1      --              --              --        -- 
hart_id_i[2]       1      --              --              --        -- 
hart_id_i[3]       1      --              --              --        -- 
hart_id_i[4]       1      --              --              --        -- 
hart_id_i[5]       1      --              --              --        -- 
hart_id_i[6]       1      --              --              --        -- 
hart_id_i[7]       1      --              --              --        -- 
hart_id_i[8]       1      --              --              --        -- 
hart_id_i[9]       1      --              --              --        -- 
hart_id_i[10]      1      --              --              --        -- 
hart_id_i[11]      1      --              --              --        -- 
hart_id_i[12]      1      --              --              --        -- 
hart_id_i[13]      1      --              --              --        -- 
hart_id_i[14]      1      --              --              --        -- 
hart_id_i[15]      1      --              --              --        -- 
hart_id_i[16]      1      --              --              --        -- 
hart_id_i[17]      1      --              --              --        -- 
hart_id_i[18]      1      --              --              --        -- 
hart_id_i[19]      1      --              --              --        -- 
hart_id_i[20]      1      --              --              --        -- 
hart_id_i[21]      1      --              --              --        -- 
hart_id_i[22]      1      --              --              --        -- 
hart_id_i[23]      1      --              --              --        -- 
hart_id_i[24]      1      --              --              --        -- 
hart_id_i[25]      1      --              --              --        -- 
hart_id_i[26]      1      --              --              --        -- 
hart_id_i[27]      1      --              --              --        -- 
hart_id_i[28]      1      --              --              --        -- 
hart_id_i[29]      1      --              --              --        -- 
hart_id_i[30]      1      --              --              --        -- 
hart_id_i[31]      1      --              --              --        -- 
instr_err_i        1      --              --              --        -- 
instr_gnt_i        1      --              --              --        -- 
instr_rdata_i[0]
                   1      --              --              --        -- 
instr_rdata_i[1]
                   1      --              --              --        -- 
instr_rdata_i[2]
                   1      --              --              --        -- 
instr_rdata_i[3]
                   1      --              --              --        -- 
instr_rdata_i[4]
                   1      --              --              --        -- 
instr_rdata_i[5]
                   1      --              --              --        -- 
instr_rdata_i[6]
                   1      --              --              --        -- 
instr_rdata_i[7]
                   1      --              --              --        -- 
instr_rdata_i[8]
                   1      --              --              --        -- 
instr_rdata_i[9]
                   1      --              --              --        -- 
instr_rdata_i[10]
                   1      --              --              --        -- 
instr_rdata_i[11]
                   1      --              --              --        -- 
instr_rdata_i[12]
                   1      --              --              --        -- 
instr_rdata_i[13]
                   1      --              --              --        -- 
instr_rdata_i[14]
                   1      --              --              --        -- 
instr_rdata_i[15]
                   1      --              --              --        -- 
instr_rdata_i[16]
                   1      --              --              --        -- 
instr_rdata_i[17]
                   1      --              --              --        -- 
instr_rdata_i[18]
                   1      --              --              --        -- 
instr_rdata_i[19]
                   1      --              --              --        -- 
instr_rdata_i[20]
                   1      --              --              --        -- 
instr_rdata_i[21]
                   1      --              --              --        -- 
instr_rdata_i[22]
                   1      --              --              --        -- 
instr_rdata_i[23]
                   1      --              --              --        -- 
instr_rdata_i[24]
                   1      --              --              --        -- 
instr_rdata_i[25]
                   1      --              --              --        -- 
instr_rdata_i[26]
                   1      --              --              --        -- 
instr_rdata_i[27]
                   1      --              --              --        -- 
instr_rdata_i[28]
                   1      --              --              --        -- 
instr_rdata_i[29]
                   1      --              --              --        -- 
instr_rdata_i[30]
                   1      --              --              --        -- 
instr_rdata_i[31]
                   1      --              --              --        -- 
instr_rdata_intg_i[0]
                   1      --              --              --        -- 
instr_rdata_intg_i[1]
                   1      --              --              --        -- 
instr_rdata_intg_i[2]
                   1      --              --              --        -- 
instr_rdata_intg_i[3]
                   1      --              --              --        -- 
instr_rdata_intg_i[4]
                   1      --              --              --        -- 
instr_rdata_intg_i[5]
                   1      --              --              --        -- 
instr_rdata_intg_i[6]
                   1      --              --              --        -- 
instr_rvalid_i
                   1      --              --              --        -- 
irq_external_i
                   1      --              --              --        -- 
irq_fast_i[0]      1      --              --              --        -- 
irq_fast_i[1]      1      --              --              --        -- 
irq_fast_i[2]      1      --              --              --        -- 
irq_fast_i[3]      1      --              --              --        -- 
irq_fast_i[4]      1      --              --              --        -- 
irq_fast_i[5]      1      --              --              --        -- 
irq_fast_i[6]      1      --              --              --        -- 
irq_fast_i[7]      1      --              --              --        -- 
irq_fast_i[8]      1      --              --              --        -- 
irq_fast_i[9]      1      --              --              --        -- 
irq_fast_i[10]
                   1      --              --              --        -- 
irq_fast_i[11]
                   1      --              --              --        -- 
irq_fast_i[12]
                   1      --              --              --        -- 
irq_fast_i[13]
                   1      --              --              --        -- 
irq_fast_i[14]
                   1      --              --              --        -- 
irq_nm_i           1      --              --              --        -- 
irq_software_i
                   1      --              --              --        -- 
irq_timer_i        1      --              --              --        -- 
ram_cfg_i[0]       1      --              --              --        -- 
ram_cfg_i[1]       1      --              --              --        -- 
ram_cfg_i[2]       1      --              --              --        -- 
ram_cfg_i[3]       1      --              --              --        -- 
ram_cfg_i[4]       1      --              --              --        -- 
ram_cfg_i[5]       1      --              --              --        -- 
ram_cfg_i[6]       1      --              --              --        -- 
ram_cfg_i[7]       1      --              --              --        -- 
ram_cfg_i[8]       1      --              --              --        -- 
ram_cfg_i[9]       1      --              --              --        -- 
rst_ni             1      --              --              --        -- 
scan_rst_ni        1      --              --              --        -- 
scramble_key_i[0]
                   1      --              --              --        -- 
scramble_key_i[1]
                   1      --              --              --        -- 
scramble_key_i[2]
                   1      --              --              --        -- 
scramble_key_i[3]
                   1      --              --              --        -- 
scramble_key_i[4]
                   1      --              --              --        -- 
scramble_key_i[5]
                   1      --              --              --        -- 
scramble_key_i[6]
                   1      --              --              --        -- 
scramble_key_i[7]
                   1      --              --              --        -- 
scramble_key_i[8]
                   1      --              --              --        -- 
scramble_key_i[9]
                   1      --              --              --        -- 
scramble_key_i[10]
                   1      --              --              --        -- 
scramble_key_i[11]
                   1      --              --              --        -- 
scramble_key_i[12]
                   1      --              --              --        -- 
scramble_key_i[13]
                   1      --              --              --        -- 
scramble_key_i[14]
                   1      --              --              --        -- 
scramble_key_i[15]
                   1      --              --              --        -- 
scramble_key_i[16]
                   1      --              --              --        -- 
scramble_key_i[17]
                   1      --              --              --        -- 
scramble_key_i[18]
                   1      --              --              --        -- 
scramble_key_i[19]
                   1      --              --              --        -- 
scramble_key_i[20]
                   1      --              --              --        -- 
scramble_key_i[21]
                   1      --              --              --        -- 
scramble_key_i[22]
                   1      --              --              --        -- 
scramble_key_i[23]
                   1      --              --              --        -- 
scramble_key_i[24]
                   1      --              --              --        -- 
scramble_key_i[25]
                   1      --              --              --        -- 
scramble_key_i[26]
                   1      --              --              --        -- 
scramble_key_i[27]
                   1      --              --              --        -- 
scramble_key_i[28]
                   1      --              --              --        -- 
scramble_key_i[29]
                   1      --              --              --        -- 
scramble_key_i[30]
                   1      --              --              --        -- 
scramble_key_i[31]
                   1      --              --              --        -- 
scramble_key_i[32]
                   1      --              --              --        -- 
scramble_key_i[33]
                   1      --              --              --        -- 
scramble_key_i[34]
                   1      --              --              --        -- 
scramble_key_i[35]
                   1      --              --              --        -- 
scramble_key_i[36]
                   1      --              --              --        -- 
scramble_key_i[37]
                   1      --              --              --        -- 
scramble_key_i[38]
                   1      --              --              --        -- 
scramble_key_i[39]
                   1      --              --              --        -- 
scramble_key_i[40]
                   1      --              --              --        -- 
scramble_key_i[41]
                   1      --              --              --        -- 
scramble_key_i[42]
                   1      --              --              --        -- 
scramble_key_i[43]
                   1      --              --              --        -- 
scramble_key_i[44]
                   1      --              --              --        -- 
scramble_key_i[45]
                   1      --              --              --        -- 
scramble_key_i[46]
                   1      --              --              --        -- 
scramble_key_i[47]
                   1      --              --              --        -- 
scramble_key_i[48]
                   1      --              --              --        -- 
scramble_key_i[49]
                   1      --              --              --        -- 
scramble_key_i[50]
                   1      --              --              --        -- 
scramble_key_i[51]
                   1      --              --              --        -- 
scramble_key_i[52]
                   1      --              --              --        -- 
scramble_key_i[53]
                   1      --              --              --        -- 
scramble_key_i[54]
                   1      --              --              --        -- 
scramble_key_i[55]
                   1      --              --              --        -- 
scramble_key_i[56]
                   1      --              --              --        -- 
scramble_key_i[57]
                   1      --              --              --        -- 
scramble_key_i[58]
                   1      --              --              --        -- 
scramble_key_i[59]
                   1      --              --              --        -- 
scramble_key_i[60]
                   1      --              --              --        -- 
scramble_key_i[61]
                   1      --              --              --        -- 
scramble_key_i[62]
                   1      --              --              --        -- 
scramble_key_i[63]
                   1      --              --              --        -- 
scramble_key_i[64]
                   1      --              --              --        -- 
scramble_key_i[65]
                   1      --              --              --        -- 
scramble_key_i[66]
                   1      --              --              --        -- 
scramble_key_i[67]
                   1      --              --              --        -- 
scramble_key_i[68]
                   1      --              --              --        -- 
scramble_key_i[69]
                   1      --              --              --        -- 
scramble_key_i[70]
                   1      --              --              --        -- 
scramble_key_i[71]
                   1      --              --              --        -- 
scramble_key_i[72]
                   1      --              --              --        -- 
scramble_key_i[73]
                   1      --              --              --        -- 
scramble_key_i[74]
                   1      --              --              --        -- 
scramble_key_i[75]
                   1      --              --              --        -- 
scramble_key_i[76]
                   1      --              --              --        -- 
scramble_key_i[77]
                   1      --              --              --        -- 
scramble_key_i[78]
                   1      --              --              --        -- 
scramble_key_i[79]
                   1      --              --              --        -- 
scramble_key_i[80]
                   1      --              --              --        -- 
scramble_key_i[81]
                   1      --              --              --        -- 
scramble_key_i[82]
                   1      --              --              --        -- 
scramble_key_i[83]
                   1      --              --              --        -- 
scramble_key_i[84]
                   1      --              --              --        -- 
scramble_key_i[85]
                   1      --              --              --        -- 
scramble_key_i[86]
                   1      --              --              --        -- 
scramble_key_i[87]
                   1      --              --              --        -- 
scramble_key_i[88]
                   1      --              --              --        -- 
scramble_key_i[89]
                   1      --              --              --        -- 
scramble_key_i[90]
                   1      --              --              --        -- 
scramble_key_i[91]
                   1      --              --              --        -- 
scramble_key_i[92]
                   1      --              --              --        -- 
scramble_key_i[93]
                   1      --              --              --        -- 
scramble_key_i[94]
                   1      --              --              --        -- 
scramble_key_i[95]
                   1      --              --              --        -- 
scramble_key_i[96]
                   1      --              --              --        -- 
scramble_key_i[97]
                   1      --              --              --        -- 
scramble_key_i[98]
                   1      --              --              --        -- 
scramble_key_i[99]
                   1      --              --              --        -- 
scramble_key_i[100]
                   1      --              --              --        -- 
scramble_key_i[101]
                   1      --              --              --        -- 
scramble_key_i[102]
                   1      --              --              --        -- 
scramble_key_i[103]
                   1      --              --              --        -- 
scramble_key_i[104]
                   1      --              --              --        -- 
scramble_key_i[105]
                   1      --              --              --        -- 
scramble_key_i[106]
                   1      --              --              --        -- 
scramble_key_i[107]
                   1      --              --              --        -- 
scramble_key_i[108]
                   1      --              --              --        -- 
scramble_key_i[109]
                   1      --              --              --        -- 
scramble_key_i[110]
                   1      --              --              --        -- 
scramble_key_i[111]
                   1      --              --              --        -- 
scramble_key_i[112]
                   1      --              --              --        -- 
scramble_key_i[113]
                   1      --              --              --        -- 
scramble_key_i[114]
                   1      --              --              --        -- 
scramble_key_i[115]
                   1      --              --              --        -- 
scramble_key_i[116]
                   1      --              --              --        -- 
scramble_key_i[117]
                   1      --              --              --        -- 
scramble_key_i[118]
                   1      --              --              --        -- 
scramble_key_i[119]
                   1      --              --              --        -- 
scramble_key_i[120]
                   1      --              --              --        -- 
scramble_key_i[121]
                   1      --              --              --        -- 
scramble_key_i[122]
                   1      --              --              --        -- 
scramble_key_i[123]
                   1      --              --              --        -- 
scramble_key_i[124]
                   1      --              --              --        -- 
scramble_key_i[125]
                   1      --              --              --        -- 
scramble_key_i[126]
                   1      --              --              --        -- 
scramble_key_i[127]
                   1      --              --              --        -- 
scramble_key_valid_i
                   1      --              --              --        -- 
scramble_nonce_i[0]
                   1      --              --              --        -- 
scramble_nonce_i[1]
                   1      --              --              --        -- 
scramble_nonce_i[2]
                   1      --              --              --        -- 
scramble_nonce_i[3]
                   1      --              --              --        -- 
scramble_nonce_i[4]
                   1      --              --              --        -- 
scramble_nonce_i[5]
                   1      --              --              --        -- 
scramble_nonce_i[6]
                   1      --              --              --        -- 
scramble_nonce_i[7]
                   1      --              --              --        -- 
scramble_nonce_i[8]
                   1      --              --              --        -- 
scramble_nonce_i[9]
                   1      --              --              --        -- 
scramble_nonce_i[10]
                   1      --              --              --        -- 
scramble_nonce_i[11]
                   1      --              --              --        -- 
scramble_nonce_i[12]
                   1      --              --              --        -- 
scramble_nonce_i[13]
                   1      --              --              --        -- 
scramble_nonce_i[14]
                   1      --              --              --        -- 
scramble_nonce_i[15]
                   1      --              --              --        -- 
scramble_nonce_i[16]
                   1      --              --              --        -- 
scramble_nonce_i[17]
                   1      --              --              --        -- 
scramble_nonce_i[18]
                   1      --              --              --        -- 
scramble_nonce_i[19]
                   1      --              --              --        -- 
scramble_nonce_i[20]
                   1      --              --              --        -- 
scramble_nonce_i[21]
                   1      --              --              --        -- 
scramble_nonce_i[22]
                   1      --              --              --        -- 
scramble_nonce_i[23]
                   1      --              --              --        -- 
scramble_nonce_i[24]
                   1      --              --              --        -- 
scramble_nonce_i[25]
                   1      --              --              --        -- 
scramble_nonce_i[26]
                   1      --              --              --        -- 
scramble_nonce_i[27]
                   1      --              --              --        -- 
scramble_nonce_i[28]
                   1      --              --              --        -- 
scramble_nonce_i[29]
                   1      --              --              --        -- 
scramble_nonce_i[30]
                   1      --              --              --        -- 
scramble_nonce_i[31]
                   1      --              --              --        -- 
scramble_nonce_i[32]
                   1      --              --              --        -- 
scramble_nonce_i[33]
                   1      --              --              --        -- 
scramble_nonce_i[34]
                   1      --              --              --        -- 
scramble_nonce_i[35]
                   1      --              --              --        -- 
scramble_nonce_i[36]
                   1      --              --              --        -- 
scramble_nonce_i[37]
                   1      --              --              --        -- 
scramble_nonce_i[38]
                   1      --              --              --        -- 
scramble_nonce_i[39]
                   1      --              --              --        -- 
scramble_nonce_i[40]
                   1      --              --              --        -- 
scramble_nonce_i[41]
                   1      --              --              --        -- 
scramble_nonce_i[42]
                   1      --              --              --        -- 
scramble_nonce_i[43]
                   1      --              --              --        -- 
scramble_nonce_i[44]
                   1      --              --              --        -- 
scramble_nonce_i[45]
                   1      --              --              --        -- 
scramble_nonce_i[46]
                   1      --              --              --        -- 
scramble_nonce_i[47]
                   1      --              --              --        -- 
scramble_nonce_i[48]
                   1      --              --              --        -- 
scramble_nonce_i[49]
                   1      --              --              --        -- 
scramble_nonce_i[50]
                   1      --              --              --        -- 
scramble_nonce_i[51]
                   1      --              --              --        -- 
scramble_nonce_i[52]
                   1      --              --              --        -- 
scramble_nonce_i[53]
                   1      --              --              --        -- 
scramble_nonce_i[54]
                   1      --              --              --        -- 
scramble_nonce_i[55]
                   1      --              --              --        -- 
scramble_nonce_i[56]
                   1      --              --              --        -- 
scramble_nonce_i[57]
                   1      --              --              --        -- 
scramble_nonce_i[58]
                   1      --              --              --        -- 
scramble_nonce_i[59]
                   1      --              --              --        -- 
scramble_nonce_i[60]
                   1      --              --              --        -- 
scramble_nonce_i[61]
                   1      --              --              --        -- 
scramble_nonce_i[62]
                   1      --              --              --        -- 
scramble_nonce_i[63]
                   1      --              --              --        -- 
test_en_i          1      --              --              --        -- 
alert_major_bus_o
                   1      --              --              --        -- 
alert_major_internal_o
                   1      --              --              --        -- 
alert_minor_o      1      --              --              --        -- 
core_sleep_o       1      --              --              --        -- 
crash_dump_o[0]
                   1      --              --              --        -- 
crash_dump_o[1]
                   1      --              --              --        -- 
crash_dump_o[2]
                   1      --              --              --        -- 
crash_dump_o[3]
                   1      --              --              --        -- 
crash_dump_o[4]
                   1      --              --              --        -- 
crash_dump_o[5]
                   1      --              --              --        -- 
crash_dump_o[6]
                   1      --              --              --        -- 
crash_dump_o[7]
                   1      --              --              --        -- 
crash_dump_o[8]
                   1      --              --              --        -- 
crash_dump_o[9]
                   1      --              --              --        -- 
crash_dump_o[10]
                   1      --              --              --        -- 
crash_dump_o[11]
                   1      --              --              --        -- 
crash_dump_o[12]
                   1      --              --              --        -- 
crash_dump_o[13]
                   1      --              --              --        -- 
crash_dump_o[14]
                   1      --              --              --        -- 
crash_dump_o[15]
                   1      --              --              --        -- 
crash_dump_o[16]
                   1      --              --              --        -- 
crash_dump_o[17]
                   1      --              --              --        -- 
crash_dump_o[18]
                   1      --              --              --        -- 
crash_dump_o[19]
                   1      --              --              --        -- 
crash_dump_o[20]
                   1      --              --              --        -- 
crash_dump_o[21]
                   1      --              --              --        -- 
crash_dump_o[22]
                   1      --              --              --        -- 
crash_dump_o[23]
                   1      --              --              --        -- 
crash_dump_o[24]
                   1      --              --              --        -- 
crash_dump_o[25]
                   1      --              --              --        -- 
crash_dump_o[26]
                   1      --              --              --        -- 
crash_dump_o[27]
                   1      --              --              --        -- 
crash_dump_o[28]
                   1      --              --              --        -- 
crash_dump_o[29]
                   1      --              --              --        -- 
crash_dump_o[30]
                   1      --              --              --        -- 
crash_dump_o[31]
                   1      --              --              --        -- 
crash_dump_o[32]
                   1      --              --              --        -- 
crash_dump_o[33]
                   1      --              --              --        -- 
crash_dump_o[34]
                   1      --              --              --        -- 
crash_dump_o[35]
                   1      --              --              --        -- 
crash_dump_o[36]
                   1      --              --              --        -- 
crash_dump_o[37]
                   1      --              --              --        -- 
crash_dump_o[38]
                   1      --              --              --        -- 
crash_dump_o[39]
                   1      --              --              --        -- 
crash_dump_o[40]
                   1      --              --              --        -- 
crash_dump_o[41]
                   1      --              --              --        -- 
crash_dump_o[42]
                   1      --              --              --        -- 
crash_dump_o[43]
                   1      --              --              --        -- 
crash_dump_o[44]
                   1      --              --              --        -- 
crash_dump_o[45]
                   1      --              --              --        -- 
crash_dump_o[46]
                   1      --              --              --        -- 
crash_dump_o[47]
                   1      --              --              --        -- 
crash_dump_o[48]
                   1      --              --              --        -- 
crash_dump_o[49]
                   1      --              --              --        -- 
crash_dump_o[50]
                   1      --              --              --        -- 
crash_dump_o[51]
                   1      --              --              --        -- 
crash_dump_o[52]
                   1      --              --              --        -- 
crash_dump_o[53]
                   1      --              --              --        -- 
crash_dump_o[54]
                   1      --              --              --        -- 
crash_dump_o[55]
                   1      --              --              --        -- 
crash_dump_o[56]
                   1      --              --              --        -- 
crash_dump_o[57]
                   1      --              --              --        -- 
crash_dump_o[58]
                   1      --              --              --        -- 
crash_dump_o[59]
                   1      --              --              --        -- 
crash_dump_o[60]
                   1      --              --              --        -- 
crash_dump_o[61]
                   1      --              --              --        -- 
crash_dump_o[62]
                   1      --              --              --        -- 
crash_dump_o[63]
                   1      --              --              --        -- 
crash_dump_o[64]
                   1      --              --              --        -- 
crash_dump_o[65]
                   1      --              --              --        -- 
crash_dump_o[66]
                   1      --              --              --        -- 
crash_dump_o[67]
                   1      --              --              --        -- 
crash_dump_o[68]
                   1      --              --              --        -- 
crash_dump_o[69]
                   1      --              --              --        -- 
crash_dump_o[70]
                   1      --              --              --        -- 
crash_dump_o[71]
                   1      --              --              --        -- 
crash_dump_o[72]
                   1      --              --              --        -- 
crash_dump_o[73]
                   1      --              --              --        -- 
crash_dump_o[74]
                   1      --              --              --        -- 
crash_dump_o[75]
                   1      --              --              --        -- 
crash_dump_o[76]
                   1      --              --              --        -- 
crash_dump_o[77]
                   1      --              --              --        -- 
crash_dump_o[78]
                   1      --              --              --        -- 
crash_dump_o[79]
                   1      --              --              --        -- 
crash_dump_o[80]
                   1      --              --              --        -- 
crash_dump_o[81]
                   1      --              --              --        -- 
crash_dump_o[82]
                   1      --              --              --        -- 
crash_dump_o[83]
                   1      --              --              --        -- 
crash_dump_o[84]
                   1      --              --              --        -- 
crash_dump_o[85]
                   1      --              --              --        -- 
crash_dump_o[86]
                   1      --              --              --        -- 
crash_dump_o[87]
                   1      --              --              --        -- 
crash_dump_o[88]
                   1      --              --              --        -- 
crash_dump_o[89]
                   1      --              --              --        -- 
crash_dump_o[90]
                   1      --              --              --        -- 
crash_dump_o[91]
                   1      --              --              --        -- 
crash_dump_o[92]
                   1      --              --              --        -- 
crash_dump_o[93]
                   1      --              --              --        -- 
crash_dump_o[94]
                   1      --              --              --        -- 
crash_dump_o[95]
                   1      --              --              --        -- 
crash_dump_o[96]
                   1      --              --              --        -- 
crash_dump_o[97]
                   1      --              --              --        -- 
crash_dump_o[98]
                   1      --              --              --        -- 
crash_dump_o[99]
                   1      --              --              --        -- 
crash_dump_o[100]
                   1      --              --              --        -- 
crash_dump_o[101]
                   1      --              --              --        -- 
crash_dump_o[102]
                   1      --              --              --        -- 
crash_dump_o[103]
                   1      --              --              --        -- 
crash_dump_o[104]
                   1      --              --              --        -- 
crash_dump_o[105]
                   1      --              --              --        -- 
crash_dump_o[106]
                   1      --              --              --        -- 
crash_dump_o[107]
                   1      --              --              --        -- 
crash_dump_o[108]
                   1      --              --              --        -- 
crash_dump_o[109]
                   1      --              --              --        -- 
crash_dump_o[110]
                   1      --              --              --        -- 
crash_dump_o[111]
                   1      --              --              --        -- 
crash_dump_o[112]
                   1      --              --              --        -- 
crash_dump_o[113]
                   1      --              --              --        -- 
crash_dump_o[114]
                   1      --              --              --        -- 
crash_dump_o[115]
                   1      --              --              --        -- 
crash_dump_o[116]
                   1      --              --              --        -- 
crash_dump_o[117]
                   1      --              --              --        -- 
crash_dump_o[118]
                   1      --              --              --        -- 
crash_dump_o[119]
                   1      --              --              --        -- 
crash_dump_o[120]
                   1      --              --              --        -- 
crash_dump_o[121]
                   1      --              --              --        -- 
crash_dump_o[122]
                   1      --              --              --        -- 
crash_dump_o[123]
                   1      --              --              --        -- 
crash_dump_o[124]
                   1      --              --              --        -- 
crash_dump_o[125]
                   1      --              --              --        -- 
crash_dump_o[126]
                   1      --              --              --        -- 
crash_dump_o[127]
                   1      --              --              --        -- 
crash_dump_o[128]
                   1      --              --              --        -- 
crash_dump_o[129]
                   1      --              --              --        -- 
crash_dump_o[130]
                   1      --              --              --        -- 
crash_dump_o[131]
                   1      --              --              --        -- 
crash_dump_o[132]
                   1      --              --              --        -- 
crash_dump_o[133]
                   1      --              --              --        -- 
crash_dump_o[134]
                   1      --              --              --        -- 
crash_dump_o[135]
                   1      --              --              --        -- 
crash_dump_o[136]
                   1      --              --              --        -- 
crash_dump_o[137]
                   1      --              --              --        -- 
crash_dump_o[138]
                   1      --              --              --        -- 
crash_dump_o[139]
                   1      --              --              --        -- 
crash_dump_o[140]
                   1      --              --              --        -- 
crash_dump_o[141]
                   1      --              --              --        -- 
crash_dump_o[142]
                   1      --              --              --        -- 
crash_dump_o[143]
                   1      --              --              --        -- 
crash_dump_o[144]
                   1      --              --              --        -- 
crash_dump_o[145]
                   1      --              --              --        -- 
crash_dump_o[146]
                   1      --              --              --        -- 
crash_dump_o[147]
                   1      --              --              --        -- 
crash_dump_o[148]
                   1      --              --              --        -- 
crash_dump_o[149]
                   1      --              --              --        -- 
crash_dump_o[150]
                   1      --              --              --        -- 
crash_dump_o[151]
                   1      --              --              --        -- 
crash_dump_o[152]
                   1      --              --              --        -- 
crash_dump_o[153]
                   1      --              --              --        -- 
crash_dump_o[154]
                   1      --              --              --        -- 
crash_dump_o[155]
                   1      --              --              --        -- 
crash_dump_o[156]
                   1      --              --              --        -- 
crash_dump_o[157]
                   1      --              --              --        -- 
crash_dump_o[158]
                   1      --              --              --        -- 
crash_dump_o[159]
                   1      --              --              --        -- 
data_addr_o[0]
                   1      --              --              --        -- 
data_addr_o[1]
                   1      --              --              --        -- 
data_addr_o[2]
                   1      --              --              --        -- 
data_addr_o[3]
                   1      --              --              --        -- 
data_addr_o[4]
                   1      --              --              --        -- 
data_addr_o[5]
                   1      --              --              --        -- 
data_addr_o[6]
                   1      --              --              --        -- 
data_addr_o[7]
                   1      --              --              --        -- 
data_addr_o[8]
                   1      --              --              --        -- 
data_addr_o[9]
                   1      --              --              --        -- 
data_addr_o[10]
                   1      --              --              --        -- 
data_addr_o[11]
                   1      --              --              --        -- 
data_addr_o[12]
                   1      --              --              --        -- 
data_addr_o[13]
                   1      --              --              --        -- 
data_addr_o[14]
                   1      --              --              --        -- 
data_addr_o[15]
                   1      --              --              --        -- 
data_addr_o[16]
                   1      --              --              --        -- 
data_addr_o[17]
                   1      --              --              --        -- 
data_addr_o[18]
                   1      --              --              --        -- 
data_addr_o[19]
                   1      --              --              --        -- 
data_addr_o[20]
                   1      --              --              --        -- 
data_addr_o[21]
                   1      --              --              --        -- 
data_addr_o[22]
                   1      --              --              --        -- 
data_addr_o[23]
                   1      --              --              --        -- 
data_addr_o[24]
                   1      --              --              --        -- 
data_addr_o[25]
                   1      --              --              --        -- 
data_addr_o[26]
                   1      --              --              --        -- 
data_addr_o[27]
                   1      --              --              --        -- 
data_addr_o[28]
                   1      --              --              --        -- 
data_addr_o[29]
                   1      --              --              --        -- 
data_addr_o[30]
                   1      --              --              --        -- 
data_addr_o[31]
                   1      --              --              --        -- 
data_be_o[0]       1      --              --              --        -- 
data_be_o[1]       1      --              --              --        -- 
data_be_o[2]       1      --              --              --        -- 
data_be_o[3]       1      --              --              --        -- 
data_req_o         1      --              --              --        -- 
data_wdata_intg_o[0]
                   1      --              --              --        -- 
data_wdata_intg_o[1]
                   1      --              --              --        -- 
data_wdata_intg_o[2]
                   1      --              --              --        -- 
data_wdata_intg_o[3]
                   1      --              --              --        -- 
data_wdata_intg_o[4]
                   1      --              --              --        -- 
data_wdata_intg_o[5]
                   1      --              --              --        -- 
data_wdata_intg_o[6]
                   1      --              --              --        -- 
data_wdata_o[0]
                   1      --              --              --        -- 
data_wdata_o[1]
                   1      --              --              --        -- 
data_wdata_o[2]
                   1      --              --              --        -- 
data_wdata_o[3]
                   1      --              --              --        -- 
data_wdata_o[4]
                   1      --              --              --        -- 
data_wdata_o[5]
                   1      --              --              --        -- 
data_wdata_o[6]
                   1      --              --              --        -- 
data_wdata_o[7]
                   1      --              --              --        -- 
data_wdata_o[8]
                   1      --              --              --        -- 
data_wdata_o[9]
                   1      --              --              --        -- 
data_wdata_o[10]
                   1      --              --              --        -- 
data_wdata_o[11]
                   1      --              --              --        -- 
data_wdata_o[12]
                   1      --              --              --        -- 
data_wdata_o[13]
                   1      --              --              --        -- 
data_wdata_o[14]
                   1      --              --              --        -- 
data_wdata_o[15]
                   1      --              --              --        -- 
data_wdata_o[16]
                   1      --              --              --        -- 
data_wdata_o[17]
                   1      --              --              --        -- 
data_wdata_o[18]
                   1      --              --              --        -- 
data_wdata_o[19]
                   1      --              --              --        -- 
data_wdata_o[20]
                   1      --              --              --        -- 
data_wdata_o[21]
                   1      --              --              --        -- 
data_wdata_o[22]
                   1      --              --              --        -- 
data_wdata_o[23]
                   1      --              --              --        -- 
data_wdata_o[24]
                   1      --              --              --        -- 
data_wdata_o[25]
                   1      --              --              --        -- 
data_wdata_o[26]
                   1      --              --              --        -- 
data_wdata_o[27]
                   1      --              --              --        -- 
data_wdata_o[28]
                   1      --              --              --        -- 
data_wdata_o[29]
                   1      --              --              --        -- 
data_wdata_o[30]
                   1      --              --              --        -- 
data_wdata_o[31]
                   1      --              --              --        -- 
data_we_o          1      --              --              --        -- 
double_fault_seen_o
                   1      --              --              --        -- 
instr_addr_o[0]
                   1      --              --              --        -- 
instr_addr_o[1]
                   1      --              --              --        -- 
instr_addr_o[2]
                   1      --              --              --        -- 
instr_addr_o[3]
                   1      --              --              --        -- 
instr_addr_o[4]
                   1      --              --              --        -- 
instr_addr_o[5]
                   1      --              --              --        -- 
instr_addr_o[6]
                   1      --              --              --        -- 
instr_addr_o[7]
                   1      --              --              --        -- 
instr_addr_o[8]
                   1      --              --              --        -- 
instr_addr_o[9]
                   1      --              --              --        -- 
instr_addr_o[10]
                   1      --              --              --        -- 
instr_addr_o[11]
                   1      --              --              --        -- 
instr_addr_o[12]
                   1      --              --              --        -- 
instr_addr_o[13]
                   1      --              --              --        -- 
instr_addr_o[14]
                   1      --              --              --        -- 
instr_addr_o[15]
                   1      --              --              --        -- 
instr_addr_o[16]
                   1      --              --              --        -- 
instr_addr_o[17]
                   1      --              --              --        -- 
instr_addr_o[18]
                   1      --              --              --        -- 
instr_addr_o[19]
                   1      --              --              --        -- 
instr_addr_o[20]
                   1      --              --              --        -- 
instr_addr_o[21]
                   1      --              --              --        -- 
instr_addr_o[22]
                   1      --              --              --        -- 
instr_addr_o[23]
                   1      --              --              --        -- 
instr_addr_o[24]
                   1      --              --              --        -- 
instr_addr_o[25]
                   1      --              --              --        -- 
instr_addr_o[26]
                   1      --              --              --        -- 
instr_addr_o[27]
                   1      --              --              --        -- 
instr_addr_o[28]
                   1      --              --              --        -- 
instr_addr_o[29]
                   1      --              --              --        -- 
instr_addr_o[30]
                   1      --              --              --        -- 
instr_addr_o[31]
                   1      --              --              --        -- 
instr_req_o        1      --              --              --        -- 
scramble_req_o
                   1      --              --              --        -- 

                    Input Delay
                  Min             Max       Related   Max
Input Port    Rise    Fall    Rise    Fall   Clock  Fanout
--------------------------------------------------------------------------------
boot_addr_i[0]
              0.10    0.10    0.10    0.10  clk_i     4.00  
boot_addr_i[1]
              0.10    0.10    0.10    0.10  clk_i     4.00  
boot_addr_i[2]
              0.10    0.10    0.10    0.10  clk_i     4.00  
boot_addr_i[3]
              0.10    0.10    0.10    0.10  clk_i     4.00  
boot_addr_i[4]
              0.10    0.10    0.10    0.10  clk_i     4.00  
boot_addr_i[5]
              0.10    0.10    0.10    0.10  clk_i     4.00  
boot_addr_i[6]
              0.10    0.10    0.10    0.10  clk_i     4.00  
boot_addr_i[7]
              0.10    0.10    0.10    0.10  clk_i     4.00  
boot_addr_i[8]
              0.10    0.10    0.10    0.10  clk_i     4.00  
boot_addr_i[9]
              0.10    0.10    0.10    0.10  clk_i     4.00  
boot_addr_i[10]
              0.10    0.10    0.10    0.10  clk_i     4.00  
boot_addr_i[11]
              0.10    0.10    0.10    0.10  clk_i     4.00  
boot_addr_i[12]
              0.10    0.10    0.10    0.10  clk_i     4.00  
boot_addr_i[13]
              0.10    0.10    0.10    0.10  clk_i     4.00  
boot_addr_i[14]
              0.10    0.10    0.10    0.10  clk_i     4.00  
boot_addr_i[15]
              0.10    0.10    0.10    0.10  clk_i     4.00  
boot_addr_i[16]
              0.10    0.10    0.10    0.10  clk_i     4.00  
boot_addr_i[17]
              0.10    0.10    0.10    0.10  clk_i     4.00  
boot_addr_i[18]
              0.10    0.10    0.10    0.10  clk_i     4.00  
boot_addr_i[19]
              0.10    0.10    0.10    0.10  clk_i     4.00  
boot_addr_i[20]
              0.10    0.10    0.10    0.10  clk_i     4.00  
boot_addr_i[21]
              0.10    0.10    0.10    0.10  clk_i     4.00  
boot_addr_i[22]
              0.10    0.10    0.10    0.10  clk_i     4.00  
boot_addr_i[23]
              0.10    0.10    0.10    0.10  clk_i     4.00  
boot_addr_i[24]
              0.10    0.10    0.10    0.10  clk_i     4.00  
boot_addr_i[25]
              0.10    0.10    0.10    0.10  clk_i     4.00  
boot_addr_i[26]
              0.10    0.10    0.10    0.10  clk_i     4.00  
boot_addr_i[27]
              0.10    0.10    0.10    0.10  clk_i     4.00  
boot_addr_i[28]
              0.10    0.10    0.10    0.10  clk_i     4.00  
boot_addr_i[29]
              0.10    0.10    0.10    0.10  clk_i     4.00  
boot_addr_i[30]
              0.10    0.10    0.10    0.10  clk_i     4.00  
boot_addr_i[31]
              0.10    0.10    0.10    0.10  clk_i     4.00  
clk_i         --      --      --      --      --      4.00
data_err_i    0.10    0.10    0.10    0.10  clk_i     4.00  
data_gnt_i    0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[0]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[1]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[2]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[3]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[4]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[5]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[6]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[7]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[8]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[9]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[10]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[11]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[12]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[13]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[14]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[15]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[16]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[17]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[18]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[19]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[20]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[21]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[22]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[23]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[24]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[25]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[26]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[27]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[28]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[29]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[30]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_i[31]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_intg_i[0]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_intg_i[1]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_intg_i[2]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_intg_i[3]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_intg_i[4]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_intg_i[5]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rdata_intg_i[6]
              0.10    0.10    0.10    0.10  clk_i     4.00  
data_rvalid_i
              0.10    0.10    0.10    0.10  clk_i     4.00  
debug_req_i   0.10    0.10    0.10    0.10  clk_i     4.00  
fetch_enable_i[0]
              0.10    0.10    0.10    0.10  clk_i     4.00  
fetch_enable_i[1]
              0.10    0.10    0.10    0.10  clk_i     4.00  
fetch_enable_i[2]
              0.10    0.10    0.10    0.10  clk_i     4.00  
fetch_enable_i[3]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[0]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[1]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[2]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[3]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[4]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[5]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[6]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[7]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[8]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[9]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[10]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[11]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[12]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[13]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[14]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[15]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[16]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[17]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[18]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[19]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[20]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[21]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[22]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[23]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[24]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[25]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[26]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[27]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[28]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[29]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[30]
              0.10    0.10    0.10    0.10  clk_i     4.00  
hart_id_i[31]
              0.10    0.10    0.10    0.10  clk_i     4.00  
instr_err_i   0.10    0.10    0.10    0.10  clk_i     4.00  
instr_gnt_i   0.10    0.10    0.10    0.10  clk_i     4.00  
instr_rdata_i[0]
              0.10    0.10    0.10    0.10  clk_i     4.00  
instr_rdata_i[1]
              0.10    0.10    0.10    0.10  clk_i     4.00  
instr_rdata_i[2]
              0.10    0.10    0.10    0.10  clk_i     4.00  
instr_rdata_i[3]
              0.10    0.10    0.10    0.10  clk_i     4.00  
instr_rdata_i[4]
              0.10    0.10    0.10    0.10  clk_i     4.00  
instr_rdata_i[5]
              0.10    0.10    0.10    0.10  clk_i     4.00  
instr_rdata_i[6]
              0.10    0.10    0.10    0.10  clk_i     4.00  
instr_rdata_i[7]
              0.10    0.10    0.10    0.10  clk_i     4.00  
instr_rdata_i[8]
              0.10    0.10    0.10    0.10  clk_i     4.00  
instr_rdata_i[9]
              0.10    0.10    0.10    0.10  clk_i     4.00  
instr_rdata_i[10]
              0.10    0.10    0.10    0.10  clk_i     4.00  
instr_rdata_i[11]
              0.10    0.10    0.10    0.10  clk_i     4.00  
instr_rdata_i[12]
              0.10    0.10    0.10    0.10  clk_i     4.00  
instr_rdata_i[13]
              0.10    0.10    0.10    0.10  clk_i     4.00  
instr_rdata_i[14]
              0.10    0.10    0.10    0.10  clk_i     4.00  
instr_rdata_i[15]
              0.10    0.10    0.10    0.10  clk_i     4.00  
instr_rdata_i[16]
              0.10    0.10    0.10    0.10  clk_i     4.00  
instr_rdata_i[17]
              0.10    0.10    0.10    0.10  clk_i     4.00  
instr_rdata_i[18]
              0.10    0.10    0.10    0.10  clk_i     4.00  
instr_rdata_i[19]
              0.10    0.10    0.10    0.10  clk_i     4.00  
instr_rdata_i[20]
              0.10    0.10    0.10    0.10  clk_i     4.00  
instr_rdata_i[21]
              0.10    0.10    0.10    0.10  clk_i     4.00  
instr_rdata_i[22]
              0.10    0.10    0.10    0.10  clk_i     4.00  
instr_rdata_i[23]
              0.10    0.10    0.10    0.10  clk_i     4.00  
instr_rdata_i[24]
              0.10    0.10    0.10    0.10  clk_i     4.00  
instr_rdata_i[25]
              0.10    0.10    0.10    0.10  clk_i     4.00  
instr_rdata_i[26]
              0.10    0.10    0.10    0.10  clk_i     4.00  
instr_rdata_i[27]
              0.10    0.10    0.10    0.10  clk_i     4.00  
instr_rdata_i[28]
              0.10    0.10    0.10    0.10  clk_i     4.00  
instr_rdata_i[29]
              0.10    0.10    0.10    0.10  clk_i     4.00  
instr_rdata_i[30]
              0.10    0.10    0.10    0.10  clk_i     4.00  
instr_rdata_i[31]
              0.10    0.10    0.10    0.10  clk_i     4.00  
instr_rdata_intg_i[0]
              0.10    0.10    0.10    0.10  clk_i     4.00  
instr_rdata_intg_i[1]
              0.10    0.10    0.10    0.10  clk_i     4.00  
instr_rdata_intg_i[2]
              0.10    0.10    0.10    0.10  clk_i     4.00  
instr_rdata_intg_i[3]
              0.10    0.10    0.10    0.10  clk_i     4.00  
instr_rdata_intg_i[4]
              0.10    0.10    0.10    0.10  clk_i     4.00  
instr_rdata_intg_i[5]
              0.10    0.10    0.10    0.10  clk_i     4.00  
instr_rdata_intg_i[6]
              0.10    0.10    0.10    0.10  clk_i     4.00  
instr_rvalid_i
              0.10    0.10    0.10    0.10  clk_i     4.00  
irq_external_i
              0.10    0.10    0.10    0.10  clk_i     4.00  
irq_fast_i[0]
              0.10    0.10    0.10    0.10  clk_i     4.00  
irq_fast_i[1]
              0.10    0.10    0.10    0.10  clk_i     4.00  
irq_fast_i[2]
              0.10    0.10    0.10    0.10  clk_i     4.00  
irq_fast_i[3]
              0.10    0.10    0.10    0.10  clk_i     4.00  
irq_fast_i[4]
              0.10    0.10    0.10    0.10  clk_i     4.00  
irq_fast_i[5]
              0.10    0.10    0.10    0.10  clk_i     4.00  
irq_fast_i[6]
              0.10    0.10    0.10    0.10  clk_i     4.00  
irq_fast_i[7]
              0.10    0.10    0.10    0.10  clk_i     4.00  
irq_fast_i[8]
              0.10    0.10    0.10    0.10  clk_i     4.00  
irq_fast_i[9]
              0.10    0.10    0.10    0.10  clk_i     4.00  
irq_fast_i[10]
              0.10    0.10    0.10    0.10  clk_i     4.00  
irq_fast_i[11]
              0.10    0.10    0.10    0.10  clk_i     4.00  
irq_fast_i[12]
              0.10    0.10    0.10    0.10  clk_i     4.00  
irq_fast_i[13]
              0.10    0.10    0.10    0.10  clk_i     4.00  
irq_fast_i[14]
              0.10    0.10    0.10    0.10  clk_i     4.00  
irq_nm_i      0.10    0.10    0.10    0.10  clk_i     4.00  
irq_software_i
              0.10    0.10    0.10    0.10  clk_i     4.00  
irq_timer_i   0.10    0.10    0.10    0.10  clk_i     4.00  
ram_cfg_i[0]
              0.10    0.10    0.10    0.10  clk_i     4.00  
ram_cfg_i[1]
              0.10    0.10    0.10    0.10  clk_i     4.00  
ram_cfg_i[2]
              0.10    0.10    0.10    0.10  clk_i     4.00  
ram_cfg_i[3]
              0.10    0.10    0.10    0.10  clk_i     4.00  
ram_cfg_i[4]
              0.10    0.10    0.10    0.10  clk_i     4.00  
ram_cfg_i[5]
              0.10    0.10    0.10    0.10  clk_i     4.00  
ram_cfg_i[6]
              0.10    0.10    0.10    0.10  clk_i     4.00  
ram_cfg_i[7]
              0.10    0.10    0.10    0.10  clk_i     4.00  
ram_cfg_i[8]
              0.10    0.10    0.10    0.10  clk_i     4.00  
ram_cfg_i[9]
              0.10    0.10    0.10    0.10  clk_i     4.00  
rst_ni        0.10    0.10    0.10    0.10  clk_i     4.00  
scan_rst_ni   0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[0]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[1]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[2]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[3]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[4]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[5]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[6]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[7]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[8]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[9]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[10]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[11]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[12]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[13]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[14]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[15]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[16]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[17]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[18]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[19]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[20]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[21]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[22]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[23]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[24]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[25]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[26]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[27]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[28]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[29]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[30]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[31]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[32]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[33]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[34]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[35]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[36]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[37]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[38]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[39]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[40]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[41]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[42]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[43]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[44]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[45]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[46]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[47]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[48]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[49]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[50]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[51]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[52]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[53]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[54]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[55]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[56]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[57]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[58]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[59]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[60]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[61]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[62]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[63]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[64]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[65]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[66]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[67]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[68]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[69]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[70]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[71]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[72]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[73]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[74]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[75]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[76]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[77]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[78]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[79]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[80]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[81]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[82]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[83]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[84]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[85]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[86]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[87]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[88]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[89]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[90]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[91]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[92]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[93]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[94]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[95]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[96]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[97]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[98]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[99]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[100]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[101]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[102]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[103]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[104]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[105]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[106]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[107]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[108]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[109]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[110]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[111]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[112]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[113]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[114]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[115]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[116]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[117]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[118]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[119]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[120]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[121]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[122]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[123]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[124]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[125]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[126]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_i[127]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_key_valid_i
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[0]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[1]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[2]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[3]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[4]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[5]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[6]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[7]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[8]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[9]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[10]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[11]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[12]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[13]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[14]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[15]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[16]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[17]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[18]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[19]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[20]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[21]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[22]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[23]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[24]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[25]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[26]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[27]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[28]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[29]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[30]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[31]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[32]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[33]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[34]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[35]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[36]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[37]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[38]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[39]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[40]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[41]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[42]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[43]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[44]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[45]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[46]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[47]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[48]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[49]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[50]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[51]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[52]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[53]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[54]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[55]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[56]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[57]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[58]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[59]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[60]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[61]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[62]
              0.10    0.10    0.10    0.10  clk_i     4.00  
scramble_nonce_i[63]
              0.10    0.10    0.10    0.10  clk_i     4.00  
test_en_i     0.10    0.10    0.10    0.10  clk_i     4.00  


                    Driving Cell
Input Port   Rise(min/max)      Fall(min/max)      Mult(min/max)  Attrs(min/max)
--------------------------------------------------------------------------------
boot_addr_i[0]
             INVX1TS            INVX1TS              -- /  --     
boot_addr_i[1]
             INVX1TS            INVX1TS              -- /  --     
boot_addr_i[2]
             INVX1TS            INVX1TS              -- /  --     
boot_addr_i[3]
             INVX1TS            INVX1TS              -- /  --     
boot_addr_i[4]
             INVX1TS            INVX1TS              -- /  --     
boot_addr_i[5]
             INVX1TS            INVX1TS              -- /  --     
boot_addr_i[6]
             INVX1TS            INVX1TS              -- /  --     
boot_addr_i[7]
             INVX1TS            INVX1TS              -- /  --     
boot_addr_i[8]
             INVX1TS            INVX1TS              -- /  --     
boot_addr_i[9]
             INVX1TS            INVX1TS              -- /  --     
boot_addr_i[10]
             INVX1TS            INVX1TS              -- /  --     
boot_addr_i[11]
             INVX1TS            INVX1TS              -- /  --     
boot_addr_i[12]
             INVX1TS            INVX1TS              -- /  --     
boot_addr_i[13]
             INVX1TS            INVX1TS              -- /  --     
boot_addr_i[14]
             INVX1TS            INVX1TS              -- /  --     
boot_addr_i[15]
             INVX1TS            INVX1TS              -- /  --     
boot_addr_i[16]
             INVX1TS            INVX1TS              -- /  --     
boot_addr_i[17]
             INVX1TS            INVX1TS              -- /  --     
boot_addr_i[18]
             INVX1TS            INVX1TS              -- /  --     
boot_addr_i[19]
             INVX1TS            INVX1TS              -- /  --     
boot_addr_i[20]
             INVX1TS            INVX1TS              -- /  --     
boot_addr_i[21]
             INVX1TS            INVX1TS              -- /  --     
boot_addr_i[22]
             INVX1TS            INVX1TS              -- /  --     
boot_addr_i[23]
             INVX1TS            INVX1TS              -- /  --     
boot_addr_i[24]
             INVX1TS            INVX1TS              -- /  --     
boot_addr_i[25]
             INVX1TS            INVX1TS              -- /  --     
boot_addr_i[26]
             INVX1TS            INVX1TS              -- /  --     
boot_addr_i[27]
             INVX1TS            INVX1TS              -- /  --     
boot_addr_i[28]
             INVX1TS            INVX1TS              -- /  --     
boot_addr_i[29]
             INVX1TS            INVX1TS              -- /  --     
boot_addr_i[30]
             INVX1TS            INVX1TS              -- /  --     
boot_addr_i[31]
             INVX1TS            INVX1TS              -- /  --     
clk_i        INVX1TS            INVX1TS              -- /  --     
data_err_i   INVX1TS            INVX1TS              -- /  --     
data_gnt_i   INVX1TS            INVX1TS              -- /  --     
data_rdata_i[0]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_i[1]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_i[2]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_i[3]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_i[4]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_i[5]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_i[6]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_i[7]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_i[8]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_i[9]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_i[10]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_i[11]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_i[12]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_i[13]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_i[14]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_i[15]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_i[16]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_i[17]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_i[18]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_i[19]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_i[20]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_i[21]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_i[22]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_i[23]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_i[24]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_i[25]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_i[26]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_i[27]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_i[28]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_i[29]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_i[30]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_i[31]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_intg_i[0]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_intg_i[1]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_intg_i[2]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_intg_i[3]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_intg_i[4]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_intg_i[5]
             INVX1TS            INVX1TS              -- /  --     
data_rdata_intg_i[6]
             INVX1TS            INVX1TS              -- /  --     
data_rvalid_i
             INVX1TS            INVX1TS              -- /  --     
debug_req_i  INVX1TS            INVX1TS              -- /  --     
fetch_enable_i[0]
             INVX1TS            INVX1TS              -- /  --     
fetch_enable_i[1]
             INVX1TS            INVX1TS              -- /  --     
fetch_enable_i[2]
             INVX1TS            INVX1TS              -- /  --     
fetch_enable_i[3]
             INVX1TS            INVX1TS              -- /  --     
hart_id_i[0] INVX1TS            INVX1TS              -- /  --     
hart_id_i[1] INVX1TS            INVX1TS              -- /  --     
hart_id_i[2] INVX1TS            INVX1TS              -- /  --     
hart_id_i[3] INVX1TS            INVX1TS              -- /  --     
hart_id_i[4] INVX1TS            INVX1TS              -- /  --     
hart_id_i[5] INVX1TS            INVX1TS              -- /  --     
hart_id_i[6] INVX1TS            INVX1TS              -- /  --     
hart_id_i[7] INVX1TS            INVX1TS              -- /  --     
hart_id_i[8] INVX1TS            INVX1TS              -- /  --     
hart_id_i[9] INVX1TS            INVX1TS              -- /  --     
hart_id_i[10]
             INVX1TS            INVX1TS              -- /  --     
hart_id_i[11]
             INVX1TS            INVX1TS              -- /  --     
hart_id_i[12]
             INVX1TS            INVX1TS              -- /  --     
hart_id_i[13]
             INVX1TS            INVX1TS              -- /  --     
hart_id_i[14]
             INVX1TS            INVX1TS              -- /  --     
hart_id_i[15]
             INVX1TS            INVX1TS              -- /  --     
hart_id_i[16]
             INVX1TS            INVX1TS              -- /  --     
hart_id_i[17]
             INVX1TS            INVX1TS              -- /  --     
hart_id_i[18]
             INVX1TS            INVX1TS              -- /  --     
hart_id_i[19]
             INVX1TS            INVX1TS              -- /  --     
hart_id_i[20]
             INVX1TS            INVX1TS              -- /  --     
hart_id_i[21]
             INVX1TS            INVX1TS              -- /  --     
hart_id_i[22]
             INVX1TS            INVX1TS              -- /  --     
hart_id_i[23]
             INVX1TS            INVX1TS              -- /  --     
hart_id_i[24]
             INVX1TS            INVX1TS              -- /  --     
hart_id_i[25]
             INVX1TS            INVX1TS              -- /  --     
hart_id_i[26]
             INVX1TS            INVX1TS              -- /  --     
hart_id_i[27]
             INVX1TS            INVX1TS              -- /  --     
hart_id_i[28]
             INVX1TS            INVX1TS              -- /  --     
hart_id_i[29]
             INVX1TS            INVX1TS              -- /  --     
hart_id_i[30]
             INVX1TS            INVX1TS              -- /  --     
hart_id_i[31]
             INVX1TS            INVX1TS              -- /  --     
instr_err_i  INVX1TS            INVX1TS              -- /  --     
instr_gnt_i  INVX1TS            INVX1TS              -- /  --     
instr_rdata_i[0]
             INVX1TS            INVX1TS              -- /  --     
instr_rdata_i[1]
             INVX1TS            INVX1TS              -- /  --     
instr_rdata_i[2]
             INVX1TS            INVX1TS              -- /  --     
instr_rdata_i[3]
             INVX1TS            INVX1TS              -- /  --     
instr_rdata_i[4]
             INVX1TS            INVX1TS              -- /  --     
instr_rdata_i[5]
             INVX1TS            INVX1TS              -- /  --     
instr_rdata_i[6]
             INVX1TS            INVX1TS              -- /  --     
instr_rdata_i[7]
             INVX1TS            INVX1TS              -- /  --     
instr_rdata_i[8]
             INVX1TS            INVX1TS              -- /  --     
instr_rdata_i[9]
             INVX1TS            INVX1TS              -- /  --     
instr_rdata_i[10]
             INVX1TS            INVX1TS              -- /  --     
instr_rdata_i[11]
             INVX1TS            INVX1TS              -- /  --     
instr_rdata_i[12]
             INVX1TS            INVX1TS              -- /  --     
instr_rdata_i[13]
             INVX1TS            INVX1TS              -- /  --     
instr_rdata_i[14]
             INVX1TS            INVX1TS              -- /  --     
instr_rdata_i[15]
             INVX1TS            INVX1TS              -- /  --     
instr_rdata_i[16]
             INVX1TS            INVX1TS              -- /  --     
instr_rdata_i[17]
             INVX1TS            INVX1TS              -- /  --     
instr_rdata_i[18]
             INVX1TS            INVX1TS              -- /  --     
instr_rdata_i[19]
             INVX1TS            INVX1TS              -- /  --     
instr_rdata_i[20]
             INVX1TS            INVX1TS              -- /  --     
instr_rdata_i[21]
             INVX1TS            INVX1TS              -- /  --     
instr_rdata_i[22]
             INVX1TS            INVX1TS              -- /  --     
instr_rdata_i[23]
             INVX1TS            INVX1TS              -- /  --     
instr_rdata_i[24]
             INVX1TS            INVX1TS              -- /  --     
instr_rdata_i[25]
             INVX1TS            INVX1TS              -- /  --     
instr_rdata_i[26]
             INVX1TS            INVX1TS              -- /  --     
instr_rdata_i[27]
             INVX1TS            INVX1TS              -- /  --     
instr_rdata_i[28]
             INVX1TS            INVX1TS              -- /  --     
instr_rdata_i[29]
             INVX1TS            INVX1TS              -- /  --     
instr_rdata_i[30]
             INVX1TS            INVX1TS              -- /  --     
instr_rdata_i[31]
             INVX1TS            INVX1TS              -- /  --     
instr_rdata_intg_i[0]
             INVX1TS            INVX1TS              -- /  --     
instr_rdata_intg_i[1]
             INVX1TS            INVX1TS              -- /  --     
instr_rdata_intg_i[2]
             INVX1TS            INVX1TS              -- /  --     
instr_rdata_intg_i[3]
             INVX1TS            INVX1TS              -- /  --     
instr_rdata_intg_i[4]
             INVX1TS            INVX1TS              -- /  --     
instr_rdata_intg_i[5]
             INVX1TS            INVX1TS              -- /  --     
instr_rdata_intg_i[6]
             INVX1TS            INVX1TS              -- /  --     
instr_rvalid_i
             INVX1TS            INVX1TS              -- /  --     
irq_external_i
             INVX1TS            INVX1TS              -- /  --     
irq_fast_i[0]
             INVX1TS            INVX1TS              -- /  --     
irq_fast_i[1]
             INVX1TS            INVX1TS              -- /  --     
irq_fast_i[2]
             INVX1TS            INVX1TS              -- /  --     
irq_fast_i[3]
             INVX1TS            INVX1TS              -- /  --     
irq_fast_i[4]
             INVX1TS            INVX1TS              -- /  --     
irq_fast_i[5]
             INVX1TS            INVX1TS              -- /  --     
irq_fast_i[6]
             INVX1TS            INVX1TS              -- /  --     
irq_fast_i[7]
             INVX1TS            INVX1TS              -- /  --     
irq_fast_i[8]
             INVX1TS            INVX1TS              -- /  --     
irq_fast_i[9]
             INVX1TS            INVX1TS              -- /  --     
irq_fast_i[10]
             INVX1TS            INVX1TS              -- /  --     
irq_fast_i[11]
             INVX1TS            INVX1TS              -- /  --     
irq_fast_i[12]
             INVX1TS            INVX1TS              -- /  --     
irq_fast_i[13]
             INVX1TS            INVX1TS              -- /  --     
irq_fast_i[14]
             INVX1TS            INVX1TS              -- /  --     
irq_nm_i     INVX1TS            INVX1TS              -- /  --     
irq_software_i
             INVX1TS            INVX1TS              -- /  --     
irq_timer_i  INVX1TS            INVX1TS              -- /  --     
ram_cfg_i[0] INVX1TS            INVX1TS              -- /  --     
ram_cfg_i[1] INVX1TS            INVX1TS              -- /  --     
ram_cfg_i[2] INVX1TS            INVX1TS              -- /  --     
ram_cfg_i[3] INVX1TS            INVX1TS              -- /  --     
ram_cfg_i[4] INVX1TS            INVX1TS              -- /  --     
ram_cfg_i[5] INVX1TS            INVX1TS              -- /  --     
ram_cfg_i[6] INVX1TS            INVX1TS              -- /  --     
ram_cfg_i[7] INVX1TS            INVX1TS              -- /  --     
ram_cfg_i[8] INVX1TS            INVX1TS              -- /  --     
ram_cfg_i[9] INVX1TS            INVX1TS              -- /  --     
rst_ni       INVX1TS            INVX1TS              -- /  --     
scan_rst_ni  INVX1TS            INVX1TS              -- /  --     
scramble_key_i[0]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[1]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[2]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[3]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[4]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[5]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[6]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[7]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[8]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[9]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[10]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[11]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[12]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[13]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[14]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[15]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[16]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[17]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[18]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[19]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[20]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[21]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[22]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[23]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[24]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[25]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[26]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[27]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[28]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[29]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[30]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[31]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[32]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[33]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[34]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[35]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[36]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[37]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[38]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[39]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[40]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[41]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[42]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[43]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[44]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[45]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[46]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[47]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[48]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[49]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[50]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[51]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[52]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[53]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[54]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[55]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[56]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[57]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[58]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[59]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[60]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[61]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[62]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[63]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[64]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[65]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[66]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[67]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[68]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[69]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[70]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[71]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[72]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[73]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[74]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[75]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[76]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[77]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[78]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[79]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[80]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[81]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[82]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[83]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[84]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[85]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[86]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[87]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[88]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[89]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[90]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[91]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[92]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[93]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[94]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[95]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[96]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[97]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[98]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[99]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[100]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[101]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[102]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[103]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[104]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[105]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[106]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[107]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[108]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[109]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[110]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[111]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[112]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[113]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[114]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[115]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[116]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[117]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[118]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[119]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[120]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[121]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[122]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[123]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[124]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[125]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[126]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_i[127]
             INVX1TS            INVX1TS              -- /  --     
scramble_key_valid_i
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[0]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[1]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[2]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[3]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[4]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[5]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[6]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[7]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[8]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[9]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[10]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[11]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[12]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[13]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[14]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[15]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[16]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[17]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[18]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[19]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[20]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[21]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[22]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[23]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[24]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[25]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[26]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[27]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[28]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[29]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[30]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[31]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[32]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[33]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[34]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[35]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[36]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[37]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[38]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[39]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[40]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[41]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[42]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[43]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[44]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[45]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[46]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[47]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[48]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[49]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[50]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[51]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[52]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[53]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[54]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[55]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[56]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[57]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[58]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[59]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[60]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[61]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[62]
             INVX1TS            INVX1TS              -- /  --     
scramble_nonce_i[63]
             INVX1TS            INVX1TS              -- /  --     
test_en_i    INVX1TS            INVX1TS              -- /  --     


               Max Drive      Min Drive      Resistance    Min    Min       Cell
Input Port    Rise    Fall   Rise    Fall   Max     Min    Cap    Fanout    Deg
--------------------------------------------------------------------------------
boot_addr_i[0]
              --      --     --      --     --      --     --     --        -- 
boot_addr_i[1]
              --      --     --      --     --      --     --     --        -- 
boot_addr_i[2]
              --      --     --      --     --      --     --     --        -- 
boot_addr_i[3]
              --      --     --      --     --      --     --     --        -- 
boot_addr_i[4]
              --      --     --      --     --      --     --     --        -- 
boot_addr_i[5]
              --      --     --      --     --      --     --     --        -- 
boot_addr_i[6]
              --      --     --      --     --      --     --     --        -- 
boot_addr_i[7]
              --      --     --      --     --      --     --     --        -- 
boot_addr_i[8]
              --      --     --      --     --      --     --     --        -- 
boot_addr_i[9]
              --      --     --      --     --      --     --     --        -- 
boot_addr_i[10]
              --      --     --      --     --      --     --     --        -- 
boot_addr_i[11]
              --      --     --      --     --      --     --     --        -- 
boot_addr_i[12]
              --      --     --      --     --      --     --     --        -- 
boot_addr_i[13]
              --      --     --      --     --      --     --     --        -- 
boot_addr_i[14]
              --      --     --      --     --      --     --     --        -- 
boot_addr_i[15]
              --      --     --      --     --      --     --     --        -- 
boot_addr_i[16]
              --      --     --      --     --      --     --     --        -- 
boot_addr_i[17]
              --      --     --      --     --      --     --     --        -- 
boot_addr_i[18]
              --      --     --      --     --      --     --     --        -- 
boot_addr_i[19]
              --      --     --      --     --      --     --     --        -- 
boot_addr_i[20]
              --      --     --      --     --      --     --     --        -- 
boot_addr_i[21]
              --      --     --      --     --      --     --     --        -- 
boot_addr_i[22]
              --      --     --      --     --      --     --     --        -- 
boot_addr_i[23]
              --      --     --      --     --      --     --     --        -- 
boot_addr_i[24]
              --      --     --      --     --      --     --     --        -- 
boot_addr_i[25]
              --      --     --      --     --      --     --     --        -- 
boot_addr_i[26]
              --      --     --      --     --      --     --     --        -- 
boot_addr_i[27]
              --      --     --      --     --      --     --     --        -- 
boot_addr_i[28]
              --      --     --      --     --      --     --     --        -- 
boot_addr_i[29]
              --      --     --      --     --      --     --     --        -- 
boot_addr_i[30]
              --      --     --      --     --      --     --     --        -- 
boot_addr_i[31]
              --      --     --      --     --      --     --     --        -- 
clk_i         --      --     --      --     --      --     --     --        -- 
data_err_i    --      --     --      --     --      --     --     --        -- 
data_gnt_i    --      --     --      --     --      --     --     --        -- 
data_rdata_i[0]
              --      --     --      --     --      --     --     --        -- 
data_rdata_i[1]
              --      --     --      --     --      --     --     --        -- 
data_rdata_i[2]
              --      --     --      --     --      --     --     --        -- 
data_rdata_i[3]
              --      --     --      --     --      --     --     --        -- 
data_rdata_i[4]
              --      --     --      --     --      --     --     --        -- 
data_rdata_i[5]
              --      --     --      --     --      --     --     --        -- 
data_rdata_i[6]
              --      --     --      --     --      --     --     --        -- 
data_rdata_i[7]
              --      --     --      --     --      --     --     --        -- 
data_rdata_i[8]
              --      --     --      --     --      --     --     --        -- 
data_rdata_i[9]
              --      --     --      --     --      --     --     --        -- 
data_rdata_i[10]
              --      --     --      --     --      --     --     --        -- 
data_rdata_i[11]
              --      --     --      --     --      --     --     --        -- 
data_rdata_i[12]
              --      --     --      --     --      --     --     --        -- 
data_rdata_i[13]
              --      --     --      --     --      --     --     --        -- 
data_rdata_i[14]
              --      --     --      --     --      --     --     --        -- 
data_rdata_i[15]
              --      --     --      --     --      --     --     --        -- 
data_rdata_i[16]
              --      --     --      --     --      --     --     --        -- 
data_rdata_i[17]
              --      --     --      --     --      --     --     --        -- 
data_rdata_i[18]
              --      --     --      --     --      --     --     --        -- 
data_rdata_i[19]
              --      --     --      --     --      --     --     --        -- 
data_rdata_i[20]
              --      --     --      --     --      --     --     --        -- 
data_rdata_i[21]
              --      --     --      --     --      --     --     --        -- 
data_rdata_i[22]
              --      --     --      --     --      --     --     --        -- 
data_rdata_i[23]
              --      --     --      --     --      --     --     --        -- 
data_rdata_i[24]
              --      --     --      --     --      --     --     --        -- 
data_rdata_i[25]
              --      --     --      --     --      --     --     --        -- 
data_rdata_i[26]
              --      --     --      --     --      --     --     --        -- 
data_rdata_i[27]
              --      --     --      --     --      --     --     --        -- 
data_rdata_i[28]
              --      --     --      --     --      --     --     --        -- 
data_rdata_i[29]
              --      --     --      --     --      --     --     --        -- 
data_rdata_i[30]
              --      --     --      --     --      --     --     --        -- 
data_rdata_i[31]
              --      --     --      --     --      --     --     --        -- 
data_rdata_intg_i[0]
              --      --     --      --     --      --     --     --        -- 
data_rdata_intg_i[1]
              --      --     --      --     --      --     --     --        -- 
data_rdata_intg_i[2]
              --      --     --      --     --      --     --     --        -- 
data_rdata_intg_i[3]
              --      --     --      --     --      --     --     --        -- 
data_rdata_intg_i[4]
              --      --     --      --     --      --     --     --        -- 
data_rdata_intg_i[5]
              --      --     --      --     --      --     --     --        -- 
data_rdata_intg_i[6]
              --      --     --      --     --      --     --     --        -- 
data_rvalid_i
              --      --     --      --     --      --     --     --        -- 
debug_req_i   --      --     --      --     --      --     --     --        -- 
fetch_enable_i[0]
              --      --     --      --     --      --     --     --        -- 
fetch_enable_i[1]
              --      --     --      --     --      --     --     --        -- 
fetch_enable_i[2]
              --      --     --      --     --      --     --     --        -- 
fetch_enable_i[3]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[0]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[1]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[2]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[3]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[4]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[5]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[6]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[7]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[8]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[9]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[10]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[11]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[12]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[13]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[14]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[15]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[16]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[17]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[18]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[19]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[20]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[21]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[22]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[23]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[24]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[25]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[26]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[27]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[28]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[29]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[30]
              --      --     --      --     --      --     --     --        -- 
hart_id_i[31]
              --      --     --      --     --      --     --     --        -- 
instr_err_i   --      --     --      --     --      --     --     --        -- 
instr_gnt_i   --      --     --      --     --      --     --     --        -- 
instr_rdata_i[0]
              --      --     --      --     --      --     --     --        -- 
instr_rdata_i[1]
              --      --     --      --     --      --     --     --        -- 
instr_rdata_i[2]
              --      --     --      --     --      --     --     --        -- 
instr_rdata_i[3]
              --      --     --      --     --      --     --     --        -- 
instr_rdata_i[4]
              --      --     --      --     --      --     --     --        -- 
instr_rdata_i[5]
              --      --     --      --     --      --     --     --        -- 
instr_rdata_i[6]
              --      --     --      --     --      --     --     --        -- 
instr_rdata_i[7]
              --      --     --      --     --      --     --     --        -- 
instr_rdata_i[8]
              --      --     --      --     --      --     --     --        -- 
instr_rdata_i[9]
              --      --     --      --     --      --     --     --        -- 
instr_rdata_i[10]
              --      --     --      --     --      --     --     --        -- 
instr_rdata_i[11]
              --      --     --      --     --      --     --     --        -- 
instr_rdata_i[12]
              --      --     --      --     --      --     --     --        -- 
instr_rdata_i[13]
              --      --     --      --     --      --     --     --        -- 
instr_rdata_i[14]
              --      --     --      --     --      --     --     --        -- 
instr_rdata_i[15]
              --      --     --      --     --      --     --     --        -- 
instr_rdata_i[16]
              --      --     --      --     --      --     --     --        -- 
instr_rdata_i[17]
              --      --     --      --     --      --     --     --        -- 
instr_rdata_i[18]
              --      --     --      --     --      --     --     --        -- 
instr_rdata_i[19]
              --      --     --      --     --      --     --     --        -- 
instr_rdata_i[20]
              --      --     --      --     --      --     --     --        -- 
instr_rdata_i[21]
              --      --     --      --     --      --     --     --        -- 
instr_rdata_i[22]
              --      --     --      --     --      --     --     --        -- 
instr_rdata_i[23]
              --      --     --      --     --      --     --     --        -- 
instr_rdata_i[24]
              --      --     --      --     --      --     --     --        -- 
instr_rdata_i[25]
              --      --     --      --     --      --     --     --        -- 
instr_rdata_i[26]
              --      --     --      --     --      --     --     --        -- 
instr_rdata_i[27]
              --      --     --      --     --      --     --     --        -- 
instr_rdata_i[28]
              --      --     --      --     --      --     --     --        -- 
instr_rdata_i[29]
              --      --     --      --     --      --     --     --        -- 
instr_rdata_i[30]
              --      --     --      --     --      --     --     --        -- 
instr_rdata_i[31]
              --      --     --      --     --      --     --     --        -- 
instr_rdata_intg_i[0]
              --      --     --      --     --      --     --     --        -- 
instr_rdata_intg_i[1]
              --      --     --      --     --      --     --     --        -- 
instr_rdata_intg_i[2]
              --      --     --      --     --      --     --     --        -- 
instr_rdata_intg_i[3]
              --      --     --      --     --      --     --     --        -- 
instr_rdata_intg_i[4]
              --      --     --      --     --      --     --     --        -- 
instr_rdata_intg_i[5]
              --      --     --      --     --      --     --     --        -- 
instr_rdata_intg_i[6]
              --      --     --      --     --      --     --     --        -- 
instr_rvalid_i
              --      --     --      --     --      --     --     --        -- 
irq_external_i
              --      --     --      --     --      --     --     --        -- 
irq_fast_i[0]
              --      --     --      --     --      --     --     --        -- 
irq_fast_i[1]
              --      --     --      --     --      --     --     --        -- 
irq_fast_i[2]
              --      --     --      --     --      --     --     --        -- 
irq_fast_i[3]
              --      --     --      --     --      --     --     --        -- 
irq_fast_i[4]
              --      --     --      --     --      --     --     --        -- 
irq_fast_i[5]
              --      --     --      --     --      --     --     --        -- 
irq_fast_i[6]
              --      --     --      --     --      --     --     --        -- 
irq_fast_i[7]
              --      --     --      --     --      --     --     --        -- 
irq_fast_i[8]
              --      --     --      --     --      --     --     --        -- 
irq_fast_i[9]
              --      --     --      --     --      --     --     --        -- 
irq_fast_i[10]
              --      --     --      --     --      --     --     --        -- 
irq_fast_i[11]
              --      --     --      --     --      --     --     --        -- 
irq_fast_i[12]
              --      --     --      --     --      --     --     --        -- 
irq_fast_i[13]
              --      --     --      --     --      --     --     --        -- 
irq_fast_i[14]
              --      --     --      --     --      --     --     --        -- 
irq_nm_i      --      --     --      --     --      --     --     --        -- 
irq_software_i
              --      --     --      --     --      --     --     --        -- 
irq_timer_i   --      --     --      --     --      --     --     --        -- 
ram_cfg_i[0]
              --      --     --      --     --      --     --     --        -- 
ram_cfg_i[1]
              --      --     --      --     --      --     --     --        -- 
ram_cfg_i[2]
              --      --     --      --     --      --     --     --        -- 
ram_cfg_i[3]
              --      --     --      --     --      --     --     --        -- 
ram_cfg_i[4]
              --      --     --      --     --      --     --     --        -- 
ram_cfg_i[5]
              --      --     --      --     --      --     --     --        -- 
ram_cfg_i[6]
              --      --     --      --     --      --     --     --        -- 
ram_cfg_i[7]
              --      --     --      --     --      --     --     --        -- 
ram_cfg_i[8]
              --      --     --      --     --      --     --     --        -- 
ram_cfg_i[9]
              --      --     --      --     --      --     --     --        -- 
rst_ni        --      --     --      --     --      --     --     --        -- 
scan_rst_ni   --      --     --      --     --      --     --     --        -- 
scramble_key_i[0]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[1]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[2]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[3]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[4]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[5]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[6]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[7]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[8]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[9]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[10]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[11]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[12]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[13]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[14]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[15]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[16]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[17]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[18]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[19]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[20]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[21]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[22]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[23]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[24]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[25]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[26]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[27]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[28]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[29]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[30]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[31]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[32]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[33]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[34]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[35]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[36]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[37]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[38]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[39]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[40]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[41]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[42]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[43]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[44]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[45]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[46]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[47]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[48]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[49]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[50]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[51]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[52]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[53]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[54]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[55]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[56]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[57]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[58]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[59]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[60]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[61]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[62]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[63]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[64]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[65]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[66]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[67]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[68]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[69]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[70]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[71]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[72]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[73]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[74]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[75]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[76]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[77]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[78]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[79]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[80]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[81]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[82]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[83]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[84]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[85]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[86]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[87]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[88]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[89]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[90]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[91]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[92]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[93]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[94]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[95]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[96]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[97]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[98]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[99]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[100]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[101]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[102]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[103]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[104]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[105]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[106]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[107]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[108]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[109]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[110]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[111]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[112]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[113]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[114]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[115]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[116]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[117]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[118]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[119]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[120]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[121]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[122]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[123]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[124]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[125]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[126]
              --      --     --      --     --      --     --     --        -- 
scramble_key_i[127]
              --      --     --      --     --      --     --     --        -- 
scramble_key_valid_i
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[0]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[1]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[2]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[3]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[4]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[5]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[6]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[7]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[8]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[9]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[10]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[11]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[12]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[13]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[14]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[15]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[16]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[17]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[18]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[19]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[20]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[21]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[22]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[23]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[24]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[25]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[26]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[27]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[28]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[29]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[30]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[31]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[32]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[33]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[34]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[35]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[36]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[37]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[38]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[39]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[40]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[41]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[42]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[43]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[44]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[45]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[46]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[47]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[48]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[49]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[50]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[51]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[52]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[53]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[54]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[55]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[56]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[57]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[58]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[59]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[60]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[61]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[62]
              --      --     --      --     --      --     --     --        -- 
scramble_nonce_i[63]
              --      --     --      --     --      --     --     --        -- 
test_en_i     --      --     --      --     --      --     --     --        -- 


               Max Tran        Min Tran
Input Port    Rise    Fall    Rise    Fall
--------------------------------------------------------------------------------
boot_addr_i[0]
              --      --      --      -- 
boot_addr_i[1]
              --      --      --      -- 
boot_addr_i[2]
              --      --      --      -- 
boot_addr_i[3]
              --      --      --      -- 
boot_addr_i[4]
              --      --      --      -- 
boot_addr_i[5]
              --      --      --      -- 
boot_addr_i[6]
              --      --      --      -- 
boot_addr_i[7]
              --      --      --      -- 
boot_addr_i[8]
              --      --      --      -- 
boot_addr_i[9]
              --      --      --      -- 
boot_addr_i[10]
              --      --      --      -- 
boot_addr_i[11]
              --      --      --      -- 
boot_addr_i[12]
              --      --      --      -- 
boot_addr_i[13]
              --      --      --      -- 
boot_addr_i[14]
              --      --      --      -- 
boot_addr_i[15]
              --      --      --      -- 
boot_addr_i[16]
              --      --      --      -- 
boot_addr_i[17]
              --      --      --      -- 
boot_addr_i[18]
              --      --      --      -- 
boot_addr_i[19]
              --      --      --      -- 
boot_addr_i[20]
              --      --      --      -- 
boot_addr_i[21]
              --      --      --      -- 
boot_addr_i[22]
              --      --      --      -- 
boot_addr_i[23]
              --      --      --      -- 
boot_addr_i[24]
              --      --      --      -- 
boot_addr_i[25]
              --      --      --      -- 
boot_addr_i[26]
              --      --      --      -- 
boot_addr_i[27]
              --      --      --      -- 
boot_addr_i[28]
              --      --      --      -- 
boot_addr_i[29]
              --      --      --      -- 
boot_addr_i[30]
              --      --      --      -- 
boot_addr_i[31]
              --      --      --      -- 
clk_i         --      --      --      -- 
data_err_i    --      --      --      -- 
data_gnt_i    --      --      --      -- 
data_rdata_i[0]
              --      --      --      -- 
data_rdata_i[1]
              --      --      --      -- 
data_rdata_i[2]
              --      --      --      -- 
data_rdata_i[3]
              --      --      --      -- 
data_rdata_i[4]
              --      --      --      -- 
data_rdata_i[5]
              --      --      --      -- 
data_rdata_i[6]
              --      --      --      -- 
data_rdata_i[7]
              --      --      --      -- 
data_rdata_i[8]
              --      --      --      -- 
data_rdata_i[9]
              --      --      --      -- 
data_rdata_i[10]
              --      --      --      -- 
data_rdata_i[11]
              --      --      --      -- 
data_rdata_i[12]
              --      --      --      -- 
data_rdata_i[13]
              --      --      --      -- 
data_rdata_i[14]
              --      --      --      -- 
data_rdata_i[15]
              --      --      --      -- 
data_rdata_i[16]
              --      --      --      -- 
data_rdata_i[17]
              --      --      --      -- 
data_rdata_i[18]
              --      --      --      -- 
data_rdata_i[19]
              --      --      --      -- 
data_rdata_i[20]
              --      --      --      -- 
data_rdata_i[21]
              --      --      --      -- 
data_rdata_i[22]
              --      --      --      -- 
data_rdata_i[23]
              --      --      --      -- 
data_rdata_i[24]
              --      --      --      -- 
data_rdata_i[25]
              --      --      --      -- 
data_rdata_i[26]
              --      --      --      -- 
data_rdata_i[27]
              --      --      --      -- 
data_rdata_i[28]
              --      --      --      -- 
data_rdata_i[29]
              --      --      --      -- 
data_rdata_i[30]
              --      --      --      -- 
data_rdata_i[31]
              --      --      --      -- 
data_rdata_intg_i[0]
              --      --      --      -- 
data_rdata_intg_i[1]
              --      --      --      -- 
data_rdata_intg_i[2]
              --      --      --      -- 
data_rdata_intg_i[3]
              --      --      --      -- 
data_rdata_intg_i[4]
              --      --      --      -- 
data_rdata_intg_i[5]
              --      --      --      -- 
data_rdata_intg_i[6]
              --      --      --      -- 
data_rvalid_i
              --      --      --      -- 
debug_req_i   --      --      --      -- 
fetch_enable_i[0]
              --      --      --      -- 
fetch_enable_i[1]
              --      --      --      -- 
fetch_enable_i[2]
              --      --      --      -- 
fetch_enable_i[3]
              --      --      --      -- 
hart_id_i[0]
              --      --      --      -- 
hart_id_i[1]
              --      --      --      -- 
hart_id_i[2]
              --      --      --      -- 
hart_id_i[3]
              --      --      --      -- 
hart_id_i[4]
              --      --      --      -- 
hart_id_i[5]
              --      --      --      -- 
hart_id_i[6]
              --      --      --      -- 
hart_id_i[7]
              --      --      --      -- 
hart_id_i[8]
              --      --      --      -- 
hart_id_i[9]
              --      --      --      -- 
hart_id_i[10]
              --      --      --      -- 
hart_id_i[11]
              --      --      --      -- 
hart_id_i[12]
              --      --      --      -- 
hart_id_i[13]
              --      --      --      -- 
hart_id_i[14]
              --      --      --      -- 
hart_id_i[15]
              --      --      --      -- 
hart_id_i[16]
              --      --      --      -- 
hart_id_i[17]
              --      --      --      -- 
hart_id_i[18]
              --      --      --      -- 
hart_id_i[19]
              --      --      --      -- 
hart_id_i[20]
              --      --      --      -- 
hart_id_i[21]
              --      --      --      -- 
hart_id_i[22]
              --      --      --      -- 
hart_id_i[23]
              --      --      --      -- 
hart_id_i[24]
              --      --      --      -- 
hart_id_i[25]
              --      --      --      -- 
hart_id_i[26]
              --      --      --      -- 
hart_id_i[27]
              --      --      --      -- 
hart_id_i[28]
              --      --      --      -- 
hart_id_i[29]
              --      --      --      -- 
hart_id_i[30]
              --      --      --      -- 
hart_id_i[31]
              --      --      --      -- 
instr_err_i   --      --      --      -- 
instr_gnt_i   --      --      --      -- 
instr_rdata_i[0]
              --      --      --      -- 
instr_rdata_i[1]
              --      --      --      -- 
instr_rdata_i[2]
              --      --      --      -- 
instr_rdata_i[3]
              --      --      --      -- 
instr_rdata_i[4]
              --      --      --      -- 
instr_rdata_i[5]
              --      --      --      -- 
instr_rdata_i[6]
              --      --      --      -- 
instr_rdata_i[7]
              --      --      --      -- 
instr_rdata_i[8]
              --      --      --      -- 
instr_rdata_i[9]
              --      --      --      -- 
instr_rdata_i[10]
              --      --      --      -- 
instr_rdata_i[11]
              --      --      --      -- 
instr_rdata_i[12]
              --      --      --      -- 
instr_rdata_i[13]
              --      --      --      -- 
instr_rdata_i[14]
              --      --      --      -- 
instr_rdata_i[15]
              --      --      --      -- 
instr_rdata_i[16]
              --      --      --      -- 
instr_rdata_i[17]
              --      --      --      -- 
instr_rdata_i[18]
              --      --      --      -- 
instr_rdata_i[19]
              --      --      --      -- 
instr_rdata_i[20]
              --      --      --      -- 
instr_rdata_i[21]
              --      --      --      -- 
instr_rdata_i[22]
              --      --      --      -- 
instr_rdata_i[23]
              --      --      --      -- 
instr_rdata_i[24]
              --      --      --      -- 
instr_rdata_i[25]
              --      --      --      -- 
instr_rdata_i[26]
              --      --      --      -- 
instr_rdata_i[27]
              --      --      --      -- 
instr_rdata_i[28]
              --      --      --      -- 
instr_rdata_i[29]
              --      --      --      -- 
instr_rdata_i[30]
              --      --      --      -- 
instr_rdata_i[31]
              --      --      --      -- 
instr_rdata_intg_i[0]
              --      --      --      -- 
instr_rdata_intg_i[1]
              --      --      --      -- 
instr_rdata_intg_i[2]
              --      --      --      -- 
instr_rdata_intg_i[3]
              --      --      --      -- 
instr_rdata_intg_i[4]
              --      --      --      -- 
instr_rdata_intg_i[5]
              --      --      --      -- 
instr_rdata_intg_i[6]
              --      --      --      -- 
instr_rvalid_i
              --      --      --      -- 
irq_external_i
              --      --      --      -- 
irq_fast_i[0]
              --      --      --      -- 
irq_fast_i[1]
              --      --      --      -- 
irq_fast_i[2]
              --      --      --      -- 
irq_fast_i[3]
              --      --      --      -- 
irq_fast_i[4]
              --      --      --      -- 
irq_fast_i[5]
              --      --      --      -- 
irq_fast_i[6]
              --      --      --      -- 
irq_fast_i[7]
              --      --      --      -- 
irq_fast_i[8]
              --      --      --      -- 
irq_fast_i[9]
              --      --      --      -- 
irq_fast_i[10]
              --      --      --      -- 
irq_fast_i[11]
              --      --      --      -- 
irq_fast_i[12]
              --      --      --      -- 
irq_fast_i[13]
              --      --      --      -- 
irq_fast_i[14]
              --      --      --      -- 
irq_nm_i      --      --      --      -- 
irq_software_i
              --      --      --      -- 
irq_timer_i   --      --      --      -- 
ram_cfg_i[0]
              --      --      --      -- 
ram_cfg_i[1]
              --      --      --      -- 
ram_cfg_i[2]
              --      --      --      -- 
ram_cfg_i[3]
              --      --      --      -- 
ram_cfg_i[4]
              --      --      --      -- 
ram_cfg_i[5]
              --      --      --      -- 
ram_cfg_i[6]
              --      --      --      -- 
ram_cfg_i[7]
              --      --      --      -- 
ram_cfg_i[8]
              --      --      --      -- 
ram_cfg_i[9]
              --      --      --      -- 
rst_ni        --      --      --      -- 
scan_rst_ni   --      --      --      -- 
scramble_key_i[0]
              --      --      --      -- 
scramble_key_i[1]
              --      --      --      -- 
scramble_key_i[2]
              --      --      --      -- 
scramble_key_i[3]
              --      --      --      -- 
scramble_key_i[4]
              --      --      --      -- 
scramble_key_i[5]
              --      --      --      -- 
scramble_key_i[6]
              --      --      --      -- 
scramble_key_i[7]
              --      --      --      -- 
scramble_key_i[8]
              --      --      --      -- 
scramble_key_i[9]
              --      --      --      -- 
scramble_key_i[10]
              --      --      --      -- 
scramble_key_i[11]
              --      --      --      -- 
scramble_key_i[12]
              --      --      --      -- 
scramble_key_i[13]
              --      --      --      -- 
scramble_key_i[14]
              --      --      --      -- 
scramble_key_i[15]
              --      --      --      -- 
scramble_key_i[16]
              --      --      --      -- 
scramble_key_i[17]
              --      --      --      -- 
scramble_key_i[18]
              --      --      --      -- 
scramble_key_i[19]
              --      --      --      -- 
scramble_key_i[20]
              --      --      --      -- 
scramble_key_i[21]
              --      --      --      -- 
scramble_key_i[22]
              --      --      --      -- 
scramble_key_i[23]
              --      --      --      -- 
scramble_key_i[24]
              --      --      --      -- 
scramble_key_i[25]
              --      --      --      -- 
scramble_key_i[26]
              --      --      --      -- 
scramble_key_i[27]
              --      --      --      -- 
scramble_key_i[28]
              --      --      --      -- 
scramble_key_i[29]
              --      --      --      -- 
scramble_key_i[30]
              --      --      --      -- 
scramble_key_i[31]
              --      --      --      -- 
scramble_key_i[32]
              --      --      --      -- 
scramble_key_i[33]
              --      --      --      -- 
scramble_key_i[34]
              --      --      --      -- 
scramble_key_i[35]
              --      --      --      -- 
scramble_key_i[36]
              --      --      --      -- 
scramble_key_i[37]
              --      --      --      -- 
scramble_key_i[38]
              --      --      --      -- 
scramble_key_i[39]
              --      --      --      -- 
scramble_key_i[40]
              --      --      --      -- 
scramble_key_i[41]
              --      --      --      -- 
scramble_key_i[42]
              --      --      --      -- 
scramble_key_i[43]
              --      --      --      -- 
scramble_key_i[44]
              --      --      --      -- 
scramble_key_i[45]
              --      --      --      -- 
scramble_key_i[46]
              --      --      --      -- 
scramble_key_i[47]
              --      --      --      -- 
scramble_key_i[48]
              --      --      --      -- 
scramble_key_i[49]
              --      --      --      -- 
scramble_key_i[50]
              --      --      --      -- 
scramble_key_i[51]
              --      --      --      -- 
scramble_key_i[52]
              --      --      --      -- 
scramble_key_i[53]
              --      --      --      -- 
scramble_key_i[54]
              --      --      --      -- 
scramble_key_i[55]
              --      --      --      -- 
scramble_key_i[56]
              --      --      --      -- 
scramble_key_i[57]
              --      --      --      -- 
scramble_key_i[58]
              --      --      --      -- 
scramble_key_i[59]
              --      --      --      -- 
scramble_key_i[60]
              --      --      --      -- 
scramble_key_i[61]
              --      --      --      -- 
scramble_key_i[62]
              --      --      --      -- 
scramble_key_i[63]
              --      --      --      -- 
scramble_key_i[64]
              --      --      --      -- 
scramble_key_i[65]
              --      --      --      -- 
scramble_key_i[66]
              --      --      --      -- 
scramble_key_i[67]
              --      --      --      -- 
scramble_key_i[68]
              --      --      --      -- 
scramble_key_i[69]
              --      --      --      -- 
scramble_key_i[70]
              --      --      --      -- 
scramble_key_i[71]
              --      --      --      -- 
scramble_key_i[72]
              --      --      --      -- 
scramble_key_i[73]
              --      --      --      -- 
scramble_key_i[74]
              --      --      --      -- 
scramble_key_i[75]
              --      --      --      -- 
scramble_key_i[76]
              --      --      --      -- 
scramble_key_i[77]
              --      --      --      -- 
scramble_key_i[78]
              --      --      --      -- 
scramble_key_i[79]
              --      --      --      -- 
scramble_key_i[80]
              --      --      --      -- 
scramble_key_i[81]
              --      --      --      -- 
scramble_key_i[82]
              --      --      --      -- 
scramble_key_i[83]
              --      --      --      -- 
scramble_key_i[84]
              --      --      --      -- 
scramble_key_i[85]
              --      --      --      -- 
scramble_key_i[86]
              --      --      --      -- 
scramble_key_i[87]
              --      --      --      -- 
scramble_key_i[88]
              --      --      --      -- 
scramble_key_i[89]
              --      --      --      -- 
scramble_key_i[90]
              --      --      --      -- 
scramble_key_i[91]
              --      --      --      -- 
scramble_key_i[92]
              --      --      --      -- 
scramble_key_i[93]
              --      --      --      -- 
scramble_key_i[94]
              --      --      --      -- 
scramble_key_i[95]
              --      --      --      -- 
scramble_key_i[96]
              --      --      --      -- 
scramble_key_i[97]
              --      --      --      -- 
scramble_key_i[98]
              --      --      --      -- 
scramble_key_i[99]
              --      --      --      -- 
scramble_key_i[100]
              --      --      --      -- 
scramble_key_i[101]
              --      --      --      -- 
scramble_key_i[102]
              --      --      --      -- 
scramble_key_i[103]
              --      --      --      -- 
scramble_key_i[104]
              --      --      --      -- 
scramble_key_i[105]
              --      --      --      -- 
scramble_key_i[106]
              --      --      --      -- 
scramble_key_i[107]
              --      --      --      -- 
scramble_key_i[108]
              --      --      --      -- 
scramble_key_i[109]
              --      --      --      -- 
scramble_key_i[110]
              --      --      --      -- 
scramble_key_i[111]
              --      --      --      -- 
scramble_key_i[112]
              --      --      --      -- 
scramble_key_i[113]
              --      --      --      -- 
scramble_key_i[114]
              --      --      --      -- 
scramble_key_i[115]
              --      --      --      -- 
scramble_key_i[116]
              --      --      --      -- 
scramble_key_i[117]
              --      --      --      -- 
scramble_key_i[118]
              --      --      --      -- 
scramble_key_i[119]
              --      --      --      -- 
scramble_key_i[120]
              --      --      --      -- 
scramble_key_i[121]
              --      --      --      -- 
scramble_key_i[122]
              --      --      --      -- 
scramble_key_i[123]
              --      --      --      -- 
scramble_key_i[124]
              --      --      --      -- 
scramble_key_i[125]
              --      --      --      -- 
scramble_key_i[126]
              --      --      --      -- 
scramble_key_i[127]
              --      --      --      -- 
scramble_key_valid_i
              --      --      --      -- 
scramble_nonce_i[0]
              --      --      --      -- 
scramble_nonce_i[1]
              --      --      --      -- 
scramble_nonce_i[2]
              --      --      --      -- 
scramble_nonce_i[3]
              --      --      --      -- 
scramble_nonce_i[4]
              --      --      --      -- 
scramble_nonce_i[5]
              --      --      --      -- 
scramble_nonce_i[6]
              --      --      --      -- 
scramble_nonce_i[7]
              --      --      --      -- 
scramble_nonce_i[8]
              --      --      --      -- 
scramble_nonce_i[9]
              --      --      --      -- 
scramble_nonce_i[10]
              --      --      --      -- 
scramble_nonce_i[11]
              --      --      --      -- 
scramble_nonce_i[12]
              --      --      --      -- 
scramble_nonce_i[13]
              --      --      --      -- 
scramble_nonce_i[14]
              --      --      --      -- 
scramble_nonce_i[15]
              --      --      --      -- 
scramble_nonce_i[16]
              --      --      --      -- 
scramble_nonce_i[17]
              --      --      --      -- 
scramble_nonce_i[18]
              --      --      --      -- 
scramble_nonce_i[19]
              --      --      --      -- 
scramble_nonce_i[20]
              --      --      --      -- 
scramble_nonce_i[21]
              --      --      --      -- 
scramble_nonce_i[22]
              --      --      --      -- 
scramble_nonce_i[23]
              --      --      --      -- 
scramble_nonce_i[24]
              --      --      --      -- 
scramble_nonce_i[25]
              --      --      --      -- 
scramble_nonce_i[26]
              --      --      --      -- 
scramble_nonce_i[27]
              --      --      --      -- 
scramble_nonce_i[28]
              --      --      --      -- 
scramble_nonce_i[29]
              --      --      --      -- 
scramble_nonce_i[30]
              --      --      --      -- 
scramble_nonce_i[31]
              --      --      --      -- 
scramble_nonce_i[32]
              --      --      --      -- 
scramble_nonce_i[33]
              --      --      --      -- 
scramble_nonce_i[34]
              --      --      --      -- 
scramble_nonce_i[35]
              --      --      --      -- 
scramble_nonce_i[36]
              --      --      --      -- 
scramble_nonce_i[37]
              --      --      --      -- 
scramble_nonce_i[38]
              --      --      --      -- 
scramble_nonce_i[39]
              --      --      --      -- 
scramble_nonce_i[40]
              --      --      --      -- 
scramble_nonce_i[41]
              --      --      --      -- 
scramble_nonce_i[42]
              --      --      --      -- 
scramble_nonce_i[43]
              --      --      --      -- 
scramble_nonce_i[44]
              --      --      --      -- 
scramble_nonce_i[45]
              --      --      --      -- 
scramble_nonce_i[46]
              --      --      --      -- 
scramble_nonce_i[47]
              --      --      --      -- 
scramble_nonce_i[48]
              --      --      --      -- 
scramble_nonce_i[49]
              --      --      --      -- 
scramble_nonce_i[50]
              --      --      --      -- 
scramble_nonce_i[51]
              --      --      --      -- 
scramble_nonce_i[52]
              --      --      --      -- 
scramble_nonce_i[53]
              --      --      --      -- 
scramble_nonce_i[54]
              --      --      --      -- 
scramble_nonce_i[55]
              --      --      --      -- 
scramble_nonce_i[56]
              --      --      --      -- 
scramble_nonce_i[57]
              --      --      --      -- 
scramble_nonce_i[58]
              --      --      --      -- 
scramble_nonce_i[59]
              --      --      --      -- 
scramble_nonce_i[60]
              --      --      --      -- 
scramble_nonce_i[61]
              --      --      --      -- 
scramble_nonce_i[62]
              --      --      --      -- 
scramble_nonce_i[63]
              --      --      --      -- 
test_en_i     --      --      --      -- 


                    Output Delay
                  Min             Max      Related  Fanout
Output Port   Rise    Fall    Rise    Fall  Clock     Load
--------------------------------------------------------------------------------
alert_major_bus_o
              0.10    0.10    0.10    0.10  clk_i     0.00  
alert_major_internal_o
              0.10    0.10    0.10    0.10  clk_i     0.00  
alert_minor_o
              0.10    0.10    0.10    0.10  clk_i     0.00  
core_sleep_o
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[0]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[1]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[2]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[3]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[4]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[5]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[6]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[7]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[8]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[9]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[10]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[11]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[12]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[13]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[14]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[15]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[16]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[17]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[18]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[19]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[20]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[21]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[22]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[23]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[24]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[25]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[26]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[27]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[28]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[29]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[30]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[31]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[32]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[33]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[34]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[35]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[36]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[37]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[38]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[39]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[40]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[41]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[42]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[43]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[44]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[45]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[46]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[47]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[48]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[49]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[50]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[51]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[52]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[53]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[54]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[55]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[56]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[57]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[58]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[59]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[60]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[61]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[62]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[63]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[64]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[65]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[66]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[67]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[68]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[69]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[70]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[71]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[72]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[73]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[74]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[75]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[76]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[77]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[78]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[79]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[80]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[81]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[82]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[83]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[84]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[85]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[86]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[87]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[88]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[89]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[90]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[91]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[92]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[93]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[94]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[95]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[96]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[97]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[98]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[99]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[100]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[101]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[102]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[103]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[104]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[105]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[106]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[107]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[108]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[109]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[110]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[111]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[112]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[113]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[114]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[115]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[116]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[117]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[118]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[119]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[120]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[121]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[122]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[123]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[124]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[125]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[126]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[127]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[128]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[129]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[130]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[131]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[132]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[133]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[134]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[135]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[136]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[137]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[138]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[139]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[140]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[141]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[142]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[143]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[144]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[145]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[146]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[147]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[148]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[149]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[150]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[151]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[152]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[153]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[154]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[155]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[156]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[157]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[158]
              0.10    0.10    0.10    0.10  clk_i     0.00  
crash_dump_o[159]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[0]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[1]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[2]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[3]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[4]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[5]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[6]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[7]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[8]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[9]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[10]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[11]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[12]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[13]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[14]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[15]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[16]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[17]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[18]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[19]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[20]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[21]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[22]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[23]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[24]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[25]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[26]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[27]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[28]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[29]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[30]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_addr_o[31]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_be_o[0]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_be_o[1]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_be_o[2]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_be_o[3]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_req_o    0.10    0.10    0.10    0.10  clk_i     0.00  
data_wdata_intg_o[0]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_wdata_intg_o[1]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_wdata_intg_o[2]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_wdata_intg_o[3]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_wdata_intg_o[4]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_wdata_intg_o[5]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_wdata_intg_o[6]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_wdata_o[0]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_wdata_o[1]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_wdata_o[2]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_wdata_o[3]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_wdata_o[4]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_wdata_o[5]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_wdata_o[6]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_wdata_o[7]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_wdata_o[8]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_wdata_o[9]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_wdata_o[10]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_wdata_o[11]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_wdata_o[12]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_wdata_o[13]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_wdata_o[14]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_wdata_o[15]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_wdata_o[16]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_wdata_o[17]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_wdata_o[18]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_wdata_o[19]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_wdata_o[20]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_wdata_o[21]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_wdata_o[22]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_wdata_o[23]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_wdata_o[24]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_wdata_o[25]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_wdata_o[26]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_wdata_o[27]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_wdata_o[28]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_wdata_o[29]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_wdata_o[30]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_wdata_o[31]
              0.10    0.10    0.10    0.10  clk_i     0.00  
data_we_o     0.10    0.10    0.10    0.10  clk_i     0.00  
double_fault_seen_o
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[0]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[1]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[2]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[3]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[4]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[5]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[6]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[7]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[8]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[9]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[10]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[11]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[12]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[13]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[14]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[15]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[16]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[17]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[18]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[19]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[20]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[21]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[22]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[23]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[24]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[25]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[26]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[27]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[28]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[29]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[30]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_addr_o[31]
              0.10    0.10    0.10    0.10  clk_i     0.00  
instr_req_o   0.10    0.10    0.10    0.10  clk_i     0.00  
scramble_req_o
              0.10    0.10    0.10    0.10  clk_i     0.00  

1
 
****************************************
Report : compile_options
Design : ibex_system
Version: O-2018.06-SP5-1
Date   : Sun May  5 21:56:44 2024
****************************************

Design                                   Compile Option         Value
--------------------------------------------------------------------------------
ibex_system                              flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true
                                         fix_multiple_port_nets feedthroughs
                                                                constants
                                                                outputs
                                                                buffer_constants
                                         isolate_port           disabled

IMEM                                     flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

DMEM                                     flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true
--------------------------------------------------------------------------------
1
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : ibex_system
Version: O-2018.06-SP5-1
Date   : Sun May  5 21:56:44 2024
****************************************

This design has no violated constraints.

1
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 100
        -max_paths 20
Design : ibex_system
Version: O-2018.06-SP5-1
Date   : Sun May  5 21:56:44 2024
****************************************

Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top

  Startpoint: u_IMEM/imem0
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_IMEM/imem0
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_i (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_IMEM/imem0/CLK (imem)                  0.00       0.00 r
  u_IMEM/imem0/Q[0] (imem)                 1.97       1.97 f
  u_IMEM/data_r[0] (IMEM)                  0.00       1.97 f
  U32/Y (CLKAND2X2TS)                      0.20       2.17 f
  u_IMEM/data_w[0] (IMEM)                  0.00       2.17 f
  u_IMEM/imem0/D[0] (imem)                 0.00       2.17 f
  data arrival time                                   2.17

  clock clk_i (rise edge)                 10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  u_IMEM/imem0/CLK (imem)                  0.00       9.99 r
  library setup time                      -0.40       9.59
  data required time                                  9.59
  -----------------------------------------------------------
  data required time                                  9.59
  data arrival time                                  -2.17
  -----------------------------------------------------------
  slack (MET)                                         7.42


  Startpoint: u_IMEM/imem0
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_IMEM/imem0
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_i (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_IMEM/imem0/CLK (imem)                  0.00       0.00 r
  u_IMEM/imem0/Q[10] (imem)                1.97       1.97 f
  u_IMEM/data_r[10] (IMEM)                 0.00       1.97 f
  U31/Y (CLKAND2X2TS)                      0.20       2.17 f
  u_IMEM/data_w[10] (IMEM)                 0.00       2.17 f
  u_IMEM/imem0/D[10] (imem)                0.00       2.17 f
  data arrival time                                   2.17

  clock clk_i (rise edge)                 10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  u_IMEM/imem0/CLK (imem)                  0.00       9.99 r
  library setup time                      -0.40       9.59
  data required time                                  9.59
  -----------------------------------------------------------
  data required time                                  9.59
  data arrival time                                  -2.17
  -----------------------------------------------------------
  slack (MET)                                         7.42


  Startpoint: u_IMEM/imem0
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_IMEM/imem0
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_i (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_IMEM/imem0/CLK (imem)                  0.00       0.00 r
  u_IMEM/imem0/Q[11] (imem)                1.97       1.97 f
  u_IMEM/data_r[11] (IMEM)                 0.00       1.97 f
  U30/Y (CLKAND2X2TS)                      0.20       2.17 f
  u_IMEM/data_w[11] (IMEM)                 0.00       2.17 f
  u_IMEM/imem0/D[11] (imem)                0.00       2.17 f
  data arrival time                                   2.17

  clock clk_i (rise edge)                 10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  u_IMEM/imem0/CLK (imem)                  0.00       9.99 r
  library setup time                      -0.40       9.59
  data required time                                  9.59
  -----------------------------------------------------------
  data required time                                  9.59
  data arrival time                                  -2.17
  -----------------------------------------------------------
  slack (MET)                                         7.42


  Startpoint: u_IMEM/imem0
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_IMEM/imem0
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_i (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_IMEM/imem0/CLK (imem)                  0.00       0.00 r
  u_IMEM/imem0/Q[12] (imem)                1.97       1.97 f
  u_IMEM/data_r[12] (IMEM)                 0.00       1.97 f
  U29/Y (CLKAND2X2TS)                      0.20       2.17 f
  u_IMEM/data_w[12] (IMEM)                 0.00       2.17 f
  u_IMEM/imem0/D[12] (imem)                0.00       2.17 f
  data arrival time                                   2.17

  clock clk_i (rise edge)                 10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  u_IMEM/imem0/CLK (imem)                  0.00       9.99 r
  library setup time                      -0.40       9.59
  data required time                                  9.59
  -----------------------------------------------------------
  data required time                                  9.59
  data arrival time                                  -2.17
  -----------------------------------------------------------
  slack (MET)                                         7.42


  Startpoint: u_IMEM/imem0
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_IMEM/imem0
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_i (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_IMEM/imem0/CLK (imem)                  0.00       0.00 r
  u_IMEM/imem0/Q[13] (imem)                1.97       1.97 f
  u_IMEM/data_r[13] (IMEM)                 0.00       1.97 f
  U28/Y (CLKAND2X2TS)                      0.20       2.17 f
  u_IMEM/data_w[13] (IMEM)                 0.00       2.17 f
  u_IMEM/imem0/D[13] (imem)                0.00       2.17 f
  data arrival time                                   2.17

  clock clk_i (rise edge)                 10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  u_IMEM/imem0/CLK (imem)                  0.00       9.99 r
  library setup time                      -0.40       9.59
  data required time                                  9.59
  -----------------------------------------------------------
  data required time                                  9.59
  data arrival time                                  -2.17
  -----------------------------------------------------------
  slack (MET)                                         7.42


  Startpoint: u_IMEM/imem0
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_IMEM/imem0
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_i (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_IMEM/imem0/CLK (imem)                  0.00       0.00 r
  u_IMEM/imem0/Q[14] (imem)                1.97       1.97 f
  u_IMEM/data_r[14] (IMEM)                 0.00       1.97 f
  U27/Y (CLKAND2X2TS)                      0.20       2.17 f
  u_IMEM/data_w[14] (IMEM)                 0.00       2.17 f
  u_IMEM/imem0/D[14] (imem)                0.00       2.17 f
  data arrival time                                   2.17

  clock clk_i (rise edge)                 10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  u_IMEM/imem0/CLK (imem)                  0.00       9.99 r
  library setup time                      -0.40       9.59
  data required time                                  9.59
  -----------------------------------------------------------
  data required time                                  9.59
  data arrival time                                  -2.17
  -----------------------------------------------------------
  slack (MET)                                         7.42


  Startpoint: u_IMEM/imem0
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_IMEM/imem0
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_i (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_IMEM/imem0/CLK (imem)                  0.00       0.00 r
  u_IMEM/imem0/Q[15] (imem)                1.97       1.97 f
  u_IMEM/data_r[15] (IMEM)                 0.00       1.97 f
  U26/Y (CLKAND2X2TS)                      0.20       2.17 f
  u_IMEM/data_w[15] (IMEM)                 0.00       2.17 f
  u_IMEM/imem0/D[15] (imem)                0.00       2.17 f
  data arrival time                                   2.17

  clock clk_i (rise edge)                 10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  u_IMEM/imem0/CLK (imem)                  0.00       9.99 r
  library setup time                      -0.40       9.59
  data required time                                  9.59
  -----------------------------------------------------------
  data required time                                  9.59
  data arrival time                                  -2.17
  -----------------------------------------------------------
  slack (MET)                                         7.42


  Startpoint: u_IMEM/imem0
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_IMEM/imem0
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_i (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_IMEM/imem0/CLK (imem)                  0.00       0.00 r
  u_IMEM/imem0/Q[16] (imem)                1.97       1.97 f
  u_IMEM/data_r[16] (IMEM)                 0.00       1.97 f
  U25/Y (CLKAND2X2TS)                      0.20       2.17 f
  u_IMEM/data_w[16] (IMEM)                 0.00       2.17 f
  u_IMEM/imem0/D[16] (imem)                0.00       2.17 f
  data arrival time                                   2.17

  clock clk_i (rise edge)                 10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  u_IMEM/imem0/CLK (imem)                  0.00       9.99 r
  library setup time                      -0.40       9.59
  data required time                                  9.59
  -----------------------------------------------------------
  data required time                                  9.59
  data arrival time                                  -2.17
  -----------------------------------------------------------
  slack (MET)                                         7.42


  Startpoint: u_IMEM/imem0
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_IMEM/imem0
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_i (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_IMEM/imem0/CLK (imem)                  0.00       0.00 r
  u_IMEM/imem0/Q[17] (imem)                1.97       1.97 f
  u_IMEM/data_r[17] (IMEM)                 0.00       1.97 f
  U24/Y (CLKAND2X2TS)                      0.20       2.17 f
  u_IMEM/data_w[17] (IMEM)                 0.00       2.17 f
  u_IMEM/imem0/D[17] (imem)                0.00       2.17 f
  data arrival time                                   2.17

  clock clk_i (rise edge)                 10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  u_IMEM/imem0/CLK (imem)                  0.00       9.99 r
  library setup time                      -0.40       9.59
  data required time                                  9.59
  -----------------------------------------------------------
  data required time                                  9.59
  data arrival time                                  -2.17
  -----------------------------------------------------------
  slack (MET)                                         7.42


  Startpoint: u_IMEM/imem0
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_IMEM/imem0
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_i (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_IMEM/imem0/CLK (imem)                  0.00       0.00 r
  u_IMEM/imem0/Q[18] (imem)                1.97       1.97 f
  u_IMEM/data_r[18] (IMEM)                 0.00       1.97 f
  U23/Y (CLKAND2X2TS)                      0.20       2.17 f
  u_IMEM/data_w[18] (IMEM)                 0.00       2.17 f
  u_IMEM/imem0/D[18] (imem)                0.00       2.17 f
  data arrival time                                   2.17

  clock clk_i (rise edge)                 10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  u_IMEM/imem0/CLK (imem)                  0.00       9.99 r
  library setup time                      -0.40       9.59
  data required time                                  9.59
  -----------------------------------------------------------
  data required time                                  9.59
  data arrival time                                  -2.17
  -----------------------------------------------------------
  slack (MET)                                         7.42


  Startpoint: u_IMEM/imem0
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_IMEM/imem0
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_i (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_IMEM/imem0/CLK (imem)                  0.00       0.00 r
  u_IMEM/imem0/Q[19] (imem)                1.97       1.97 f
  u_IMEM/data_r[19] (IMEM)                 0.00       1.97 f
  U22/Y (CLKAND2X2TS)                      0.20       2.17 f
  u_IMEM/data_w[19] (IMEM)                 0.00       2.17 f
  u_IMEM/imem0/D[19] (imem)                0.00       2.17 f
  data arrival time                                   2.17

  clock clk_i (rise edge)                 10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  u_IMEM/imem0/CLK (imem)                  0.00       9.99 r
  library setup time                      -0.40       9.59
  data required time                                  9.59
  -----------------------------------------------------------
  data required time                                  9.59
  data arrival time                                  -2.17
  -----------------------------------------------------------
  slack (MET)                                         7.42


  Startpoint: u_IMEM/imem0
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_IMEM/imem0
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_i (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_IMEM/imem0/CLK (imem)                  0.00       0.00 r
  u_IMEM/imem0/Q[1] (imem)                 1.97       1.97 f
  u_IMEM/data_r[1] (IMEM)                  0.00       1.97 f
  U21/Y (CLKAND2X2TS)                      0.20       2.17 f
  u_IMEM/data_w[1] (IMEM)                  0.00       2.17 f
  u_IMEM/imem0/D[1] (imem)                 0.00       2.17 f
  data arrival time                                   2.17

  clock clk_i (rise edge)                 10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  u_IMEM/imem0/CLK (imem)                  0.00       9.99 r
  library setup time                      -0.40       9.59
  data required time                                  9.59
  -----------------------------------------------------------
  data required time                                  9.59
  data arrival time                                  -2.17
  -----------------------------------------------------------
  slack (MET)                                         7.42


  Startpoint: u_IMEM/imem0
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_IMEM/imem0
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_i (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_IMEM/imem0/CLK (imem)                  0.00       0.00 r
  u_IMEM/imem0/Q[2] (imem)                 1.97       1.97 f
  u_IMEM/data_r[2] (IMEM)                  0.00       1.97 f
  U10/Y (CLKAND2X2TS)                      0.20       2.17 f
  u_IMEM/data_w[2] (IMEM)                  0.00       2.17 f
  u_IMEM/imem0/D[2] (imem)                 0.00       2.17 f
  data arrival time                                   2.17

  clock clk_i (rise edge)                 10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  u_IMEM/imem0/CLK (imem)                  0.00       9.99 r
  library setup time                      -0.40       9.59
  data required time                                  9.59
  -----------------------------------------------------------
  data required time                                  9.59
  data arrival time                                  -2.17
  -----------------------------------------------------------
  slack (MET)                                         7.42


  Startpoint: u_IMEM/imem0
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_IMEM/imem0
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_i (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_IMEM/imem0/CLK (imem)                  0.00       0.00 r
  u_IMEM/imem0/Q[3] (imem)                 1.97       1.97 f
  u_IMEM/data_r[3] (IMEM)                  0.00       1.97 f
  U7/Y (CLKAND2X2TS)                       0.20       2.17 f
  u_IMEM/data_w[3] (IMEM)                  0.00       2.17 f
  u_IMEM/imem0/D[3] (imem)                 0.00       2.17 f
  data arrival time                                   2.17

  clock clk_i (rise edge)                 10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  u_IMEM/imem0/CLK (imem)                  0.00       9.99 r
  library setup time                      -0.40       9.59
  data required time                                  9.59
  -----------------------------------------------------------
  data required time                                  9.59
  data arrival time                                  -2.17
  -----------------------------------------------------------
  slack (MET)                                         7.42


  Startpoint: u_IMEM/imem0
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_IMEM/imem0
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_i (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_IMEM/imem0/CLK (imem)                  0.00       0.00 r
  u_IMEM/imem0/Q[4] (imem)                 1.97       1.97 f
  u_IMEM/data_r[4] (IMEM)                  0.00       1.97 f
  U6/Y (CLKAND2X2TS)                       0.20       2.17 f
  u_IMEM/data_w[4] (IMEM)                  0.00       2.17 f
  u_IMEM/imem0/D[4] (imem)                 0.00       2.17 f
  data arrival time                                   2.17

  clock clk_i (rise edge)                 10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  u_IMEM/imem0/CLK (imem)                  0.00       9.99 r
  library setup time                      -0.40       9.59
  data required time                                  9.59
  -----------------------------------------------------------
  data required time                                  9.59
  data arrival time                                  -2.17
  -----------------------------------------------------------
  slack (MET)                                         7.42


  Startpoint: u_IMEM/imem0
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_IMEM/imem0
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_i (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_IMEM/imem0/CLK (imem)                  0.00       0.00 r
  u_IMEM/imem0/Q[5] (imem)                 1.97       1.97 f
  u_IMEM/data_r[5] (IMEM)                  0.00       1.97 f
  U5/Y (CLKAND2X2TS)                       0.20       2.17 f
  u_IMEM/data_w[5] (IMEM)                  0.00       2.17 f
  u_IMEM/imem0/D[5] (imem)                 0.00       2.17 f
  data arrival time                                   2.17

  clock clk_i (rise edge)                 10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  u_IMEM/imem0/CLK (imem)                  0.00       9.99 r
  library setup time                      -0.40       9.59
  data required time                                  9.59
  -----------------------------------------------------------
  data required time                                  9.59
  data arrival time                                  -2.17
  -----------------------------------------------------------
  slack (MET)                                         7.42


  Startpoint: u_IMEM/imem0
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_IMEM/imem0
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_i (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_IMEM/imem0/CLK (imem)                  0.00       0.00 r
  u_IMEM/imem0/Q[6] (imem)                 1.97       1.97 f
  u_IMEM/data_r[6] (IMEM)                  0.00       1.97 f
  U4/Y (CLKAND2X2TS)                       0.20       2.17 f
  u_IMEM/data_w[6] (IMEM)                  0.00       2.17 f
  u_IMEM/imem0/D[6] (imem)                 0.00       2.17 f
  data arrival time                                   2.17

  clock clk_i (rise edge)                 10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  u_IMEM/imem0/CLK (imem)                  0.00       9.99 r
  library setup time                      -0.40       9.59
  data required time                                  9.59
  -----------------------------------------------------------
  data required time                                  9.59
  data arrival time                                  -2.17
  -----------------------------------------------------------
  slack (MET)                                         7.42


  Startpoint: u_IMEM/imem0
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_IMEM/imem0
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_i (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_IMEM/imem0/CLK (imem)                  0.00       0.00 r
  u_IMEM/imem0/Q[7] (imem)                 1.97       1.97 f
  u_IMEM/data_r[7] (IMEM)                  0.00       1.97 f
  U3/Y (CLKAND2X2TS)                       0.20       2.17 f
  u_IMEM/data_w[7] (IMEM)                  0.00       2.17 f
  u_IMEM/imem0/D[7] (imem)                 0.00       2.17 f
  data arrival time                                   2.17

  clock clk_i (rise edge)                 10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  u_IMEM/imem0/CLK (imem)                  0.00       9.99 r
  library setup time                      -0.40       9.59
  data required time                                  9.59
  -----------------------------------------------------------
  data required time                                  9.59
  data arrival time                                  -2.17
  -----------------------------------------------------------
  slack (MET)                                         7.42


  Startpoint: u_IMEM/imem0
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_IMEM/imem0
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_i (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_IMEM/imem0/CLK (imem)                  0.00       0.00 r
  u_IMEM/imem0/Q[8] (imem)                 1.97       1.97 f
  u_IMEM/data_r[8] (IMEM)                  0.00       1.97 f
  U2/Y (CLKAND2X2TS)                       0.20       2.17 f
  u_IMEM/data_w[8] (IMEM)                  0.00       2.17 f
  u_IMEM/imem0/D[8] (imem)                 0.00       2.17 f
  data arrival time                                   2.17

  clock clk_i (rise edge)                 10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  u_IMEM/imem0/CLK (imem)                  0.00       9.99 r
  library setup time                      -0.40       9.59
  data required time                                  9.59
  -----------------------------------------------------------
  data required time                                  9.59
  data arrival time                                  -2.17
  -----------------------------------------------------------
  slack (MET)                                         7.42


  Startpoint: u_IMEM/imem0
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_IMEM/imem0
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_i (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_IMEM/imem0/CLK (imem)                  0.00       0.00 r
  u_IMEM/imem0/Q[9] (imem)                 1.97       1.97 f
  u_IMEM/data_r[9] (IMEM)                  0.00       1.97 f
  U1/Y (CLKAND2X2TS)                       0.20       2.17 f
  u_IMEM/data_w[9] (IMEM)                  0.00       2.17 f
  u_IMEM/imem0/D[9] (imem)                 0.00       2.17 f
  data arrival time                                   2.17

  clock clk_i (rise edge)                 10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  u_IMEM/imem0/CLK (imem)                  0.00       9.99 r
  library setup time                      -0.40       9.59
  data required time                                  9.59
  -----------------------------------------------------------
  data required time                                  9.59
  data arrival time                                  -2.17
  -----------------------------------------------------------
  slack (MET)                                         7.42


1
 
****************************************
Report : timing_requirements
        -attributes
Design : ibex_system
Version: O-2018.06-SP5-1
Date   : Sun May  5 21:56:44 2024
****************************************

1
