
767_SPI_ILI9341_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e648  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009f8  0800e848  0800e848  0001e848  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f240  0800f240  000202a0  2**0
                  CONTENTS
  4 .ARM          00000008  0800f240  0800f240  0001f240  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f248  0800f248  000202a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f248  0800f248  0001f248  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f24c  0800f24c  0001f24c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002a0  20000000  0800f250  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000078c  200002a0  0800f4f0  000202a0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000a2c  0800f4f0  00020a2c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000202a0  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000202ce  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001eaa5  00000000  00000000  00020311  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000047e6  00000000  00000000  0003edb6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000019c8  00000000  00000000  000435a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001408  00000000  00000000  00044f68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002c9e0  00000000  00000000  00046370  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00023069  00000000  00000000  00072d50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00108a12  00000000  00000000  00095db9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00007c1c  00000000  00000000  0019e7cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000081  00000000  00000000  001a63e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200002a0 	.word	0x200002a0
 800021c:	00000000 	.word	0x00000000
 8000220:	0800e830 	.word	0x0800e830

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200002a4 	.word	0x200002a4
 800023c:	0800e830 	.word	0x0800e830

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b970 	b.w	80005e8 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9e08      	ldr	r6, [sp, #32]
 8000326:	460d      	mov	r5, r1
 8000328:	4604      	mov	r4, r0
 800032a:	460f      	mov	r7, r1
 800032c:	2b00      	cmp	r3, #0
 800032e:	d14a      	bne.n	80003c6 <__udivmoddi4+0xa6>
 8000330:	428a      	cmp	r2, r1
 8000332:	4694      	mov	ip, r2
 8000334:	d965      	bls.n	8000402 <__udivmoddi4+0xe2>
 8000336:	fab2 f382 	clz	r3, r2
 800033a:	b143      	cbz	r3, 800034e <__udivmoddi4+0x2e>
 800033c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000340:	f1c3 0220 	rsb	r2, r3, #32
 8000344:	409f      	lsls	r7, r3
 8000346:	fa20 f202 	lsr.w	r2, r0, r2
 800034a:	4317      	orrs	r7, r2
 800034c:	409c      	lsls	r4, r3
 800034e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000352:	fa1f f58c 	uxth.w	r5, ip
 8000356:	fbb7 f1fe 	udiv	r1, r7, lr
 800035a:	0c22      	lsrs	r2, r4, #16
 800035c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000360:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000364:	fb01 f005 	mul.w	r0, r1, r5
 8000368:	4290      	cmp	r0, r2
 800036a:	d90a      	bls.n	8000382 <__udivmoddi4+0x62>
 800036c:	eb1c 0202 	adds.w	r2, ip, r2
 8000370:	f101 37ff 	add.w	r7, r1, #4294967295
 8000374:	f080 811c 	bcs.w	80005b0 <__udivmoddi4+0x290>
 8000378:	4290      	cmp	r0, r2
 800037a:	f240 8119 	bls.w	80005b0 <__udivmoddi4+0x290>
 800037e:	3902      	subs	r1, #2
 8000380:	4462      	add	r2, ip
 8000382:	1a12      	subs	r2, r2, r0
 8000384:	b2a4      	uxth	r4, r4
 8000386:	fbb2 f0fe 	udiv	r0, r2, lr
 800038a:	fb0e 2210 	mls	r2, lr, r0, r2
 800038e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000392:	fb00 f505 	mul.w	r5, r0, r5
 8000396:	42a5      	cmp	r5, r4
 8000398:	d90a      	bls.n	80003b0 <__udivmoddi4+0x90>
 800039a:	eb1c 0404 	adds.w	r4, ip, r4
 800039e:	f100 32ff 	add.w	r2, r0, #4294967295
 80003a2:	f080 8107 	bcs.w	80005b4 <__udivmoddi4+0x294>
 80003a6:	42a5      	cmp	r5, r4
 80003a8:	f240 8104 	bls.w	80005b4 <__udivmoddi4+0x294>
 80003ac:	4464      	add	r4, ip
 80003ae:	3802      	subs	r0, #2
 80003b0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003b4:	1b64      	subs	r4, r4, r5
 80003b6:	2100      	movs	r1, #0
 80003b8:	b11e      	cbz	r6, 80003c2 <__udivmoddi4+0xa2>
 80003ba:	40dc      	lsrs	r4, r3
 80003bc:	2300      	movs	r3, #0
 80003be:	e9c6 4300 	strd	r4, r3, [r6]
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0xbc>
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	f000 80ed 	beq.w	80005aa <__udivmoddi4+0x28a>
 80003d0:	2100      	movs	r1, #0
 80003d2:	e9c6 0500 	strd	r0, r5, [r6]
 80003d6:	4608      	mov	r0, r1
 80003d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003dc:	fab3 f183 	clz	r1, r3
 80003e0:	2900      	cmp	r1, #0
 80003e2:	d149      	bne.n	8000478 <__udivmoddi4+0x158>
 80003e4:	42ab      	cmp	r3, r5
 80003e6:	d302      	bcc.n	80003ee <__udivmoddi4+0xce>
 80003e8:	4282      	cmp	r2, r0
 80003ea:	f200 80f8 	bhi.w	80005de <__udivmoddi4+0x2be>
 80003ee:	1a84      	subs	r4, r0, r2
 80003f0:	eb65 0203 	sbc.w	r2, r5, r3
 80003f4:	2001      	movs	r0, #1
 80003f6:	4617      	mov	r7, r2
 80003f8:	2e00      	cmp	r6, #0
 80003fa:	d0e2      	beq.n	80003c2 <__udivmoddi4+0xa2>
 80003fc:	e9c6 4700 	strd	r4, r7, [r6]
 8000400:	e7df      	b.n	80003c2 <__udivmoddi4+0xa2>
 8000402:	b902      	cbnz	r2, 8000406 <__udivmoddi4+0xe6>
 8000404:	deff      	udf	#255	; 0xff
 8000406:	fab2 f382 	clz	r3, r2
 800040a:	2b00      	cmp	r3, #0
 800040c:	f040 8090 	bne.w	8000530 <__udivmoddi4+0x210>
 8000410:	1a8a      	subs	r2, r1, r2
 8000412:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000416:	fa1f fe8c 	uxth.w	lr, ip
 800041a:	2101      	movs	r1, #1
 800041c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000420:	fb07 2015 	mls	r0, r7, r5, r2
 8000424:	0c22      	lsrs	r2, r4, #16
 8000426:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800042a:	fb0e f005 	mul.w	r0, lr, r5
 800042e:	4290      	cmp	r0, r2
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x124>
 8000432:	eb1c 0202 	adds.w	r2, ip, r2
 8000436:	f105 38ff 	add.w	r8, r5, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x122>
 800043c:	4290      	cmp	r0, r2
 800043e:	f200 80cb 	bhi.w	80005d8 <__udivmoddi4+0x2b8>
 8000442:	4645      	mov	r5, r8
 8000444:	1a12      	subs	r2, r2, r0
 8000446:	b2a4      	uxth	r4, r4
 8000448:	fbb2 f0f7 	udiv	r0, r2, r7
 800044c:	fb07 2210 	mls	r2, r7, r0, r2
 8000450:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000454:	fb0e fe00 	mul.w	lr, lr, r0
 8000458:	45a6      	cmp	lr, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x14e>
 800045c:	eb1c 0404 	adds.w	r4, ip, r4
 8000460:	f100 32ff 	add.w	r2, r0, #4294967295
 8000464:	d202      	bcs.n	800046c <__udivmoddi4+0x14c>
 8000466:	45a6      	cmp	lr, r4
 8000468:	f200 80bb 	bhi.w	80005e2 <__udivmoddi4+0x2c2>
 800046c:	4610      	mov	r0, r2
 800046e:	eba4 040e 	sub.w	r4, r4, lr
 8000472:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000476:	e79f      	b.n	80003b8 <__udivmoddi4+0x98>
 8000478:	f1c1 0720 	rsb	r7, r1, #32
 800047c:	408b      	lsls	r3, r1
 800047e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000482:	ea4c 0c03 	orr.w	ip, ip, r3
 8000486:	fa05 f401 	lsl.w	r4, r5, r1
 800048a:	fa20 f307 	lsr.w	r3, r0, r7
 800048e:	40fd      	lsrs	r5, r7
 8000490:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000494:	4323      	orrs	r3, r4
 8000496:	fbb5 f8f9 	udiv	r8, r5, r9
 800049a:	fa1f fe8c 	uxth.w	lr, ip
 800049e:	fb09 5518 	mls	r5, r9, r8, r5
 80004a2:	0c1c      	lsrs	r4, r3, #16
 80004a4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80004a8:	fb08 f50e 	mul.w	r5, r8, lr
 80004ac:	42a5      	cmp	r5, r4
 80004ae:	fa02 f201 	lsl.w	r2, r2, r1
 80004b2:	fa00 f001 	lsl.w	r0, r0, r1
 80004b6:	d90b      	bls.n	80004d0 <__udivmoddi4+0x1b0>
 80004b8:	eb1c 0404 	adds.w	r4, ip, r4
 80004bc:	f108 3aff 	add.w	sl, r8, #4294967295
 80004c0:	f080 8088 	bcs.w	80005d4 <__udivmoddi4+0x2b4>
 80004c4:	42a5      	cmp	r5, r4
 80004c6:	f240 8085 	bls.w	80005d4 <__udivmoddi4+0x2b4>
 80004ca:	f1a8 0802 	sub.w	r8, r8, #2
 80004ce:	4464      	add	r4, ip
 80004d0:	1b64      	subs	r4, r4, r5
 80004d2:	b29d      	uxth	r5, r3
 80004d4:	fbb4 f3f9 	udiv	r3, r4, r9
 80004d8:	fb09 4413 	mls	r4, r9, r3, r4
 80004dc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004e0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004e4:	45a6      	cmp	lr, r4
 80004e6:	d908      	bls.n	80004fa <__udivmoddi4+0x1da>
 80004e8:	eb1c 0404 	adds.w	r4, ip, r4
 80004ec:	f103 35ff 	add.w	r5, r3, #4294967295
 80004f0:	d26c      	bcs.n	80005cc <__udivmoddi4+0x2ac>
 80004f2:	45a6      	cmp	lr, r4
 80004f4:	d96a      	bls.n	80005cc <__udivmoddi4+0x2ac>
 80004f6:	3b02      	subs	r3, #2
 80004f8:	4464      	add	r4, ip
 80004fa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004fe:	fba3 9502 	umull	r9, r5, r3, r2
 8000502:	eba4 040e 	sub.w	r4, r4, lr
 8000506:	42ac      	cmp	r4, r5
 8000508:	46c8      	mov	r8, r9
 800050a:	46ae      	mov	lr, r5
 800050c:	d356      	bcc.n	80005bc <__udivmoddi4+0x29c>
 800050e:	d053      	beq.n	80005b8 <__udivmoddi4+0x298>
 8000510:	b156      	cbz	r6, 8000528 <__udivmoddi4+0x208>
 8000512:	ebb0 0208 	subs.w	r2, r0, r8
 8000516:	eb64 040e 	sbc.w	r4, r4, lr
 800051a:	fa04 f707 	lsl.w	r7, r4, r7
 800051e:	40ca      	lsrs	r2, r1
 8000520:	40cc      	lsrs	r4, r1
 8000522:	4317      	orrs	r7, r2
 8000524:	e9c6 7400 	strd	r7, r4, [r6]
 8000528:	4618      	mov	r0, r3
 800052a:	2100      	movs	r1, #0
 800052c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000530:	f1c3 0120 	rsb	r1, r3, #32
 8000534:	fa02 fc03 	lsl.w	ip, r2, r3
 8000538:	fa20 f201 	lsr.w	r2, r0, r1
 800053c:	fa25 f101 	lsr.w	r1, r5, r1
 8000540:	409d      	lsls	r5, r3
 8000542:	432a      	orrs	r2, r5
 8000544:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000548:	fa1f fe8c 	uxth.w	lr, ip
 800054c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000550:	fb07 1510 	mls	r5, r7, r0, r1
 8000554:	0c11      	lsrs	r1, r2, #16
 8000556:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800055a:	fb00 f50e 	mul.w	r5, r0, lr
 800055e:	428d      	cmp	r5, r1
 8000560:	fa04 f403 	lsl.w	r4, r4, r3
 8000564:	d908      	bls.n	8000578 <__udivmoddi4+0x258>
 8000566:	eb1c 0101 	adds.w	r1, ip, r1
 800056a:	f100 38ff 	add.w	r8, r0, #4294967295
 800056e:	d22f      	bcs.n	80005d0 <__udivmoddi4+0x2b0>
 8000570:	428d      	cmp	r5, r1
 8000572:	d92d      	bls.n	80005d0 <__udivmoddi4+0x2b0>
 8000574:	3802      	subs	r0, #2
 8000576:	4461      	add	r1, ip
 8000578:	1b49      	subs	r1, r1, r5
 800057a:	b292      	uxth	r2, r2
 800057c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000580:	fb07 1115 	mls	r1, r7, r5, r1
 8000584:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000588:	fb05 f10e 	mul.w	r1, r5, lr
 800058c:	4291      	cmp	r1, r2
 800058e:	d908      	bls.n	80005a2 <__udivmoddi4+0x282>
 8000590:	eb1c 0202 	adds.w	r2, ip, r2
 8000594:	f105 38ff 	add.w	r8, r5, #4294967295
 8000598:	d216      	bcs.n	80005c8 <__udivmoddi4+0x2a8>
 800059a:	4291      	cmp	r1, r2
 800059c:	d914      	bls.n	80005c8 <__udivmoddi4+0x2a8>
 800059e:	3d02      	subs	r5, #2
 80005a0:	4462      	add	r2, ip
 80005a2:	1a52      	subs	r2, r2, r1
 80005a4:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80005a8:	e738      	b.n	800041c <__udivmoddi4+0xfc>
 80005aa:	4631      	mov	r1, r6
 80005ac:	4630      	mov	r0, r6
 80005ae:	e708      	b.n	80003c2 <__udivmoddi4+0xa2>
 80005b0:	4639      	mov	r1, r7
 80005b2:	e6e6      	b.n	8000382 <__udivmoddi4+0x62>
 80005b4:	4610      	mov	r0, r2
 80005b6:	e6fb      	b.n	80003b0 <__udivmoddi4+0x90>
 80005b8:	4548      	cmp	r0, r9
 80005ba:	d2a9      	bcs.n	8000510 <__udivmoddi4+0x1f0>
 80005bc:	ebb9 0802 	subs.w	r8, r9, r2
 80005c0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80005c4:	3b01      	subs	r3, #1
 80005c6:	e7a3      	b.n	8000510 <__udivmoddi4+0x1f0>
 80005c8:	4645      	mov	r5, r8
 80005ca:	e7ea      	b.n	80005a2 <__udivmoddi4+0x282>
 80005cc:	462b      	mov	r3, r5
 80005ce:	e794      	b.n	80004fa <__udivmoddi4+0x1da>
 80005d0:	4640      	mov	r0, r8
 80005d2:	e7d1      	b.n	8000578 <__udivmoddi4+0x258>
 80005d4:	46d0      	mov	r8, sl
 80005d6:	e77b      	b.n	80004d0 <__udivmoddi4+0x1b0>
 80005d8:	3d02      	subs	r5, #2
 80005da:	4462      	add	r2, ip
 80005dc:	e732      	b.n	8000444 <__udivmoddi4+0x124>
 80005de:	4608      	mov	r0, r1
 80005e0:	e70a      	b.n	80003f8 <__udivmoddi4+0xd8>
 80005e2:	4464      	add	r4, ip
 80005e4:	3802      	subs	r0, #2
 80005e6:	e742      	b.n	800046e <__udivmoddi4+0x14e>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <Send_cmd>:
# define Version    0xFF
# define Cmd_Len    0x06
# define Feedback   0x00    //If need for Feedback: 0x01,  No Feedback: 0

void Send_cmd (uint8_t cmd, uint8_t Parameter1, uint8_t Parameter2)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b086      	sub	sp, #24
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	4603      	mov	r3, r0
 80005f4:	71fb      	strb	r3, [r7, #7]
 80005f6:	460b      	mov	r3, r1
 80005f8:	71bb      	strb	r3, [r7, #6]
 80005fa:	4613      	mov	r3, r2
 80005fc:	717b      	strb	r3, [r7, #5]
	uint16_t Checksum = Version + Cmd_Len + cmd + Feedback + Parameter1 + Parameter2;
 80005fe:	79fb      	ldrb	r3, [r7, #7]
 8000600:	b29a      	uxth	r2, r3
 8000602:	79bb      	ldrb	r3, [r7, #6]
 8000604:	b29b      	uxth	r3, r3
 8000606:	4413      	add	r3, r2
 8000608:	b29a      	uxth	r2, r3
 800060a:	797b      	ldrb	r3, [r7, #5]
 800060c:	b29b      	uxth	r3, r3
 800060e:	4413      	add	r3, r2
 8000610:	b29b      	uxth	r3, r3
 8000612:	f203 1305 	addw	r3, r3, #261	; 0x105
 8000616:	82fb      	strh	r3, [r7, #22]
	Checksum = 0-Checksum;
 8000618:	8afb      	ldrh	r3, [r7, #22]
 800061a:	425b      	negs	r3, r3
 800061c:	82fb      	strh	r3, [r7, #22]

	uint8_t CmdSequence[10] = { Start_Byte, Version, Cmd_Len, cmd, Feedback, Parameter1, Parameter2, (Checksum>>8)&0x00ff, (Checksum&0x00ff), End_Byte};
 800061e:	237e      	movs	r3, #126	; 0x7e
 8000620:	733b      	strb	r3, [r7, #12]
 8000622:	23ff      	movs	r3, #255	; 0xff
 8000624:	737b      	strb	r3, [r7, #13]
 8000626:	2306      	movs	r3, #6
 8000628:	73bb      	strb	r3, [r7, #14]
 800062a:	79fb      	ldrb	r3, [r7, #7]
 800062c:	73fb      	strb	r3, [r7, #15]
 800062e:	2300      	movs	r3, #0
 8000630:	743b      	strb	r3, [r7, #16]
 8000632:	79bb      	ldrb	r3, [r7, #6]
 8000634:	747b      	strb	r3, [r7, #17]
 8000636:	797b      	ldrb	r3, [r7, #5]
 8000638:	74bb      	strb	r3, [r7, #18]
 800063a:	8afb      	ldrh	r3, [r7, #22]
 800063c:	0a1b      	lsrs	r3, r3, #8
 800063e:	b29b      	uxth	r3, r3
 8000640:	b2db      	uxtb	r3, r3
 8000642:	74fb      	strb	r3, [r7, #19]
 8000644:	8afb      	ldrh	r3, [r7, #22]
 8000646:	b2db      	uxtb	r3, r3
 8000648:	753b      	strb	r3, [r7, #20]
 800064a:	23ef      	movs	r3, #239	; 0xef
 800064c:	757b      	strb	r3, [r7, #21]

	HAL_UART_Transmit(DF_UART, CmdSequence, 10, HAL_MAX_DELAY);
 800064e:	f107 010c 	add.w	r1, r7, #12
 8000652:	f04f 33ff 	mov.w	r3, #4294967295
 8000656:	220a      	movs	r2, #10
 8000658:	4803      	ldr	r0, [pc, #12]	; (8000668 <Send_cmd+0x7c>)
 800065a:	f00a f80b 	bl	800a674 <HAL_UART_Transmit>
}
 800065e:	bf00      	nop
 8000660:	3718      	adds	r7, #24
 8000662:	46bd      	mov	sp, r7
 8000664:	bd80      	pop	{r7, pc}
 8000666:	bf00      	nop
 8000668:	20000854 	.word	0x20000854

0800066c <DF_PlayFromStart>:

void DF_PlayFromStart(void)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	af00      	add	r7, sp, #0
  Send_cmd(0x03,0x00,0x01);
 8000670:	2201      	movs	r2, #1
 8000672:	2100      	movs	r1, #0
 8000674:	2003      	movs	r0, #3
 8000676:	f7ff ffb9 	bl	80005ec <Send_cmd>
  HAL_Delay(200);
 800067a:	20c8      	movs	r0, #200	; 0xc8
 800067c:	f004 ff04 	bl	8005488 <HAL_Delay>
}
 8000680:	bf00      	nop
 8000682:	bd80      	pop	{r7, pc}

08000684 <DF_SetEQ>:

void DF_SetEQ(uint8_t mode)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	b082      	sub	sp, #8
 8000688:	af00      	add	r7, sp, #0
 800068a:	4603      	mov	r3, r0
 800068c:	71fb      	strb	r3, [r7, #7]
  Send_cmd(0x07,0x00, mode);
 800068e:	79fb      	ldrb	r3, [r7, #7]
 8000690:	461a      	mov	r2, r3
 8000692:	2100      	movs	r1, #0
 8000694:	2007      	movs	r0, #7
 8000696:	f7ff ffa9 	bl	80005ec <Send_cmd>
  HAL_Delay(200);
 800069a:	20c8      	movs	r0, #200	; 0xc8
 800069c:	f004 fef4 	bl	8005488 <HAL_Delay>
}
 80006a0:	bf00      	nop
 80006a2:	3708      	adds	r7, #8
 80006a4:	46bd      	mov	sp, r7
 80006a6:	bd80      	pop	{r7, pc}

080006a8 <DF_SetVolume>:

void DF_SetVolume(uint8_t volume)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b082      	sub	sp, #8
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	4603      	mov	r3, r0
 80006b0:	71fb      	strb	r3, [r7, #7]
  Send_cmd(0x06,0x00, volume);
 80006b2:	79fb      	ldrb	r3, [r7, #7]
 80006b4:	461a      	mov	r2, r3
 80006b6:	2100      	movs	r1, #0
 80006b8:	2006      	movs	r0, #6
 80006ba:	f7ff ff97 	bl	80005ec <Send_cmd>
  HAL_Delay(200);
 80006be:	20c8      	movs	r0, #200	; 0xc8
 80006c0:	f004 fee2 	bl	8005488 <HAL_Delay>
}
 80006c4:	bf00      	nop
 80006c6:	3708      	adds	r7, #8
 80006c8:	46bd      	mov	sp, r7
 80006ca:	bd80      	pop	{r7, pc}

080006cc <DF_Init>:


void DF_Init (uint8_t volume)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b082      	sub	sp, #8
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	4603      	mov	r3, r0
 80006d4:	71fb      	strb	r3, [r7, #7]
	Send_cmd(0x3F, 0x00, Source);
 80006d6:	2202      	movs	r2, #2
 80006d8:	2100      	movs	r1, #0
 80006da:	203f      	movs	r0, #63	; 0x3f
 80006dc:	f7ff ff86 	bl	80005ec <Send_cmd>
	HAL_Delay(200);
 80006e0:	20c8      	movs	r0, #200	; 0xc8
 80006e2:	f004 fed1 	bl	8005488 <HAL_Delay>
	Send_cmd(0x06, 0x00, volume);
 80006e6:	79fb      	ldrb	r3, [r7, #7]
 80006e8:	461a      	mov	r2, r3
 80006ea:	2100      	movs	r1, #0
 80006ec:	2006      	movs	r0, #6
 80006ee:	f7ff ff7d 	bl	80005ec <Send_cmd>
	HAL_Delay(500);
 80006f2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80006f6:	f004 fec7 	bl	8005488 <HAL_Delay>
}
 80006fa:	bf00      	nop
 80006fc:	3708      	adds	r7, #8
 80006fe:	46bd      	mov	sp, r7
 8000700:	bd80      	pop	{r7, pc}

08000702 <DF_Pause>:
	Send_cmd(0x01, 0x00, 0x00);
	HAL_Delay(200);
}

void DF_Pause (void)
{
 8000702:	b580      	push	{r7, lr}
 8000704:	af00      	add	r7, sp, #0
	Send_cmd(0x0E, 0, 0);
 8000706:	2200      	movs	r2, #0
 8000708:	2100      	movs	r1, #0
 800070a:	200e      	movs	r0, #14
 800070c:	f7ff ff6e 	bl	80005ec <Send_cmd>
	HAL_Delay(200);
 8000710:	20c8      	movs	r0, #200	; 0xc8
 8000712:	f004 feb9 	bl	8005488 <HAL_Delay>
}
 8000716:	bf00      	nop
 8000718:	bd80      	pop	{r7, pc}

0800071a <DF_Playback>:
	Send_cmd(0x02, 0, 0);
	HAL_Delay(200);
}

void DF_Playback (void)
{
 800071a:	b580      	push	{r7, lr}
 800071c:	af00      	add	r7, sp, #0
	Send_cmd(0x0D, 0, 0);
 800071e:	2200      	movs	r2, #0
 8000720:	2100      	movs	r1, #0
 8000722:	200d      	movs	r0, #13
 8000724:	f7ff ff62 	bl	80005ec <Send_cmd>
	HAL_Delay(200);
 8000728:	20c8      	movs	r0, #200	; 0xc8
 800072a:	f004 fead 	bl	8005488 <HAL_Delay>
}
 800072e:	bf00      	nop
 8000730:	bd80      	pop	{r7, pc}
	...

08000734 <selectSong>:
	}
}


void selectSong (void)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	af00      	add	r7, sp, #0
	if (!HAL_GPIO_ReadPin(Pause_Port, Pause_Key))
 8000738:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800073c:	482b      	ldr	r0, [pc, #172]	; (80007ec <selectSong+0xb8>)
 800073e:	f006 f92b 	bl	8006998 <HAL_GPIO_ReadPin>
 8000742:	4603      	mov	r3, r0
 8000744:	2b00      	cmp	r3, #0
 8000746:	d114      	bne.n	8000772 <selectSong+0x3e>
	{
		HAL_Delay(50);
 8000748:	2032      	movs	r0, #50	; 0x32
 800074a:	f004 fe9d 	bl	8005488 <HAL_Delay>
		if (!HAL_GPIO_ReadPin(Pause_Port, Pause_Key)){
 800074e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000752:	4826      	ldr	r0, [pc, #152]	; (80007ec <selectSong+0xb8>)
 8000754:	f006 f920 	bl	8006998 <HAL_GPIO_ReadPin>
 8000758:	4603      	mov	r3, r0
 800075a:	2b00      	cmp	r3, #0
 800075c:	d109      	bne.n	8000772 <selectSong+0x3e>
			DF_SetFolder(1, songList);
 800075e:	4b24      	ldr	r3, [pc, #144]	; (80007f0 <selectSong+0xbc>)
 8000760:	881b      	ldrh	r3, [r3, #0]
 8000762:	4619      	mov	r1, r3
 8000764:	2001      	movs	r0, #1
 8000766:	f000 f847 	bl	80007f8 <DF_SetFolder>
			savedSong = songList;
 800076a:	4b21      	ldr	r3, [pc, #132]	; (80007f0 <selectSong+0xbc>)
 800076c:	881a      	ldrh	r2, [r3, #0]
 800076e:	4b21      	ldr	r3, [pc, #132]	; (80007f4 <selectSong+0xc0>)
 8000770:	801a      	strh	r2, [r3, #0]
		}
	}

	if (!HAL_GPIO_ReadPin(Previous_Port, Previous_Key))
 8000772:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000776:	481d      	ldr	r0, [pc, #116]	; (80007ec <selectSong+0xb8>)
 8000778:	f006 f90e 	bl	8006998 <HAL_GPIO_ReadPin>
 800077c:	4603      	mov	r3, r0
 800077e:	2b00      	cmp	r3, #0
 8000780:	d10d      	bne.n	800079e <selectSong+0x6a>
	{
		HAL_Delay(50);
 8000782:	2032      	movs	r0, #50	; 0x32
 8000784:	f004 fe80 	bl	8005488 <HAL_Delay>
		if (!HAL_GPIO_ReadPin(Previous_Port, Previous_Key));
 8000788:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800078c:	4817      	ldr	r0, [pc, #92]	; (80007ec <selectSong+0xb8>)
 800078e:	f006 f903 	bl	8006998 <HAL_GPIO_ReadPin>
		songList--;
 8000792:	4b17      	ldr	r3, [pc, #92]	; (80007f0 <selectSong+0xbc>)
 8000794:	881b      	ldrh	r3, [r3, #0]
 8000796:	3b01      	subs	r3, #1
 8000798:	b29a      	uxth	r2, r3
 800079a:	4b15      	ldr	r3, [pc, #84]	; (80007f0 <selectSong+0xbc>)
 800079c:	801a      	strh	r2, [r3, #0]
		//DF_Previous();
	}

	if (!HAL_GPIO_ReadPin(Next_Port, Next_Key))
 800079e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80007a2:	4812      	ldr	r0, [pc, #72]	; (80007ec <selectSong+0xb8>)
 80007a4:	f006 f8f8 	bl	8006998 <HAL_GPIO_ReadPin>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d10d      	bne.n	80007ca <selectSong+0x96>
	{
		HAL_Delay(50);
 80007ae:	2032      	movs	r0, #50	; 0x32
 80007b0:	f004 fe6a 	bl	8005488 <HAL_Delay>
		if (!HAL_GPIO_ReadPin(Next_Port, Next_Key));
 80007b4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80007b8:	480c      	ldr	r0, [pc, #48]	; (80007ec <selectSong+0xb8>)
 80007ba:	f006 f8ed 	bl	8006998 <HAL_GPIO_ReadPin>
		songList++;
 80007be:	4b0c      	ldr	r3, [pc, #48]	; (80007f0 <selectSong+0xbc>)
 80007c0:	881b      	ldrh	r3, [r3, #0]
 80007c2:	3301      	adds	r3, #1
 80007c4:	b29a      	uxth	r2, r3
 80007c6:	4b0a      	ldr	r3, [pc, #40]	; (80007f0 <selectSong+0xbc>)
 80007c8:	801a      	strh	r2, [r3, #0]
		//DF_Next();
	}

	if(songList < 1)
 80007ca:	4b09      	ldr	r3, [pc, #36]	; (80007f0 <selectSong+0xbc>)
 80007cc:	881b      	ldrh	r3, [r3, #0]
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d103      	bne.n	80007da <selectSong+0xa6>
		songList = 10;
 80007d2:	4b07      	ldr	r3, [pc, #28]	; (80007f0 <selectSong+0xbc>)
 80007d4:	220a      	movs	r2, #10
 80007d6:	801a      	strh	r2, [r3, #0]
	else if(songList > 10)
		songList = 1;
}
 80007d8:	e006      	b.n	80007e8 <selectSong+0xb4>
	else if(songList > 10)
 80007da:	4b05      	ldr	r3, [pc, #20]	; (80007f0 <selectSong+0xbc>)
 80007dc:	881b      	ldrh	r3, [r3, #0]
 80007de:	2b0a      	cmp	r3, #10
 80007e0:	d902      	bls.n	80007e8 <selectSong+0xb4>
		songList = 1;
 80007e2:	4b03      	ldr	r3, [pc, #12]	; (80007f0 <selectSong+0xbc>)
 80007e4:	2201      	movs	r2, #1
 80007e6:	801a      	strh	r2, [r3, #0]
}
 80007e8:	bf00      	nop
 80007ea:	bd80      	pop	{r7, pc}
 80007ec:	40020400 	.word	0x40020400
 80007f0:	20000070 	.word	0x20000070
 80007f4:	200002c0 	.word	0x200002c0

080007f8 <DF_SetFolder>:




void DF_SetFolder(uint8_t fol ,uint8_t num)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b082      	sub	sp, #8
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	4603      	mov	r3, r0
 8000800:	460a      	mov	r2, r1
 8000802:	71fb      	strb	r3, [r7, #7]
 8000804:	4613      	mov	r3, r2
 8000806:	71bb      	strb	r3, [r7, #6]
  Send_cmd(0x0F, fol, num);
 8000808:	79ba      	ldrb	r2, [r7, #6]
 800080a:	79fb      	ldrb	r3, [r7, #7]
 800080c:	4619      	mov	r1, r3
 800080e:	200f      	movs	r0, #15
 8000810:	f7ff feec 	bl	80005ec <Send_cmd>
  HAL_Delay(200);
 8000814:	20c8      	movs	r0, #200	; 0xc8
 8000816:	f004 fe37 	bl	8005488 <HAL_Delay>
}
 800081a:	bf00      	nop
 800081c:	3708      	adds	r7, #8
 800081e:	46bd      	mov	sp, r7
 8000820:	bd80      	pop	{r7, pc}
	...

08000824 <MusicController>:


void MusicController (uint32_t val)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b084      	sub	sp, #16
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]


	uint32_t value = val*30/4095;
 800082c:	687a      	ldr	r2, [r7, #4]
 800082e:	4613      	mov	r3, r2
 8000830:	011b      	lsls	r3, r3, #4
 8000832:	1a9b      	subs	r3, r3, r2
 8000834:	005b      	lsls	r3, r3, #1
 8000836:	461a      	mov	r2, r3
 8000838:	4b3f      	ldr	r3, [pc, #252]	; (8000938 <MusicController+0x114>)
 800083a:	fba3 1302 	umull	r1, r3, r3, r2
 800083e:	1ad2      	subs	r2, r2, r3
 8000840:	0852      	lsrs	r2, r2, #1
 8000842:	4413      	add	r3, r2
 8000844:	0adb      	lsrs	r3, r3, #11
 8000846:	60bb      	str	r3, [r7, #8]

	DF_SetVolume(value);
 8000848:	68bb      	ldr	r3, [r7, #8]
 800084a:	b2db      	uxtb	r3, r3
 800084c:	4618      	mov	r0, r3
 800084e:	f7ff ff2b 	bl	80006a8 <DF_SetVolume>

	if (!HAL_GPIO_ReadPin(Pause_Port, Pause_Key))
 8000852:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000856:	4839      	ldr	r0, [pc, #228]	; (800093c <MusicController+0x118>)
 8000858:	f006 f89e 	bl	8006998 <HAL_GPIO_ReadPin>
 800085c:	4603      	mov	r3, r0
 800085e:	2b00      	cmp	r3, #0
 8000860:	d121      	bne.n	80008a6 <MusicController+0x82>
	{
		while (!HAL_GPIO_ReadPin(Pause_Port, Pause_Key));
 8000862:	bf00      	nop
 8000864:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000868:	4834      	ldr	r0, [pc, #208]	; (800093c <MusicController+0x118>)
 800086a:	f006 f895 	bl	8006998 <HAL_GPIO_ReadPin>
 800086e:	4603      	mov	r3, r0
 8000870:	2b00      	cmp	r3, #0
 8000872:	d0f7      	beq.n	8000864 <MusicController+0x40>
		if (isplaying)
 8000874:	4b32      	ldr	r3, [pc, #200]	; (8000940 <MusicController+0x11c>)
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	2b00      	cmp	r3, #0
 800087a:	d008      	beq.n	800088e <MusicController+0x6a>
		{
			ispause = 1;
 800087c:	4b31      	ldr	r3, [pc, #196]	; (8000944 <MusicController+0x120>)
 800087e:	2201      	movs	r2, #1
 8000880:	601a      	str	r2, [r3, #0]
			isplaying = 0;
 8000882:	4b2f      	ldr	r3, [pc, #188]	; (8000940 <MusicController+0x11c>)
 8000884:	2200      	movs	r2, #0
 8000886:	601a      	str	r2, [r3, #0]
			DF_Pause();
 8000888:	f7ff ff3b 	bl	8000702 <DF_Pause>
 800088c:	e00b      	b.n	80008a6 <MusicController+0x82>
		}

		else if (ispause)
 800088e:	4b2d      	ldr	r3, [pc, #180]	; (8000944 <MusicController+0x120>)
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	2b00      	cmp	r3, #0
 8000894:	d007      	beq.n	80008a6 <MusicController+0x82>
		{
			isplaying = 1;
 8000896:	4b2a      	ldr	r3, [pc, #168]	; (8000940 <MusicController+0x11c>)
 8000898:	2201      	movs	r2, #1
 800089a:	601a      	str	r2, [r3, #0]
			ispause = 0;
 800089c:	4b29      	ldr	r3, [pc, #164]	; (8000944 <MusicController+0x120>)
 800089e:	2200      	movs	r2, #0
 80008a0:	601a      	str	r2, [r3, #0]
			DF_Playback();
 80008a2:	f7ff ff3a 	bl	800071a <DF_Playback>
		}
	}

	if (!HAL_GPIO_ReadPin(Previous_Port, Previous_Key))
 80008a6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80008aa:	4824      	ldr	r0, [pc, #144]	; (800093c <MusicController+0x118>)
 80008ac:	f006 f874 	bl	8006998 <HAL_GPIO_ReadPin>
 80008b0:	4603      	mov	r3, r0
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	d12b      	bne.n	800090e <MusicController+0xea>
	{
		while (!HAL_GPIO_ReadPin(Previous_Port, Previous_Key)){
 80008b6:	e022      	b.n	80008fe <MusicController+0xda>
			uint16_t num = HAL_RNG_GetRandomNumber(&hrng) % 8 + 1;
 80008b8:	4823      	ldr	r0, [pc, #140]	; (8000948 <MusicController+0x124>)
 80008ba:	f008 f81d 	bl	80088f8 <HAL_RNG_GetRandomNumber>
 80008be:	4603      	mov	r3, r0
 80008c0:	b29b      	uxth	r3, r3
 80008c2:	f003 0307 	and.w	r3, r3, #7
 80008c6:	b29b      	uxth	r3, r3
 80008c8:	3301      	adds	r3, #1
 80008ca:	81fb      	strh	r3, [r7, #14]
			while(pre_num == num){
 80008cc:	e009      	b.n	80008e2 <MusicController+0xbe>
				num = HAL_RNG_GetRandomNumber(&hrng) % 8 + 1;
 80008ce:	481e      	ldr	r0, [pc, #120]	; (8000948 <MusicController+0x124>)
 80008d0:	f008 f812 	bl	80088f8 <HAL_RNG_GetRandomNumber>
 80008d4:	4603      	mov	r3, r0
 80008d6:	b29b      	uxth	r3, r3
 80008d8:	f003 0307 	and.w	r3, r3, #7
 80008dc:	b29b      	uxth	r3, r3
 80008de:	3301      	adds	r3, #1
 80008e0:	81fb      	strh	r3, [r7, #14]
			while(pre_num == num){
 80008e2:	4b1a      	ldr	r3, [pc, #104]	; (800094c <MusicController+0x128>)
 80008e4:	881b      	ldrh	r3, [r3, #0]
 80008e6:	89fa      	ldrh	r2, [r7, #14]
 80008e8:	429a      	cmp	r2, r3
 80008ea:	d0f0      	beq.n	80008ce <MusicController+0xaa>
			}
			pre_num = num;
 80008ec:	4a17      	ldr	r2, [pc, #92]	; (800094c <MusicController+0x128>)
 80008ee:	89fb      	ldrh	r3, [r7, #14]
 80008f0:	8013      	strh	r3, [r2, #0]
			DF_SetFolder(2, num);
 80008f2:	89fb      	ldrh	r3, [r7, #14]
 80008f4:	b2db      	uxtb	r3, r3
 80008f6:	4619      	mov	r1, r3
 80008f8:	2002      	movs	r0, #2
 80008fa:	f7ff ff7d 	bl	80007f8 <DF_SetFolder>
		while (!HAL_GPIO_ReadPin(Previous_Port, Previous_Key)){
 80008fe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000902:	480e      	ldr	r0, [pc, #56]	; (800093c <MusicController+0x118>)
 8000904:	f006 f848 	bl	8006998 <HAL_GPIO_ReadPin>
 8000908:	4603      	mov	r3, r0
 800090a:	2b00      	cmp	r3, #0
 800090c:	d0d4      	beq.n	80008b8 <MusicController+0x94>
		}

//		DF_SetFolder(1,4);
	}

	if (!HAL_GPIO_ReadPin(Next_Port, Next_Key))
 800090e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000912:	480a      	ldr	r0, [pc, #40]	; (800093c <MusicController+0x118>)
 8000914:	f006 f840 	bl	8006998 <HAL_GPIO_ReadPin>
 8000918:	4603      	mov	r3, r0
 800091a:	2b00      	cmp	r3, #0
 800091c:	d108      	bne.n	8000930 <MusicController+0x10c>
	{
		while (!HAL_GPIO_ReadPin(Next_Port, Next_Key));
 800091e:	bf00      	nop
 8000920:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000924:	4805      	ldr	r0, [pc, #20]	; (800093c <MusicController+0x118>)
 8000926:	f006 f837 	bl	8006998 <HAL_GPIO_ReadPin>
 800092a:	4603      	mov	r3, r0
 800092c:	2b00      	cmp	r3, #0
 800092e:	d0f7      	beq.n	8000920 <MusicController+0xfc>
		//DF_SetFolder();
	}
}
 8000930:	bf00      	nop
 8000932:	3710      	adds	r7, #16
 8000934:	46bd      	mov	sp, r7
 8000936:	bd80      	pop	{r7, pc}
 8000938:	00100101 	.word	0x00100101
 800093c:	40020400 	.word	0x40020400
 8000940:	20000000 	.word	0x20000000
 8000944:	200002bc 	.word	0x200002bc
 8000948:	2000058c 	.word	0x2000058c
 800094c:	200002c2 	.word	0x200002c2

08000950 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b084      	sub	sp, #16
 8000954:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000956:	463b      	mov	r3, r7
 8000958:	2200      	movs	r2, #0
 800095a:	601a      	str	r2, [r3, #0]
 800095c:	605a      	str	r2, [r3, #4]
 800095e:	609a      	str	r2, [r3, #8]
 8000960:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000962:	4b28      	ldr	r3, [pc, #160]	; (8000a04 <MX_ADC1_Init+0xb4>)
 8000964:	4a28      	ldr	r2, [pc, #160]	; (8000a08 <MX_ADC1_Init+0xb8>)
 8000966:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000968:	4b26      	ldr	r3, [pc, #152]	; (8000a04 <MX_ADC1_Init+0xb4>)
 800096a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800096e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000970:	4b24      	ldr	r3, [pc, #144]	; (8000a04 <MX_ADC1_Init+0xb4>)
 8000972:	2200      	movs	r2, #0
 8000974:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000976:	4b23      	ldr	r3, [pc, #140]	; (8000a04 <MX_ADC1_Init+0xb4>)
 8000978:	2201      	movs	r2, #1
 800097a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800097c:	4b21      	ldr	r3, [pc, #132]	; (8000a04 <MX_ADC1_Init+0xb4>)
 800097e:	2200      	movs	r2, #0
 8000980:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000982:	4b20      	ldr	r3, [pc, #128]	; (8000a04 <MX_ADC1_Init+0xb4>)
 8000984:	2200      	movs	r2, #0
 8000986:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800098a:	4b1e      	ldr	r3, [pc, #120]	; (8000a04 <MX_ADC1_Init+0xb4>)
 800098c:	2200      	movs	r2, #0
 800098e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000990:	4b1c      	ldr	r3, [pc, #112]	; (8000a04 <MX_ADC1_Init+0xb4>)
 8000992:	4a1e      	ldr	r2, [pc, #120]	; (8000a0c <MX_ADC1_Init+0xbc>)
 8000994:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000996:	4b1b      	ldr	r3, [pc, #108]	; (8000a04 <MX_ADC1_Init+0xb4>)
 8000998:	2200      	movs	r2, #0
 800099a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 800099c:	4b19      	ldr	r3, [pc, #100]	; (8000a04 <MX_ADC1_Init+0xb4>)
 800099e:	2202      	movs	r2, #2
 80009a0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80009a2:	4b18      	ldr	r3, [pc, #96]	; (8000a04 <MX_ADC1_Init+0xb4>)
 80009a4:	2201      	movs	r2, #1
 80009a6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80009aa:	4b16      	ldr	r3, [pc, #88]	; (8000a04 <MX_ADC1_Init+0xb4>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80009b0:	4814      	ldr	r0, [pc, #80]	; (8000a04 <MX_ADC1_Init+0xb4>)
 80009b2:	f004 fd8d 	bl	80054d0 <HAL_ADC_Init>
 80009b6:	4603      	mov	r3, r0
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d001      	beq.n	80009c0 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80009bc:	f003 f860 	bl	8003a80 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 80009c0:	230d      	movs	r3, #13
 80009c2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80009c4:	2301      	movs	r3, #1
 80009c6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80009c8:	2300      	movs	r3, #0
 80009ca:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009cc:	463b      	mov	r3, r7
 80009ce:	4619      	mov	r1, r3
 80009d0:	480c      	ldr	r0, [pc, #48]	; (8000a04 <MX_ADC1_Init+0xb4>)
 80009d2:	f004 fed9 	bl	8005788 <HAL_ADC_ConfigChannel>
 80009d6:	4603      	mov	r3, r0
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d001      	beq.n	80009e0 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80009dc:	f003 f850 	bl	8003a80 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80009e0:	230a      	movs	r3, #10
 80009e2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80009e4:	2302      	movs	r3, #2
 80009e6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009e8:	463b      	mov	r3, r7
 80009ea:	4619      	mov	r1, r3
 80009ec:	4805      	ldr	r0, [pc, #20]	; (8000a04 <MX_ADC1_Init+0xb4>)
 80009ee:	f004 fecb 	bl	8005788 <HAL_ADC_ConfigChannel>
 80009f2:	4603      	mov	r3, r0
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d001      	beq.n	80009fc <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80009f8:	f003 f842 	bl	8003a80 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80009fc:	bf00      	nop
 80009fe:	3710      	adds	r7, #16
 8000a00:	46bd      	mov	sp, r7
 8000a02:	bd80      	pop	{r7, pc}
 8000a04:	200002c4 	.word	0x200002c4
 8000a08:	40012000 	.word	0x40012000
 8000a0c:	0f000001 	.word	0x0f000001

08000a10 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b08a      	sub	sp, #40	; 0x28
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a18:	f107 0314 	add.w	r3, r7, #20
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	601a      	str	r2, [r3, #0]
 8000a20:	605a      	str	r2, [r3, #4]
 8000a22:	609a      	str	r2, [r3, #8]
 8000a24:	60da      	str	r2, [r3, #12]
 8000a26:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	4a2c      	ldr	r2, [pc, #176]	; (8000ae0 <HAL_ADC_MspInit+0xd0>)
 8000a2e:	4293      	cmp	r3, r2
 8000a30:	d152      	bne.n	8000ad8 <HAL_ADC_MspInit+0xc8>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000a32:	4b2c      	ldr	r3, [pc, #176]	; (8000ae4 <HAL_ADC_MspInit+0xd4>)
 8000a34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a36:	4a2b      	ldr	r2, [pc, #172]	; (8000ae4 <HAL_ADC_MspInit+0xd4>)
 8000a38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a3c:	6453      	str	r3, [r2, #68]	; 0x44
 8000a3e:	4b29      	ldr	r3, [pc, #164]	; (8000ae4 <HAL_ADC_MspInit+0xd4>)
 8000a40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000a46:	613b      	str	r3, [r7, #16]
 8000a48:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a4a:	4b26      	ldr	r3, [pc, #152]	; (8000ae4 <HAL_ADC_MspInit+0xd4>)
 8000a4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a4e:	4a25      	ldr	r2, [pc, #148]	; (8000ae4 <HAL_ADC_MspInit+0xd4>)
 8000a50:	f043 0304 	orr.w	r3, r3, #4
 8000a54:	6313      	str	r3, [r2, #48]	; 0x30
 8000a56:	4b23      	ldr	r3, [pc, #140]	; (8000ae4 <HAL_ADC_MspInit+0xd4>)
 8000a58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a5a:	f003 0304 	and.w	r3, r3, #4
 8000a5e:	60fb      	str	r3, [r7, #12]
 8000a60:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    PC3     ------> ADC1_IN13
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 8000a62:	2309      	movs	r3, #9
 8000a64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a66:	2303      	movs	r3, #3
 8000a68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a6e:	f107 0314 	add.w	r3, r7, #20
 8000a72:	4619      	mov	r1, r3
 8000a74:	481c      	ldr	r0, [pc, #112]	; (8000ae8 <HAL_ADC_MspInit+0xd8>)
 8000a76:	f005 fde3 	bl	8006640 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8000a7a:	4b1c      	ldr	r3, [pc, #112]	; (8000aec <HAL_ADC_MspInit+0xdc>)
 8000a7c:	4a1c      	ldr	r2, [pc, #112]	; (8000af0 <HAL_ADC_MspInit+0xe0>)
 8000a7e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8000a80:	4b1a      	ldr	r3, [pc, #104]	; (8000aec <HAL_ADC_MspInit+0xdc>)
 8000a82:	2200      	movs	r2, #0
 8000a84:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000a86:	4b19      	ldr	r3, [pc, #100]	; (8000aec <HAL_ADC_MspInit+0xdc>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000a8c:	4b17      	ldr	r3, [pc, #92]	; (8000aec <HAL_ADC_MspInit+0xdc>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000a92:	4b16      	ldr	r3, [pc, #88]	; (8000aec <HAL_ADC_MspInit+0xdc>)
 8000a94:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000a98:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000a9a:	4b14      	ldr	r3, [pc, #80]	; (8000aec <HAL_ADC_MspInit+0xdc>)
 8000a9c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000aa0:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000aa2:	4b12      	ldr	r3, [pc, #72]	; (8000aec <HAL_ADC_MspInit+0xdc>)
 8000aa4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000aa8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8000aaa:	4b10      	ldr	r3, [pc, #64]	; (8000aec <HAL_ADC_MspInit+0xdc>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000ab0:	4b0e      	ldr	r3, [pc, #56]	; (8000aec <HAL_ADC_MspInit+0xdc>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000ab6:	4b0d      	ldr	r3, [pc, #52]	; (8000aec <HAL_ADC_MspInit+0xdc>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000abc:	480b      	ldr	r0, [pc, #44]	; (8000aec <HAL_ADC_MspInit+0xdc>)
 8000abe:	f005 fa47 	bl	8005f50 <HAL_DMA_Init>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d001      	beq.n	8000acc <HAL_ADC_MspInit+0xbc>
    {
      Error_Handler();
 8000ac8:	f002 ffda 	bl	8003a80 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	4a07      	ldr	r2, [pc, #28]	; (8000aec <HAL_ADC_MspInit+0xdc>)
 8000ad0:	639a      	str	r2, [r3, #56]	; 0x38
 8000ad2:	4a06      	ldr	r2, [pc, #24]	; (8000aec <HAL_ADC_MspInit+0xdc>)
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000ad8:	bf00      	nop
 8000ada:	3728      	adds	r7, #40	; 0x28
 8000adc:	46bd      	mov	sp, r7
 8000ade:	bd80      	pop	{r7, pc}
 8000ae0:	40012000 	.word	0x40012000
 8000ae4:	40023800 	.word	0x40023800
 8000ae8:	40020800 	.word	0x40020800
 8000aec:	2000030c 	.word	0x2000030c
 8000af0:	40026410 	.word	0x40026410

08000af4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b082      	sub	sp, #8
 8000af8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000afa:	4b0c      	ldr	r3, [pc, #48]	; (8000b2c <MX_DMA_Init+0x38>)
 8000afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000afe:	4a0b      	ldr	r2, [pc, #44]	; (8000b2c <MX_DMA_Init+0x38>)
 8000b00:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000b04:	6313      	str	r3, [r2, #48]	; 0x30
 8000b06:	4b09      	ldr	r3, [pc, #36]	; (8000b2c <MX_DMA_Init+0x38>)
 8000b08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b0a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000b0e:	607b      	str	r3, [r7, #4]
 8000b10:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000b12:	2200      	movs	r2, #0
 8000b14:	2100      	movs	r1, #0
 8000b16:	2038      	movs	r0, #56	; 0x38
 8000b18:	f005 f9e3 	bl	8005ee2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000b1c:	2038      	movs	r0, #56	; 0x38
 8000b1e:	f005 f9fc 	bl	8005f1a <HAL_NVIC_EnableIRQ>

}
 8000b22:	bf00      	nop
 8000b24:	3708      	adds	r7, #8
 8000b26:	46bd      	mov	sp, r7
 8000b28:	bd80      	pop	{r7, pc}
 8000b2a:	bf00      	nop
 8000b2c:	40023800 	.word	0x40023800

08000b30 <DS3231_Init>:

/**
 * @brief Initializes the DS3231 module. Set clock halt bit to 0 to start timing.
 * @param hi2c User I2C handle pointer.
 */
void DS3231_Init(I2C_HandleTypeDef *hi2c) {
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b082      	sub	sp, #8
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	6078      	str	r0, [r7, #4]
	_ds3231_ui2c = hi2c;
 8000b38:	4a09      	ldr	r2, [pc, #36]	; (8000b60 <DS3231_Init+0x30>)
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	6013      	str	r3, [r2, #0]
	DS3231_EnableAlarm1(DS3231_DISABLED);
 8000b3e:	2000      	movs	r0, #0
 8000b40:	f000 f8c9 	bl	8000cd6 <DS3231_EnableAlarm1>
	DS3231_EnableAlarm2(DS3231_DISABLED);
 8000b44:	2000      	movs	r0, #0
 8000b46:	f000 f88d 	bl	8000c64 <DS3231_EnableAlarm2>
	DS3231_ClearAlarm1Flag();
 8000b4a:	f000 f8e6 	bl	8000d1a <DS3231_ClearAlarm1Flag>
	DS3231_ClearAlarm2Flag();
 8000b4e:	f000 f8ac 	bl	8000caa <DS3231_ClearAlarm2Flag>
	DS3231_SetInterruptMode(DS3231_ALARM_INTERRUPT);
 8000b52:	2001      	movs	r0, #1
 8000b54:	f000 f846 	bl	8000be4 <DS3231_SetInterruptMode>
}
 8000b58:	bf00      	nop
 8000b5a:	3708      	adds	r7, #8
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	bd80      	pop	{r7, pc}
 8000b60:	2000036c 	.word	0x2000036c

08000b64 <DS3231_SetRegByte>:
/**
 * @brief Set the byte in the designated DS3231 register to value.
 * @param regAddr Register address to write.
 * @param val Value to set, 0 to 255.
 */
void DS3231_SetRegByte(uint8_t regAddr, uint8_t val) {
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b086      	sub	sp, #24
 8000b68:	af02      	add	r7, sp, #8
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	460a      	mov	r2, r1
 8000b6e:	71fb      	strb	r3, [r7, #7]
 8000b70:	4613      	mov	r3, r2
 8000b72:	71bb      	strb	r3, [r7, #6]
	uint8_t bytes[2] = { regAddr, val };
 8000b74:	79fb      	ldrb	r3, [r7, #7]
 8000b76:	733b      	strb	r3, [r7, #12]
 8000b78:	79bb      	ldrb	r3, [r7, #6]
 8000b7a:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(_ds3231_ui2c, DS3231_I2C_ADDR << 1, bytes, 2, DS3231_TIMEOUT);
 8000b7c:	4b07      	ldr	r3, [pc, #28]	; (8000b9c <DS3231_SetRegByte+0x38>)
 8000b7e:	6818      	ldr	r0, [r3, #0]
 8000b80:	f107 020c 	add.w	r2, r7, #12
 8000b84:	f04f 33ff 	mov.w	r3, #4294967295
 8000b88:	9300      	str	r3, [sp, #0]
 8000b8a:	2302      	movs	r3, #2
 8000b8c:	21d0      	movs	r1, #208	; 0xd0
 8000b8e:	f005 ffe9 	bl	8006b64 <HAL_I2C_Master_Transmit>
}
 8000b92:	bf00      	nop
 8000b94:	3710      	adds	r7, #16
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	bf00      	nop
 8000b9c:	2000036c 	.word	0x2000036c

08000ba0 <DS3231_GetRegByte>:
/**
 * @brief Gets the byte in the designated DS3231 register.
 * @param regAddr Register address to read.
 * @return Value stored in the register, 0 to 255.
 */
uint8_t DS3231_GetRegByte(uint8_t regAddr) {
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b086      	sub	sp, #24
 8000ba4:	af02      	add	r7, sp, #8
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	71fb      	strb	r3, [r7, #7]
	uint8_t val;
	HAL_I2C_Master_Transmit(_ds3231_ui2c, DS3231_I2C_ADDR << 1, &regAddr, 1, DS3231_TIMEOUT);
 8000baa:	4b0d      	ldr	r3, [pc, #52]	; (8000be0 <DS3231_GetRegByte+0x40>)
 8000bac:	6818      	ldr	r0, [r3, #0]
 8000bae:	1dfa      	adds	r2, r7, #7
 8000bb0:	f04f 33ff 	mov.w	r3, #4294967295
 8000bb4:	9300      	str	r3, [sp, #0]
 8000bb6:	2301      	movs	r3, #1
 8000bb8:	21d0      	movs	r1, #208	; 0xd0
 8000bba:	f005 ffd3 	bl	8006b64 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(_ds3231_ui2c, DS3231_I2C_ADDR << 1, &val, 1, DS3231_TIMEOUT);
 8000bbe:	4b08      	ldr	r3, [pc, #32]	; (8000be0 <DS3231_GetRegByte+0x40>)
 8000bc0:	6818      	ldr	r0, [r3, #0]
 8000bc2:	f107 020f 	add.w	r2, r7, #15
 8000bc6:	f04f 33ff 	mov.w	r3, #4294967295
 8000bca:	9300      	str	r3, [sp, #0]
 8000bcc:	2301      	movs	r3, #1
 8000bce:	21d0      	movs	r1, #208	; 0xd0
 8000bd0:	f006 f8bc 	bl	8006d4c <HAL_I2C_Master_Receive>
	return val;
 8000bd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	3710      	adds	r7, #16
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	bd80      	pop	{r7, pc}
 8000bde:	bf00      	nop
 8000be0:	2000036c 	.word	0x2000036c

08000be4 <DS3231_SetInterruptMode>:

/**
 * @brief Set the interrupt mode to either alarm interrupt or square wave interrupt.
 * @param mode Interrupt mode to set, DS3231_ALARM_INTERRUPT or DS3231_SQUARE_WAVE_INTERRUPT.
 */
void DS3231_SetInterruptMode(DS3231_InterruptMode mode){
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b084      	sub	sp, #16
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	4603      	mov	r3, r0
 8000bec:	71fb      	strb	r3, [r7, #7]
	uint8_t control = DS3231_GetRegByte(DS3231_REG_CONTROL);
 8000bee:	200e      	movs	r0, #14
 8000bf0:	f7ff ffd6 	bl	8000ba0 <DS3231_GetRegByte>
 8000bf4:	4603      	mov	r3, r0
 8000bf6:	73fb      	strb	r3, [r7, #15]
	DS3231_SetRegByte(DS3231_REG_CONTROL, (control & 0xfb) | ((mode & 0x01) << DS3231_INTCN));
 8000bf8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000bfc:	f023 0304 	bic.w	r3, r3, #4
 8000c00:	b25a      	sxtb	r2, r3
 8000c02:	79fb      	ldrb	r3, [r7, #7]
 8000c04:	009b      	lsls	r3, r3, #2
 8000c06:	b25b      	sxtb	r3, r3
 8000c08:	f003 0304 	and.w	r3, r3, #4
 8000c0c:	b25b      	sxtb	r3, r3
 8000c0e:	4313      	orrs	r3, r2
 8000c10:	b25b      	sxtb	r3, r3
 8000c12:	b2db      	uxtb	r3, r3
 8000c14:	4619      	mov	r1, r3
 8000c16:	200e      	movs	r0, #14
 8000c18:	f7ff ffa4 	bl	8000b64 <DS3231_SetRegByte>
}
 8000c1c:	bf00      	nop
 8000c1e:	3710      	adds	r7, #16
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd80      	pop	{r7, pc}

08000c24 <DS3231_SetRateSelect>:

/**
 * @brief Set frequency of the square wave output
 * @param rate Frequency to set, DS3231_1HZ, DS3231_1024HZ, DS3231_4096HZ or DS3231_8192HZ.
 */
void DS3231_SetRateSelect(DS3231_Rate rate){
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b084      	sub	sp, #16
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	71fb      	strb	r3, [r7, #7]
	uint8_t control = DS3231_GetRegByte(DS3231_REG_CONTROL);
 8000c2e:	200e      	movs	r0, #14
 8000c30:	f7ff ffb6 	bl	8000ba0 <DS3231_GetRegByte>
 8000c34:	4603      	mov	r3, r0
 8000c36:	73fb      	strb	r3, [r7, #15]
	DS3231_SetRegByte(DS3231_REG_CONTROL, (control & 0xe7) | ((rate & 0x03) << DS3231_RS1));
 8000c38:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c3c:	f023 0318 	bic.w	r3, r3, #24
 8000c40:	b25a      	sxtb	r2, r3
 8000c42:	79fb      	ldrb	r3, [r7, #7]
 8000c44:	00db      	lsls	r3, r3, #3
 8000c46:	b25b      	sxtb	r3, r3
 8000c48:	f003 0318 	and.w	r3, r3, #24
 8000c4c:	b25b      	sxtb	r3, r3
 8000c4e:	4313      	orrs	r3, r2
 8000c50:	b25b      	sxtb	r3, r3
 8000c52:	b2db      	uxtb	r3, r3
 8000c54:	4619      	mov	r1, r3
 8000c56:	200e      	movs	r0, #14
 8000c58:	f7ff ff84 	bl	8000b64 <DS3231_SetRegByte>
}
 8000c5c:	bf00      	nop
 8000c5e:	3710      	adds	r7, #16
 8000c60:	46bd      	mov	sp, r7
 8000c62:	bd80      	pop	{r7, pc}

08000c64 <DS3231_EnableAlarm2>:

/**
 * @brief Enables alarm 2.
 * @param enable Enable, DS3231_ENABLED or DS3231_DISABLED.
 */
void DS3231_EnableAlarm2(DS3231_State enable){
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b084      	sub	sp, #16
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	71fb      	strb	r3, [r7, #7]
	uint8_t control = DS3231_GetRegByte(DS3231_REG_CONTROL);
 8000c6e:	200e      	movs	r0, #14
 8000c70:	f7ff ff96 	bl	8000ba0 <DS3231_GetRegByte>
 8000c74:	4603      	mov	r3, r0
 8000c76:	73fb      	strb	r3, [r7, #15]
	DS3231_SetRegByte(DS3231_REG_CONTROL, (control & 0xfd) | ((enable & 0x01) << DS3231_A2IE));
 8000c78:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c7c:	f023 0302 	bic.w	r3, r3, #2
 8000c80:	b25a      	sxtb	r2, r3
 8000c82:	79fb      	ldrb	r3, [r7, #7]
 8000c84:	005b      	lsls	r3, r3, #1
 8000c86:	b25b      	sxtb	r3, r3
 8000c88:	f003 0302 	and.w	r3, r3, #2
 8000c8c:	b25b      	sxtb	r3, r3
 8000c8e:	4313      	orrs	r3, r2
 8000c90:	b25b      	sxtb	r3, r3
 8000c92:	b2db      	uxtb	r3, r3
 8000c94:	4619      	mov	r1, r3
 8000c96:	200e      	movs	r0, #14
 8000c98:	f7ff ff64 	bl	8000b64 <DS3231_SetRegByte>
	DS3231_SetInterruptMode(DS3231_ALARM_INTERRUPT);
 8000c9c:	2001      	movs	r0, #1
 8000c9e:	f7ff ffa1 	bl	8000be4 <DS3231_SetInterruptMode>
}
 8000ca2:	bf00      	nop
 8000ca4:	3710      	adds	r7, #16
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bd80      	pop	{r7, pc}

08000caa <DS3231_ClearAlarm2Flag>:

/**
 * @brief Clears alarm 2 matched flag. Matched flags must be cleared before the next match or the next interrupt will be masked.
 */
void DS3231_ClearAlarm2Flag(){
 8000caa:	b580      	push	{r7, lr}
 8000cac:	b082      	sub	sp, #8
 8000cae:	af00      	add	r7, sp, #0
	uint8_t status = DS3231_GetRegByte(DS3231_REG_STATUS) & 0xfd;
 8000cb0:	200f      	movs	r0, #15
 8000cb2:	f7ff ff75 	bl	8000ba0 <DS3231_GetRegByte>
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	f023 0302 	bic.w	r3, r3, #2
 8000cbc:	71fb      	strb	r3, [r7, #7]
	DS3231_SetRegByte(DS3231_REG_STATUS, status & ~(0x01 << DS3231_A2F));
 8000cbe:	79fb      	ldrb	r3, [r7, #7]
 8000cc0:	f023 0302 	bic.w	r3, r3, #2
 8000cc4:	b2db      	uxtb	r3, r3
 8000cc6:	4619      	mov	r1, r3
 8000cc8:	200f      	movs	r0, #15
 8000cca:	f7ff ff4b 	bl	8000b64 <DS3231_SetRegByte>
}
 8000cce:	bf00      	nop
 8000cd0:	3708      	adds	r7, #8
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	bd80      	pop	{r7, pc}

08000cd6 <DS3231_EnableAlarm1>:

/**
 * @brief Enables alarm 1.
 * @param enable Enable, DS3231_ENABLED or DS3231_DISABLED.
 */
void DS3231_EnableAlarm1(DS3231_State enable){
 8000cd6:	b580      	push	{r7, lr}
 8000cd8:	b084      	sub	sp, #16
 8000cda:	af00      	add	r7, sp, #0
 8000cdc:	4603      	mov	r3, r0
 8000cde:	71fb      	strb	r3, [r7, #7]
	uint8_t control = DS3231_GetRegByte(DS3231_REG_CONTROL);
 8000ce0:	200e      	movs	r0, #14
 8000ce2:	f7ff ff5d 	bl	8000ba0 <DS3231_GetRegByte>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	73fb      	strb	r3, [r7, #15]
	DS3231_SetRegByte(DS3231_REG_CONTROL, (control & 0xfe) | ((enable & 0x01) << DS3231_A1IE));
 8000cea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000cee:	f023 0301 	bic.w	r3, r3, #1
 8000cf2:	b25a      	sxtb	r2, r3
 8000cf4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cf8:	f003 0301 	and.w	r3, r3, #1
 8000cfc:	b25b      	sxtb	r3, r3
 8000cfe:	4313      	orrs	r3, r2
 8000d00:	b25b      	sxtb	r3, r3
 8000d02:	b2db      	uxtb	r3, r3
 8000d04:	4619      	mov	r1, r3
 8000d06:	200e      	movs	r0, #14
 8000d08:	f7ff ff2c 	bl	8000b64 <DS3231_SetRegByte>
	DS3231_SetInterruptMode(DS3231_ALARM_INTERRUPT);
 8000d0c:	2001      	movs	r0, #1
 8000d0e:	f7ff ff69 	bl	8000be4 <DS3231_SetInterruptMode>
}
 8000d12:	bf00      	nop
 8000d14:	3710      	adds	r7, #16
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bd80      	pop	{r7, pc}

08000d1a <DS3231_ClearAlarm1Flag>:

/**
 * @brief Clears alarm 1 matched flag. Matched flags must be cleared before the next match or the next interrupt will be masked.
 */
void DS3231_ClearAlarm1Flag(){
 8000d1a:	b580      	push	{r7, lr}
 8000d1c:	b082      	sub	sp, #8
 8000d1e:	af00      	add	r7, sp, #0
	uint8_t status = DS3231_GetRegByte(DS3231_REG_STATUS) & 0xfe;
 8000d20:	200f      	movs	r0, #15
 8000d22:	f7ff ff3d 	bl	8000ba0 <DS3231_GetRegByte>
 8000d26:	4603      	mov	r3, r0
 8000d28:	f023 0301 	bic.w	r3, r3, #1
 8000d2c:	71fb      	strb	r3, [r7, #7]
	DS3231_SetRegByte(DS3231_REG_STATUS, status & ~(0x01 << DS3231_A1F));
 8000d2e:	79fb      	ldrb	r3, [r7, #7]
 8000d30:	f023 0301 	bic.w	r3, r3, #1
 8000d34:	b2db      	uxtb	r3, r3
 8000d36:	4619      	mov	r1, r3
 8000d38:	200f      	movs	r0, #15
 8000d3a:	f7ff ff13 	bl	8000b64 <DS3231_SetRegByte>
}
 8000d3e:	bf00      	nop
 8000d40:	3708      	adds	r7, #8
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bd80      	pop	{r7, pc}

08000d46 <DS3231_SetAlarm1Second>:

/**
 * @brief Set alarm 1 second to match. Does not change alarm 1 matching mode.
 * @param second Second, 0 to 59.
 */
void DS3231_SetAlarm1Second(uint8_t second){
 8000d46:	b580      	push	{r7, lr}
 8000d48:	b084      	sub	sp, #16
 8000d4a:	af00      	add	r7, sp, #0
 8000d4c:	4603      	mov	r3, r0
 8000d4e:	71fb      	strb	r3, [r7, #7]
	uint8_t temp = DS3231_GetRegByte(DS3231_A1_SECOND) & 0x80;
 8000d50:	2007      	movs	r0, #7
 8000d52:	f7ff ff25 	bl	8000ba0 <DS3231_GetRegByte>
 8000d56:	4603      	mov	r3, r0
 8000d58:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8000d5c:	73fb      	strb	r3, [r7, #15]
	uint8_t a1m1 = temp | (DS3231_EncodeBCD(second) & 0x3f);
 8000d5e:	79fb      	ldrb	r3, [r7, #7]
 8000d60:	4618      	mov	r0, r3
 8000d62:	f000 fa71 	bl	8001248 <DS3231_EncodeBCD>
 8000d66:	4603      	mov	r3, r0
 8000d68:	b25b      	sxtb	r3, r3
 8000d6a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000d6e:	b25a      	sxtb	r2, r3
 8000d70:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d74:	4313      	orrs	r3, r2
 8000d76:	b25b      	sxtb	r3, r3
 8000d78:	73bb      	strb	r3, [r7, #14]
	DS3231_SetRegByte(DS3231_A1_SECOND, a1m1);
 8000d7a:	7bbb      	ldrb	r3, [r7, #14]
 8000d7c:	4619      	mov	r1, r3
 8000d7e:	2007      	movs	r0, #7
 8000d80:	f7ff fef0 	bl	8000b64 <DS3231_SetRegByte>
}
 8000d84:	bf00      	nop
 8000d86:	3710      	adds	r7, #16
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	bd80      	pop	{r7, pc}

08000d8c <DS3231_SetAlarm1Minute>:

/**
 * @brief Set alarm 1 minute to match. Does not change alarm 1 matching mode.
 * @param minute Minute, 0 to 59.
 */
void DS3231_SetAlarm1Minute(uint8_t minute){
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b084      	sub	sp, #16
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	4603      	mov	r3, r0
 8000d94:	71fb      	strb	r3, [r7, #7]
	uint8_t temp = DS3231_GetRegByte(DS3231_A1_MINUTE) & 0x80;
 8000d96:	2008      	movs	r0, #8
 8000d98:	f7ff ff02 	bl	8000ba0 <DS3231_GetRegByte>
 8000d9c:	4603      	mov	r3, r0
 8000d9e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8000da2:	73fb      	strb	r3, [r7, #15]
	uint8_t a1m2 = temp | (DS3231_EncodeBCD(minute) & 0x3f);
 8000da4:	79fb      	ldrb	r3, [r7, #7]
 8000da6:	4618      	mov	r0, r3
 8000da8:	f000 fa4e 	bl	8001248 <DS3231_EncodeBCD>
 8000dac:	4603      	mov	r3, r0
 8000dae:	b25b      	sxtb	r3, r3
 8000db0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000db4:	b25a      	sxtb	r2, r3
 8000db6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000dba:	4313      	orrs	r3, r2
 8000dbc:	b25b      	sxtb	r3, r3
 8000dbe:	73bb      	strb	r3, [r7, #14]
	DS3231_SetRegByte(DS3231_A1_MINUTE, a1m2);
 8000dc0:	7bbb      	ldrb	r3, [r7, #14]
 8000dc2:	4619      	mov	r1, r3
 8000dc4:	2008      	movs	r0, #8
 8000dc6:	f7ff fecd 	bl	8000b64 <DS3231_SetRegByte>
}
 8000dca:	bf00      	nop
 8000dcc:	3710      	adds	r7, #16
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bd80      	pop	{r7, pc}

08000dd2 <DS3231_SetAlarm1Hour>:

/**
 * @brief Set alarm 1 hour to match. Does not change alarm 1 matching mode.
 * @param hour Hour, 0 to 59.
 */
void DS3231_SetAlarm1Hour(uint8_t hour_24mode){
 8000dd2:	b580      	push	{r7, lr}
 8000dd4:	b084      	sub	sp, #16
 8000dd6:	af00      	add	r7, sp, #0
 8000dd8:	4603      	mov	r3, r0
 8000dda:	71fb      	strb	r3, [r7, #7]
	uint8_t temp = DS3231_GetRegByte(DS3231_A1_HOUR) & 0x80;
 8000ddc:	2009      	movs	r0, #9
 8000dde:	f7ff fedf 	bl	8000ba0 <DS3231_GetRegByte>
 8000de2:	4603      	mov	r3, r0
 8000de4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8000de8:	73fb      	strb	r3, [r7, #15]
	uint8_t a1m3 = temp | (DS3231_EncodeBCD(hour_24mode) & 0x3f);
 8000dea:	79fb      	ldrb	r3, [r7, #7]
 8000dec:	4618      	mov	r0, r3
 8000dee:	f000 fa2b 	bl	8001248 <DS3231_EncodeBCD>
 8000df2:	4603      	mov	r3, r0
 8000df4:	b25b      	sxtb	r3, r3
 8000df6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000dfa:	b25a      	sxtb	r2, r3
 8000dfc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e00:	4313      	orrs	r3, r2
 8000e02:	b25b      	sxtb	r3, r3
 8000e04:	73bb      	strb	r3, [r7, #14]
	DS3231_SetRegByte(DS3231_A1_HOUR, a1m3);
 8000e06:	7bbb      	ldrb	r3, [r7, #14]
 8000e08:	4619      	mov	r1, r3
 8000e0a:	2009      	movs	r0, #9
 8000e0c:	f7ff feaa 	bl	8000b64 <DS3231_SetRegByte>
}
 8000e10:	bf00      	nop
 8000e12:	3710      	adds	r7, #16
 8000e14:	46bd      	mov	sp, r7
 8000e16:	bd80      	pop	{r7, pc}

08000e18 <DS3231_SetAlarm1Day>:

/**
 * @brief Set alarm 1 day. Alarm 1 can only be set to match either date or day. Does not change alarm 1 matching mode.
 * @param day Days since last Sunday, 1 to 7.
 */
void DS3231_SetAlarm1Day(uint8_t day){
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b084      	sub	sp, #16
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	4603      	mov	r3, r0
 8000e20:	71fb      	strb	r3, [r7, #7]
	uint8_t temp = DS3231_GetRegByte(DS3231_A1_DATE) & 0x80;
 8000e22:	200a      	movs	r0, #10
 8000e24:	f7ff febc 	bl	8000ba0 <DS3231_GetRegByte>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8000e2e:	73fb      	strb	r3, [r7, #15]
	uint8_t a1m4 = temp | (0x01 << DS3231_DYDT) | (DS3231_EncodeBCD(day) & 0x3f);
 8000e30:	79fb      	ldrb	r3, [r7, #7]
 8000e32:	4618      	mov	r0, r3
 8000e34:	f000 fa08 	bl	8001248 <DS3231_EncodeBCD>
 8000e38:	4603      	mov	r3, r0
 8000e3a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000e3e:	b2da      	uxtb	r2, r3
 8000e40:	7bfb      	ldrb	r3, [r7, #15]
 8000e42:	4313      	orrs	r3, r2
 8000e44:	b2db      	uxtb	r3, r3
 8000e46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000e4a:	73bb      	strb	r3, [r7, #14]
	DS3231_SetRegByte(DS3231_A1_DATE, a1m4);
 8000e4c:	7bbb      	ldrb	r3, [r7, #14]
 8000e4e:	4619      	mov	r1, r3
 8000e50:	200a      	movs	r0, #10
 8000e52:	f7ff fe87 	bl	8000b64 <DS3231_SetRegByte>
}
 8000e56:	bf00      	nop
 8000e58:	3710      	adds	r7, #16
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}

08000e5e <DS3231_SetAlarm1Mode>:

/**
 * @brief Set alarm 1 mode.
 * @param alarmMode Alarm 1 mode, DS3231_A1_EVERY_S, DS3231_A1_MATCH_S, DS3231_A1_MATCH_S_M, DS3231_A1_MATCH_S_M_H, DS3231_A1_MATCH_S_M_H_DATE or DS3231_A1_MATCH_S_M_H_DAY.
 */
void DS3231_SetAlarm1Mode(DS3231_Alarm1Mode alarmMode){
 8000e5e:	b580      	push	{r7, lr}
 8000e60:	b084      	sub	sp, #16
 8000e62:	af00      	add	r7, sp, #0
 8000e64:	4603      	mov	r3, r0
 8000e66:	71fb      	strb	r3, [r7, #7]
	uint8_t temp;
	temp = DS3231_GetRegByte(DS3231_A1_SECOND) & 0x7f;
 8000e68:	2007      	movs	r0, #7
 8000e6a:	f7ff fe99 	bl	8000ba0 <DS3231_GetRegByte>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000e74:	73fb      	strb	r3, [r7, #15]
	DS3231_SetRegByte(DS3231_A1_SECOND, temp | (((alarmMode >> 0) & 0x01) << DS3231_AXMY));
 8000e76:	79fb      	ldrb	r3, [r7, #7]
 8000e78:	01db      	lsls	r3, r3, #7
 8000e7a:	b25a      	sxtb	r2, r3
 8000e7c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e80:	4313      	orrs	r3, r2
 8000e82:	b25b      	sxtb	r3, r3
 8000e84:	b2db      	uxtb	r3, r3
 8000e86:	4619      	mov	r1, r3
 8000e88:	2007      	movs	r0, #7
 8000e8a:	f7ff fe6b 	bl	8000b64 <DS3231_SetRegByte>
	temp = DS3231_GetRegByte(DS3231_A1_MINUTE) & 0x7f;
 8000e8e:	2008      	movs	r0, #8
 8000e90:	f7ff fe86 	bl	8000ba0 <DS3231_GetRegByte>
 8000e94:	4603      	mov	r3, r0
 8000e96:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000e9a:	73fb      	strb	r3, [r7, #15]
	DS3231_SetRegByte(DS3231_A1_MINUTE, temp | (((alarmMode >> 1) & 0x01) << DS3231_AXMY));
 8000e9c:	79fb      	ldrb	r3, [r7, #7]
 8000e9e:	085b      	lsrs	r3, r3, #1
 8000ea0:	b2db      	uxtb	r3, r3
 8000ea2:	01db      	lsls	r3, r3, #7
 8000ea4:	b25a      	sxtb	r2, r3
 8000ea6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000eaa:	4313      	orrs	r3, r2
 8000eac:	b25b      	sxtb	r3, r3
 8000eae:	b2db      	uxtb	r3, r3
 8000eb0:	4619      	mov	r1, r3
 8000eb2:	2008      	movs	r0, #8
 8000eb4:	f7ff fe56 	bl	8000b64 <DS3231_SetRegByte>
	temp = DS3231_GetRegByte(DS3231_A1_HOUR) & 0x7f;
 8000eb8:	2009      	movs	r0, #9
 8000eba:	f7ff fe71 	bl	8000ba0 <DS3231_GetRegByte>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000ec4:	73fb      	strb	r3, [r7, #15]
	DS3231_SetRegByte(DS3231_A1_HOUR, temp | (((alarmMode >> 2) & 0x01) << DS3231_AXMY));
 8000ec6:	79fb      	ldrb	r3, [r7, #7]
 8000ec8:	089b      	lsrs	r3, r3, #2
 8000eca:	b2db      	uxtb	r3, r3
 8000ecc:	01db      	lsls	r3, r3, #7
 8000ece:	b25a      	sxtb	r2, r3
 8000ed0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ed4:	4313      	orrs	r3, r2
 8000ed6:	b25b      	sxtb	r3, r3
 8000ed8:	b2db      	uxtb	r3, r3
 8000eda:	4619      	mov	r1, r3
 8000edc:	2009      	movs	r0, #9
 8000ede:	f7ff fe41 	bl	8000b64 <DS3231_SetRegByte>
	temp = DS3231_GetRegByte(DS3231_A1_DATE) & 0x7f;
 8000ee2:	200a      	movs	r0, #10
 8000ee4:	f7ff fe5c 	bl	8000ba0 <DS3231_GetRegByte>
 8000ee8:	4603      	mov	r3, r0
 8000eea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000eee:	73fb      	strb	r3, [r7, #15]
	DS3231_SetRegByte(DS3231_A1_DATE, temp | (((alarmMode >> 3) & 0x01) << DS3231_AXMY) | (alarmMode & 0x80));
 8000ef0:	79fb      	ldrb	r3, [r7, #7]
 8000ef2:	08db      	lsrs	r3, r3, #3
 8000ef4:	b2db      	uxtb	r3, r3
 8000ef6:	01db      	lsls	r3, r3, #7
 8000ef8:	b25a      	sxtb	r2, r3
 8000efa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000efe:	4313      	orrs	r3, r2
 8000f00:	b25a      	sxtb	r2, r3
 8000f02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f06:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8000f0a:	b25b      	sxtb	r3, r3
 8000f0c:	4313      	orrs	r3, r2
 8000f0e:	b25b      	sxtb	r3, r3
 8000f10:	b2db      	uxtb	r3, r3
 8000f12:	4619      	mov	r1, r3
 8000f14:	200a      	movs	r0, #10
 8000f16:	f7ff fe25 	bl	8000b64 <DS3231_SetRegByte>
}
 8000f1a:	bf00      	nop
 8000f1c:	3710      	adds	r7, #16
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bd80      	pop	{r7, pc}

08000f22 <DS3231_IsAlarm1Triggered>:

/**
 * @brief Check if alarm 1 is triggered.
 * @return A1F flag bit, 0 or 1.
 */
uint8_t DS3231_IsAlarm1Triggered(){
 8000f22:	b580      	push	{r7, lr}
 8000f24:	af00      	add	r7, sp, #0
	return (DS3231_GetRegByte(DS3231_REG_STATUS) >> DS3231_A1F) & 0x01;
 8000f26:	200f      	movs	r0, #15
 8000f28:	f7ff fe3a 	bl	8000ba0 <DS3231_GetRegByte>
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	f003 0301 	and.w	r3, r3, #1
 8000f32:	b2db      	uxtb	r3, r3
}
 8000f34:	4618      	mov	r0, r3
 8000f36:	bd80      	pop	{r7, pc}

08000f38 <DS3231_GetDayOfWeek>:

/**
 * @brief Gets the current day of week.
 * @return Days from last Sunday, 0 to 6.
 */
uint8_t DS3231_GetDayOfWeek(void) {
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	af00      	add	r7, sp, #0
	return DS3231_DecodeBCD(DS3231_GetRegByte(DS3231_REG_DOW));
 8000f3c:	2003      	movs	r0, #3
 8000f3e:	f7ff fe2f 	bl	8000ba0 <DS3231_GetRegByte>
 8000f42:	4603      	mov	r3, r0
 8000f44:	4618      	mov	r0, r3
 8000f46:	f000 f966 	bl	8001216 <DS3231_DecodeBCD>
 8000f4a:	4603      	mov	r3, r0
}
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	bd80      	pop	{r7, pc}

08000f50 <DS3231_GetDate>:

/**
 * @brief Gets the current day of month.
 * @return Day of month, 1 to 31.
 */
uint8_t DS3231_GetDate(void) {
 8000f50:	b580      	push	{r7, lr}
 8000f52:	af00      	add	r7, sp, #0
	return DS3231_DecodeBCD(DS3231_GetRegByte(DS3231_REG_DATE));
 8000f54:	2004      	movs	r0, #4
 8000f56:	f7ff fe23 	bl	8000ba0 <DS3231_GetRegByte>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	f000 f95a 	bl	8001216 <DS3231_DecodeBCD>
 8000f62:	4603      	mov	r3, r0
}
 8000f64:	4618      	mov	r0, r3
 8000f66:	bd80      	pop	{r7, pc}

08000f68 <DS3231_GetMonth>:

/**
 * @brief Gets the current month.
 * @return Month, 1 to 12.
 */
uint8_t DS3231_GetMonth(void) {
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	af00      	add	r7, sp, #0
	return DS3231_DecodeBCD(DS3231_GetRegByte(DS3231_REG_MONTH) & 0x7f);
 8000f6c:	2005      	movs	r0, #5
 8000f6e:	f7ff fe17 	bl	8000ba0 <DS3231_GetRegByte>
 8000f72:	4603      	mov	r3, r0
 8000f74:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000f78:	b2db      	uxtb	r3, r3
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	f000 f94b 	bl	8001216 <DS3231_DecodeBCD>
 8000f80:	4603      	mov	r3, r0
}
 8000f82:	4618      	mov	r0, r3
 8000f84:	bd80      	pop	{r7, pc}

08000f86 <DS3231_GetYear>:

/**
 * @brief Gets the current year.
 * @return Year, 2000 to 2199.
 */
uint16_t DS3231_GetYear(void) {
 8000f86:	b580      	push	{r7, lr}
 8000f88:	b082      	sub	sp, #8
 8000f8a:	af00      	add	r7, sp, #0
	uint8_t decYear = DS3231_DecodeBCD(DS3231_GetRegByte(DS3231_REG_YEAR));
 8000f8c:	2006      	movs	r0, #6
 8000f8e:	f7ff fe07 	bl	8000ba0 <DS3231_GetRegByte>
 8000f92:	4603      	mov	r3, r0
 8000f94:	4618      	mov	r0, r3
 8000f96:	f000 f93e 	bl	8001216 <DS3231_DecodeBCD>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	71fb      	strb	r3, [r7, #7]
	uint16_t century = (DS3231_GetRegByte(DS3231_REG_MONTH) >> DS3231_CENTURY) * 100 + 2000;
 8000f9e:	2005      	movs	r0, #5
 8000fa0:	f7ff fdfe 	bl	8000ba0 <DS3231_GetRegByte>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	09db      	lsrs	r3, r3, #7
 8000fa8:	b2db      	uxtb	r3, r3
 8000faa:	b29b      	uxth	r3, r3
 8000fac:	461a      	mov	r2, r3
 8000fae:	0092      	lsls	r2, r2, #2
 8000fb0:	4413      	add	r3, r2
 8000fb2:	461a      	mov	r2, r3
 8000fb4:	0091      	lsls	r1, r2, #2
 8000fb6:	461a      	mov	r2, r3
 8000fb8:	460b      	mov	r3, r1
 8000fba:	4413      	add	r3, r2
 8000fbc:	009b      	lsls	r3, r3, #2
 8000fbe:	b29b      	uxth	r3, r3
 8000fc0:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8000fc4:	80bb      	strh	r3, [r7, #4]
	return century + decYear;
 8000fc6:	79fb      	ldrb	r3, [r7, #7]
 8000fc8:	b29a      	uxth	r2, r3
 8000fca:	88bb      	ldrh	r3, [r7, #4]
 8000fcc:	4413      	add	r3, r2
 8000fce:	b29b      	uxth	r3, r3
}
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	3708      	adds	r7, #8
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	bd80      	pop	{r7, pc}

08000fd8 <DS3231_GetHour>:

/**
 * @brief Gets the current hour in 24h format.
 * @return Hour in 24h format, 0 to 23.
 */
uint8_t DS3231_GetHour(void) {
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	af00      	add	r7, sp, #0
	return DS3231_DecodeBCD(DS3231_GetRegByte(DS3231_REG_HOUR));
 8000fdc:	2002      	movs	r0, #2
 8000fde:	f7ff fddf 	bl	8000ba0 <DS3231_GetRegByte>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	f000 f916 	bl	8001216 <DS3231_DecodeBCD>
 8000fea:	4603      	mov	r3, r0
}
 8000fec:	4618      	mov	r0, r3
 8000fee:	bd80      	pop	{r7, pc}

08000ff0 <DS3231_GetMinute>:

/**
 * @brief Gets the current minute.
 * @return Minute, 0 to 59.
 */
uint8_t DS3231_GetMinute(void) {
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	af00      	add	r7, sp, #0
	return DS3231_DecodeBCD(DS3231_GetRegByte(DS3231_REG_MINUTE));
 8000ff4:	2001      	movs	r0, #1
 8000ff6:	f7ff fdd3 	bl	8000ba0 <DS3231_GetRegByte>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f000 f90a 	bl	8001216 <DS3231_DecodeBCD>
 8001002:	4603      	mov	r3, r0
}
 8001004:	4618      	mov	r0, r3
 8001006:	bd80      	pop	{r7, pc}

08001008 <DS3231_GetSecond>:

/**
 * @brief Gets the current second. Clock halt bit not included.
 * @return Second, 0 to 59.
 */
uint8_t DS3231_GetSecond(void) {
 8001008:	b580      	push	{r7, lr}
 800100a:	af00      	add	r7, sp, #0
	return DS3231_DecodeBCD(DS3231_GetRegByte(DS3231_REG_SECOND));
 800100c:	2000      	movs	r0, #0
 800100e:	f7ff fdc7 	bl	8000ba0 <DS3231_GetRegByte>
 8001012:	4603      	mov	r3, r0
 8001014:	4618      	mov	r0, r3
 8001016:	f000 f8fe 	bl	8001216 <DS3231_DecodeBCD>
 800101a:	4603      	mov	r3, r0
}
 800101c:	4618      	mov	r0, r3
 800101e:	bd80      	pop	{r7, pc}

08001020 <DS3231_SetDayOfWeek>:

/**
 * @brief Set the current day of week.
 * @param dayOfWeek Days since last Sunday, 1 to 7.
 */
void DS3231_SetDayOfWeek(uint8_t dayOfWeek) {
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0
 8001026:	4603      	mov	r3, r0
 8001028:	71fb      	strb	r3, [r7, #7]
	DS3231_SetRegByte(DS3231_REG_DOW, DS3231_EncodeBCD(dayOfWeek));
 800102a:	79fb      	ldrb	r3, [r7, #7]
 800102c:	4618      	mov	r0, r3
 800102e:	f000 f90b 	bl	8001248 <DS3231_EncodeBCD>
 8001032:	4603      	mov	r3, r0
 8001034:	4619      	mov	r1, r3
 8001036:	2003      	movs	r0, #3
 8001038:	f7ff fd94 	bl	8000b64 <DS3231_SetRegByte>
}
 800103c:	bf00      	nop
 800103e:	3708      	adds	r7, #8
 8001040:	46bd      	mov	sp, r7
 8001042:	bd80      	pop	{r7, pc}

08001044 <DS3231_SetDate>:

/**
 * @brief Set the current day of month.
 * @param date Day of month, 1 to 31.
 */
void DS3231_SetDate(uint8_t date) {
 8001044:	b580      	push	{r7, lr}
 8001046:	b082      	sub	sp, #8
 8001048:	af00      	add	r7, sp, #0
 800104a:	4603      	mov	r3, r0
 800104c:	71fb      	strb	r3, [r7, #7]
	DS3231_SetRegByte(DS3231_REG_DATE, DS3231_EncodeBCD(date));
 800104e:	79fb      	ldrb	r3, [r7, #7]
 8001050:	4618      	mov	r0, r3
 8001052:	f000 f8f9 	bl	8001248 <DS3231_EncodeBCD>
 8001056:	4603      	mov	r3, r0
 8001058:	4619      	mov	r1, r3
 800105a:	2004      	movs	r0, #4
 800105c:	f7ff fd82 	bl	8000b64 <DS3231_SetRegByte>
}
 8001060:	bf00      	nop
 8001062:	3708      	adds	r7, #8
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}

08001068 <DS3231_SetMonth>:

/**
 * @brief Set the current month.
 * @param month Month, 1 to 12.
 */
void DS3231_SetMonth(uint8_t month) {
 8001068:	b580      	push	{r7, lr}
 800106a:	b084      	sub	sp, #16
 800106c:	af00      	add	r7, sp, #0
 800106e:	4603      	mov	r3, r0
 8001070:	71fb      	strb	r3, [r7, #7]
	uint8_t century = DS3231_GetRegByte(DS3231_REG_MONTH) & 0x80;
 8001072:	2005      	movs	r0, #5
 8001074:	f7ff fd94 	bl	8000ba0 <DS3231_GetRegByte>
 8001078:	4603      	mov	r3, r0
 800107a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800107e:	73fb      	strb	r3, [r7, #15]
	DS3231_SetRegByte(DS3231_REG_MONTH, DS3231_EncodeBCD(month) | century);
 8001080:	79fb      	ldrb	r3, [r7, #7]
 8001082:	4618      	mov	r0, r3
 8001084:	f000 f8e0 	bl	8001248 <DS3231_EncodeBCD>
 8001088:	4603      	mov	r3, r0
 800108a:	461a      	mov	r2, r3
 800108c:	7bfb      	ldrb	r3, [r7, #15]
 800108e:	4313      	orrs	r3, r2
 8001090:	b2db      	uxtb	r3, r3
 8001092:	4619      	mov	r1, r3
 8001094:	2005      	movs	r0, #5
 8001096:	f7ff fd65 	bl	8000b64 <DS3231_SetRegByte>
}
 800109a:	bf00      	nop
 800109c:	3710      	adds	r7, #16
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}
	...

080010a4 <DS3231_SetYear>:

/**
 * @brief Set the current year.
 * @param year Year, 2000 to 2199.
 */
void DS3231_SetYear(uint16_t year) {
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b084      	sub	sp, #16
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	4603      	mov	r3, r0
 80010ac:	80fb      	strh	r3, [r7, #6]
	uint8_t century = (year / 100) % 20;
 80010ae:	88fb      	ldrh	r3, [r7, #6]
 80010b0:	4a1c      	ldr	r2, [pc, #112]	; (8001124 <DS3231_SetYear+0x80>)
 80010b2:	fba2 2303 	umull	r2, r3, r2, r3
 80010b6:	095b      	lsrs	r3, r3, #5
 80010b8:	b29a      	uxth	r2, r3
 80010ba:	4b1b      	ldr	r3, [pc, #108]	; (8001128 <DS3231_SetYear+0x84>)
 80010bc:	fba3 1302 	umull	r1, r3, r3, r2
 80010c0:	0919      	lsrs	r1, r3, #4
 80010c2:	460b      	mov	r3, r1
 80010c4:	009b      	lsls	r3, r3, #2
 80010c6:	440b      	add	r3, r1
 80010c8:	009b      	lsls	r3, r3, #2
 80010ca:	1ad3      	subs	r3, r2, r3
 80010cc:	b29b      	uxth	r3, r3
 80010ce:	73fb      	strb	r3, [r7, #15]
	uint8_t monthReg = (DS3231_GetRegByte(DS3231_REG_MONTH) & 0x7f) | (century << DS3231_CENTURY);
 80010d0:	2005      	movs	r0, #5
 80010d2:	f7ff fd65 	bl	8000ba0 <DS3231_GetRegByte>
 80010d6:	4603      	mov	r3, r0
 80010d8:	b25b      	sxtb	r3, r3
 80010da:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80010de:	b25a      	sxtb	r2, r3
 80010e0:	7bfb      	ldrb	r3, [r7, #15]
 80010e2:	01db      	lsls	r3, r3, #7
 80010e4:	b25b      	sxtb	r3, r3
 80010e6:	4313      	orrs	r3, r2
 80010e8:	b25b      	sxtb	r3, r3
 80010ea:	73bb      	strb	r3, [r7, #14]
	DS3231_SetRegByte(DS3231_REG_MONTH, monthReg);
 80010ec:	7bbb      	ldrb	r3, [r7, #14]
 80010ee:	4619      	mov	r1, r3
 80010f0:	2005      	movs	r0, #5
 80010f2:	f7ff fd37 	bl	8000b64 <DS3231_SetRegByte>
	DS3231_SetRegByte(DS3231_REG_YEAR, DS3231_EncodeBCD(year % 100));
 80010f6:	88fb      	ldrh	r3, [r7, #6]
 80010f8:	4a0a      	ldr	r2, [pc, #40]	; (8001124 <DS3231_SetYear+0x80>)
 80010fa:	fba2 1203 	umull	r1, r2, r2, r3
 80010fe:	0952      	lsrs	r2, r2, #5
 8001100:	2164      	movs	r1, #100	; 0x64
 8001102:	fb01 f202 	mul.w	r2, r1, r2
 8001106:	1a9b      	subs	r3, r3, r2
 8001108:	b29b      	uxth	r3, r3
 800110a:	b2db      	uxtb	r3, r3
 800110c:	4618      	mov	r0, r3
 800110e:	f000 f89b 	bl	8001248 <DS3231_EncodeBCD>
 8001112:	4603      	mov	r3, r0
 8001114:	4619      	mov	r1, r3
 8001116:	2006      	movs	r0, #6
 8001118:	f7ff fd24 	bl	8000b64 <DS3231_SetRegByte>
}
 800111c:	bf00      	nop
 800111e:	3710      	adds	r7, #16
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}
 8001124:	51eb851f 	.word	0x51eb851f
 8001128:	cccccccd 	.word	0xcccccccd

0800112c <DS3231_SetHour>:

/**
 * @brief Set the current hour, in 24h format.
 * @param hour_24mode Hour in 24h format, 0 to 23.
 */
void DS3231_SetHour(uint8_t hour_24mode) {
 800112c:	b580      	push	{r7, lr}
 800112e:	b082      	sub	sp, #8
 8001130:	af00      	add	r7, sp, #0
 8001132:	4603      	mov	r3, r0
 8001134:	71fb      	strb	r3, [r7, #7]
	DS3231_SetRegByte(DS3231_REG_HOUR, DS3231_EncodeBCD(hour_24mode & 0x3f));
 8001136:	79fb      	ldrb	r3, [r7, #7]
 8001138:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800113c:	b2db      	uxtb	r3, r3
 800113e:	4618      	mov	r0, r3
 8001140:	f000 f882 	bl	8001248 <DS3231_EncodeBCD>
 8001144:	4603      	mov	r3, r0
 8001146:	4619      	mov	r1, r3
 8001148:	2002      	movs	r0, #2
 800114a:	f7ff fd0b 	bl	8000b64 <DS3231_SetRegByte>
}
 800114e:	bf00      	nop
 8001150:	3708      	adds	r7, #8
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}

08001156 <DS3231_SetMinute>:

/**
 * @brief Set the current minute.
 * @param minute Minute, 0 to 59.
 */
void DS3231_SetMinute(uint8_t minute) {
 8001156:	b580      	push	{r7, lr}
 8001158:	b082      	sub	sp, #8
 800115a:	af00      	add	r7, sp, #0
 800115c:	4603      	mov	r3, r0
 800115e:	71fb      	strb	r3, [r7, #7]
	DS3231_SetRegByte(DS3231_REG_MINUTE, DS3231_EncodeBCD(minute));
 8001160:	79fb      	ldrb	r3, [r7, #7]
 8001162:	4618      	mov	r0, r3
 8001164:	f000 f870 	bl	8001248 <DS3231_EncodeBCD>
 8001168:	4603      	mov	r3, r0
 800116a:	4619      	mov	r1, r3
 800116c:	2001      	movs	r0, #1
 800116e:	f7ff fcf9 	bl	8000b64 <DS3231_SetRegByte>
}
 8001172:	bf00      	nop
 8001174:	3708      	adds	r7, #8
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}

0800117a <DS3231_SetSecond>:

/**
 * @brief Set the current second.
 * @param second Second, 0 to 59.
 */
void DS3231_SetSecond(uint8_t second) {
 800117a:	b580      	push	{r7, lr}
 800117c:	b082      	sub	sp, #8
 800117e:	af00      	add	r7, sp, #0
 8001180:	4603      	mov	r3, r0
 8001182:	71fb      	strb	r3, [r7, #7]
	DS3231_SetRegByte(DS3231_REG_SECOND, DS3231_EncodeBCD(second));
 8001184:	79fb      	ldrb	r3, [r7, #7]
 8001186:	4618      	mov	r0, r3
 8001188:	f000 f85e 	bl	8001248 <DS3231_EncodeBCD>
 800118c:	4603      	mov	r3, r0
 800118e:	4619      	mov	r1, r3
 8001190:	2000      	movs	r0, #0
 8001192:	f7ff fce7 	bl	8000b64 <DS3231_SetRegByte>
}
 8001196:	bf00      	nop
 8001198:	3708      	adds	r7, #8
 800119a:	46bd      	mov	sp, r7
 800119c:	bd80      	pop	{r7, pc}

0800119e <DS3231_SetFullTime>:
 * @brief Set the current time.
 * @param hour_24mode Hour in 24h format, 0 to 23.
 * @param minute  Minute, 0 to 59.
 * @param second Second, 0 to 59.
 */
void DS3231_SetFullTime(uint8_t  hour_24mode, uint8_t minute, uint8_t second){
 800119e:	b580      	push	{r7, lr}
 80011a0:	b082      	sub	sp, #8
 80011a2:	af00      	add	r7, sp, #0
 80011a4:	4603      	mov	r3, r0
 80011a6:	71fb      	strb	r3, [r7, #7]
 80011a8:	460b      	mov	r3, r1
 80011aa:	71bb      	strb	r3, [r7, #6]
 80011ac:	4613      	mov	r3, r2
 80011ae:	717b      	strb	r3, [r7, #5]
	DS3231_SetHour(hour_24mode);
 80011b0:	79fb      	ldrb	r3, [r7, #7]
 80011b2:	4618      	mov	r0, r3
 80011b4:	f7ff ffba 	bl	800112c <DS3231_SetHour>
	DS3231_SetMinute(minute);
 80011b8:	79bb      	ldrb	r3, [r7, #6]
 80011ba:	4618      	mov	r0, r3
 80011bc:	f7ff ffcb 	bl	8001156 <DS3231_SetMinute>
	DS3231_SetSecond(second);
 80011c0:	797b      	ldrb	r3, [r7, #5]
 80011c2:	4618      	mov	r0, r3
 80011c4:	f7ff ffd9 	bl	800117a <DS3231_SetSecond>
}
 80011c8:	bf00      	nop
 80011ca:	3708      	adds	r7, #8
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}

080011d0 <DS3231_SetFullDate>:
 * @param date Date, 0 to 31.
 * @param month Month, 1 to 12.
 * @param dow Days since last Sunday, 1 to 7.
 * @param year Year, 2000 to 2199.
 */
void DS3231_SetFullDate(uint8_t date, uint8_t month, uint8_t dow, uint16_t year){
 80011d0:	b590      	push	{r4, r7, lr}
 80011d2:	b083      	sub	sp, #12
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	4604      	mov	r4, r0
 80011d8:	4608      	mov	r0, r1
 80011da:	4611      	mov	r1, r2
 80011dc:	461a      	mov	r2, r3
 80011de:	4623      	mov	r3, r4
 80011e0:	71fb      	strb	r3, [r7, #7]
 80011e2:	4603      	mov	r3, r0
 80011e4:	71bb      	strb	r3, [r7, #6]
 80011e6:	460b      	mov	r3, r1
 80011e8:	717b      	strb	r3, [r7, #5]
 80011ea:	4613      	mov	r3, r2
 80011ec:	807b      	strh	r3, [r7, #2]
	DS3231_SetDate(date);
 80011ee:	79fb      	ldrb	r3, [r7, #7]
 80011f0:	4618      	mov	r0, r3
 80011f2:	f7ff ff27 	bl	8001044 <DS3231_SetDate>
	DS3231_SetMonth(month);
 80011f6:	79bb      	ldrb	r3, [r7, #6]
 80011f8:	4618      	mov	r0, r3
 80011fa:	f7ff ff35 	bl	8001068 <DS3231_SetMonth>
	DS3231_SetDayOfWeek(dow);
 80011fe:	797b      	ldrb	r3, [r7, #5]
 8001200:	4618      	mov	r0, r3
 8001202:	f7ff ff0d 	bl	8001020 <DS3231_SetDayOfWeek>
	DS3231_SetYear(year);
 8001206:	887b      	ldrh	r3, [r7, #2]
 8001208:	4618      	mov	r0, r3
 800120a:	f7ff ff4b 	bl	80010a4 <DS3231_SetYear>
}
 800120e:	bf00      	nop
 8001210:	370c      	adds	r7, #12
 8001212:	46bd      	mov	sp, r7
 8001214:	bd90      	pop	{r4, r7, pc}

08001216 <DS3231_DecodeBCD>:
/**
 * @brief Decodes the raw binary value stored in registers to decimal format.
 * @param bin Binary-coded decimal value retrieved from register, 0 to 255.
 * @return Decoded decimal value.
 */
uint8_t DS3231_DecodeBCD(uint8_t bin) {
 8001216:	b480      	push	{r7}
 8001218:	b083      	sub	sp, #12
 800121a:	af00      	add	r7, sp, #0
 800121c:	4603      	mov	r3, r0
 800121e:	71fb      	strb	r3, [r7, #7]
	return (((bin & 0xf0) >> 4) * 10) + (bin & 0x0f);
 8001220:	79fb      	ldrb	r3, [r7, #7]
 8001222:	091b      	lsrs	r3, r3, #4
 8001224:	b2db      	uxtb	r3, r3
 8001226:	461a      	mov	r2, r3
 8001228:	0092      	lsls	r2, r2, #2
 800122a:	4413      	add	r3, r2
 800122c:	005b      	lsls	r3, r3, #1
 800122e:	b2da      	uxtb	r2, r3
 8001230:	79fb      	ldrb	r3, [r7, #7]
 8001232:	f003 030f 	and.w	r3, r3, #15
 8001236:	b2db      	uxtb	r3, r3
 8001238:	4413      	add	r3, r2
 800123a:	b2db      	uxtb	r3, r3
}
 800123c:	4618      	mov	r0, r3
 800123e:	370c      	adds	r7, #12
 8001240:	46bd      	mov	sp, r7
 8001242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001246:	4770      	bx	lr

08001248 <DS3231_EncodeBCD>:
/**
 * @brief Encodes a decimal number to binaty-coded decimal for storage in registers.
 * @param dec Decimal number to encode.
 * @return Encoded binary-coded decimal value.
 */
uint8_t DS3231_EncodeBCD(uint8_t dec) {
 8001248:	b480      	push	{r7}
 800124a:	b083      	sub	sp, #12
 800124c:	af00      	add	r7, sp, #0
 800124e:	4603      	mov	r3, r0
 8001250:	71fb      	strb	r3, [r7, #7]
	return (dec % 10 + ((dec / 10) << 4));
 8001252:	79fa      	ldrb	r2, [r7, #7]
 8001254:	4b0c      	ldr	r3, [pc, #48]	; (8001288 <DS3231_EncodeBCD+0x40>)
 8001256:	fba3 1302 	umull	r1, r3, r3, r2
 800125a:	08d9      	lsrs	r1, r3, #3
 800125c:	460b      	mov	r3, r1
 800125e:	009b      	lsls	r3, r3, #2
 8001260:	440b      	add	r3, r1
 8001262:	005b      	lsls	r3, r3, #1
 8001264:	1ad3      	subs	r3, r2, r3
 8001266:	b2da      	uxtb	r2, r3
 8001268:	79fb      	ldrb	r3, [r7, #7]
 800126a:	4907      	ldr	r1, [pc, #28]	; (8001288 <DS3231_EncodeBCD+0x40>)
 800126c:	fba1 1303 	umull	r1, r3, r1, r3
 8001270:	08db      	lsrs	r3, r3, #3
 8001272:	b2db      	uxtb	r3, r3
 8001274:	011b      	lsls	r3, r3, #4
 8001276:	b2db      	uxtb	r3, r3
 8001278:	4413      	add	r3, r2
 800127a:	b2db      	uxtb	r3, r3
}
 800127c:	4618      	mov	r0, r3
 800127e:	370c      	adds	r7, #12
 8001280:	46bd      	mov	sp, r7
 8001282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001286:	4770      	bx	lr
 8001288:	cccccccd 	.word	0xcccccccd

0800128c <MX_GPIO_Init>:
     PC5   ------> ETH_RXD1
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b08e      	sub	sp, #56	; 0x38
 8001290:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001292:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001296:	2200      	movs	r2, #0
 8001298:	601a      	str	r2, [r3, #0]
 800129a:	605a      	str	r2, [r3, #4]
 800129c:	609a      	str	r2, [r3, #8]
 800129e:	60da      	str	r2, [r3, #12]
 80012a0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80012a2:	4b9c      	ldr	r3, [pc, #624]	; (8001514 <MX_GPIO_Init+0x288>)
 80012a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012a6:	4a9b      	ldr	r2, [pc, #620]	; (8001514 <MX_GPIO_Init+0x288>)
 80012a8:	f043 0310 	orr.w	r3, r3, #16
 80012ac:	6313      	str	r3, [r2, #48]	; 0x30
 80012ae:	4b99      	ldr	r3, [pc, #612]	; (8001514 <MX_GPIO_Init+0x288>)
 80012b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012b2:	f003 0310 	and.w	r3, r3, #16
 80012b6:	623b      	str	r3, [r7, #32]
 80012b8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012ba:	4b96      	ldr	r3, [pc, #600]	; (8001514 <MX_GPIO_Init+0x288>)
 80012bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012be:	4a95      	ldr	r2, [pc, #596]	; (8001514 <MX_GPIO_Init+0x288>)
 80012c0:	f043 0304 	orr.w	r3, r3, #4
 80012c4:	6313      	str	r3, [r2, #48]	; 0x30
 80012c6:	4b93      	ldr	r3, [pc, #588]	; (8001514 <MX_GPIO_Init+0x288>)
 80012c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ca:	f003 0304 	and.w	r3, r3, #4
 80012ce:	61fb      	str	r3, [r7, #28]
 80012d0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80012d2:	4b90      	ldr	r3, [pc, #576]	; (8001514 <MX_GPIO_Init+0x288>)
 80012d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012d6:	4a8f      	ldr	r2, [pc, #572]	; (8001514 <MX_GPIO_Init+0x288>)
 80012d8:	f043 0320 	orr.w	r3, r3, #32
 80012dc:	6313      	str	r3, [r2, #48]	; 0x30
 80012de:	4b8d      	ldr	r3, [pc, #564]	; (8001514 <MX_GPIO_Init+0x288>)
 80012e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012e2:	f003 0320 	and.w	r3, r3, #32
 80012e6:	61bb      	str	r3, [r7, #24]
 80012e8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80012ea:	4b8a      	ldr	r3, [pc, #552]	; (8001514 <MX_GPIO_Init+0x288>)
 80012ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ee:	4a89      	ldr	r2, [pc, #548]	; (8001514 <MX_GPIO_Init+0x288>)
 80012f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80012f4:	6313      	str	r3, [r2, #48]	; 0x30
 80012f6:	4b87      	ldr	r3, [pc, #540]	; (8001514 <MX_GPIO_Init+0x288>)
 80012f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80012fe:	617b      	str	r3, [r7, #20]
 8001300:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001302:	4b84      	ldr	r3, [pc, #528]	; (8001514 <MX_GPIO_Init+0x288>)
 8001304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001306:	4a83      	ldr	r2, [pc, #524]	; (8001514 <MX_GPIO_Init+0x288>)
 8001308:	f043 0301 	orr.w	r3, r3, #1
 800130c:	6313      	str	r3, [r2, #48]	; 0x30
 800130e:	4b81      	ldr	r3, [pc, #516]	; (8001514 <MX_GPIO_Init+0x288>)
 8001310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001312:	f003 0301 	and.w	r3, r3, #1
 8001316:	613b      	str	r3, [r7, #16]
 8001318:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800131a:	4b7e      	ldr	r3, [pc, #504]	; (8001514 <MX_GPIO_Init+0x288>)
 800131c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800131e:	4a7d      	ldr	r2, [pc, #500]	; (8001514 <MX_GPIO_Init+0x288>)
 8001320:	f043 0302 	orr.w	r3, r3, #2
 8001324:	6313      	str	r3, [r2, #48]	; 0x30
 8001326:	4b7b      	ldr	r3, [pc, #492]	; (8001514 <MX_GPIO_Init+0x288>)
 8001328:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800132a:	f003 0302 	and.w	r3, r3, #2
 800132e:	60fb      	str	r3, [r7, #12]
 8001330:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001332:	4b78      	ldr	r3, [pc, #480]	; (8001514 <MX_GPIO_Init+0x288>)
 8001334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001336:	4a77      	ldr	r2, [pc, #476]	; (8001514 <MX_GPIO_Init+0x288>)
 8001338:	f043 0308 	orr.w	r3, r3, #8
 800133c:	6313      	str	r3, [r2, #48]	; 0x30
 800133e:	4b75      	ldr	r3, [pc, #468]	; (8001514 <MX_GPIO_Init+0x288>)
 8001340:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001342:	f003 0308 	and.w	r3, r3, #8
 8001346:	60bb      	str	r3, [r7, #8]
 8001348:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800134a:	4b72      	ldr	r3, [pc, #456]	; (8001514 <MX_GPIO_Init+0x288>)
 800134c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800134e:	4a71      	ldr	r2, [pc, #452]	; (8001514 <MX_GPIO_Init+0x288>)
 8001350:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001354:	6313      	str	r3, [r2, #48]	; 0x30
 8001356:	4b6f      	ldr	r3, [pc, #444]	; (8001514 <MX_GPIO_Init+0x288>)
 8001358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800135a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800135e:	607b      	str	r3, [r7, #4]
 8001360:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, T_CLK_Pin|T_MOSI_Pin|T_CS_Pin, GPIO_PIN_RESET);
 8001362:	2200      	movs	r2, #0
 8001364:	2168      	movs	r1, #104	; 0x68
 8001366:	486c      	ldr	r0, [pc, #432]	; (8001518 <MX_GPIO_Init+0x28c>)
 8001368:	f005 fb2e 	bl	80069c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800136c:	2200      	movs	r2, #0
 800136e:	2140      	movs	r1, #64	; 0x40
 8001370:	486a      	ldr	r0, [pc, #424]	; (800151c <MX_GPIO_Init+0x290>)
 8001372:	f005 fb29 	bl	80069c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CS_Pin|DC_Pin|RST_Pin, GPIO_PIN_RESET);
 8001376:	2200      	movs	r2, #0
 8001378:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 800137c:	4868      	ldr	r0, [pc, #416]	; (8001520 <MX_GPIO_Init+0x294>)
 800137e:	f005 fb23 	bl	80069c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001382:	2200      	movs	r2, #0
 8001384:	2180      	movs	r1, #128	; 0x80
 8001386:	4867      	ldr	r0, [pc, #412]	; (8001524 <MX_GPIO_Init+0x298>)
 8001388:	f005 fb1e 	bl	80069c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = T_IRQ_Pin|T_MISO_Pin;
 800138c:	2314      	movs	r3, #20
 800138e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001390:	2300      	movs	r3, #0
 8001392:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001394:	2300      	movs	r3, #0
 8001396:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001398:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800139c:	4619      	mov	r1, r3
 800139e:	485e      	ldr	r0, [pc, #376]	; (8001518 <MX_GPIO_Init+0x28c>)
 80013a0:	f005 f94e 	bl	8006640 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = T_CLK_Pin|T_MOSI_Pin|T_CS_Pin;
 80013a4:	2368      	movs	r3, #104	; 0x68
 80013a6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013a8:	2301      	movs	r3, #1
 80013aa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ac:	2300      	movs	r3, #0
 80013ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013b0:	2303      	movs	r3, #3
 80013b2:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80013b4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013b8:	4619      	mov	r1, r3
 80013ba:	4857      	ldr	r0, [pc, #348]	; (8001518 <MX_GPIO_Init+0x28c>)
 80013bc:	f005 f940 	bl	8006640 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = User_Blue_Button_Pin;
 80013c0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80013c4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013c6:	2300      	movs	r3, #0
 80013c8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ca:	2300      	movs	r3, #0
 80013cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(User_Blue_Button_GPIO_Port, &GPIO_InitStruct);
 80013ce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013d2:	4619      	mov	r1, r3
 80013d4:	4852      	ldr	r0, [pc, #328]	; (8001520 <MX_GPIO_Init+0x294>)
 80013d6:	f005 f933 	bl	8006640 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80013da:	2332      	movs	r3, #50	; 0x32
 80013dc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013de:	2302      	movs	r3, #2
 80013e0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e2:	2300      	movs	r3, #0
 80013e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013e6:	2303      	movs	r3, #3
 80013e8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80013ea:	230b      	movs	r3, #11
 80013ec:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013f2:	4619      	mov	r1, r3
 80013f4:	484a      	ldr	r0, [pc, #296]	; (8001520 <MX_GPIO_Init+0x294>)
 80013f6:	f005 f923 	bl	8006640 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80013fa:	2386      	movs	r3, #134	; 0x86
 80013fc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013fe:	2302      	movs	r3, #2
 8001400:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001402:	2300      	movs	r3, #0
 8001404:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001406:	2303      	movs	r3, #3
 8001408:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800140a:	230b      	movs	r3, #11
 800140c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800140e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001412:	4619      	mov	r1, r3
 8001414:	4844      	ldr	r0, [pc, #272]	; (8001528 <MX_GPIO_Init+0x29c>)
 8001416:	f005 f913 	bl	8006640 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800141a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800141e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001420:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001424:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001426:	2301      	movs	r3, #1
 8001428:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800142a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800142e:	4619      	mov	r1, r3
 8001430:	4839      	ldr	r0, [pc, #228]	; (8001518 <MX_GPIO_Init+0x28c>)
 8001432:	f005 f905 	bl	8006640 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB12 PB13 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 8001436:	f44f 4334 	mov.w	r3, #46080	; 0xb400
 800143a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800143c:	2300      	movs	r3, #0
 800143e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001440:	2300      	movs	r3, #0
 8001442:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001444:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001448:	4619      	mov	r1, r3
 800144a:	4836      	ldr	r0, [pc, #216]	; (8001524 <MX_GPIO_Init+0x298>)
 800144c:	f005 f8f8 	bl	8006640 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8001450:	2340      	movs	r3, #64	; 0x40
 8001452:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001454:	2301      	movs	r3, #1
 8001456:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001458:	2300      	movs	r3, #0
 800145a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800145c:	2300      	movs	r3, #0
 800145e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001460:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001464:	4619      	mov	r1, r3
 8001466:	482d      	ldr	r0, [pc, #180]	; (800151c <MX_GPIO_Init+0x290>)
 8001468:	f005 f8ea 	bl	8006640 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800146c:	2380      	movs	r3, #128	; 0x80
 800146e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001470:	2300      	movs	r3, #0
 8001472:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001474:	2300      	movs	r3, #0
 8001476:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001478:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800147c:	4619      	mov	r1, r3
 800147e:	4827      	ldr	r0, [pc, #156]	; (800151c <MX_GPIO_Init+0x290>)
 8001480:	f005 f8de 	bl	8006640 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = CS_Pin|DC_Pin|RST_Pin;
 8001484:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8001488:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800148a:	2301      	movs	r3, #1
 800148c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800148e:	2300      	movs	r3, #0
 8001490:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001492:	2303      	movs	r3, #3
 8001494:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001496:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800149a:	4619      	mov	r1, r3
 800149c:	4820      	ldr	r0, [pc, #128]	; (8001520 <MX_GPIO_Init+0x294>)
 800149e:	f005 f8cf 	bl	8006640 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80014a2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80014a6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014a8:	2300      	movs	r3, #0
 80014aa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ac:	2300      	movs	r3, #0
 80014ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014b4:	4619      	mov	r1, r3
 80014b6:	481c      	ldr	r0, [pc, #112]	; (8001528 <MX_GPIO_Init+0x29c>)
 80014b8:	f005 f8c2 	bl	8006640 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80014bc:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 80014c0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014c2:	2302      	movs	r3, #2
 80014c4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c6:	2300      	movs	r3, #0
 80014c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014ca:	2303      	movs	r3, #3
 80014cc:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80014ce:	230b      	movs	r3, #11
 80014d0:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80014d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014d6:	4619      	mov	r1, r3
 80014d8:	4810      	ldr	r0, [pc, #64]	; (800151c <MX_GPIO_Init+0x290>)
 80014da:	f005 f8b1 	bl	8006640 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80014de:	2380      	movs	r3, #128	; 0x80
 80014e0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014e2:	2301      	movs	r3, #1
 80014e4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e6:	2300      	movs	r3, #0
 80014e8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014ea:	2300      	movs	r3, #0
 80014ec:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80014ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014f2:	4619      	mov	r1, r3
 80014f4:	480b      	ldr	r0, [pc, #44]	; (8001524 <MX_GPIO_Init+0x298>)
 80014f6:	f005 f8a3 	bl	8006640 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80014fa:	2200      	movs	r2, #0
 80014fc:	2100      	movs	r1, #0
 80014fe:	2028      	movs	r0, #40	; 0x28
 8001500:	f004 fcef 	bl	8005ee2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001504:	2028      	movs	r0, #40	; 0x28
 8001506:	f004 fd08 	bl	8005f1a <HAL_NVIC_EnableIRQ>

}
 800150a:	bf00      	nop
 800150c:	3738      	adds	r7, #56	; 0x38
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}
 8001512:	bf00      	nop
 8001514:	40023800 	.word	0x40023800
 8001518:	40021000 	.word	0x40021000
 800151c:	40021800 	.word	0x40021800
 8001520:	40020800 	.word	0x40020800
 8001524:	40020400 	.word	0x40020400
 8001528:	40020000 	.word	0x40020000

0800152c <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c4;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001530:	4b1b      	ldr	r3, [pc, #108]	; (80015a0 <MX_I2C1_Init+0x74>)
 8001532:	4a1c      	ldr	r2, [pc, #112]	; (80015a4 <MX_I2C1_Init+0x78>)
 8001534:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00C0EAFF;
 8001536:	4b1a      	ldr	r3, [pc, #104]	; (80015a0 <MX_I2C1_Init+0x74>)
 8001538:	4a1b      	ldr	r2, [pc, #108]	; (80015a8 <MX_I2C1_Init+0x7c>)
 800153a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800153c:	4b18      	ldr	r3, [pc, #96]	; (80015a0 <MX_I2C1_Init+0x74>)
 800153e:	2200      	movs	r2, #0
 8001540:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001542:	4b17      	ldr	r3, [pc, #92]	; (80015a0 <MX_I2C1_Init+0x74>)
 8001544:	2201      	movs	r2, #1
 8001546:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001548:	4b15      	ldr	r3, [pc, #84]	; (80015a0 <MX_I2C1_Init+0x74>)
 800154a:	2200      	movs	r2, #0
 800154c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800154e:	4b14      	ldr	r3, [pc, #80]	; (80015a0 <MX_I2C1_Init+0x74>)
 8001550:	2200      	movs	r2, #0
 8001552:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001554:	4b12      	ldr	r3, [pc, #72]	; (80015a0 <MX_I2C1_Init+0x74>)
 8001556:	2200      	movs	r2, #0
 8001558:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800155a:	4b11      	ldr	r3, [pc, #68]	; (80015a0 <MX_I2C1_Init+0x74>)
 800155c:	2200      	movs	r2, #0
 800155e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001560:	4b0f      	ldr	r3, [pc, #60]	; (80015a0 <MX_I2C1_Init+0x74>)
 8001562:	2200      	movs	r2, #0
 8001564:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001566:	480e      	ldr	r0, [pc, #56]	; (80015a0 <MX_I2C1_Init+0x74>)
 8001568:	f005 fa6c 	bl	8006a44 <HAL_I2C_Init>
 800156c:	4603      	mov	r3, r0
 800156e:	2b00      	cmp	r3, #0
 8001570:	d001      	beq.n	8001576 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001572:	f002 fa85 	bl	8003a80 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001576:	2100      	movs	r1, #0
 8001578:	4809      	ldr	r0, [pc, #36]	; (80015a0 <MX_I2C1_Init+0x74>)
 800157a:	f005 ff49 	bl	8007410 <HAL_I2CEx_ConfigAnalogFilter>
 800157e:	4603      	mov	r3, r0
 8001580:	2b00      	cmp	r3, #0
 8001582:	d001      	beq.n	8001588 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001584:	f002 fa7c 	bl	8003a80 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001588:	2100      	movs	r1, #0
 800158a:	4805      	ldr	r0, [pc, #20]	; (80015a0 <MX_I2C1_Init+0x74>)
 800158c:	f005 ff8b 	bl	80074a6 <HAL_I2CEx_ConfigDigitalFilter>
 8001590:	4603      	mov	r3, r0
 8001592:	2b00      	cmp	r3, #0
 8001594:	d001      	beq.n	800159a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001596:	f002 fa73 	bl	8003a80 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800159a:	bf00      	nop
 800159c:	bd80      	pop	{r7, pc}
 800159e:	bf00      	nop
 80015a0:	20000370 	.word	0x20000370
 80015a4:	40005400 	.word	0x40005400
 80015a8:	00c0eaff 	.word	0x00c0eaff

080015ac <MX_I2C4_Init>:
/* I2C4 init function */
void MX_I2C4_Init(void)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 80015b0:	4b1b      	ldr	r3, [pc, #108]	; (8001620 <MX_I2C4_Init+0x74>)
 80015b2:	4a1c      	ldr	r2, [pc, #112]	; (8001624 <MX_I2C4_Init+0x78>)
 80015b4:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x00C0EAFF;
 80015b6:	4b1a      	ldr	r3, [pc, #104]	; (8001620 <MX_I2C4_Init+0x74>)
 80015b8:	4a1b      	ldr	r2, [pc, #108]	; (8001628 <MX_I2C4_Init+0x7c>)
 80015ba:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 80015bc:	4b18      	ldr	r3, [pc, #96]	; (8001620 <MX_I2C4_Init+0x74>)
 80015be:	2200      	movs	r2, #0
 80015c0:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80015c2:	4b17      	ldr	r3, [pc, #92]	; (8001620 <MX_I2C4_Init+0x74>)
 80015c4:	2201      	movs	r2, #1
 80015c6:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80015c8:	4b15      	ldr	r3, [pc, #84]	; (8001620 <MX_I2C4_Init+0x74>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 80015ce:	4b14      	ldr	r3, [pc, #80]	; (8001620 <MX_I2C4_Init+0x74>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80015d4:	4b12      	ldr	r3, [pc, #72]	; (8001620 <MX_I2C4_Init+0x74>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80015da:	4b11      	ldr	r3, [pc, #68]	; (8001620 <MX_I2C4_Init+0x74>)
 80015dc:	2200      	movs	r2, #0
 80015de:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80015e0:	4b0f      	ldr	r3, [pc, #60]	; (8001620 <MX_I2C4_Init+0x74>)
 80015e2:	2200      	movs	r2, #0
 80015e4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 80015e6:	480e      	ldr	r0, [pc, #56]	; (8001620 <MX_I2C4_Init+0x74>)
 80015e8:	f005 fa2c 	bl	8006a44 <HAL_I2C_Init>
 80015ec:	4603      	mov	r3, r0
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d001      	beq.n	80015f6 <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 80015f2:	f002 fa45 	bl	8003a80 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80015f6:	2100      	movs	r1, #0
 80015f8:	4809      	ldr	r0, [pc, #36]	; (8001620 <MX_I2C4_Init+0x74>)
 80015fa:	f005 ff09 	bl	8007410 <HAL_I2CEx_ConfigAnalogFilter>
 80015fe:	4603      	mov	r3, r0
 8001600:	2b00      	cmp	r3, #0
 8001602:	d001      	beq.n	8001608 <MX_I2C4_Init+0x5c>
  {
    Error_Handler();
 8001604:	f002 fa3c 	bl	8003a80 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 8001608:	2100      	movs	r1, #0
 800160a:	4805      	ldr	r0, [pc, #20]	; (8001620 <MX_I2C4_Init+0x74>)
 800160c:	f005 ff4b 	bl	80074a6 <HAL_I2CEx_ConfigDigitalFilter>
 8001610:	4603      	mov	r3, r0
 8001612:	2b00      	cmp	r3, #0
 8001614:	d001      	beq.n	800161a <MX_I2C4_Init+0x6e>
  {
    Error_Handler();
 8001616:	f002 fa33 	bl	8003a80 <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 800161a:	bf00      	nop
 800161c:	bd80      	pop	{r7, pc}
 800161e:	bf00      	nop
 8001620:	200003c4 	.word	0x200003c4
 8001624:	40006000 	.word	0x40006000
 8001628:	00c0eaff 	.word	0x00c0eaff

0800162c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b0b0      	sub	sp, #192	; 0xc0
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001634:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001638:	2200      	movs	r2, #0
 800163a:	601a      	str	r2, [r3, #0]
 800163c:	605a      	str	r2, [r3, #4]
 800163e:	609a      	str	r2, [r3, #8]
 8001640:	60da      	str	r2, [r3, #12]
 8001642:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001644:	f107 031c 	add.w	r3, r7, #28
 8001648:	2290      	movs	r2, #144	; 0x90
 800164a:	2100      	movs	r1, #0
 800164c:	4618      	mov	r0, r3
 800164e:	f00a fa42 	bl	800bad6 <memset>
  if(i2cHandle->Instance==I2C1)
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	4a44      	ldr	r2, [pc, #272]	; (8001768 <HAL_I2C_MspInit+0x13c>)
 8001658:	4293      	cmp	r3, r2
 800165a:	d13e      	bne.n	80016da <HAL_I2C_MspInit+0xae>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800165c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001660:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001662:	2300      	movs	r3, #0
 8001664:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001668:	f107 031c 	add.w	r3, r7, #28
 800166c:	4618      	mov	r0, r3
 800166e:	f006 fc9b 	bl	8007fa8 <HAL_RCCEx_PeriphCLKConfig>
 8001672:	4603      	mov	r3, r0
 8001674:	2b00      	cmp	r3, #0
 8001676:	d001      	beq.n	800167c <HAL_I2C_MspInit+0x50>
    {
      Error_Handler();
 8001678:	f002 fa02 	bl	8003a80 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800167c:	4b3b      	ldr	r3, [pc, #236]	; (800176c <HAL_I2C_MspInit+0x140>)
 800167e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001680:	4a3a      	ldr	r2, [pc, #232]	; (800176c <HAL_I2C_MspInit+0x140>)
 8001682:	f043 0302 	orr.w	r3, r3, #2
 8001686:	6313      	str	r3, [r2, #48]	; 0x30
 8001688:	4b38      	ldr	r3, [pc, #224]	; (800176c <HAL_I2C_MspInit+0x140>)
 800168a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800168c:	f003 0302 	and.w	r3, r3, #2
 8001690:	61bb      	str	r3, [r7, #24]
 8001692:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001694:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001698:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800169c:	2312      	movs	r3, #18
 800169e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a2:	2300      	movs	r3, #0
 80016a4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016a8:	2303      	movs	r3, #3
 80016aa:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80016ae:	2304      	movs	r3, #4
 80016b0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016b4:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80016b8:	4619      	mov	r1, r3
 80016ba:	482d      	ldr	r0, [pc, #180]	; (8001770 <HAL_I2C_MspInit+0x144>)
 80016bc:	f004 ffc0 	bl	8006640 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80016c0:	4b2a      	ldr	r3, [pc, #168]	; (800176c <HAL_I2C_MspInit+0x140>)
 80016c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016c4:	4a29      	ldr	r2, [pc, #164]	; (800176c <HAL_I2C_MspInit+0x140>)
 80016c6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80016ca:	6413      	str	r3, [r2, #64]	; 0x40
 80016cc:	4b27      	ldr	r3, [pc, #156]	; (800176c <HAL_I2C_MspInit+0x140>)
 80016ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80016d4:	617b      	str	r3, [r7, #20]
 80016d6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C4_CLK_ENABLE();
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }
}
 80016d8:	e042      	b.n	8001760 <HAL_I2C_MspInit+0x134>
  else if(i2cHandle->Instance==I2C4)
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	4a25      	ldr	r2, [pc, #148]	; (8001774 <HAL_I2C_MspInit+0x148>)
 80016e0:	4293      	cmp	r3, r2
 80016e2:	d13d      	bne.n	8001760 <HAL_I2C_MspInit+0x134>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 80016e4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80016e8:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 80016ea:	2300      	movs	r3, #0
 80016ec:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80016f0:	f107 031c 	add.w	r3, r7, #28
 80016f4:	4618      	mov	r0, r3
 80016f6:	f006 fc57 	bl	8007fa8 <HAL_RCCEx_PeriphCLKConfig>
 80016fa:	4603      	mov	r3, r0
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d001      	beq.n	8001704 <HAL_I2C_MspInit+0xd8>
      Error_Handler();
 8001700:	f002 f9be 	bl	8003a80 <Error_Handler>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001704:	4b19      	ldr	r3, [pc, #100]	; (800176c <HAL_I2C_MspInit+0x140>)
 8001706:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001708:	4a18      	ldr	r2, [pc, #96]	; (800176c <HAL_I2C_MspInit+0x140>)
 800170a:	f043 0320 	orr.w	r3, r3, #32
 800170e:	6313      	str	r3, [r2, #48]	; 0x30
 8001710:	4b16      	ldr	r3, [pc, #88]	; (800176c <HAL_I2C_MspInit+0x140>)
 8001712:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001714:	f003 0320 	and.w	r3, r3, #32
 8001718:	613b      	str	r3, [r7, #16]
 800171a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800171c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001720:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001724:	2312      	movs	r3, #18
 8001726:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800172a:	2300      	movs	r3, #0
 800172c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001730:	2303      	movs	r3, #3
 8001732:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 8001736:	2304      	movs	r3, #4
 8001738:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800173c:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001740:	4619      	mov	r1, r3
 8001742:	480d      	ldr	r0, [pc, #52]	; (8001778 <HAL_I2C_MspInit+0x14c>)
 8001744:	f004 ff7c 	bl	8006640 <HAL_GPIO_Init>
    __HAL_RCC_I2C4_CLK_ENABLE();
 8001748:	4b08      	ldr	r3, [pc, #32]	; (800176c <HAL_I2C_MspInit+0x140>)
 800174a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800174c:	4a07      	ldr	r2, [pc, #28]	; (800176c <HAL_I2C_MspInit+0x140>)
 800174e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001752:	6413      	str	r3, [r2, #64]	; 0x40
 8001754:	4b05      	ldr	r3, [pc, #20]	; (800176c <HAL_I2C_MspInit+0x140>)
 8001756:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001758:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800175c:	60fb      	str	r3, [r7, #12]
 800175e:	68fb      	ldr	r3, [r7, #12]
}
 8001760:	bf00      	nop
 8001762:	37c0      	adds	r7, #192	; 0xc0
 8001764:	46bd      	mov	sp, r7
 8001766:	bd80      	pop	{r7, pc}
 8001768:	40005400 	.word	0x40005400
 800176c:	40023800 	.word	0x40023800
 8001770:	40020400 	.word	0x40020400
 8001774:	40006000 	.word	0x40006000
 8001778:	40021400 	.word	0x40021400

0800177c <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 800177c:	b480      	push	{r7}
 800177e:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001780:	f3bf 8f4f 	dsb	sy
}
 8001784:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001786:	f3bf 8f6f 	isb	sy
}
 800178a:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800178c:	4b0d      	ldr	r3, [pc, #52]	; (80017c4 <SCB_EnableICache+0x48>)
 800178e:	2200      	movs	r2, #0
 8001790:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001794:	f3bf 8f4f 	dsb	sy
}
 8001798:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800179a:	f3bf 8f6f 	isb	sy
}
 800179e:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80017a0:	4b08      	ldr	r3, [pc, #32]	; (80017c4 <SCB_EnableICache+0x48>)
 80017a2:	695b      	ldr	r3, [r3, #20]
 80017a4:	4a07      	ldr	r2, [pc, #28]	; (80017c4 <SCB_EnableICache+0x48>)
 80017a6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017aa:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80017ac:	f3bf 8f4f 	dsb	sy
}
 80017b0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80017b2:	f3bf 8f6f 	isb	sy
}
 80017b6:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 80017b8:	bf00      	nop
 80017ba:	46bd      	mov	sp, r7
 80017bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c0:	4770      	bx	lr
 80017c2:	bf00      	nop
 80017c4:	e000ed00 	.word	0xe000ed00

080017c8 <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 80017c8:	b480      	push	{r7}
 80017ca:	b085      	sub	sp, #20
 80017cc:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 80017ce:	4b1f      	ldr	r3, [pc, #124]	; (800184c <SCB_EnableDCache+0x84>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80017d6:	f3bf 8f4f 	dsb	sy
}
 80017da:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 80017dc:	4b1b      	ldr	r3, [pc, #108]	; (800184c <SCB_EnableDCache+0x84>)
 80017de:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80017e2:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	0b5b      	lsrs	r3, r3, #13
 80017e8:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80017ec:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	08db      	lsrs	r3, r3, #3
 80017f2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80017f6:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	015a      	lsls	r2, r3, #5
 80017fc:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8001800:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8001802:	68ba      	ldr	r2, [r7, #8]
 8001804:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8001806:	4911      	ldr	r1, [pc, #68]	; (800184c <SCB_EnableDCache+0x84>)
 8001808:	4313      	orrs	r3, r2
 800180a:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 800180e:	68bb      	ldr	r3, [r7, #8]
 8001810:	1e5a      	subs	r2, r3, #1
 8001812:	60ba      	str	r2, [r7, #8]
 8001814:	2b00      	cmp	r3, #0
 8001816:	d1ef      	bne.n	80017f8 <SCB_EnableDCache+0x30>
    } while(sets-- != 0U);
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	1e5a      	subs	r2, r3, #1
 800181c:	60fa      	str	r2, [r7, #12]
 800181e:	2b00      	cmp	r3, #0
 8001820:	d1e5      	bne.n	80017ee <SCB_EnableDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 8001822:	f3bf 8f4f 	dsb	sy
}
 8001826:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8001828:	4b08      	ldr	r3, [pc, #32]	; (800184c <SCB_EnableDCache+0x84>)
 800182a:	695b      	ldr	r3, [r3, #20]
 800182c:	4a07      	ldr	r2, [pc, #28]	; (800184c <SCB_EnableDCache+0x84>)
 800182e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001832:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001834:	f3bf 8f4f 	dsb	sy
}
 8001838:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800183a:	f3bf 8f6f 	isb	sy
}
 800183e:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 8001840:	bf00      	nop
 8001842:	3714      	adds	r7, #20
 8001844:	46bd      	mov	sp, r7
 8001846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184a:	4770      	bx	lr
 800184c:	e000ed00 	.word	0xe000ed00

08001850 <sendStringViaUART>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void sendStringViaUART(const char *str) {
 8001850:	b580      	push	{r7, lr}
 8001852:	b082      	sub	sp, #8
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart3, (uint8_t *)str, strlen(str), HAL_MAX_DELAY);
 8001858:	6878      	ldr	r0, [r7, #4]
 800185a:	f7fe fd41 	bl	80002e0 <strlen>
 800185e:	4603      	mov	r3, r0
 8001860:	b29a      	uxth	r2, r3
 8001862:	f04f 33ff 	mov.w	r3, #4294967295
 8001866:	6879      	ldr	r1, [r7, #4]
 8001868:	4803      	ldr	r0, [pc, #12]	; (8001878 <sendStringViaUART+0x28>)
 800186a:	f008 ff03 	bl	800a674 <HAL_UART_Transmit>
}
 800186e:	bf00      	nop
 8001870:	3708      	adds	r7, #8
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	200007cc 	.word	0x200007cc

0800187c <generateAndSortRandomNumbers>:

void generateAndSortRandomNumbers(uint32_t array[], uint32_t size) {
 800187c:	b580      	push	{r7, lr}
 800187e:	b09e      	sub	sp, #120	; 0x78
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
 8001884:	6039      	str	r1, [r7, #0]
  for (uint32_t i = 0; i < size; i++) {
 8001886:	2300      	movs	r3, #0
 8001888:	677b      	str	r3, [r7, #116]	; 0x74
 800188a:	e012      	b.n	80018b2 <generateAndSortRandomNumbers+0x36>
    array[i] = abs(HAL_RNG_GetRandomNumber(&hrng)) % 4 + 1;
 800188c:	481b      	ldr	r0, [pc, #108]	; (80018fc <generateAndSortRandomNumbers+0x80>)
 800188e:	f007 f833 	bl	80088f8 <HAL_RNG_GetRandomNumber>
 8001892:	4603      	mov	r3, r0
 8001894:	2b00      	cmp	r3, #0
 8001896:	bfb8      	it	lt
 8001898:	425b      	neglt	r3, r3
 800189a:	f003 0303 	and.w	r3, r3, #3
 800189e:	1c59      	adds	r1, r3, #1
 80018a0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80018a2:	009b      	lsls	r3, r3, #2
 80018a4:	687a      	ldr	r2, [r7, #4]
 80018a6:	4413      	add	r3, r2
 80018a8:	460a      	mov	r2, r1
 80018aa:	601a      	str	r2, [r3, #0]
  for (uint32_t i = 0; i < size; i++) {
 80018ac:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80018ae:	3301      	adds	r3, #1
 80018b0:	677b      	str	r3, [r7, #116]	; 0x74
 80018b2:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	429a      	cmp	r2, r3
 80018b8:	d3e8      	bcc.n	800188c <generateAndSortRandomNumbers+0x10>
  }

  char message[100];

  for (int i = 0; i < 4; i++) {
 80018ba:	2300      	movs	r3, #0
 80018bc:	673b      	str	r3, [r7, #112]	; 0x70
 80018be:	e012      	b.n	80018e6 <generateAndSortRandomNumbers+0x6a>
    sprintf(message, "%d ", array[i]);
 80018c0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80018c2:	009b      	lsls	r3, r3, #2
 80018c4:	687a      	ldr	r2, [r7, #4]
 80018c6:	4413      	add	r3, r2
 80018c8:	681a      	ldr	r2, [r3, #0]
 80018ca:	f107 030c 	add.w	r3, r7, #12
 80018ce:	490c      	ldr	r1, [pc, #48]	; (8001900 <generateAndSortRandomNumbers+0x84>)
 80018d0:	4618      	mov	r0, r3
 80018d2:	f00a f89d 	bl	800ba10 <siprintf>
    sendStringViaUART(message);
 80018d6:	f107 030c 	add.w	r3, r7, #12
 80018da:	4618      	mov	r0, r3
 80018dc:	f7ff ffb8 	bl	8001850 <sendStringViaUART>
  for (int i = 0; i < 4; i++) {
 80018e0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80018e2:	3301      	adds	r3, #1
 80018e4:	673b      	str	r3, [r7, #112]	; 0x70
 80018e6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80018e8:	2b03      	cmp	r3, #3
 80018ea:	dde9      	ble.n	80018c0 <generateAndSortRandomNumbers+0x44>
  }
  sendStringViaUART(space);
 80018ec:	4805      	ldr	r0, [pc, #20]	; (8001904 <generateAndSortRandomNumbers+0x88>)
 80018ee:	f7ff ffaf 	bl	8001850 <sendStringViaUART>
}
 80018f2:	bf00      	nop
 80018f4:	3778      	adds	r7, #120	; 0x78
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}
 80018fa:	bf00      	nop
 80018fc:	2000058c 	.word	0x2000058c
 8001900:	0800e984 	.word	0x0800e984
 8001904:	2000006c 	.word	0x2000006c

08001908 <compareArrays>:

int compareArrays(int array1[], int array2[], int size) {
 8001908:	b480      	push	{r7}
 800190a:	b087      	sub	sp, #28
 800190c:	af00      	add	r7, sp, #0
 800190e:	60f8      	str	r0, [r7, #12]
 8001910:	60b9      	str	r1, [r7, #8]
 8001912:	607a      	str	r2, [r7, #4]
    int match = 1;  // Assume arrays match initially
 8001914:	2301      	movs	r3, #1
 8001916:	617b      	str	r3, [r7, #20]

    // Compare elements of the arrays
    for (int i = 0; i < size; i++) {
 8001918:	2300      	movs	r3, #0
 800191a:	613b      	str	r3, [r7, #16]
 800191c:	e011      	b.n	8001942 <compareArrays+0x3a>
        if (array1[i] != array2[i]) {
 800191e:	693b      	ldr	r3, [r7, #16]
 8001920:	009b      	lsls	r3, r3, #2
 8001922:	68fa      	ldr	r2, [r7, #12]
 8001924:	4413      	add	r3, r2
 8001926:	681a      	ldr	r2, [r3, #0]
 8001928:	693b      	ldr	r3, [r7, #16]
 800192a:	009b      	lsls	r3, r3, #2
 800192c:	68b9      	ldr	r1, [r7, #8]
 800192e:	440b      	add	r3, r1
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	429a      	cmp	r2, r3
 8001934:	d002      	beq.n	800193c <compareArrays+0x34>
            match = 0;  // Arrays do not match
 8001936:	2300      	movs	r3, #0
 8001938:	617b      	str	r3, [r7, #20]
            break;
 800193a:	e006      	b.n	800194a <compareArrays+0x42>
    for (int i = 0; i < size; i++) {
 800193c:	693b      	ldr	r3, [r7, #16]
 800193e:	3301      	adds	r3, #1
 8001940:	613b      	str	r3, [r7, #16]
 8001942:	693a      	ldr	r2, [r7, #16]
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	429a      	cmp	r2, r3
 8001948:	dbe9      	blt.n	800191e <compareArrays+0x16>
        }
    }

    if (match) {
 800194a:	697b      	ldr	r3, [r7, #20]
 800194c:	2b00      	cmp	r3, #0
 800194e:	d001      	beq.n	8001954 <compareArrays+0x4c>
    	return 1;
 8001950:	2301      	movs	r3, #1
 8001952:	e000      	b.n	8001956 <compareArrays+0x4e>
    	//char message[] = "Match\r\n";
    	//HAL_UART_Transmit(&huart3, (uint8_t *)message, strlen(message), HAL_MAX_DELAY);
    } else {
    	return 0;
 8001954:	2300      	movs	r3, #0
    	//char message[] = "Not Match\r\n";
    	//HAL_UART_Transmit(&huart3, (uint8_t *)message, strlen(message), HAL_MAX_DELAY);
    }
}
 8001956:	4618      	mov	r0, r3
 8001958:	371c      	adds	r7, #28
 800195a:	46bd      	mov	sp, r7
 800195c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001960:	4770      	bx	lr
	...

08001964 <letTheMusicLouderThanAnySound>:

void letTheMusicLouderThanAnySound(float dt){
 8001964:	b580      	push	{r7, lr}
 8001966:	b084      	sub	sp, #16
 8001968:	af00      	add	r7, sp, #0
 800196a:	ed87 0a01 	vstr	s0, [r7, #4]


	float dutycycle = dt;
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	60fb      	str	r3, [r7, #12]
	    htim2.Instance -> CCR3 = (24-1) * dutycycle;
 8001972:	edd7 7a03 	vldr	s15, [r7, #12]
 8001976:	eeb3 7a07 	vmov.f32	s14, #55	; 0x41b80000  23.0
 800197a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800197e:	4b10      	ldr	r3, [pc, #64]	; (80019c0 <letTheMusicLouderThanAnySound+0x5c>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001986:	ee17 2a90 	vmov	r2, s15
 800198a:	63da      	str	r2, [r3, #60]	; 0x3c
	    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 800198c:	210c      	movs	r1, #12
 800198e:	480c      	ldr	r0, [pc, #48]	; (80019c0 <letTheMusicLouderThanAnySound+0x5c>)
 8001990:	f007 fc90 	bl	80092b4 <HAL_TIM_PWM_Start>
	    HAL_Delay(1000);
 8001994:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001998:	f003 fd76 	bl	8005488 <HAL_Delay>
	    HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4);
 800199c:	210c      	movs	r1, #12
 800199e:	4808      	ldr	r0, [pc, #32]	; (80019c0 <letTheMusicLouderThanAnySound+0x5c>)
 80019a0:	f007 fd82 	bl	80094a8 <HAL_TIM_PWM_Stop>
	    pwm = (GPIOA->IDR & GPIO_PIN_3) >> 3;
 80019a4:	4b07      	ldr	r3, [pc, #28]	; (80019c4 <letTheMusicLouderThanAnySound+0x60>)
 80019a6:	691b      	ldr	r3, [r3, #16]
 80019a8:	08db      	lsrs	r3, r3, #3
 80019aa:	b2db      	uxtb	r3, r3
 80019ac:	f003 0301 	and.w	r3, r3, #1
 80019b0:	b2da      	uxtb	r2, r3
 80019b2:	4b05      	ldr	r3, [pc, #20]	; (80019c8 <letTheMusicLouderThanAnySound+0x64>)
 80019b4:	701a      	strb	r2, [r3, #0]
}
 80019b6:	bf00      	nop
 80019b8:	3710      	adds	r7, #16
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bd80      	pop	{r7, pc}
 80019be:	bf00      	nop
 80019c0:	20000650 	.word	0x20000650
 80019c4:	40020000 	.word	0x40020000
 80019c8:	20000534 	.word	0x20000534

080019cc <pabfai>:

void pabfai(int dt){
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b084      	sub	sp, #16
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]


		float duty = (float)dt/100.0;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	ee07 3a90 	vmov	s15, r3
 80019da:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019de:	eddf 6a10 	vldr	s13, [pc, #64]	; 8001a20 <pabfai+0x54>
 80019e2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80019e6:	edc7 7a03 	vstr	s15, [r7, #12]
	    htim5.Instance -> CCR3 = (1000-1) * duty;
 80019ea:	edd7 7a03 	vldr	s15, [r7, #12]
 80019ee:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8001a24 <pabfai+0x58>
 80019f2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019f6:	4b0c      	ldr	r3, [pc, #48]	; (8001a28 <pabfai+0x5c>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80019fe:	ee17 2a90 	vmov	r2, s15
 8001a02:	63da      	str	r2, [r3, #60]	; 0x3c
	    HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_1);
 8001a04:	2100      	movs	r1, #0
 8001a06:	4808      	ldr	r0, [pc, #32]	; (8001a28 <pabfai+0x5c>)
 8001a08:	f007 fc54 	bl	80092b4 <HAL_TIM_PWM_Start>
//	    HAL_Delay(1000);
//	    HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_);
	    pwm = (GPIOA->IDR & GPIO_PIN_0) >> 9;
 8001a0c:	4b07      	ldr	r3, [pc, #28]	; (8001a2c <pabfai+0x60>)
 8001a0e:	691b      	ldr	r3, [r3, #16]
 8001a10:	4b07      	ldr	r3, [pc, #28]	; (8001a30 <pabfai+0x64>)
 8001a12:	2200      	movs	r2, #0
 8001a14:	701a      	strb	r2, [r3, #0]

}
 8001a16:	bf00      	nop
 8001a18:	3710      	adds	r7, #16
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}
 8001a1e:	bf00      	nop
 8001a20:	42c80000 	.word	0x42c80000
 8001a24:	4479c000 	.word	0x4479c000
 8001a28:	20000734 	.word	0x20000734
 8001a2c:	40020000 	.word	0x40020000
 8001a30:	20000534 	.word	0x20000534

08001a34 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b0a0      	sub	sp, #128	; 0x80
 8001a38:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* Enable I-Cache---------------------------------------------------------*/
  SCB_EnableICache();
 8001a3a:	f7ff fe9f 	bl	800177c <SCB_EnableICache>

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();
 8001a3e:	f7ff fec3 	bl	80017c8 <SCB_EnableDCache>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a42:	f003 fcbb 	bl	80053bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a46:	f000 fa53 	bl	8001ef0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a4a:	f7ff fc1f 	bl	800128c <MX_GPIO_Init>
  MX_DMA_Init();
 8001a4e:	f7ff f851 	bl	8000af4 <MX_DMA_Init>
  MX_SPI5_Init();
 8001a52:	f002 f861 	bl	8003b18 <MX_SPI5_Init>
  MX_TIM1_Init();
 8001a56:	f002 fa35 	bl	8003ec4 <MX_TIM1_Init>
  MX_RNG_Init();
 8001a5a:	f002 f815 	bl	8003a88 <MX_RNG_Init>
  MX_I2C4_Init();
 8001a5e:	f7ff fda5 	bl	80015ac <MX_I2C4_Init>
  MX_TIM2_Init();
 8001a62:	f002 fadb 	bl	800401c <MX_TIM2_Init>
  MX_I2C1_Init();
 8001a66:	f7ff fd61 	bl	800152c <MX_I2C1_Init>
  MX_USART6_UART_Init();
 8001a6a:	f002 fdc1 	bl	80045f0 <MX_USART6_UART_Init>
  MX_TIM3_Init();
 8001a6e:	f002 fb2f 	bl	80040d0 <MX_TIM3_Init>
  MX_USART3_UART_Init();
 8001a72:	f002 fd8d 	bl	8004590 <MX_USART3_UART_Init>
  MX_ADC1_Init();
 8001a76:	f7fe ff6b 	bl	8000950 <MX_ADC1_Init>
  MX_TIM5_Init();
 8001a7a:	f002 fbc5 	bl	8004208 <MX_TIM5_Init>
  MX_TIM9_Init();
 8001a7e:	f002 fc3b 	bl	80042f8 <MX_TIM9_Init>
  MX_TIM4_Init();
 8001a82:	f002 fb73 	bl	800416c <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  ILI9341_Init();//initial driver setup to drive ili9341
 8001a86:	f003 f991 	bl	8004dac <ILI9341_Init>
  //HAL_TIM_Base_Start_IT(&htim2);
  HAL_TIM_Base_Start_IT(&htim1);
 8001a8a:	489a      	ldr	r0, [pc, #616]	; (8001cf4 <main+0x2c0>)
 8001a8c:	f007 fb42 	bl	8009114 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim3);
 8001a90:	4899      	ldr	r0, [pc, #612]	; (8001cf8 <main+0x2c4>)
 8001a92:	f007 fb3f 	bl	8009114 <HAL_TIM_Base_Start_IT>

  HAL_TIM_PWM_Init(&htim5);
 8001a96:	4899      	ldr	r0, [pc, #612]	; (8001cfc <main+0x2c8>)
 8001a98:	f007 fbb4 	bl	8009204 <HAL_TIM_PWM_Init>

  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_1);
 8001a9c:	2100      	movs	r1, #0
 8001a9e:	4897      	ldr	r0, [pc, #604]	; (8001cfc <main+0x2c8>)
 8001aa0:	f007 fc08 	bl	80092b4 <HAL_TIM_PWM_Start>


  //HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);

  HAL_UART_Init(&huart3);
 8001aa4:	4896      	ldr	r0, [pc, #600]	; (8001d00 <main+0x2cc>)
 8001aa6:	f008 fd97 	bl	800a5d8 <HAL_UART_Init>
  uint16_t mapColorByHourAndMinute(uint16_t hour, uint16_t minute);
  uint16_t complementaryColor(uint16_t color);



  DF_Init(30);
 8001aaa:	201e      	movs	r0, #30
 8001aac:	f7fe fe0e 	bl	80006cc <DF_Init>
	DF_PlayFromStart();
 8001ab0:	f7fe fddc 	bl	800066c <DF_PlayFromStart>
	DF_SetEQ(3);
 8001ab4:	2003      	movs	r0, #3
 8001ab6:	f7fe fde5 	bl	8000684 <DF_SetEQ>
	DS3231_Init(&hi2c4);
 8001aba:	4892      	ldr	r0, [pc, #584]	; (8001d04 <main+0x2d0>)
 8001abc:	f7ff f838 	bl	8000b30 <DS3231_Init>
  __ASM volatile ("cpsid i" : : : "memory");
 8001ac0:	b672      	cpsid	i
}
 8001ac2:	bf00      	nop
	__disable_irq();
	//Set interrupt mode to square wave mode, enable square wave interrupt at pin 3.
	DS3231_SetInterruptMode(DS3231_SQUARE_WAVE_INTERRUPT);
 8001ac4:	2000      	movs	r0, #0
 8001ac6:	f7ff f88d 	bl	8000be4 <DS3231_SetInterruptMode>
	//Set interrupting frequency to 1 Hz.
	DS3231_SetRateSelect(DS3231_1HZ);
 8001aca:	2000      	movs	r0, #0
 8001acc:	f7ff f8aa 	bl	8000c24 <DS3231_SetRateSelect>
  __ASM volatile ("cpsie i" : : : "memory");
 8001ad0:	b662      	cpsie	i
}
 8001ad2:	bf00      	nop
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

    ILI9341_Fill_Screen(WHITE);
 8001ad4:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001ad8:	f003 fb14 	bl	8005104 <ILI9341_Fill_Screen>
    ILI9341_Set_Rotation(SCREEN_HORIZONTAL_1);
 8001adc:	2001      	movs	r0, #1
 8001ade:	f003 f907 	bl	8004cf0 <ILI9341_Set_Rotation>
     starttime = count;
 8001ae2:	4b89      	ldr	r3, [pc, #548]	; (8001d08 <main+0x2d4>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	4a89      	ldr	r2, [pc, #548]	; (8001d0c <main+0x2d8>)
 8001ae8:	6013      	str	r3, [r2, #0]

     cmdBuffer[0] = 0x03;
 8001aea:	4b89      	ldr	r3, [pc, #548]	; (8001d10 <main+0x2dc>)
 8001aec:	2203      	movs	r2, #3
 8001aee:	701a      	strb	r2, [r3, #0]
     cmdBuffer[1] = 0x00;
 8001af0:	4b87      	ldr	r3, [pc, #540]	; (8001d10 <main+0x2dc>)
 8001af2:	2200      	movs	r2, #0
 8001af4:	705a      	strb	r2, [r3, #1]
     cmdBuffer[2] = 0x04;
 8001af6:	4b86      	ldr	r3, [pc, #536]	; (8001d10 <main+0x2dc>)
 8001af8:	2204      	movs	r2, #4
 8001afa:	709a      	strb	r2, [r3, #2]
     //DS3231_SetFullDate(13, 10, 5, 2023);
     DS3231_SetInterruptMode(DS3231_ALARM_INTERRUPT);
 8001afc:	2001      	movs	r0, #1
 8001afe:	f7ff f871 	bl	8000be4 <DS3231_SetInterruptMode>
	DS3231_ClearAlarm1Flag();
 8001b02:	f7ff f90a 	bl	8000d1a <DS3231_ClearAlarm1Flag>

	DS3231_EnableAlarm1(DS3231_ENABLED);
 8001b06:	2001      	movs	r0, #1
 8001b08:	f7ff f8e5 	bl	8000cd6 <DS3231_EnableAlarm1>
	DS3231_SetAlarm1Mode(DS3231_A1_MATCH_S_M_H_DAY);
 8001b0c:	2080      	movs	r0, #128	; 0x80
 8001b0e:	f7ff f9a6 	bl	8000e5e <DS3231_SetAlarm1Mode>
//	DS3231_SetAlarm1Second(5);
//	DS3231_SetAlarm1Minute(29);
//	DS3231_SetAlarm1Hour(19);
     ILI9341_Draw_Rectangle(0,0, 320,200,  WHITE);
 8001b12:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b16:	9300      	str	r3, [sp, #0]
 8001b18:	23c8      	movs	r3, #200	; 0xc8
 8001b1a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001b1e:	2100      	movs	r1, #0
 8001b20:	2000      	movs	r0, #0
 8001b22:	f003 fbef 	bl	8005304 <ILI9341_Draw_Rectangle>
//	   	    pwm = (GPIOA->IDR & GPIO_PIN_3) >> 3;

	  // letTheMusicLouderThanAnySound(0.7);


	   HAL_ADC_Start_DMA(&hadc1, ADC_read, 2);
 8001b26:	2202      	movs	r2, #2
 8001b28:	497a      	ldr	r1, [pc, #488]	; (8001d14 <main+0x2e0>)
 8001b2a:	487b      	ldr	r0, [pc, #492]	; (8001d18 <main+0x2e4>)
 8001b2c:	f003 fd14 	bl	8005558 <HAL_ADC_Start_DMA>
	   char message[20];
	   sprintf(message, "%d %d\r\n", ADC_read[0],ADC_read[1]);
 8001b30:	4b78      	ldr	r3, [pc, #480]	; (8001d14 <main+0x2e0>)
 8001b32:	681a      	ldr	r2, [r3, #0]
 8001b34:	4b77      	ldr	r3, [pc, #476]	; (8001d14 <main+0x2e0>)
 8001b36:	685b      	ldr	r3, [r3, #4]
 8001b38:	f107 0060 	add.w	r0, r7, #96	; 0x60
 8001b3c:	4977      	ldr	r1, [pc, #476]	; (8001d1c <main+0x2e8>)
 8001b3e:	f009 ff67 	bl	800ba10 <siprintf>
	   HAL_UART_Transmit(&huart3, (uint8_t *)message, sizeof(message), HAL_MAX_DELAY);
 8001b42:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8001b46:	f04f 33ff 	mov.w	r3, #4294967295
 8001b4a:	2214      	movs	r2, #20
 8001b4c:	486c      	ldr	r0, [pc, #432]	; (8001d00 <main+0x2cc>)
 8001b4e:	f008 fd91 	bl	800a674 <HAL_UART_Transmit>




	   int TFT_level = ADC_read[1]*100/4095;
 8001b52:	4b70      	ldr	r3, [pc, #448]	; (8001d14 <main+0x2e0>)
 8001b54:	685b      	ldr	r3, [r3, #4]
 8001b56:	2264      	movs	r2, #100	; 0x64
 8001b58:	fb03 f202 	mul.w	r2, r3, r2
 8001b5c:	4b70      	ldr	r3, [pc, #448]	; (8001d20 <main+0x2ec>)
 8001b5e:	fba3 1302 	umull	r1, r3, r3, r2
 8001b62:	1ad2      	subs	r2, r2, r3
 8001b64:	0852      	lsrs	r2, r2, #1
 8001b66:	4413      	add	r3, r2
 8001b68:	0adb      	lsrs	r3, r3, #11
 8001b6a:	677b      	str	r3, [r7, #116]	; 0x74
	   char message2[20];
	   sprintf(message2, "TFT %d\r\n",TFT_level);
 8001b6c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001b70:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8001b72:	496c      	ldr	r1, [pc, #432]	; (8001d24 <main+0x2f0>)
 8001b74:	4618      	mov	r0, r3
 8001b76:	f009 ff4b 	bl	800ba10 <siprintf>
	  	   HAL_UART_Transmit(&huart3, (uint8_t *)message2, sizeof(message2), HAL_MAX_DELAY);
 8001b7a:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 8001b7e:	f04f 33ff 	mov.w	r3, #4294967295
 8001b82:	2214      	movs	r2, #20
 8001b84:	485e      	ldr	r0, [pc, #376]	; (8001d00 <main+0x2cc>)
 8001b86:	f008 fd75 	bl	800a674 <HAL_UART_Transmit>


	   pabfai(TFT_level);
 8001b8a:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8001b8c:	f7ff ff1e 	bl	80019cc <pabfai>

	   // Debug time Tera term
	   if ( count - teratermTime > 3000){
 8001b90:	4b5d      	ldr	r3, [pc, #372]	; (8001d08 <main+0x2d4>)
 8001b92:	681a      	ldr	r2, [r3, #0]
 8001b94:	4b64      	ldr	r3, [pc, #400]	; (8001d28 <main+0x2f4>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	1ad3      	subs	r3, r2, r3
 8001b9a:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001b9e:	4293      	cmp	r3, r2
 8001ba0:	d914      	bls.n	8001bcc <main+0x198>
		   char message[20];
		   sprintf(message, "%d\r\n", screen);
 8001ba2:	4b62      	ldr	r3, [pc, #392]	; (8001d2c <main+0x2f8>)
 8001ba4:	781b      	ldrb	r3, [r3, #0]
 8001ba6:	461a      	mov	r2, r3
 8001ba8:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001bac:	4960      	ldr	r1, [pc, #384]	; (8001d30 <main+0x2fc>)
 8001bae:	4618      	mov	r0, r3
 8001bb0:	f009 ff2e 	bl	800ba10 <siprintf>
		   HAL_UART_Transmit(&huart3, (uint8_t *)message, sizeof(message), HAL_MAX_DELAY);
 8001bb4:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8001bb8:	f04f 33ff 	mov.w	r3, #4294967295
 8001bbc:	2214      	movs	r2, #20
 8001bbe:	4850      	ldr	r0, [pc, #320]	; (8001d00 <main+0x2cc>)
 8001bc0:	f008 fd58 	bl	800a674 <HAL_UART_Transmit>
		   teratermTime = count;
 8001bc4:	4b50      	ldr	r3, [pc, #320]	; (8001d08 <main+0x2d4>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	4a57      	ldr	r2, [pc, #348]	; (8001d28 <main+0x2f4>)
 8001bca:	6013      	str	r3, [r2, #0]

	   }

	   // If Alarm trigger
		if(alarmtrigger)
 8001bcc:	4b59      	ldr	r3, [pc, #356]	; (8001d34 <main+0x300>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d00a      	beq.n	8001bea <main+0x1b6>
		{
			ILI9341_Fill_Screen(WHITE);
 8001bd4:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001bd8:	f003 fa94 	bl	8005104 <ILI9341_Fill_Screen>
			alarmtime = count;
 8001bdc:	4b4a      	ldr	r3, [pc, #296]	; (8001d08 <main+0x2d4>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	4a55      	ldr	r2, [pc, #340]	; (8001d38 <main+0x304>)
 8001be2:	6013      	str	r3, [r2, #0]
			alarm();
 8001be4:	f000 fab4 	bl	8002150 <alarm>
 8001be8:	e79d      	b.n	8001b26 <main+0xf2>
		   //alarmtrigger = 0;
		   //HAL_Delay(3000)
		}
		else{
	   // Screen state looping
	   switch(screen){
 8001bea:	4b50      	ldr	r3, [pc, #320]	; (8001d2c <main+0x2f8>)
 8001bec:	781b      	ldrb	r3, [r3, #0]
 8001bee:	3b01      	subs	r3, #1
 8001bf0:	2b03      	cmp	r3, #3
 8001bf2:	f200 8146 	bhi.w	8001e82 <main+0x44e>
 8001bf6:	a201      	add	r2, pc, #4	; (adr r2, 8001bfc <main+0x1c8>)
 8001bf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bfc:	08001c0d 	.word	0x08001c0d
 8001c00:	08001d5d 	.word	0x08001d5d
 8001c04:	08001e05 	.word	0x08001e05
 8001c08:	08001e63 	.word	0x08001e63
	   case 1: // First state : show time
		   // Update screen every second

		   MusicController(ADC_read[0]);
 8001c0c:	4b41      	ldr	r3, [pc, #260]	; (8001d14 <main+0x2e0>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	4618      	mov	r0, r3
 8001c12:	f7fe fe07 	bl	8000824 <MusicController>


		   if((count-starttime) > 1000){
 8001c16:	4b3c      	ldr	r3, [pc, #240]	; (8001d08 <main+0x2d4>)
 8001c18:	681a      	ldr	r2, [r3, #0]
 8001c1a:	4b3c      	ldr	r3, [pc, #240]	; (8001d0c <main+0x2d8>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	1ad3      	subs	r3, r2, r3
 8001c20:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001c24:	d92f      	bls.n	8001c86 <main+0x252>
				updateT();
 8001c26:	f000 fbfb 	bl	8002420 <updateT>
				bgcolor = mapColorByHourAndMinute(hur,min);
 8001c2a:	4b44      	ldr	r3, [pc, #272]	; (8001d3c <main+0x308>)
 8001c2c:	781b      	ldrb	r3, [r3, #0]
 8001c2e:	b29b      	uxth	r3, r3
 8001c30:	4a43      	ldr	r2, [pc, #268]	; (8001d40 <main+0x30c>)
 8001c32:	7812      	ldrb	r2, [r2, #0]
 8001c34:	b292      	uxth	r2, r2
 8001c36:	4611      	mov	r1, r2
 8001c38:	4618      	mov	r0, r3
 8001c3a:	f001 fc59 	bl	80034f0 <mapColorByHourAndMinute>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	461a      	mov	r2, r3
 8001c42:	4b40      	ldr	r3, [pc, #256]	; (8001d44 <main+0x310>)
 8001c44:	801a      	strh	r2, [r3, #0]
				fontcolor = complementaryColor(bgcolor);
 8001c46:	4b3f      	ldr	r3, [pc, #252]	; (8001d44 <main+0x310>)
 8001c48:	881b      	ldrh	r3, [r3, #0]
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	f001 fcd0 	bl	80035f0 <complementaryColor>
 8001c50:	4603      	mov	r3, r0
 8001c52:	461a      	mov	r2, r3
 8001c54:	4b3c      	ldr	r3, [pc, #240]	; (8001d48 <main+0x314>)
 8001c56:	801a      	strh	r2, [r3, #0]

				if (old_min != min){
 8001c58:	4b39      	ldr	r3, [pc, #228]	; (8001d40 <main+0x30c>)
 8001c5a:	781b      	ldrb	r3, [r3, #0]
 8001c5c:	b29a      	uxth	r2, r3
 8001c5e:	4b3b      	ldr	r3, [pc, #236]	; (8001d4c <main+0x318>)
 8001c60:	881b      	ldrh	r3, [r3, #0]
 8001c62:	429a      	cmp	r2, r3
 8001c64:	d009      	beq.n	8001c7a <main+0x246>
					old_min = min;
 8001c66:	4b36      	ldr	r3, [pc, #216]	; (8001d40 <main+0x30c>)
 8001c68:	781b      	ldrb	r3, [r3, #0]
 8001c6a:	b29a      	uxth	r2, r3
 8001c6c:	4b37      	ldr	r3, [pc, #220]	; (8001d4c <main+0x318>)
 8001c6e:	801a      	strh	r2, [r3, #0]
					ILI9341_Fill_Screen(bgcolor);
 8001c70:	4b34      	ldr	r3, [pc, #208]	; (8001d44 <main+0x310>)
 8001c72:	881b      	ldrh	r3, [r3, #0]
 8001c74:	4618      	mov	r0, r3
 8001c76:	f003 fa45 	bl	8005104 <ILI9341_Fill_Screen>
				}

				showT();
 8001c7a:	f000 fc11 	bl	80024a0 <showT>
				starttime = count;
 8001c7e:	4b22      	ldr	r3, [pc, #136]	; (8001d08 <main+0x2d4>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	4a22      	ldr	r2, [pc, #136]	; (8001d0c <main+0x2d8>)
 8001c84:	6013      	str	r3, [r2, #0]
			}
//		   Check_Key();

			if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == GPIO_PIN_SET){
 8001c86:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c8a:	4831      	ldr	r0, [pc, #196]	; (8001d50 <main+0x31c>)
 8001c8c:	f004 fe84 	bl	8006998 <HAL_GPIO_ReadPin>
 8001c90:	4603      	mov	r3, r0
 8001c92:	2b01      	cmp	r3, #1
 8001c94:	d10f      	bne.n	8001cb6 <main+0x282>
				 HAL_Delay(50);
 8001c96:	2032      	movs	r0, #50	; 0x32
 8001c98:	f003 fbf6 	bl	8005488 <HAL_Delay>
				if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == GPIO_PIN_SET){
 8001c9c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001ca0:	482b      	ldr	r0, [pc, #172]	; (8001d50 <main+0x31c>)
 8001ca2:	f004 fe79 	bl	8006998 <HAL_GPIO_ReadPin>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	2b01      	cmp	r3, #1
 8001caa:	d104      	bne.n	8001cb6 <main+0x282>
					DS3231_SetFullTime(21 , 12, 30);
 8001cac:	221e      	movs	r2, #30
 8001cae:	210c      	movs	r1, #12
 8001cb0:	2015      	movs	r0, #21
 8001cb2:	f7ff fa74 	bl	800119e <DS3231_SetFullTime>
//			   alarmtime = count;
//			   alarmtrigger = 0;
//			   //HAL_Delay(3000)
//			}
			// Go to state 2
			if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15) == GPIO_PIN_RESET && count - clicktime > 1000){
 8001cb6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001cba:	4826      	ldr	r0, [pc, #152]	; (8001d54 <main+0x320>)
 8001cbc:	f004 fe6c 	bl	8006998 <HAL_GPIO_ReadPin>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	f040 80d8 	bne.w	8001e78 <main+0x444>
 8001cc8:	4b0f      	ldr	r3, [pc, #60]	; (8001d08 <main+0x2d4>)
 8001cca:	681a      	ldr	r2, [r3, #0]
 8001ccc:	4b22      	ldr	r3, [pc, #136]	; (8001d58 <main+0x324>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	1ad3      	subs	r3, r2, r3
 8001cd2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001cd6:	f240 80cf 	bls.w	8001e78 <main+0x444>
					ILI9341_Fill_Screen(WHITE);
 8001cda:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001cde:	f003 fa11 	bl	8005104 <ILI9341_Fill_Screen>
					clicktime = count;
 8001ce2:	4b09      	ldr	r3, [pc, #36]	; (8001d08 <main+0x2d4>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	4a1c      	ldr	r2, [pc, #112]	; (8001d58 <main+0x324>)
 8001ce8:	6013      	str	r3, [r2, #0]
					screen = 2;
 8001cea:	4b10      	ldr	r3, [pc, #64]	; (8001d2c <main+0x2f8>)
 8001cec:	2202      	movs	r2, #2
 8001cee:	701a      	strb	r2, [r3, #0]
			}

			break;
 8001cf0:	e0c2      	b.n	8001e78 <main+0x444>
 8001cf2:	bf00      	nop
 8001cf4:	20000604 	.word	0x20000604
 8001cf8:	2000069c 	.word	0x2000069c
 8001cfc:	20000734 	.word	0x20000734
 8001d00:	200007cc 	.word	0x200007cc
 8001d04:	200003c4 	.word	0x200003c4
 8001d08:	20000418 	.word	0x20000418
 8001d0c:	2000041c 	.word	0x2000041c
 8001d10:	20000448 	.word	0x20000448
 8001d14:	20000550 	.word	0x20000550
 8001d18:	200002c4 	.word	0x200002c4
 8001d1c:	0800e988 	.word	0x0800e988
 8001d20:	00100101 	.word	0x00100101
 8001d24:	0800e990 	.word	0x0800e990
 8001d28:	20000540 	.word	0x20000540
 8001d2c:	20000004 	.word	0x20000004
 8001d30:	0800e99c 	.word	0x0800e99c
 8001d34:	2000043c 	.word	0x2000043c
 8001d38:	20000420 	.word	0x20000420
 8001d3c:	20000426 	.word	0x20000426
 8001d40:	20000425 	.word	0x20000425
 8001d44:	2000054c 	.word	0x2000054c
 8001d48:	2000054e 	.word	0x2000054e
 8001d4c:	200000c4 	.word	0x200000c4
 8001d50:	40020800 	.word	0x40020800
 8001d54:	40020000 	.word	0x40020000
 8001d58:	20000538 	.word	0x20000538

	   case 2:// Second State : Set Time
		   // If enter this state at first , set flag and time to set to current time
		   if(enterStateFlag == 0)
 8001d5c:	4b50      	ldr	r3, [pc, #320]	; (8001ea0 <main+0x46c>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d11f      	bne.n	8001da4 <main+0x370>
		   {
			   setMin = DS3231_GetMinute();
 8001d64:	f7ff f944 	bl	8000ff0 <DS3231_GetMinute>
 8001d68:	4603      	mov	r3, r0
 8001d6a:	461a      	mov	r2, r3
 8001d6c:	4b4d      	ldr	r3, [pc, #308]	; (8001ea4 <main+0x470>)
 8001d6e:	601a      	str	r2, [r3, #0]
			   setHour = DS3231_GetHour();
 8001d70:	f7ff f932 	bl	8000fd8 <DS3231_GetHour>
 8001d74:	4603      	mov	r3, r0
 8001d76:	461a      	mov	r2, r3
 8001d78:	4b4b      	ldr	r3, [pc, #300]	; (8001ea8 <main+0x474>)
 8001d7a:	601a      	str	r2, [r3, #0]
			   setDate = date;
 8001d7c:	4b4b      	ldr	r3, [pc, #300]	; (8001eac <main+0x478>)
 8001d7e:	781b      	ldrb	r3, [r3, #0]
 8001d80:	461a      	mov	r2, r3
 8001d82:	4b4b      	ldr	r3, [pc, #300]	; (8001eb0 <main+0x47c>)
 8001d84:	601a      	str	r2, [r3, #0]
			   setMonth = month;
 8001d86:	4b4b      	ldr	r3, [pc, #300]	; (8001eb4 <main+0x480>)
 8001d88:	781b      	ldrb	r3, [r3, #0]
 8001d8a:	461a      	mov	r2, r3
 8001d8c:	4b4a      	ldr	r3, [pc, #296]	; (8001eb8 <main+0x484>)
 8001d8e:	601a      	str	r2, [r3, #0]
			   setYear = year;
 8001d90:	4b4a      	ldr	r3, [pc, #296]	; (8001ebc <main+0x488>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	4a4a      	ldr	r2, [pc, #296]	; (8001ec0 <main+0x48c>)
 8001d96:	6013      	str	r3, [r2, #0]
			   currentIndex = 0;
 8001d98:	4b4a      	ldr	r3, [pc, #296]	; (8001ec4 <main+0x490>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	701a      	strb	r2, [r3, #0]
			   enterStateFlag = 1;
 8001d9e:	4b40      	ldr	r3, [pc, #256]	; (8001ea0 <main+0x46c>)
 8001da0:	2201      	movs	r2, #1
 8001da2:	601a      	str	r2, [r3, #0]
		   }
		   //?
		   if(setDate == 99){
 8001da4:	4b42      	ldr	r3, [pc, #264]	; (8001eb0 <main+0x47c>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	2b63      	cmp	r3, #99	; 0x63
 8001daa:	d11c      	bne.n	8001de6 <main+0x3b2>

			   	   setMin = DS3231_GetMinute();
 8001dac:	f7ff f920 	bl	8000ff0 <DS3231_GetMinute>
 8001db0:	4603      	mov	r3, r0
 8001db2:	461a      	mov	r2, r3
 8001db4:	4b3b      	ldr	r3, [pc, #236]	; (8001ea4 <main+0x470>)
 8001db6:	601a      	str	r2, [r3, #0]
			   	   setHour = DS3231_GetHour();
 8001db8:	f7ff f90e 	bl	8000fd8 <DS3231_GetHour>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	461a      	mov	r2, r3
 8001dc0:	4b39      	ldr	r3, [pc, #228]	; (8001ea8 <main+0x474>)
 8001dc2:	601a      	str	r2, [r3, #0]
				   setDate = date;
 8001dc4:	4b39      	ldr	r3, [pc, #228]	; (8001eac <main+0x478>)
 8001dc6:	781b      	ldrb	r3, [r3, #0]
 8001dc8:	461a      	mov	r2, r3
 8001dca:	4b39      	ldr	r3, [pc, #228]	; (8001eb0 <main+0x47c>)
 8001dcc:	601a      	str	r2, [r3, #0]
				   setMonth = month;
 8001dce:	4b39      	ldr	r3, [pc, #228]	; (8001eb4 <main+0x480>)
 8001dd0:	781b      	ldrb	r3, [r3, #0]
 8001dd2:	461a      	mov	r2, r3
 8001dd4:	4b38      	ldr	r3, [pc, #224]	; (8001eb8 <main+0x484>)
 8001dd6:	601a      	str	r2, [r3, #0]
				   setYear = year;
 8001dd8:	4b38      	ldr	r3, [pc, #224]	; (8001ebc <main+0x488>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	4a38      	ldr	r2, [pc, #224]	; (8001ec0 <main+0x48c>)
 8001dde:	6013      	str	r3, [r2, #0]
				   currentIndex = 0;
 8001de0:	4b38      	ldr	r3, [pc, #224]	; (8001ec4 <main+0x490>)
 8001de2:	2200      	movs	r2, #0
 8001de4:	701a      	strb	r2, [r3, #0]

			   }
		   // Setting
			   if(count-starttime > 1000){
 8001de6:	4b38      	ldr	r3, [pc, #224]	; (8001ec8 <main+0x494>)
 8001de8:	681a      	ldr	r2, [r3, #0]
 8001dea:	4b38      	ldr	r3, [pc, #224]	; (8001ecc <main+0x498>)
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	1ad3      	subs	r3, r2, r3
 8001df0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001df4:	d942      	bls.n	8001e7c <main+0x448>
//			   		showSetTime();
				    setPage();
 8001df6:	f000 ff47 	bl	8002c88 <setPage>
			   		starttime = count;
 8001dfa:	4b33      	ldr	r3, [pc, #204]	; (8001ec8 <main+0x494>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	4a33      	ldr	r2, [pc, #204]	; (8001ecc <main+0x498>)
 8001e00:	6013      	str	r3, [r2, #0]
			   	}
			   break;
 8001e02:	e03b      	b.n	8001e7c <main+0x448>

	   case 3:// Third State : Set Alarm
		   		   // If enter this state at first , set flag and index
		   if(enterStateFlag == 0)
 8001e04:	4b26      	ldr	r3, [pc, #152]	; (8001ea0 <main+0x46c>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d105      	bne.n	8001e18 <main+0x3e4>
		   {
			   currentIndex = 2;
 8001e0c:	4b2d      	ldr	r3, [pc, #180]	; (8001ec4 <main+0x490>)
 8001e0e:	2202      	movs	r2, #2
 8001e10:	701a      	strb	r2, [r3, #0]
			   enterStateFlag = 1;
 8001e12:	4b23      	ldr	r3, [pc, #140]	; (8001ea0 <main+0x46c>)
 8001e14:	2201      	movs	r2, #1
 8001e16:	601a      	str	r2, [r3, #0]
		   }
		   if(setHour == 99){
 8001e18:	4b23      	ldr	r3, [pc, #140]	; (8001ea8 <main+0x474>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	2b63      	cmp	r3, #99	; 0x63
 8001e1e:	d111      	bne.n	8001e44 <main+0x410>
			   setHour = hur;
 8001e20:	4b2b      	ldr	r3, [pc, #172]	; (8001ed0 <main+0x49c>)
 8001e22:	781b      	ldrb	r3, [r3, #0]
 8001e24:	461a      	mov	r2, r3
 8001e26:	4b20      	ldr	r3, [pc, #128]	; (8001ea8 <main+0x474>)
 8001e28:	601a      	str	r2, [r3, #0]
			   setMin = min;
 8001e2a:	4b2a      	ldr	r3, [pc, #168]	; (8001ed4 <main+0x4a0>)
 8001e2c:	781b      	ldrb	r3, [r3, #0]
 8001e2e:	461a      	mov	r2, r3
 8001e30:	4b1c      	ldr	r3, [pc, #112]	; (8001ea4 <main+0x470>)
 8001e32:	601a      	str	r2, [r3, #0]
			   setSec = sec;
 8001e34:	4b28      	ldr	r3, [pc, #160]	; (8001ed8 <main+0x4a4>)
 8001e36:	781b      	ldrb	r3, [r3, #0]
 8001e38:	461a      	mov	r2, r3
 8001e3a:	4b28      	ldr	r3, [pc, #160]	; (8001edc <main+0x4a8>)
 8001e3c:	601a      	str	r2, [r3, #0]
			   currentIndex = 0;
 8001e3e:	4b21      	ldr	r3, [pc, #132]	; (8001ec4 <main+0x490>)
 8001e40:	2200      	movs	r2, #0
 8001e42:	701a      	strb	r2, [r3, #0]
		   }
		   //Setting
		   if(count-starttime > 1000){
 8001e44:	4b20      	ldr	r3, [pc, #128]	; (8001ec8 <main+0x494>)
 8001e46:	681a      	ldr	r2, [r3, #0]
 8001e48:	4b20      	ldr	r3, [pc, #128]	; (8001ecc <main+0x498>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	1ad3      	subs	r3, r2, r3
 8001e4e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001e52:	d915      	bls.n	8001e80 <main+0x44c>
//				showSetAlarm();
				setPage();
 8001e54:	f000 ff18 	bl	8002c88 <setPage>
				starttime = count;
 8001e58:	4b1b      	ldr	r3, [pc, #108]	; (8001ec8 <main+0x494>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4a1b      	ldr	r2, [pc, #108]	; (8001ecc <main+0x498>)
 8001e5e:	6013      	str	r3, [r2, #0]
			}
		   break;
 8001e60:	e00e      	b.n	8001e80 <main+0x44c>

	   case 4:
//		   Check_Key();
		   if(songList != savedSong){
 8001e62:	4b1f      	ldr	r3, [pc, #124]	; (8001ee0 <main+0x4ac>)
 8001e64:	881a      	ldrh	r2, [r3, #0]
 8001e66:	4b1f      	ldr	r3, [pc, #124]	; (8001ee4 <main+0x4b0>)
 8001e68:	881b      	ldrh	r3, [r3, #0]
 8001e6a:	429a      	cmp	r2, r3
 8001e6c:	d001      	beq.n	8001e72 <main+0x43e>
			   DF_Pause();
 8001e6e:	f7fe fc48 	bl	8000702 <DF_Pause>
		   }
		   setPage();
 8001e72:	f000 ff09 	bl	8002c88 <setPage>
		   break;
 8001e76:	e004      	b.n	8001e82 <main+0x44e>
			break;
 8001e78:	bf00      	nop
 8001e7a:	e002      	b.n	8001e82 <main+0x44e>
			   break;
 8001e7c:	bf00      	nop
 8001e7e:	e000      	b.n	8001e82 <main+0x44e>
		   break;
 8001e80:	bf00      	nop

	   char message[50];
	   //sprintf(message, "2: %d %d %d | 3: %d %d %d | cur = %d\r\n", setDate, setMonth, setYear, setHour, setMin, setSec, currentIndex);
	   //HAL_UART_Transmit(&huart3, (uint8_t *)message, sizeof(message), HAL_MAX_DELAY);

	   if (previousScreen !=  screen){
 8001e82:	4b19      	ldr	r3, [pc, #100]	; (8001ee8 <main+0x4b4>)
 8001e84:	781a      	ldrb	r2, [r3, #0]
 8001e86:	4b19      	ldr	r3, [pc, #100]	; (8001eec <main+0x4b8>)
 8001e88:	781b      	ldrb	r3, [r3, #0]
 8001e8a:	429a      	cmp	r2, r3
 8001e8c:	f43f ae4b 	beq.w	8001b26 <main+0xf2>
		   currentIndex = 0;
 8001e90:	4b0c      	ldr	r3, [pc, #48]	; (8001ec4 <main+0x490>)
 8001e92:	2200      	movs	r2, #0
 8001e94:	701a      	strb	r2, [r3, #0]
		   previousScreen = screen;
 8001e96:	4b15      	ldr	r3, [pc, #84]	; (8001eec <main+0x4b8>)
 8001e98:	781a      	ldrb	r2, [r3, #0]
 8001e9a:	4b13      	ldr	r3, [pc, #76]	; (8001ee8 <main+0x4b4>)
 8001e9c:	701a      	strb	r2, [r3, #0]
   {
 8001e9e:	e642      	b.n	8001b26 <main+0xf2>
 8001ea0:	20000544 	.word	0x20000544
 8001ea4:	2000000c 	.word	0x2000000c
 8001ea8:	20000010 	.word	0x20000010
 8001eac:	20000428 	.word	0x20000428
 8001eb0:	20000014 	.word	0x20000014
 8001eb4:	20000429 	.word	0x20000429
 8001eb8:	20000018 	.word	0x20000018
 8001ebc:	2000042c 	.word	0x2000042c
 8001ec0:	2000001c 	.word	0x2000001c
 8001ec4:	20000535 	.word	0x20000535
 8001ec8:	20000418 	.word	0x20000418
 8001ecc:	2000041c 	.word	0x2000041c
 8001ed0:	20000426 	.word	0x20000426
 8001ed4:	20000425 	.word	0x20000425
 8001ed8:	20000424 	.word	0x20000424
 8001edc:	20000008 	.word	0x20000008
 8001ee0:	20000070 	.word	0x20000070
 8001ee4:	200002c0 	.word	0x200002c0
 8001ee8:	20000536 	.word	0x20000536
 8001eec:	20000004 	.word	0x20000004

08001ef0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b094      	sub	sp, #80	; 0x50
 8001ef4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ef6:	f107 031c 	add.w	r3, r7, #28
 8001efa:	2234      	movs	r2, #52	; 0x34
 8001efc:	2100      	movs	r1, #0
 8001efe:	4618      	mov	r0, r3
 8001f00:	f009 fde9 	bl	800bad6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f04:	f107 0308 	add.w	r3, r7, #8
 8001f08:	2200      	movs	r2, #0
 8001f0a:	601a      	str	r2, [r3, #0]
 8001f0c:	605a      	str	r2, [r3, #4]
 8001f0e:	609a      	str	r2, [r3, #8]
 8001f10:	60da      	str	r2, [r3, #12]
 8001f12:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001f14:	f005 fb14 	bl	8007540 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f18:	4b2b      	ldr	r3, [pc, #172]	; (8001fc8 <SystemClock_Config+0xd8>)
 8001f1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f1c:	4a2a      	ldr	r2, [pc, #168]	; (8001fc8 <SystemClock_Config+0xd8>)
 8001f1e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f22:	6413      	str	r3, [r2, #64]	; 0x40
 8001f24:	4b28      	ldr	r3, [pc, #160]	; (8001fc8 <SystemClock_Config+0xd8>)
 8001f26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f28:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f2c:	607b      	str	r3, [r7, #4]
 8001f2e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f30:	4b26      	ldr	r3, [pc, #152]	; (8001fcc <SystemClock_Config+0xdc>)
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4a25      	ldr	r2, [pc, #148]	; (8001fcc <SystemClock_Config+0xdc>)
 8001f36:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001f3a:	6013      	str	r3, [r2, #0]
 8001f3c:	4b23      	ldr	r3, [pc, #140]	; (8001fcc <SystemClock_Config+0xdc>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001f44:	603b      	str	r3, [r7, #0]
 8001f46:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001f48:	2301      	movs	r3, #1
 8001f4a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001f4c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001f50:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001f52:	2302      	movs	r3, #2
 8001f54:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001f56:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001f5a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001f5c:	2304      	movs	r3, #4
 8001f5e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 200;
 8001f60:	23c8      	movs	r3, #200	; 0xc8
 8001f62:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001f64:	2302      	movs	r3, #2
 8001f66:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8001f68:	2309      	movs	r3, #9
 8001f6a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001f6c:	2302      	movs	r3, #2
 8001f6e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001f70:	f107 031c 	add.w	r3, r7, #28
 8001f74:	4618      	mov	r0, r3
 8001f76:	f005 fb43 	bl	8007600 <HAL_RCC_OscConfig>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d001      	beq.n	8001f84 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001f80:	f001 fd7e 	bl	8003a80 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001f84:	f005 faec 	bl	8007560 <HAL_PWREx_EnableOverDrive>
 8001f88:	4603      	mov	r3, r0
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d001      	beq.n	8001f92 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8001f8e:	f001 fd77 	bl	8003a80 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001f92:	230f      	movs	r3, #15
 8001f94:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001f96:	2302      	movs	r3, #2
 8001f98:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001f9e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001fa2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001fa4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001fa8:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 8001faa:	f107 0308 	add.w	r3, r7, #8
 8001fae:	2106      	movs	r1, #6
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	f005 fdd3 	bl	8007b5c <HAL_RCC_ClockConfig>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d001      	beq.n	8001fc0 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8001fbc:	f001 fd60 	bl	8003a80 <Error_Handler>
  }
}
 8001fc0:	bf00      	nop
 8001fc2:	3750      	adds	r7, #80	; 0x50
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bd80      	pop	{r7, pc}
 8001fc8:	40023800 	.word	0x40023800
 8001fcc:	40007000 	.word	0x40007000

08001fd0 <CRC16_2>:

/* USER CODE BEGIN 4 */
uint16_t CRC16_2(uint8_t *ptr, uint8_t lenght){
 8001fd0:	b480      	push	{r7}
 8001fd2:	b085      	sub	sp, #20
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
 8001fd8:	460b      	mov	r3, r1
 8001fda:	70fb      	strb	r3, [r7, #3]
	uint16_t crc = 0xffff;
 8001fdc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001fe0:	81fb      	strh	r3, [r7, #14]
	uint8_t s = 0x00;
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	737b      	strb	r3, [r7, #13]

	while (lenght--){
 8001fe6:	e023      	b.n	8002030 <CRC16_2+0x60>
		crc ^= *ptr++;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	1c5a      	adds	r2, r3, #1
 8001fec:	607a      	str	r2, [r7, #4]
 8001fee:	781b      	ldrb	r3, [r3, #0]
 8001ff0:	b29a      	uxth	r2, r3
 8001ff2:	89fb      	ldrh	r3, [r7, #14]
 8001ff4:	4053      	eors	r3, r2
 8001ff6:	81fb      	strh	r3, [r7, #14]

		for (s = 0 ; s <8 ;s++){
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	737b      	strb	r3, [r7, #13]
 8001ffc:	e015      	b.n	800202a <CRC16_2+0x5a>
			if ((crc & 0x01) != 0){
 8001ffe:	89fb      	ldrh	r3, [r7, #14]
 8002000:	f003 0301 	and.w	r3, r3, #1
 8002004:	2b00      	cmp	r3, #0
 8002006:	d00a      	beq.n	800201e <CRC16_2+0x4e>
				crc >>= 1;
 8002008:	89fb      	ldrh	r3, [r7, #14]
 800200a:	085b      	lsrs	r3, r3, #1
 800200c:	81fb      	strh	r3, [r7, #14]
				crc ^= 0xA001;
 800200e:	89fb      	ldrh	r3, [r7, #14]
 8002010:	f483 43bf 	eor.w	r3, r3, #24448	; 0x5f80
 8002014:	f083 037e 	eor.w	r3, r3, #126	; 0x7e
 8002018:	43db      	mvns	r3, r3
 800201a:	81fb      	strh	r3, [r7, #14]
 800201c:	e002      	b.n	8002024 <CRC16_2+0x54>

			}
			else{
				crc >>= 1;
 800201e:	89fb      	ldrh	r3, [r7, #14]
 8002020:	085b      	lsrs	r3, r3, #1
 8002022:	81fb      	strh	r3, [r7, #14]
		for (s = 0 ; s <8 ;s++){
 8002024:	7b7b      	ldrb	r3, [r7, #13]
 8002026:	3301      	adds	r3, #1
 8002028:	737b      	strb	r3, [r7, #13]
 800202a:	7b7b      	ldrb	r3, [r7, #13]
 800202c:	2b07      	cmp	r3, #7
 800202e:	d9e6      	bls.n	8001ffe <CRC16_2+0x2e>
	while (lenght--){
 8002030:	78fb      	ldrb	r3, [r7, #3]
 8002032:	1e5a      	subs	r2, r3, #1
 8002034:	70fa      	strb	r2, [r7, #3]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d1d6      	bne.n	8001fe8 <CRC16_2+0x18>
			}
		}
	}
	return crc;
 800203a:	89fb      	ldrh	r3, [r7, #14]
}
 800203c:	4618      	mov	r0, r3
 800203e:	3714      	adds	r7, #20
 8002040:	46bd      	mov	sp, r7
 8002042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002046:	4770      	bx	lr

08002048 <updateSensor>:

void updateSensor() {
 8002048:	b580      	push	{r7, lr}
 800204a:	b084      	sub	sp, #16
 800204c:	af02      	add	r7, sp, #8
	HAL_I2C_Master_Transmit(&hi2c1, 0x5c << 1 , cmdBuffer, 3, 200);
 800204e:	23c8      	movs	r3, #200	; 0xc8
 8002050:	9300      	str	r3, [sp, #0]
 8002052:	2303      	movs	r3, #3
 8002054:	4a39      	ldr	r2, [pc, #228]	; (800213c <updateSensor+0xf4>)
 8002056:	21b8      	movs	r1, #184	; 0xb8
 8002058:	4839      	ldr	r0, [pc, #228]	; (8002140 <updateSensor+0xf8>)
 800205a:	f004 fd83 	bl	8006b64 <HAL_I2C_Master_Transmit>

	HAL_I2C_Master_Transmit(&hi2c1, 0x5c << 1 , cmdBuffer, 3, 200);
 800205e:	23c8      	movs	r3, #200	; 0xc8
 8002060:	9300      	str	r3, [sp, #0]
 8002062:	2303      	movs	r3, #3
 8002064:	4a35      	ldr	r2, [pc, #212]	; (800213c <updateSensor+0xf4>)
 8002066:	21b8      	movs	r1, #184	; 0xb8
 8002068:	4835      	ldr	r0, [pc, #212]	; (8002140 <updateSensor+0xf8>)
 800206a:	f004 fd7b 	bl	8006b64 <HAL_I2C_Master_Transmit>

	HAL_Delay(1);
 800206e:	2001      	movs	r0, #1
 8002070:	f003 fa0a 	bl	8005488 <HAL_Delay>

	// receive sensor data

	HAL_I2C_Master_Receive(&hi2c1, 0x5c << 1 , dataBuffer , 8, 200);
 8002074:	23c8      	movs	r3, #200	; 0xc8
 8002076:	9300      	str	r3, [sp, #0]
 8002078:	2308      	movs	r3, #8
 800207a:	4a32      	ldr	r2, [pc, #200]	; (8002144 <updateSensor+0xfc>)
 800207c:	21b8      	movs	r1, #184	; 0xb8
 800207e:	4830      	ldr	r0, [pc, #192]	; (8002140 <updateSensor+0xf8>)
 8002080:	f004 fe64 	bl	8006d4c <HAL_I2C_Master_Receive>

	uint16_t Rcrc = dataBuffer[7] << 8 ;
 8002084:	4b2f      	ldr	r3, [pc, #188]	; (8002144 <updateSensor+0xfc>)
 8002086:	79db      	ldrb	r3, [r3, #7]
 8002088:	b29b      	uxth	r3, r3
 800208a:	021b      	lsls	r3, r3, #8
 800208c:	80fb      	strh	r3, [r7, #6]
	Rcrc += dataBuffer[6];
 800208e:	4b2d      	ldr	r3, [pc, #180]	; (8002144 <updateSensor+0xfc>)
 8002090:	799b      	ldrb	r3, [r3, #6]
 8002092:	b29a      	uxth	r2, r3
 8002094:	88fb      	ldrh	r3, [r7, #6]
 8002096:	4413      	add	r3, r2
 8002098:	80fb      	strh	r3, [r7, #6]

	if (Rcrc == CRC16_2(dataBuffer,6)){
 800209a:	2106      	movs	r1, #6
 800209c:	4829      	ldr	r0, [pc, #164]	; (8002144 <updateSensor+0xfc>)
 800209e:	f7ff ff97 	bl	8001fd0 <CRC16_2>
 80020a2:	4603      	mov	r3, r0
 80020a4:	461a      	mov	r2, r3
 80020a6:	88fb      	ldrh	r3, [r7, #6]
 80020a8:	4293      	cmp	r3, r2
 80020aa:	d143      	bne.n	8002134 <updateSensor+0xec>
		uint16_t temperature = ((dataBuffer[4] & 0x7F) << 8 ) + dataBuffer[5];
 80020ac:	4b25      	ldr	r3, [pc, #148]	; (8002144 <updateSensor+0xfc>)
 80020ae:	791b      	ldrb	r3, [r3, #4]
 80020b0:	021b      	lsls	r3, r3, #8
 80020b2:	b29b      	uxth	r3, r3
 80020b4:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 80020b8:	b29a      	uxth	r2, r3
 80020ba:	4b22      	ldr	r3, [pc, #136]	; (8002144 <updateSensor+0xfc>)
 80020bc:	795b      	ldrb	r3, [r3, #5]
 80020be:	b29b      	uxth	r3, r3
 80020c0:	4413      	add	r3, r2
 80020c2:	80bb      	strh	r3, [r7, #4]

		temp = temperature  / 10.0 ;
 80020c4:	88bb      	ldrh	r3, [r7, #4]
 80020c6:	ee07 3a90 	vmov	s15, r3
 80020ca:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80020ce:	eeb2 5b04 	vmov.f64	d5, #36	; 0x41200000  10.0
 80020d2:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80020d6:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80020da:	4b1b      	ldr	r3, [pc, #108]	; (8002148 <updateSensor+0x100>)
 80020dc:	edc3 7a00 	vstr	s15, [r3]

		temp = (((dataBuffer[4] & 0x80) >> 7 ) == 1)? (temp * (-1)) : temp ;
 80020e0:	4b18      	ldr	r3, [pc, #96]	; (8002144 <updateSensor+0xfc>)
 80020e2:	791b      	ldrb	r3, [r3, #4]
 80020e4:	09db      	lsrs	r3, r3, #7
 80020e6:	b2db      	uxtb	r3, r3
 80020e8:	2b01      	cmp	r3, #1
 80020ea:	d105      	bne.n	80020f8 <updateSensor+0xb0>
 80020ec:	4b16      	ldr	r3, [pc, #88]	; (8002148 <updateSensor+0x100>)
 80020ee:	edd3 7a00 	vldr	s15, [r3]
 80020f2:	eef1 7a67 	vneg.f32	s15, s15
 80020f6:	e002      	b.n	80020fe <updateSensor+0xb6>
 80020f8:	4b13      	ldr	r3, [pc, #76]	; (8002148 <updateSensor+0x100>)
 80020fa:	edd3 7a00 	vldr	s15, [r3]
 80020fe:	4b12      	ldr	r3, [pc, #72]	; (8002148 <updateSensor+0x100>)
 8002100:	edc3 7a00 	vstr	s15, [r3]

		uint16_t humi = (dataBuffer[2] << 8) + dataBuffer[3] ;
 8002104:	4b0f      	ldr	r3, [pc, #60]	; (8002144 <updateSensor+0xfc>)
 8002106:	789b      	ldrb	r3, [r3, #2]
 8002108:	b29b      	uxth	r3, r3
 800210a:	021b      	lsls	r3, r3, #8
 800210c:	b29a      	uxth	r2, r3
 800210e:	4b0d      	ldr	r3, [pc, #52]	; (8002144 <updateSensor+0xfc>)
 8002110:	78db      	ldrb	r3, [r3, #3]
 8002112:	b29b      	uxth	r3, r3
 8002114:	4413      	add	r3, r2
 8002116:	807b      	strh	r3, [r7, #2]
		RH = humi / 10.0 ;
 8002118:	887b      	ldrh	r3, [r7, #2]
 800211a:	ee07 3a90 	vmov	s15, r3
 800211e:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8002122:	eeb2 5b04 	vmov.f64	d5, #36	; 0x41200000  10.0
 8002126:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800212a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800212e:	4b07      	ldr	r3, [pc, #28]	; (800214c <updateSensor+0x104>)
 8002130:	edc3 7a00 	vstr	s15, [r3]
	}
}
 8002134:	bf00      	nop
 8002136:	3708      	adds	r7, #8
 8002138:	46bd      	mov	sp, r7
 800213a:	bd80      	pop	{r7, pc}
 800213c:	20000448 	.word	0x20000448
 8002140:	20000370 	.word	0x20000370
 8002144:	2000044c 	.word	0x2000044c
 8002148:	20000440 	.word	0x20000440
 800214c:	20000444 	.word	0x20000444

08002150 <alarm>:

void alarm(){
 8002150:	b590      	push	{r4, r7, lr}
 8002152:	b08b      	sub	sp, #44	; 0x2c
 8002154:	af02      	add	r7, sp, #8
	//-----------------------------------
	ILI9341_Draw_Text("WAKE UP!!", 50,50, BLACK, 4, WHITE);
 8002156:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800215a:	9301      	str	r3, [sp, #4]
 800215c:	2304      	movs	r3, #4
 800215e:	9300      	str	r3, [sp, #0]
 8002160:	2300      	movs	r3, #0
 8002162:	2232      	movs	r2, #50	; 0x32
 8002164:	2132      	movs	r1, #50	; 0x32
 8002166:	48a2      	ldr	r0, [pc, #648]	; (80023f0 <alarm+0x2a0>)
 8002168:	f002 fcc2 	bl	8004af0 <ILI9341_Draw_Text>




	//-----------------------------------
	generateAndSortRandomNumbers(randomNumbers,4);
 800216c:	2104      	movs	r1, #4
 800216e:	48a1      	ldr	r0, [pc, #644]	; (80023f4 <alarm+0x2a4>)
 8002170:	f7ff fb84 	bl	800187c <generateAndSortRandomNumbers>
	char pinNumber[4][2];
	uint16_t btnColor[4] = {YELLOW , RED , GREEN , BLUE};
 8002174:	4aa0      	ldr	r2, [pc, #640]	; (80023f8 <alarm+0x2a8>)
 8002176:	463b      	mov	r3, r7
 8002178:	e892 0003 	ldmia.w	r2, {r0, r1}
 800217c:	e883 0003 	stmia.w	r3, {r0, r1}
//	snprintf(buttonInput, 15, "%d %d %d %d",randomNumbers[0],randomNumbers[1],randomNumbers[2],randomNumbers[3]);
	for(int i=0;i<4;i++){
 8002180:	2300      	movs	r3, #0
 8002182:	61fb      	str	r3, [r7, #28]
 8002184:	e03c      	b.n	8002200 <alarm+0xb0>
		sprintf(pinNumber[i], "%d", randomNumbers[i]);
 8002186:	f107 0208 	add.w	r2, r7, #8
 800218a:	69fb      	ldr	r3, [r7, #28]
 800218c:	005b      	lsls	r3, r3, #1
 800218e:	18d0      	adds	r0, r2, r3
 8002190:	4a98      	ldr	r2, [pc, #608]	; (80023f4 <alarm+0x2a4>)
 8002192:	69fb      	ldr	r3, [r7, #28]
 8002194:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002198:	461a      	mov	r2, r3
 800219a:	4998      	ldr	r1, [pc, #608]	; (80023fc <alarm+0x2ac>)
 800219c:	f009 fc38 	bl	800ba10 <siprintf>
		ILI9341_Draw_Filled_Circle(pinNumber[i], 0 + i*30, 5, btnColor[i]);
 80021a0:	f107 0208 	add.w	r2, r7, #8
 80021a4:	69fb      	ldr	r3, [r7, #28]
 80021a6:	005b      	lsls	r3, r3, #1
 80021a8:	4413      	add	r3, r2
 80021aa:	b298      	uxth	r0, r3
 80021ac:	69fb      	ldr	r3, [r7, #28]
 80021ae:	b29b      	uxth	r3, r3
 80021b0:	461a      	mov	r2, r3
 80021b2:	0112      	lsls	r2, r2, #4
 80021b4:	1ad3      	subs	r3, r2, r3
 80021b6:	005b      	lsls	r3, r3, #1
 80021b8:	b299      	uxth	r1, r3
 80021ba:	69fb      	ldr	r3, [r7, #28]
 80021bc:	005b      	lsls	r3, r3, #1
 80021be:	3320      	adds	r3, #32
 80021c0:	443b      	add	r3, r7
 80021c2:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 80021c6:	2205      	movs	r2, #5
 80021c8:	f002 fb11 	bl	80047ee <ILI9341_Draw_Filled_Circle>
		ILI9341_Draw_Text(pinNumber[i], 50 + i*30,100, BLACK, 4, WHITE);
 80021cc:	f107 0208 	add.w	r2, r7, #8
 80021d0:	69fb      	ldr	r3, [r7, #28]
 80021d2:	005b      	lsls	r3, r3, #1
 80021d4:	18d0      	adds	r0, r2, r3
 80021d6:	69fb      	ldr	r3, [r7, #28]
 80021d8:	b2db      	uxtb	r3, r3
 80021da:	461a      	mov	r2, r3
 80021dc:	0112      	lsls	r2, r2, #4
 80021de:	1ad3      	subs	r3, r2, r3
 80021e0:	005b      	lsls	r3, r3, #1
 80021e2:	b2db      	uxtb	r3, r3
 80021e4:	3332      	adds	r3, #50	; 0x32
 80021e6:	b2d9      	uxtb	r1, r3
 80021e8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80021ec:	9301      	str	r3, [sp, #4]
 80021ee:	2304      	movs	r3, #4
 80021f0:	9300      	str	r3, [sp, #0]
 80021f2:	2300      	movs	r3, #0
 80021f4:	2264      	movs	r2, #100	; 0x64
 80021f6:	f002 fc7b 	bl	8004af0 <ILI9341_Draw_Text>
	for(int i=0;i<4;i++){
 80021fa:	69fb      	ldr	r3, [r7, #28]
 80021fc:	3301      	adds	r3, #1
 80021fe:	61fb      	str	r3, [r7, #28]
 8002200:	69fb      	ldr	r3, [r7, #28]
 8002202:	2b03      	cmp	r3, #3
 8002204:	ddbf      	ble.n	8002186 <alarm+0x36>
	}
	DF_SetVolume(30);
 8002206:	201e      	movs	r0, #30
 8002208:	f7fe fa4e 	bl	80006a8 <DF_SetVolume>
	DF_SetFolder(1, songList);
 800220c:	4b7c      	ldr	r3, [pc, #496]	; (8002400 <alarm+0x2b0>)
 800220e:	881b      	ldrh	r3, [r3, #0]
 8002210:	4619      	mov	r1, r3
 8002212:	2001      	movs	r0, #1
 8002214:	f7fe faf0 	bl	80007f8 <DF_SetFolder>
//	ILI9341_Draw_Text(buttonInput, 50,100, BLACK, 4, WHITE);
	int cnt = 0;
 8002218:	2300      	movs	r3, #0
 800221a:	61bb      	str	r3, [r7, #24]
	while(1){
		if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_10) == GPIO_PIN_SET){
 800221c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002220:	4878      	ldr	r0, [pc, #480]	; (8002404 <alarm+0x2b4>)
 8002222:	f004 fbb9 	bl	8006998 <HAL_GPIO_ReadPin>
 8002226:	4603      	mov	r3, r0
 8002228:	2b01      	cmp	r3, #1
 800222a:	d108      	bne.n	800223e <alarm+0xee>
			DF_SetVolume(30);
 800222c:	201e      	movs	r0, #30
 800222e:	f7fe fa3b 	bl	80006a8 <DF_SetVolume>
			DF_SetFolder(1, songList);
 8002232:	4b73      	ldr	r3, [pc, #460]	; (8002400 <alarm+0x2b0>)
 8002234:	881b      	ldrh	r3, [r3, #0]
 8002236:	4619      	mov	r1, r3
 8002238:	2001      	movs	r0, #1
 800223a:	f7fe fadd 	bl	80007f8 <DF_SetFolder>
		}
		if(cnt != 4){
 800223e:	69bb      	ldr	r3, [r7, #24]
 8002240:	2b04      	cmp	r3, #4
 8002242:	d04f      	beq.n	80022e4 <alarm+0x194>
			if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_15) == GPIO_PIN_RESET){
 8002244:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002248:	486e      	ldr	r0, [pc, #440]	; (8002404 <alarm+0x2b4>)
 800224a:	f004 fba5 	bl	8006998 <HAL_GPIO_ReadPin>
 800224e:	4603      	mov	r3, r0
 8002250:	2b00      	cmp	r3, #0
 8002252:	d10b      	bne.n	800226c <alarm+0x11c>
				userButtonInput[cnt++] = 1;
 8002254:	69bb      	ldr	r3, [r7, #24]
 8002256:	1c5a      	adds	r2, r3, #1
 8002258:	61ba      	str	r2, [r7, #24]
 800225a:	4a6b      	ldr	r2, [pc, #428]	; (8002408 <alarm+0x2b8>)
 800225c:	2101      	movs	r1, #1
 800225e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				letTheMusicLouderThanAnySound(0.1);
 8002262:	ed9f 0a6a 	vldr	s0, [pc, #424]	; 800240c <alarm+0x2bc>
 8002266:	f7ff fb7d 	bl	8001964 <letTheMusicLouderThanAnySound>
 800226a:	e083      	b.n	8002374 <alarm+0x224>

			}
			else if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13) == GPIO_PIN_RESET){
 800226c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002270:	4864      	ldr	r0, [pc, #400]	; (8002404 <alarm+0x2b4>)
 8002272:	f004 fb91 	bl	8006998 <HAL_GPIO_ReadPin>
 8002276:	4603      	mov	r3, r0
 8002278:	2b00      	cmp	r3, #0
 800227a:	d10b      	bne.n	8002294 <alarm+0x144>
				userButtonInput[cnt++] = 2;
 800227c:	69bb      	ldr	r3, [r7, #24]
 800227e:	1c5a      	adds	r2, r3, #1
 8002280:	61ba      	str	r2, [r7, #24]
 8002282:	4a61      	ldr	r2, [pc, #388]	; (8002408 <alarm+0x2b8>)
 8002284:	2102      	movs	r1, #2
 8002286:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				letTheMusicLouderThanAnySound(0.4);
 800228a:	ed9f 0a61 	vldr	s0, [pc, #388]	; 8002410 <alarm+0x2c0>
 800228e:	f7ff fb69 	bl	8001964 <letTheMusicLouderThanAnySound>
 8002292:	e06f      	b.n	8002374 <alarm+0x224>
			}
			else if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12) == GPIO_PIN_RESET){
 8002294:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002298:	485a      	ldr	r0, [pc, #360]	; (8002404 <alarm+0x2b4>)
 800229a:	f004 fb7d 	bl	8006998 <HAL_GPIO_ReadPin>
 800229e:	4603      	mov	r3, r0
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d10b      	bne.n	80022bc <alarm+0x16c>
				userButtonInput[cnt++] = 3;
 80022a4:	69bb      	ldr	r3, [r7, #24]
 80022a6:	1c5a      	adds	r2, r3, #1
 80022a8:	61ba      	str	r2, [r7, #24]
 80022aa:	4a57      	ldr	r2, [pc, #348]	; (8002408 <alarm+0x2b8>)
 80022ac:	2103      	movs	r1, #3
 80022ae:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				letTheMusicLouderThanAnySound(0.6);
 80022b2:	ed9f 0a58 	vldr	s0, [pc, #352]	; 8002414 <alarm+0x2c4>
 80022b6:	f7ff fb55 	bl	8001964 <letTheMusicLouderThanAnySound>
 80022ba:	e05b      	b.n	8002374 <alarm+0x224>
			}
			else if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15) == GPIO_PIN_RESET){
 80022bc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80022c0:	4855      	ldr	r0, [pc, #340]	; (8002418 <alarm+0x2c8>)
 80022c2:	f004 fb69 	bl	8006998 <HAL_GPIO_ReadPin>
 80022c6:	4603      	mov	r3, r0
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d153      	bne.n	8002374 <alarm+0x224>
				userButtonInput[cnt++] = 4;
 80022cc:	69bb      	ldr	r3, [r7, #24]
 80022ce:	1c5a      	adds	r2, r3, #1
 80022d0:	61ba      	str	r2, [r7, #24]
 80022d2:	4a4d      	ldr	r2, [pc, #308]	; (8002408 <alarm+0x2b8>)
 80022d4:	2104      	movs	r1, #4
 80022d6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				letTheMusicLouderThanAnySound(0.1);
 80022da:	ed9f 0a4c 	vldr	s0, [pc, #304]	; 800240c <alarm+0x2bc>
 80022de:	f7ff fb41 	bl	8001964 <letTheMusicLouderThanAnySound>
 80022e2:	e047      	b.n	8002374 <alarm+0x224>
			}
		}
		else{
//			snprintf(buttonInput, 15, "%d %d %d %d",userButtonInput[0],userButtonInput[1],userButtonInput[2],userButtonInput[3]);
//			ILI9341_Draw_Text(buttonInput, 50,10, BLACK, 4, WHITE);
			if(compareArrays(randomNumbers,userButtonInput,4) == 1){
 80022e4:	2204      	movs	r2, #4
 80022e6:	4948      	ldr	r1, [pc, #288]	; (8002408 <alarm+0x2b8>)
 80022e8:	4842      	ldr	r0, [pc, #264]	; (80023f4 <alarm+0x2a4>)
 80022ea:	f7ff fb0d 	bl	8001908 <compareArrays>
 80022ee:	4603      	mov	r3, r0
 80022f0:	2b01      	cmp	r3, #1
 80022f2:	d107      	bne.n	8002304 <alarm+0x1b4>
				ILI9341_Fill_Screen(WHITE);
 80022f4:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80022f8:	f002 ff04 	bl	8005104 <ILI9341_Fill_Screen>
				alarmtrigger = 0;
 80022fc:	4b47      	ldr	r3, [pc, #284]	; (800241c <alarm+0x2cc>)
 80022fe:	2200      	movs	r2, #0
 8002300:	601a      	str	r2, [r3, #0]
				break;
 8002302:	e06e      	b.n	80023e2 <alarm+0x292>
			}else{
				generateAndSortRandomNumbers(randomNumbers,4);
 8002304:	2104      	movs	r1, #4
 8002306:	483b      	ldr	r0, [pc, #236]	; (80023f4 <alarm+0x2a4>)
 8002308:	f7ff fab8 	bl	800187c <generateAndSortRandomNumbers>
				for(int i=0;i<4;i++){
 800230c:	2300      	movs	r3, #0
 800230e:	617b      	str	r3, [r7, #20]
 8002310:	e02b      	b.n	800236a <alarm+0x21a>
					sprintf(pinNumber[i], "%d", randomNumbers[i]);
 8002312:	f107 0208 	add.w	r2, r7, #8
 8002316:	697b      	ldr	r3, [r7, #20]
 8002318:	005b      	lsls	r3, r3, #1
 800231a:	18d0      	adds	r0, r2, r3
 800231c:	4a35      	ldr	r2, [pc, #212]	; (80023f4 <alarm+0x2a4>)
 800231e:	697b      	ldr	r3, [r7, #20]
 8002320:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002324:	461a      	mov	r2, r3
 8002326:	4935      	ldr	r1, [pc, #212]	; (80023fc <alarm+0x2ac>)
 8002328:	f009 fb72 	bl	800ba10 <siprintf>
					ILI9341_Draw_Text(pinNumber[i], 50 + i*30,100, BLACK, 4, WHITE);
 800232c:	f107 0208 	add.w	r2, r7, #8
 8002330:	697b      	ldr	r3, [r7, #20]
 8002332:	005b      	lsls	r3, r3, #1
 8002334:	18d0      	adds	r0, r2, r3
 8002336:	697b      	ldr	r3, [r7, #20]
 8002338:	b2db      	uxtb	r3, r3
 800233a:	461a      	mov	r2, r3
 800233c:	0112      	lsls	r2, r2, #4
 800233e:	1ad3      	subs	r3, r2, r3
 8002340:	005b      	lsls	r3, r3, #1
 8002342:	b2db      	uxtb	r3, r3
 8002344:	3332      	adds	r3, #50	; 0x32
 8002346:	b2d9      	uxtb	r1, r3
 8002348:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800234c:	9301      	str	r3, [sp, #4]
 800234e:	2304      	movs	r3, #4
 8002350:	9300      	str	r3, [sp, #0]
 8002352:	2300      	movs	r3, #0
 8002354:	2264      	movs	r2, #100	; 0x64
 8002356:	f002 fbcb 	bl	8004af0 <ILI9341_Draw_Text>
					userButtonInput[i] = 0;
 800235a:	4a2b      	ldr	r2, [pc, #172]	; (8002408 <alarm+0x2b8>)
 800235c:	697b      	ldr	r3, [r7, #20]
 800235e:	2100      	movs	r1, #0
 8002360:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				for(int i=0;i<4;i++){
 8002364:	697b      	ldr	r3, [r7, #20]
 8002366:	3301      	adds	r3, #1
 8002368:	617b      	str	r3, [r7, #20]
 800236a:	697b      	ldr	r3, [r7, #20]
 800236c:	2b03      	cmp	r3, #3
 800236e:	ddd0      	ble.n	8002312 <alarm+0x1c2>
				}
//				snprintf(buttonInput, 15, "%d %d %d %d",randomNumbers[0],randomNumbers[1],randomNumbers[2],randomNumbers[3]);
//				ILI9341_Draw_Text(buttonInput, 50,100, BLACK, 4, WHITE);
				cnt = 0;
 8002370:	2300      	movs	r3, #0
 8002372:	61bb      	str	r3, [r7, #24]
			}
		}
		for(int i=0;i<4;i++){
 8002374:	2300      	movs	r3, #0
 8002376:	613b      	str	r3, [r7, #16]
 8002378:	e02f      	b.n	80023da <alarm+0x28a>
			ILI9341_Draw_Text(pinNumber[i], 50 + i*30,100, (userButtonInput[i] == randomNumbers[i]) ? GREEN : ((userButtonInput[i] == 0) ? BLACK : RED), 4, WHITE);
 800237a:	f107 0208 	add.w	r2, r7, #8
 800237e:	693b      	ldr	r3, [r7, #16]
 8002380:	005b      	lsls	r3, r3, #1
 8002382:	18d0      	adds	r0, r2, r3
 8002384:	693b      	ldr	r3, [r7, #16]
 8002386:	b2db      	uxtb	r3, r3
 8002388:	461a      	mov	r2, r3
 800238a:	0112      	lsls	r2, r2, #4
 800238c:	1ad3      	subs	r3, r2, r3
 800238e:	005b      	lsls	r3, r3, #1
 8002390:	b2db      	uxtb	r3, r3
 8002392:	3332      	adds	r3, #50	; 0x32
 8002394:	b2d9      	uxtb	r1, r3
 8002396:	4a1c      	ldr	r2, [pc, #112]	; (8002408 <alarm+0x2b8>)
 8002398:	693b      	ldr	r3, [r7, #16]
 800239a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800239e:	4c15      	ldr	r4, [pc, #84]	; (80023f4 <alarm+0x2a4>)
 80023a0:	693b      	ldr	r3, [r7, #16]
 80023a2:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 80023a6:	429a      	cmp	r2, r3
 80023a8:	d00a      	beq.n	80023c0 <alarm+0x270>
 80023aa:	4a17      	ldr	r2, [pc, #92]	; (8002408 <alarm+0x2b8>)
 80023ac:	693b      	ldr	r3, [r7, #16]
 80023ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d101      	bne.n	80023ba <alarm+0x26a>
 80023b6:	2300      	movs	r3, #0
 80023b8:	e004      	b.n	80023c4 <alarm+0x274>
 80023ba:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80023be:	e001      	b.n	80023c4 <alarm+0x274>
 80023c0:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 80023c4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80023c8:	9201      	str	r2, [sp, #4]
 80023ca:	2204      	movs	r2, #4
 80023cc:	9200      	str	r2, [sp, #0]
 80023ce:	2264      	movs	r2, #100	; 0x64
 80023d0:	f002 fb8e 	bl	8004af0 <ILI9341_Draw_Text>
		for(int i=0;i<4;i++){
 80023d4:	693b      	ldr	r3, [r7, #16]
 80023d6:	3301      	adds	r3, #1
 80023d8:	613b      	str	r3, [r7, #16]
 80023da:	693b      	ldr	r3, [r7, #16]
 80023dc:	2b03      	cmp	r3, #3
 80023de:	ddcc      	ble.n	800237a <alarm+0x22a>
		if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_10) == GPIO_PIN_SET){
 80023e0:	e71c      	b.n	800221c <alarm+0xcc>
//			else{
//				letTheMusicLouderThanAnySound(0.2);
//			}
		}
	}
	DF_Pause();
 80023e2:	f7fe f98e 	bl	8000702 <DF_Pause>
}
 80023e6:	bf00      	nop
 80023e8:	3724      	adds	r7, #36	; 0x24
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bd90      	pop	{r4, r7, pc}
 80023ee:	bf00      	nop
 80023f0:	0800e9a4 	.word	0x0800e9a4
 80023f4:	20000514 	.word	0x20000514
 80023f8:	0800e9b4 	.word	0x0800e9b4
 80023fc:	0800e9b0 	.word	0x0800e9b0
 8002400:	20000070 	.word	0x20000070
 8002404:	40020400 	.word	0x40020400
 8002408:	20000524 	.word	0x20000524
 800240c:	3dcccccd 	.word	0x3dcccccd
 8002410:	3ecccccd 	.word	0x3ecccccd
 8002414:	3f19999a 	.word	0x3f19999a
 8002418:	40020000 	.word	0x40020000
 800241c:	2000043c 	.word	0x2000043c

08002420 <updateT>:

 void updateT(){
 8002420:	b580      	push	{r7, lr}
 8002422:	af00      	add	r7, sp, #0
 	sec = DS3231_GetSecond();
 8002424:	f7fe fdf0 	bl	8001008 <DS3231_GetSecond>
 8002428:	4603      	mov	r3, r0
 800242a:	461a      	mov	r2, r3
 800242c:	4b15      	ldr	r3, [pc, #84]	; (8002484 <updateT+0x64>)
 800242e:	701a      	strb	r2, [r3, #0]
 	min = DS3231_GetMinute();
 8002430:	f7fe fdde 	bl	8000ff0 <DS3231_GetMinute>
 8002434:	4603      	mov	r3, r0
 8002436:	461a      	mov	r2, r3
 8002438:	4b13      	ldr	r3, [pc, #76]	; (8002488 <updateT+0x68>)
 800243a:	701a      	strb	r2, [r3, #0]
 	hur = DS3231_GetHour();
 800243c:	f7fe fdcc 	bl	8000fd8 <DS3231_GetHour>
 8002440:	4603      	mov	r3, r0
 8002442:	461a      	mov	r2, r3
 8002444:	4b11      	ldr	r3, [pc, #68]	; (800248c <updateT+0x6c>)
 8002446:	701a      	strb	r2, [r3, #0]
 	dow = DS3231_GetDayOfWeek()-1;
 8002448:	f7fe fd76 	bl	8000f38 <DS3231_GetDayOfWeek>
 800244c:	4603      	mov	r3, r0
 800244e:	3b01      	subs	r3, #1
 8002450:	b2da      	uxtb	r2, r3
 8002452:	4b0f      	ldr	r3, [pc, #60]	; (8002490 <updateT+0x70>)
 8002454:	701a      	strb	r2, [r3, #0]
 	date = DS3231_GetDate()-1;
 8002456:	f7fe fd7b 	bl	8000f50 <DS3231_GetDate>
 800245a:	4603      	mov	r3, r0
 800245c:	3b01      	subs	r3, #1
 800245e:	b2da      	uxtb	r2, r3
 8002460:	4b0c      	ldr	r3, [pc, #48]	; (8002494 <updateT+0x74>)
 8002462:	701a      	strb	r2, [r3, #0]
 	month = DS3231_GetMonth()-1;
 8002464:	f7fe fd80 	bl	8000f68 <DS3231_GetMonth>
 8002468:	4603      	mov	r3, r0
 800246a:	3b01      	subs	r3, #1
 800246c:	b2da      	uxtb	r2, r3
 800246e:	4b0a      	ldr	r3, [pc, #40]	; (8002498 <updateT+0x78>)
 8002470:	701a      	strb	r2, [r3, #0]
 	year = DS3231_GetYear();
 8002472:	f7fe fd88 	bl	8000f86 <DS3231_GetYear>
 8002476:	4603      	mov	r3, r0
 8002478:	461a      	mov	r2, r3
 800247a:	4b08      	ldr	r3, [pc, #32]	; (800249c <updateT+0x7c>)
 800247c:	601a      	str	r2, [r3, #0]

 }
 800247e:	bf00      	nop
 8002480:	bd80      	pop	{r7, pc}
 8002482:	bf00      	nop
 8002484:	20000424 	.word	0x20000424
 8002488:	20000425 	.word	0x20000425
 800248c:	20000426 	.word	0x20000426
 8002490:	20000427 	.word	0x20000427
 8002494:	20000428 	.word	0x20000428
 8002498:	20000429 	.word	0x20000429
 800249c:	2000042c 	.word	0x2000042c

080024a0 <showT>:
 void showT(){
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b092      	sub	sp, #72	; 0x48
 80024a4:	af02      	add	r7, sp, #8

	updateSensor();
 80024a6:	f7ff fdcf 	bl	8002048 <updateSensor>
//		sprintf(strH,"%02d",setHour);
//		sprintf(strM,"%02d",setMin);
//		sprintf(strS,"%02d",setSec);
//	}

	sprintf(strH,"%02d",hur);
 80024aa:	4b72      	ldr	r3, [pc, #456]	; (8002674 <showT+0x1d4>)
 80024ac:	781b      	ldrb	r3, [r3, #0]
 80024ae:	461a      	mov	r2, r3
 80024b0:	4971      	ldr	r1, [pc, #452]	; (8002678 <showT+0x1d8>)
 80024b2:	4872      	ldr	r0, [pc, #456]	; (800267c <showT+0x1dc>)
 80024b4:	f009 faac 	bl	800ba10 <siprintf>
	sprintf(strM,"%02d",min);
 80024b8:	4b71      	ldr	r3, [pc, #452]	; (8002680 <showT+0x1e0>)
 80024ba:	781b      	ldrb	r3, [r3, #0]
 80024bc:	461a      	mov	r2, r3
 80024be:	496e      	ldr	r1, [pc, #440]	; (8002678 <showT+0x1d8>)
 80024c0:	4870      	ldr	r0, [pc, #448]	; (8002684 <showT+0x1e4>)
 80024c2:	f009 faa5 	bl	800ba10 <siprintf>
	sprintf(strS,"%02d",sec);
 80024c6:	4b70      	ldr	r3, [pc, #448]	; (8002688 <showT+0x1e8>)
 80024c8:	781b      	ldrb	r3, [r3, #0]
 80024ca:	461a      	mov	r2, r3
 80024cc:	496a      	ldr	r1, [pc, #424]	; (8002678 <showT+0x1d8>)
 80024ce:	486f      	ldr	r0, [pc, #444]	; (800268c <showT+0x1ec>)
 80024d0:	f009 fa9e 	bl	800ba10 <siprintf>

 	sprintf(strsensor,"%.1f C %.1f %%RH",temp,RH);
 80024d4:	4b6e      	ldr	r3, [pc, #440]	; (8002690 <showT+0x1f0>)
 80024d6:	edd3 7a00 	vldr	s15, [r3]
 80024da:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 80024de:	4b6d      	ldr	r3, [pc, #436]	; (8002694 <showT+0x1f4>)
 80024e0:	edd3 7a00 	vldr	s15, [r3]
 80024e4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80024e8:	ed8d 7b00 	vstr	d7, [sp]
 80024ec:	ec53 2b16 	vmov	r2, r3, d6
 80024f0:	4969      	ldr	r1, [pc, #420]	; (8002698 <showT+0x1f8>)
 80024f2:	486a      	ldr	r0, [pc, #424]	; (800269c <showT+0x1fc>)
 80024f4:	f009 fa8c 	bl	800ba10 <siprintf>
// 	else{
// 		dow = dayofweek(setDate, setMonth + 1, setYear);
// 		snprintf(timedate,50,"%d %s %d",setDate, months[setMonth], setYear);
// 	}

 	dow = dayofweek(date + 1, month + 1, year);
 80024f8:	4b69      	ldr	r3, [pc, #420]	; (80026a0 <showT+0x200>)
 80024fa:	781b      	ldrb	r3, [r3, #0]
 80024fc:	3301      	adds	r3, #1
 80024fe:	4a69      	ldr	r2, [pc, #420]	; (80026a4 <showT+0x204>)
 8002500:	7812      	ldrb	r2, [r2, #0]
 8002502:	1c51      	adds	r1, r2, #1
 8002504:	4a68      	ldr	r2, [pc, #416]	; (80026a8 <showT+0x208>)
 8002506:	6812      	ldr	r2, [r2, #0]
 8002508:	4618      	mov	r0, r3
 800250a:	f001 fa67 	bl	80039dc <dayofweek>
 800250e:	4603      	mov	r3, r0
 8002510:	b2da      	uxtb	r2, r3
 8002512:	4b66      	ldr	r3, [pc, #408]	; (80026ac <showT+0x20c>)
 8002514:	701a      	strb	r2, [r3, #0]
 	snprintf(timedate,50,"%d %s %d",date+1, months[month], year);
 8002516:	4b62      	ldr	r3, [pc, #392]	; (80026a0 <showT+0x200>)
 8002518:	781b      	ldrb	r3, [r3, #0]
 800251a:	1c59      	adds	r1, r3, #1
 800251c:	4b61      	ldr	r3, [pc, #388]	; (80026a4 <showT+0x204>)
 800251e:	781b      	ldrb	r3, [r3, #0]
 8002520:	461a      	mov	r2, r3
 8002522:	4b63      	ldr	r3, [pc, #396]	; (80026b0 <showT+0x210>)
 8002524:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002528:	4a5f      	ldr	r2, [pc, #380]	; (80026a8 <showT+0x208>)
 800252a:	6812      	ldr	r2, [r2, #0]
 800252c:	9201      	str	r2, [sp, #4]
 800252e:	9300      	str	r3, [sp, #0]
 8002530:	460b      	mov	r3, r1
 8002532:	4a60      	ldr	r2, [pc, #384]	; (80026b4 <showT+0x214>)
 8002534:	2132      	movs	r1, #50	; 0x32
 8002536:	4860      	ldr	r0, [pc, #384]	; (80026b8 <showT+0x218>)
 8002538:	f009 fa36 	bl	800b9a8 <sniprintf>

	snprintf(timeString, 50, "%s:%s:%s", strH, strM, strS);
 800253c:	4b53      	ldr	r3, [pc, #332]	; (800268c <showT+0x1ec>)
 800253e:	9301      	str	r3, [sp, #4]
 8002540:	4b50      	ldr	r3, [pc, #320]	; (8002684 <showT+0x1e4>)
 8002542:	9300      	str	r3, [sp, #0]
 8002544:	4b4d      	ldr	r3, [pc, #308]	; (800267c <showT+0x1dc>)
 8002546:	4a5d      	ldr	r2, [pc, #372]	; (80026bc <showT+0x21c>)
 8002548:	2132      	movs	r1, #50	; 0x32
 800254a:	485d      	ldr	r0, [pc, #372]	; (80026c0 <showT+0x220>)
 800254c:	f009 fa2c 	bl	800b9a8 <sniprintf>
	ILI9341_Draw_Text(timeString, 42, 100, fontcolor, 5, bgcolor);
 8002550:	4b5c      	ldr	r3, [pc, #368]	; (80026c4 <showT+0x224>)
 8002552:	881a      	ldrh	r2, [r3, #0]
 8002554:	4b5c      	ldr	r3, [pc, #368]	; (80026c8 <showT+0x228>)
 8002556:	881b      	ldrh	r3, [r3, #0]
 8002558:	9301      	str	r3, [sp, #4]
 800255a:	2305      	movs	r3, #5
 800255c:	9300      	str	r3, [sp, #0]
 800255e:	4613      	mov	r3, r2
 8002560:	2264      	movs	r2, #100	; 0x64
 8002562:	212a      	movs	r1, #42	; 0x2a
 8002564:	4856      	ldr	r0, [pc, #344]	; (80026c0 <showT+0x220>)
 8002566:	f002 fac3 	bl	8004af0 <ILI9341_Draw_Text>
//	ILI9341_Draw_Text(strH, 50,90, BLACK, 5, WHITE);
//	ILI9341_Draw_Text(strM, 120,90, BLACK, 5, WHITE);
//	ILI9341_Draw_Text(strS, 210,90, BLACK, 5, WHITE);

	uint32_t dow_x = 56 + (9 - strlen(day[dow])) * 12;
 800256a:	4b50      	ldr	r3, [pc, #320]	; (80026ac <showT+0x20c>)
 800256c:	781b      	ldrb	r3, [r3, #0]
 800256e:	461a      	mov	r2, r3
 8002570:	4b56      	ldr	r3, [pc, #344]	; (80026cc <showT+0x22c>)
 8002572:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002576:	4618      	mov	r0, r3
 8002578:	f7fd feb2 	bl	80002e0 <strlen>
 800257c:	4602      	mov	r2, r0
 800257e:	4613      	mov	r3, r2
 8002580:	0092      	lsls	r2, r2, #2
 8002582:	1a9b      	subs	r3, r3, r2
 8002584:	009b      	lsls	r3, r3, #2
 8002586:	33a4      	adds	r3, #164	; 0xa4
 8002588:	63fb      	str	r3, [r7, #60]	; 0x3c
	ILI9341_Draw_Text(day[dow], dow_x, 10 , fontcolor, 4, bgcolor);
 800258a:	4b48      	ldr	r3, [pc, #288]	; (80026ac <showT+0x20c>)
 800258c:	781b      	ldrb	r3, [r3, #0]
 800258e:	461a      	mov	r2, r3
 8002590:	4b4e      	ldr	r3, [pc, #312]	; (80026cc <showT+0x22c>)
 8002592:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8002596:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002598:	b2d9      	uxtb	r1, r3
 800259a:	4b4a      	ldr	r3, [pc, #296]	; (80026c4 <showT+0x224>)
 800259c:	881a      	ldrh	r2, [r3, #0]
 800259e:	4b4a      	ldr	r3, [pc, #296]	; (80026c8 <showT+0x228>)
 80025a0:	881b      	ldrh	r3, [r3, #0]
 80025a2:	9301      	str	r3, [sp, #4]
 80025a4:	2304      	movs	r3, #4
 80025a6:	9300      	str	r3, [sp, #0]
 80025a8:	4613      	mov	r3, r2
 80025aa:	220a      	movs	r2, #10
 80025ac:	f002 faa0 	bl	8004af0 <ILI9341_Draw_Text>
	ILI9341_Draw_Text(strsensor, 75,40 , fontcolor, 2, bgcolor);
 80025b0:	4b44      	ldr	r3, [pc, #272]	; (80026c4 <showT+0x224>)
 80025b2:	881a      	ldrh	r2, [r3, #0]
 80025b4:	4b44      	ldr	r3, [pc, #272]	; (80026c8 <showT+0x228>)
 80025b6:	881b      	ldrh	r3, [r3, #0]
 80025b8:	9301      	str	r3, [sp, #4]
 80025ba:	2302      	movs	r3, #2
 80025bc:	9300      	str	r3, [sp, #0]
 80025be:	4613      	mov	r3, r2
 80025c0:	2228      	movs	r2, #40	; 0x28
 80025c2:	214b      	movs	r1, #75	; 0x4b
 80025c4:	4835      	ldr	r0, [pc, #212]	; (800269c <showT+0x1fc>)
 80025c6:	f002 fa93 	bl	8004af0 <ILI9341_Draw_Text>
 //	ILI9341_Draw_Text(strsensor, 80,40 , BLACK, 1, WHITE);
//	ILI9341_Draw_Text(strdate, 50,210, BLACK, 2, WHITE);
//	ILI9341_Draw_Text(months[month], 80,210, BLACK, 2, WHITE);
//	ILI9341_Draw_Text(stryear, 200,210, BLACK, 2, WHITE);
	uint32_t time_x = 50 + (9-((setMonth == 99) ? strlen(months[month]) : strlen(months[setMonth]))) * 7;
 80025ca:	4b41      	ldr	r3, [pc, #260]	; (80026d0 <showT+0x230>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	2b63      	cmp	r3, #99	; 0x63
 80025d0:	d10e      	bne.n	80025f0 <showT+0x150>
 80025d2:	4b34      	ldr	r3, [pc, #208]	; (80026a4 <showT+0x204>)
 80025d4:	781b      	ldrb	r3, [r3, #0]
 80025d6:	461a      	mov	r2, r3
 80025d8:	4b35      	ldr	r3, [pc, #212]	; (80026b0 <showT+0x210>)
 80025da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80025de:	4618      	mov	r0, r3
 80025e0:	f7fd fe7e 	bl	80002e0 <strlen>
 80025e4:	4603      	mov	r3, r0
 80025e6:	461a      	mov	r2, r3
 80025e8:	00db      	lsls	r3, r3, #3
 80025ea:	1ad3      	subs	r3, r2, r3
 80025ec:	3371      	adds	r3, #113	; 0x71
 80025ee:	e00c      	b.n	800260a <showT+0x16a>
 80025f0:	4b37      	ldr	r3, [pc, #220]	; (80026d0 <showT+0x230>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	4a2e      	ldr	r2, [pc, #184]	; (80026b0 <showT+0x210>)
 80025f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025fa:	4618      	mov	r0, r3
 80025fc:	f7fd fe70 	bl	80002e0 <strlen>
 8002600:	4603      	mov	r3, r0
 8002602:	461a      	mov	r2, r3
 8002604:	00db      	lsls	r3, r3, #3
 8002606:	1ad3      	subs	r3, r2, r3
 8002608:	3371      	adds	r3, #113	; 0x71
 800260a:	63bb      	str	r3, [r7, #56]	; 0x38
//	if (month % 2 == 1)
//		x -= 5;
 	ILI9341_Draw_Text(timedate, time_x, 210, fontcolor, 2, bgcolor);
 800260c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800260e:	b2d9      	uxtb	r1, r3
 8002610:	4b2c      	ldr	r3, [pc, #176]	; (80026c4 <showT+0x224>)
 8002612:	881a      	ldrh	r2, [r3, #0]
 8002614:	4b2c      	ldr	r3, [pc, #176]	; (80026c8 <showT+0x228>)
 8002616:	881b      	ldrh	r3, [r3, #0]
 8002618:	9301      	str	r3, [sp, #4]
 800261a:	2302      	movs	r3, #2
 800261c:	9300      	str	r3, [sp, #0]
 800261e:	4613      	mov	r3, r2
 8002620:	22d2      	movs	r2, #210	; 0xd2
 8002622:	4825      	ldr	r0, [pc, #148]	; (80026b8 <showT+0x218>)
 8002624:	f002 fa64 	bl	8004af0 <ILI9341_Draw_Text>
//	ILI9341_Draw_Text(timedate, 50, 210, BLACK, 2, WHITE);
	char willBeAlarmIn[50] = "";
 8002628:	2300      	movs	r3, #0
 800262a:	607b      	str	r3, [r7, #4]
 800262c:	f107 0308 	add.w	r3, r7, #8
 8002630:	222e      	movs	r2, #46	; 0x2e
 8002632:	2100      	movs	r1, #0
 8002634:	4618      	mov	r0, r3
 8002636:	f009 fa4e 	bl	800bad6 <memset>
	snprintf(willBeAlarmIn, 50, "Alarm at %02d:%02d", setAlarmHour, setAlarmMin);
 800263a:	4b26      	ldr	r3, [pc, #152]	; (80026d4 <showT+0x234>)
 800263c:	681a      	ldr	r2, [r3, #0]
 800263e:	4b26      	ldr	r3, [pc, #152]	; (80026d8 <showT+0x238>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	1d38      	adds	r0, r7, #4
 8002644:	9300      	str	r3, [sp, #0]
 8002646:	4613      	mov	r3, r2
 8002648:	4a24      	ldr	r2, [pc, #144]	; (80026dc <showT+0x23c>)
 800264a:	2132      	movs	r1, #50	; 0x32
 800264c:	f009 f9ac 	bl	800b9a8 <sniprintf>
	ILI9341_Draw_Text(willBeAlarmIn, 75, 140, fontcolor, 2, bgcolor);
 8002650:	4b1c      	ldr	r3, [pc, #112]	; (80026c4 <showT+0x224>)
 8002652:	881a      	ldrh	r2, [r3, #0]
 8002654:	4b1c      	ldr	r3, [pc, #112]	; (80026c8 <showT+0x228>)
 8002656:	881b      	ldrh	r3, [r3, #0]
 8002658:	1d38      	adds	r0, r7, #4
 800265a:	9301      	str	r3, [sp, #4]
 800265c:	2302      	movs	r3, #2
 800265e:	9300      	str	r3, [sp, #0]
 8002660:	4613      	mov	r3, r2
 8002662:	228c      	movs	r2, #140	; 0x8c
 8002664:	214b      	movs	r1, #75	; 0x4b
 8002666:	f002 fa43 	bl	8004af0 <ILI9341_Draw_Text>

 }
 800266a:	bf00      	nop
 800266c:	3740      	adds	r7, #64	; 0x40
 800266e:	46bd      	mov	sp, r7
 8002670:	bd80      	pop	{r7, pc}
 8002672:	bf00      	nop
 8002674:	20000426 	.word	0x20000426
 8002678:	0800e9bc 	.word	0x0800e9bc
 800267c:	2000045c 	.word	0x2000045c
 8002680:	20000425 	.word	0x20000425
 8002684:	20000458 	.word	0x20000458
 8002688:	20000424 	.word	0x20000424
 800268c:	20000454 	.word	0x20000454
 8002690:	20000440 	.word	0x20000440
 8002694:	20000444 	.word	0x20000444
 8002698:	0800e9c4 	.word	0x0800e9c4
 800269c:	200004ac 	.word	0x200004ac
 80026a0:	20000428 	.word	0x20000428
 80026a4:	20000429 	.word	0x20000429
 80026a8:	2000042c 	.word	0x2000042c
 80026ac:	20000427 	.word	0x20000427
 80026b0:	2000003c 	.word	0x2000003c
 80026b4:	0800e9d8 	.word	0x0800e9d8
 80026b8:	20000460 	.word	0x20000460
 80026bc:	0800e9e4 	.word	0x0800e9e4
 80026c0:	200004e0 	.word	0x200004e0
 80026c4:	2000054e 	.word	0x2000054e
 80026c8:	2000054c 	.word	0x2000054c
 80026cc:	20000020 	.word	0x20000020
 80026d0:	20000018 	.word	0x20000018
 80026d4:	20000434 	.word	0x20000434
 80026d8:	20000430 	.word	0x20000430
 80026dc:	0800e9f0 	.word	0x0800e9f0

080026e0 <showSetTime>:

void showSetTime(){
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b09c      	sub	sp, #112	; 0x70
 80026e4:	af02      	add	r7, sp, #8
	sprintf(strdate,"%02d",setDate+1);
 80026e6:	4b7d      	ldr	r3, [pc, #500]	; (80028dc <showSetTime+0x1fc>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	3301      	adds	r3, #1
 80026ec:	461a      	mov	r2, r3
 80026ee:	497c      	ldr	r1, [pc, #496]	; (80028e0 <showSetTime+0x200>)
 80026f0:	487c      	ldr	r0, [pc, #496]	; (80028e4 <showSetTime+0x204>)
 80026f2:	f009 f98d 	bl	800ba10 <siprintf>
	sprintf(strmonth,"%s",months[setMonth]);
 80026f6:	4b7c      	ldr	r3, [pc, #496]	; (80028e8 <showSetTime+0x208>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	4a7c      	ldr	r2, [pc, #496]	; (80028ec <showSetTime+0x20c>)
 80026fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002700:	461a      	mov	r2, r3
 8002702:	497b      	ldr	r1, [pc, #492]	; (80028f0 <showSetTime+0x210>)
 8002704:	487b      	ldr	r0, [pc, #492]	; (80028f4 <showSetTime+0x214>)
 8002706:	f009 f983 	bl	800ba10 <siprintf>
	sprintf(stryear,"%d",setYear);
 800270a:	4b7b      	ldr	r3, [pc, #492]	; (80028f8 <showSetTime+0x218>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	461a      	mov	r2, r3
 8002710:	497a      	ldr	r1, [pc, #488]	; (80028fc <showSetTime+0x21c>)
 8002712:	487b      	ldr	r0, [pc, #492]	; (8002900 <showSetTime+0x220>)
 8002714:	f009 f97c 	bl	800ba10 <siprintf>

//	snprintf(timedate,50,"%s %s %s",strdate, strmonth, stryear);
//	ILI9341_Draw_Text(timedate, 80,10, BLACK, 2, WHITE);


	char getStr[100] = "";
 8002718:	2300      	movs	r3, #0
 800271a:	607b      	str	r3, [r7, #4]
 800271c:	f107 0308 	add.w	r3, r7, #8
 8002720:	2260      	movs	r2, #96	; 0x60
 8002722:	2100      	movs	r1, #0
 8002724:	4618      	mov	r0, r3
 8002726:	f009 f9d6 	bl	800bad6 <memset>
	sprintf(getStr,"Setting");
 800272a:	1d3b      	adds	r3, r7, #4
 800272c:	4975      	ldr	r1, [pc, #468]	; (8002904 <showSetTime+0x224>)
 800272e:	4618      	mov	r0, r3
 8002730:	f009 f96e 	bl	800ba10 <siprintf>
	ILI9341_Draw_Text(getStr, 72,10, BLACK, 4, WHITE);
 8002734:	1d38      	adds	r0, r7, #4
 8002736:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800273a:	9301      	str	r3, [sp, #4]
 800273c:	2304      	movs	r3, #4
 800273e:	9300      	str	r3, [sp, #0]
 8002740:	2300      	movs	r3, #0
 8002742:	220a      	movs	r2, #10
 8002744:	2148      	movs	r1, #72	; 0x48
 8002746:	f002 f9d3 	bl	8004af0 <ILI9341_Draw_Text>

	sprintf(getStr,"Date");
 800274a:	1d3b      	adds	r3, r7, #4
 800274c:	496e      	ldr	r1, [pc, #440]	; (8002908 <showSetTime+0x228>)
 800274e:	4618      	mov	r0, r3
 8002750:	f009 f95e 	bl	800ba10 <siprintf>
	ILI9341_Draw_Text(getStr, 115,60, BLACK, 3, WHITE);
 8002754:	1d38      	adds	r0, r7, #4
 8002756:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800275a:	9301      	str	r3, [sp, #4]
 800275c:	2303      	movs	r3, #3
 800275e:	9300      	str	r3, [sp, #0]
 8002760:	2300      	movs	r3, #0
 8002762:	223c      	movs	r2, #60	; 0x3c
 8002764:	2173      	movs	r1, #115	; 0x73
 8002766:	f002 f9c3 	bl	8004af0 <ILI9341_Draw_Text>

	sprintf(getStr,"Time");
 800276a:	1d3b      	adds	r3, r7, #4
 800276c:	4967      	ldr	r1, [pc, #412]	; (800290c <showSetTime+0x22c>)
 800276e:	4618      	mov	r0, r3
 8002770:	f009 f94e 	bl	800ba10 <siprintf>
	ILI9341_Draw_Text(getStr, 115,130, BLACK, 3, WHITE);
 8002774:	1d38      	adds	r0, r7, #4
 8002776:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800277a:	9301      	str	r3, [sp, #4]
 800277c:	2303      	movs	r3, #3
 800277e:	9300      	str	r3, [sp, #0]
 8002780:	2300      	movs	r3, #0
 8002782:	2282      	movs	r2, #130	; 0x82
 8002784:	2173      	movs	r1, #115	; 0x73
 8002786:	f002 f9b3 	bl	8004af0 <ILI9341_Draw_Text>

	if (currentIndex == 0)
 800278a:	4b61      	ldr	r3, [pc, #388]	; (8002910 <showSetTime+0x230>)
 800278c:	781b      	ldrb	r3, [r3, #0]
 800278e:	2b00      	cmp	r3, #0
 8002790:	d10b      	bne.n	80027aa <showSetTime+0xca>
		ILI9341_Draw_Text(strdate, 55,100, BLUE, 2, WHITE);
 8002792:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002796:	9301      	str	r3, [sp, #4]
 8002798:	2302      	movs	r3, #2
 800279a:	9300      	str	r3, [sp, #0]
 800279c:	231f      	movs	r3, #31
 800279e:	2264      	movs	r2, #100	; 0x64
 80027a0:	2137      	movs	r1, #55	; 0x37
 80027a2:	4850      	ldr	r0, [pc, #320]	; (80028e4 <showSetTime+0x204>)
 80027a4:	f002 f9a4 	bl	8004af0 <ILI9341_Draw_Text>
 80027a8:	e00a      	b.n	80027c0 <showSetTime+0xe0>
	else
		ILI9341_Draw_Text(strdate, 55,100, BLACK, 2, WHITE);
 80027aa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80027ae:	9301      	str	r3, [sp, #4]
 80027b0:	2302      	movs	r3, #2
 80027b2:	9300      	str	r3, [sp, #0]
 80027b4:	2300      	movs	r3, #0
 80027b6:	2264      	movs	r2, #100	; 0x64
 80027b8:	2137      	movs	r1, #55	; 0x37
 80027ba:	484a      	ldr	r0, [pc, #296]	; (80028e4 <showSetTime+0x204>)
 80027bc:	f002 f998 	bl	8004af0 <ILI9341_Draw_Text>




	if (currentIndex == 1)
 80027c0:	4b53      	ldr	r3, [pc, #332]	; (8002910 <showSetTime+0x230>)
 80027c2:	781b      	ldrb	r3, [r3, #0]
 80027c4:	2b01      	cmp	r3, #1
 80027c6:	d10b      	bne.n	80027e0 <showSetTime+0x100>
		ILI9341_Draw_Text(strmonth, 100,100, BLUE, 2, WHITE);
 80027c8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80027cc:	9301      	str	r3, [sp, #4]
 80027ce:	2302      	movs	r3, #2
 80027d0:	9300      	str	r3, [sp, #0]
 80027d2:	231f      	movs	r3, #31
 80027d4:	2264      	movs	r2, #100	; 0x64
 80027d6:	2164      	movs	r1, #100	; 0x64
 80027d8:	4846      	ldr	r0, [pc, #280]	; (80028f4 <showSetTime+0x214>)
 80027da:	f002 f989 	bl	8004af0 <ILI9341_Draw_Text>
 80027de:	e00a      	b.n	80027f6 <showSetTime+0x116>
	else
		ILI9341_Draw_Text(strmonth, 100,100, BLACK, 2, WHITE);
 80027e0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80027e4:	9301      	str	r3, [sp, #4]
 80027e6:	2302      	movs	r3, #2
 80027e8:	9300      	str	r3, [sp, #0]
 80027ea:	2300      	movs	r3, #0
 80027ec:	2264      	movs	r2, #100	; 0x64
 80027ee:	2164      	movs	r1, #100	; 0x64
 80027f0:	4840      	ldr	r0, [pc, #256]	; (80028f4 <showSetTime+0x214>)
 80027f2:	f002 f97d 	bl	8004af0 <ILI9341_Draw_Text>



	if (currentIndex== 2)
 80027f6:	4b46      	ldr	r3, [pc, #280]	; (8002910 <showSetTime+0x230>)
 80027f8:	781b      	ldrb	r3, [r3, #0]
 80027fa:	2b02      	cmp	r3, #2
 80027fc:	d10b      	bne.n	8002816 <showSetTime+0x136>
		ILI9341_Draw_Text(stryear, 215,100, BLUE, 2, WHITE);
 80027fe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002802:	9301      	str	r3, [sp, #4]
 8002804:	2302      	movs	r3, #2
 8002806:	9300      	str	r3, [sp, #0]
 8002808:	231f      	movs	r3, #31
 800280a:	2264      	movs	r2, #100	; 0x64
 800280c:	21d7      	movs	r1, #215	; 0xd7
 800280e:	483c      	ldr	r0, [pc, #240]	; (8002900 <showSetTime+0x220>)
 8002810:	f002 f96e 	bl	8004af0 <ILI9341_Draw_Text>
 8002814:	e00a      	b.n	800282c <showSetTime+0x14c>
	else
		ILI9341_Draw_Text(stryear, 215,100, BLACK, 2, WHITE);
 8002816:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800281a:	9301      	str	r3, [sp, #4]
 800281c:	2302      	movs	r3, #2
 800281e:	9300      	str	r3, [sp, #0]
 8002820:	2300      	movs	r3, #0
 8002822:	2264      	movs	r2, #100	; 0x64
 8002824:	21d7      	movs	r1, #215	; 0xd7
 8002826:	4836      	ldr	r0, [pc, #216]	; (8002900 <showSetTime+0x220>)
 8002828:	f002 f962 	bl	8004af0 <ILI9341_Draw_Text>


	// hour

	sprintf(getStr,"%02d",setHour);
 800282c:	4b39      	ldr	r3, [pc, #228]	; (8002914 <showSetTime+0x234>)
 800282e:	681a      	ldr	r2, [r3, #0]
 8002830:	1d3b      	adds	r3, r7, #4
 8002832:	492b      	ldr	r1, [pc, #172]	; (80028e0 <showSetTime+0x200>)
 8002834:	4618      	mov	r0, r3
 8002836:	f009 f8eb 	bl	800ba10 <siprintf>



	if (currentIndex== 3)
 800283a:	4b35      	ldr	r3, [pc, #212]	; (8002910 <showSetTime+0x230>)
 800283c:	781b      	ldrb	r3, [r3, #0]
 800283e:	2b03      	cmp	r3, #3
 8002840:	d10b      	bne.n	800285a <showSetTime+0x17a>
			ILI9341_Draw_Text(getStr, 120,170, BLUE, 2, WHITE);
 8002842:	1d38      	adds	r0, r7, #4
 8002844:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002848:	9301      	str	r3, [sp, #4]
 800284a:	2302      	movs	r3, #2
 800284c:	9300      	str	r3, [sp, #0]
 800284e:	231f      	movs	r3, #31
 8002850:	22aa      	movs	r2, #170	; 0xaa
 8002852:	2178      	movs	r1, #120	; 0x78
 8002854:	f002 f94c 	bl	8004af0 <ILI9341_Draw_Text>
 8002858:	e00a      	b.n	8002870 <showSetTime+0x190>
		else
			ILI9341_Draw_Text(getStr, 120,170, BLACK, 2, WHITE);
 800285a:	1d38      	adds	r0, r7, #4
 800285c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002860:	9301      	str	r3, [sp, #4]
 8002862:	2302      	movs	r3, #2
 8002864:	9300      	str	r3, [sp, #0]
 8002866:	2300      	movs	r3, #0
 8002868:	22aa      	movs	r2, #170	; 0xaa
 800286a:	2178      	movs	r1, #120	; 0x78
 800286c:	f002 f940 	bl	8004af0 <ILI9341_Draw_Text>

	sprintf(getStr,":");
 8002870:	1d3b      	adds	r3, r7, #4
 8002872:	4929      	ldr	r1, [pc, #164]	; (8002918 <showSetTime+0x238>)
 8002874:	4618      	mov	r0, r3
 8002876:	f009 f8cb 	bl	800ba10 <siprintf>
	ILI9341_Draw_Text(getStr, 150,170, BLACK, 2, WHITE);
 800287a:	1d38      	adds	r0, r7, #4
 800287c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002880:	9301      	str	r3, [sp, #4]
 8002882:	2302      	movs	r3, #2
 8002884:	9300      	str	r3, [sp, #0]
 8002886:	2300      	movs	r3, #0
 8002888:	22aa      	movs	r2, #170	; 0xaa
 800288a:	2196      	movs	r1, #150	; 0x96
 800288c:	f002 f930 	bl	8004af0 <ILI9341_Draw_Text>

	// minute
	sprintf(getStr,"%02d",setMin);
 8002890:	4b22      	ldr	r3, [pc, #136]	; (800291c <showSetTime+0x23c>)
 8002892:	681a      	ldr	r2, [r3, #0]
 8002894:	1d3b      	adds	r3, r7, #4
 8002896:	4912      	ldr	r1, [pc, #72]	; (80028e0 <showSetTime+0x200>)
 8002898:	4618      	mov	r0, r3
 800289a:	f009 f8b9 	bl	800ba10 <siprintf>

	if (currentIndex== 4)
 800289e:	4b1c      	ldr	r3, [pc, #112]	; (8002910 <showSetTime+0x230>)
 80028a0:	781b      	ldrb	r3, [r3, #0]
 80028a2:	2b04      	cmp	r3, #4
 80028a4:	d10b      	bne.n	80028be <showSetTime+0x1de>
			ILI9341_Draw_Text(getStr, 160,170, BLUE, 2, WHITE);
 80028a6:	1d38      	adds	r0, r7, #4
 80028a8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80028ac:	9301      	str	r3, [sp, #4]
 80028ae:	2302      	movs	r3, #2
 80028b0:	9300      	str	r3, [sp, #0]
 80028b2:	231f      	movs	r3, #31
 80028b4:	22aa      	movs	r2, #170	; 0xaa
 80028b6:	21a0      	movs	r1, #160	; 0xa0
 80028b8:	f002 f91a 	bl	8004af0 <ILI9341_Draw_Text>
		else
			ILI9341_Draw_Text(getStr, 160,170, BLACK, 2, WHITE);

//	ILI9341_Draw_Text(day[dow], 50, 10 , BLACK, 4, WHITE);
}
 80028bc:	e00a      	b.n	80028d4 <showSetTime+0x1f4>
			ILI9341_Draw_Text(getStr, 160,170, BLACK, 2, WHITE);
 80028be:	1d38      	adds	r0, r7, #4
 80028c0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80028c4:	9301      	str	r3, [sp, #4]
 80028c6:	2302      	movs	r3, #2
 80028c8:	9300      	str	r3, [sp, #0]
 80028ca:	2300      	movs	r3, #0
 80028cc:	22aa      	movs	r2, #170	; 0xaa
 80028ce:	21a0      	movs	r1, #160	; 0xa0
 80028d0:	f002 f90e 	bl	8004af0 <ILI9341_Draw_Text>
}
 80028d4:	bf00      	nop
 80028d6:	3768      	adds	r7, #104	; 0x68
 80028d8:	46bd      	mov	sp, r7
 80028da:	bd80      	pop	{r7, pc}
 80028dc:	20000014 	.word	0x20000014
 80028e0:	0800e9bc 	.word	0x0800e9bc
 80028e4:	20000494 	.word	0x20000494
 80028e8:	20000018 	.word	0x20000018
 80028ec:	2000003c 	.word	0x2000003c
 80028f0:	0800ea04 	.word	0x0800ea04
 80028f4:	20000498 	.word	0x20000498
 80028f8:	2000001c 	.word	0x2000001c
 80028fc:	0800e9b0 	.word	0x0800e9b0
 8002900:	200004a8 	.word	0x200004a8
 8002904:	0800ea08 	.word	0x0800ea08
 8002908:	0800ea10 	.word	0x0800ea10
 800290c:	0800ea18 	.word	0x0800ea18
 8002910:	20000535 	.word	0x20000535
 8002914:	20000010 	.word	0x20000010
 8002918:	0800ea20 	.word	0x0800ea20
 800291c:	2000000c 	.word	0x2000000c

08002920 <showSetAlarm>:

void showSetAlarm(){
 8002920:	b580      	push	{r7, lr}
 8002922:	b09c      	sub	sp, #112	; 0x70
 8002924:	af02      	add	r7, sp, #8



		char getStr[100] = "";
 8002926:	2300      	movs	r3, #0
 8002928:	603b      	str	r3, [r7, #0]
 800292a:	1d3b      	adds	r3, r7, #4
 800292c:	2260      	movs	r2, #96	; 0x60
 800292e:	2100      	movs	r1, #0
 8002930:	4618      	mov	r0, r3
 8002932:	f009 f8d0 	bl	800bad6 <memset>


		sprintf(getStr,"Setting Alarm Time");
 8002936:	463b      	mov	r3, r7
 8002938:	4951      	ldr	r1, [pc, #324]	; (8002a80 <showSetAlarm+0x160>)
 800293a:	4618      	mov	r0, r3
 800293c:	f009 f868 	bl	800ba10 <siprintf>
		ILI9341_Draw_Text(getStr, 50, 20, BLACK , 2, WHITE);
 8002940:	4638      	mov	r0, r7
 8002942:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002946:	9301      	str	r3, [sp, #4]
 8002948:	2302      	movs	r3, #2
 800294a:	9300      	str	r3, [sp, #0]
 800294c:	2300      	movs	r3, #0
 800294e:	2214      	movs	r2, #20
 8002950:	2132      	movs	r1, #50	; 0x32
 8002952:	f002 f8cd 	bl	8004af0 <ILI9341_Draw_Text>


		ILI9341_Draw_Text("Hour   Minute", 90,90, BLACK, 2, WHITE);
 8002956:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800295a:	9301      	str	r3, [sp, #4]
 800295c:	2302      	movs	r3, #2
 800295e:	9300      	str	r3, [sp, #0]
 8002960:	2300      	movs	r3, #0
 8002962:	225a      	movs	r2, #90	; 0x5a
 8002964:	215a      	movs	r1, #90	; 0x5a
 8002966:	4847      	ldr	r0, [pc, #284]	; (8002a84 <showSetAlarm+0x164>)
 8002968:	f002 f8c2 	bl	8004af0 <ILI9341_Draw_Text>

		sprintf(getStr,"%02d",setAlarmHour);
 800296c:	4b46      	ldr	r3, [pc, #280]	; (8002a88 <showSetAlarm+0x168>)
 800296e:	681a      	ldr	r2, [r3, #0]
 8002970:	463b      	mov	r3, r7
 8002972:	4946      	ldr	r1, [pc, #280]	; (8002a8c <showSetAlarm+0x16c>)
 8002974:	4618      	mov	r0, r3
 8002976:	f009 f84b 	bl	800ba10 <siprintf>

		if (currentIndex== 2)
 800297a:	4b45      	ldr	r3, [pc, #276]	; (8002a90 <showSetAlarm+0x170>)
 800297c:	781b      	ldrb	r3, [r3, #0]
 800297e:	2b02      	cmp	r3, #2
 8002980:	d10b      	bne.n	800299a <showSetAlarm+0x7a>
			ILI9341_Draw_Text(getStr, 95,110, BLUE, 3, WHITE);
 8002982:	4638      	mov	r0, r7
 8002984:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002988:	9301      	str	r3, [sp, #4]
 800298a:	2303      	movs	r3, #3
 800298c:	9300      	str	r3, [sp, #0]
 800298e:	231f      	movs	r3, #31
 8002990:	226e      	movs	r2, #110	; 0x6e
 8002992:	215f      	movs	r1, #95	; 0x5f
 8002994:	f002 f8ac 	bl	8004af0 <ILI9341_Draw_Text>
 8002998:	e00a      	b.n	80029b0 <showSetAlarm+0x90>
		else
			ILI9341_Draw_Text(getStr, 95,110, BLACK, 3, WHITE);
 800299a:	4638      	mov	r0, r7
 800299c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80029a0:	9301      	str	r3, [sp, #4]
 80029a2:	2303      	movs	r3, #3
 80029a4:	9300      	str	r3, [sp, #0]
 80029a6:	2300      	movs	r3, #0
 80029a8:	226e      	movs	r2, #110	; 0x6e
 80029aa:	215f      	movs	r1, #95	; 0x5f
 80029ac:	f002 f8a0 	bl	8004af0 <ILI9341_Draw_Text>

		// minute
		sprintf(getStr,"%02d",setAlarmMin);
 80029b0:	4b38      	ldr	r3, [pc, #224]	; (8002a94 <showSetAlarm+0x174>)
 80029b2:	681a      	ldr	r2, [r3, #0]
 80029b4:	463b      	mov	r3, r7
 80029b6:	4935      	ldr	r1, [pc, #212]	; (8002a8c <showSetAlarm+0x16c>)
 80029b8:	4618      	mov	r0, r3
 80029ba:	f009 f829 	bl	800ba10 <siprintf>

		if (currentIndex== 3)
 80029be:	4b34      	ldr	r3, [pc, #208]	; (8002a90 <showSetAlarm+0x170>)
 80029c0:	781b      	ldrb	r3, [r3, #0]
 80029c2:	2b03      	cmp	r3, #3
 80029c4:	d10b      	bne.n	80029de <showSetAlarm+0xbe>
			ILI9341_Draw_Text(getStr, 184,110, BLUE, 3, WHITE);
 80029c6:	4638      	mov	r0, r7
 80029c8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80029cc:	9301      	str	r3, [sp, #4]
 80029ce:	2303      	movs	r3, #3
 80029d0:	9300      	str	r3, [sp, #0]
 80029d2:	231f      	movs	r3, #31
 80029d4:	226e      	movs	r2, #110	; 0x6e
 80029d6:	21b8      	movs	r1, #184	; 0xb8
 80029d8:	f002 f88a 	bl	8004af0 <ILI9341_Draw_Text>
 80029dc:	e00a      	b.n	80029f4 <showSetAlarm+0xd4>
		else
			ILI9341_Draw_Text(getStr, 184,110, BLACK, 3, WHITE);
 80029de:	4638      	mov	r0, r7
 80029e0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80029e4:	9301      	str	r3, [sp, #4]
 80029e6:	2303      	movs	r3, #3
 80029e8:	9300      	str	r3, [sp, #0]
 80029ea:	2300      	movs	r3, #0
 80029ec:	226e      	movs	r2, #110	; 0x6e
 80029ee:	21b8      	movs	r1, #184	; 0xb8
 80029f0:	f002 f87e 	bl	8004af0 <ILI9341_Draw_Text>

		sprintf(getStr,"%s",day[setAlarmDay]);
 80029f4:	4b28      	ldr	r3, [pc, #160]	; (8002a98 <showSetAlarm+0x178>)
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	4a28      	ldr	r2, [pc, #160]	; (8002a9c <showSetAlarm+0x17c>)
 80029fa:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80029fe:	463b      	mov	r3, r7
 8002a00:	4927      	ldr	r1, [pc, #156]	; (8002aa0 <showSetAlarm+0x180>)
 8002a02:	4618      	mov	r0, r3
 8002a04:	f009 f804 	bl	800ba10 <siprintf>
		uint32_t dow_x = 75 + (9 - strlen(day[setAlarmDay])) * 12;
 8002a08:	4b23      	ldr	r3, [pc, #140]	; (8002a98 <showSetAlarm+0x178>)
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4a23      	ldr	r2, [pc, #140]	; (8002a9c <showSetAlarm+0x17c>)
 8002a0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a12:	4618      	mov	r0, r3
 8002a14:	f7fd fc64 	bl	80002e0 <strlen>
 8002a18:	4602      	mov	r2, r0
 8002a1a:	4613      	mov	r3, r2
 8002a1c:	0092      	lsls	r2, r2, #2
 8002a1e:	1a9b      	subs	r3, r3, r2
 8002a20:	009b      	lsls	r3, r3, #2
 8002a22:	33b7      	adds	r3, #183	; 0xb7
 8002a24:	667b      	str	r3, [r7, #100]	; 0x64
		if (currentIndex== 4)
 8002a26:	4b1a      	ldr	r3, [pc, #104]	; (8002a90 <showSetAlarm+0x170>)
 8002a28:	781b      	ldrb	r3, [r3, #0]
 8002a2a:	2b04      	cmp	r3, #4
 8002a2c:	d10c      	bne.n	8002a48 <showSetAlarm+0x128>
			ILI9341_Draw_Text(getStr, dow_x,175, BLUE, 3, WHITE);
 8002a2e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002a30:	b2d9      	uxtb	r1, r3
 8002a32:	4638      	mov	r0, r7
 8002a34:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002a38:	9301      	str	r3, [sp, #4]
 8002a3a:	2303      	movs	r3, #3
 8002a3c:	9300      	str	r3, [sp, #0]
 8002a3e:	231f      	movs	r3, #31
 8002a40:	22af      	movs	r2, #175	; 0xaf
 8002a42:	f002 f855 	bl	8004af0 <ILI9341_Draw_Text>
 8002a46:	e00b      	b.n	8002a60 <showSetAlarm+0x140>
		else
			ILI9341_Draw_Text(getStr, dow_x,175, BLACK, 3, WHITE);
 8002a48:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002a4a:	b2d9      	uxtb	r1, r3
 8002a4c:	4638      	mov	r0, r7
 8002a4e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002a52:	9301      	str	r3, [sp, #4]
 8002a54:	2303      	movs	r3, #3
 8002a56:	9300      	str	r3, [sp, #0]
 8002a58:	2300      	movs	r3, #0
 8002a5a:	22af      	movs	r2, #175	; 0xaf
 8002a5c:	f002 f848 	bl	8004af0 <ILI9341_Draw_Text>



		ILI9341_Draw_Text(":", 155,110, BLACK, 3, WHITE);
 8002a60:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002a64:	9301      	str	r3, [sp, #4]
 8002a66:	2303      	movs	r3, #3
 8002a68:	9300      	str	r3, [sp, #0]
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	226e      	movs	r2, #110	; 0x6e
 8002a6e:	219b      	movs	r1, #155	; 0x9b
 8002a70:	480c      	ldr	r0, [pc, #48]	; (8002aa4 <showSetAlarm+0x184>)
 8002a72:	f002 f83d 	bl	8004af0 <ILI9341_Draw_Text>
	//ILI9341_Draw_Text(strS, 160,20, BLACK, 2, WHITE);
	//ILI9341_Draw_Text(day[dow], 60,200, BLACK, 2, WHITE);


//	ILI9341_Draw_Text(day[dow], 10, 200 , BLACK, 4, WHITE);
}
 8002a76:	bf00      	nop
 8002a78:	3768      	adds	r7, #104	; 0x68
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bd80      	pop	{r7, pc}
 8002a7e:	bf00      	nop
 8002a80:	0800ea24 	.word	0x0800ea24
 8002a84:	0800ea38 	.word	0x0800ea38
 8002a88:	20000434 	.word	0x20000434
 8002a8c:	0800e9bc 	.word	0x0800e9bc
 8002a90:	20000535 	.word	0x20000535
 8002a94:	20000430 	.word	0x20000430
 8002a98:	20000438 	.word	0x20000438
 8002a9c:	20000020 	.word	0x20000020
 8002aa0:	0800ea04 	.word	0x0800ea04
 8002aa4:	0800ea20 	.word	0x0800ea20

08002aa8 <songSelectpage>:



void songSelectpage(){
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b08c      	sub	sp, #48	; 0x30
 8002aac:	af02      	add	r7, sp, #8
	for(int i=0;i<25;i++){
 8002aae:	2300      	movs	r3, #0
 8002ab0:	627b      	str	r3, [r7, #36]	; 0x24
 8002ab2:	e017      	b.n	8002ae4 <songSelectpage+0x3c>
		ILI9341_Draw_Rectangle(starPos[i][0]-6, starPos[i][1]-6, 12, 12, BLACK);
 8002ab4:	4a69      	ldr	r2, [pc, #420]	; (8002c5c <songSelectpage+0x1b4>)
 8002ab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ab8:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8002abc:	b29b      	uxth	r3, r3
 8002abe:	3b06      	subs	r3, #6
 8002ac0:	b298      	uxth	r0, r3
 8002ac2:	4a66      	ldr	r2, [pc, #408]	; (8002c5c <songSelectpage+0x1b4>)
 8002ac4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ac6:	005b      	lsls	r3, r3, #1
 8002ac8:	4413      	add	r3, r2
 8002aca:	785b      	ldrb	r3, [r3, #1]
 8002acc:	b29b      	uxth	r3, r3
 8002ace:	3b06      	subs	r3, #6
 8002ad0:	b299      	uxth	r1, r3
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	9300      	str	r3, [sp, #0]
 8002ad6:	230c      	movs	r3, #12
 8002ad8:	220c      	movs	r2, #12
 8002ada:	f002 fc13 	bl	8005304 <ILI9341_Draw_Rectangle>
	for(int i=0;i<25;i++){
 8002ade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ae0:	3301      	adds	r3, #1
 8002ae2:	627b      	str	r3, [r7, #36]	; 0x24
 8002ae4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ae6:	2b18      	cmp	r3, #24
 8002ae8:	dde4      	ble.n	8002ab4 <songSelectpage+0xc>
	}
	for(int i =0;i<25;i++){
 8002aea:	2300      	movs	r3, #0
 8002aec:	623b      	str	r3, [r7, #32]
 8002aee:	e036      	b.n	8002b5e <songSelectpage+0xb6>
		uint32_t x = 30+ HAL_RNG_GetRandomNumber(&hrng) % 200;
 8002af0:	485b      	ldr	r0, [pc, #364]	; (8002c60 <songSelectpage+0x1b8>)
 8002af2:	f005 ff01 	bl	80088f8 <HAL_RNG_GetRandomNumber>
 8002af6:	4602      	mov	r2, r0
 8002af8:	4b5a      	ldr	r3, [pc, #360]	; (8002c64 <songSelectpage+0x1bc>)
 8002afa:	fba3 1302 	umull	r1, r3, r3, r2
 8002afe:	099b      	lsrs	r3, r3, #6
 8002b00:	21c8      	movs	r1, #200	; 0xc8
 8002b02:	fb01 f303 	mul.w	r3, r1, r3
 8002b06:	1ad3      	subs	r3, r2, r3
 8002b08:	331e      	adds	r3, #30
 8002b0a:	61bb      	str	r3, [r7, #24]
		uint32_t y = 20+HAL_RNG_GetRandomNumber(&hrng) % 210;
 8002b0c:	4854      	ldr	r0, [pc, #336]	; (8002c60 <songSelectpage+0x1b8>)
 8002b0e:	f005 fef3 	bl	80088f8 <HAL_RNG_GetRandomNumber>
 8002b12:	4602      	mov	r2, r0
 8002b14:	0853      	lsrs	r3, r2, #1
 8002b16:	4954      	ldr	r1, [pc, #336]	; (8002c68 <songSelectpage+0x1c0>)
 8002b18:	fba1 1303 	umull	r1, r3, r1, r3
 8002b1c:	099b      	lsrs	r3, r3, #6
 8002b1e:	21d2      	movs	r1, #210	; 0xd2
 8002b20:	fb01 f303 	mul.w	r3, r1, r3
 8002b24:	1ad3      	subs	r3, r2, r3
 8002b26:	3314      	adds	r3, #20
 8002b28:	617b      	str	r3, [r7, #20]
		ILI9341_Draw_Star(x, y, 5, 0xfde0);
 8002b2a:	69bb      	ldr	r3, [r7, #24]
 8002b2c:	b298      	uxth	r0, r3
 8002b2e:	697b      	ldr	r3, [r7, #20]
 8002b30:	b299      	uxth	r1, r3
 8002b32:	f64f 53e0 	movw	r3, #64992	; 0xfde0
 8002b36:	2205      	movs	r2, #5
 8002b38:	f000 fd92 	bl	8003660 <ILI9341_Draw_Star>
		starPos[i][0] = x;
 8002b3c:	69bb      	ldr	r3, [r7, #24]
 8002b3e:	b2d9      	uxtb	r1, r3
 8002b40:	4a46      	ldr	r2, [pc, #280]	; (8002c5c <songSelectpage+0x1b4>)
 8002b42:	6a3b      	ldr	r3, [r7, #32]
 8002b44:	f802 1013 	strb.w	r1, [r2, r3, lsl #1]
		starPos[i][1] = y;
 8002b48:	697b      	ldr	r3, [r7, #20]
 8002b4a:	b2d9      	uxtb	r1, r3
 8002b4c:	4a43      	ldr	r2, [pc, #268]	; (8002c5c <songSelectpage+0x1b4>)
 8002b4e:	6a3b      	ldr	r3, [r7, #32]
 8002b50:	005b      	lsls	r3, r3, #1
 8002b52:	4413      	add	r3, r2
 8002b54:	460a      	mov	r2, r1
 8002b56:	705a      	strb	r2, [r3, #1]
	for(int i =0;i<25;i++){
 8002b58:	6a3b      	ldr	r3, [r7, #32]
 8002b5a:	3301      	adds	r3, #1
 8002b5c:	623b      	str	r3, [r7, #32]
 8002b5e:	6a3b      	ldr	r3, [r7, #32]
 8002b60:	2b18      	cmp	r3, #24
 8002b62:	ddc5      	ble.n	8002af0 <songSelectpage+0x48>
	}
	ILI9341_Draw_Text("Song Number : ", 40,110, WHITE, 2,BLACK );
 8002b64:	2300      	movs	r3, #0
 8002b66:	9301      	str	r3, [sp, #4]
 8002b68:	2302      	movs	r3, #2
 8002b6a:	9300      	str	r3, [sp, #0]
 8002b6c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002b70:	226e      	movs	r2, #110	; 0x6e
 8002b72:	2128      	movs	r1, #40	; 0x28
 8002b74:	483d      	ldr	r0, [pc, #244]	; (8002c6c <songSelectpage+0x1c4>)
 8002b76:	f001 ffbb 	bl	8004af0 <ILI9341_Draw_Text>

	char getname[20] = "";
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	603b      	str	r3, [r7, #0]
 8002b7e:	1d3b      	adds	r3, r7, #4
 8002b80:	2200      	movs	r2, #0
 8002b82:	601a      	str	r2, [r3, #0]
 8002b84:	605a      	str	r2, [r3, #4]
 8002b86:	609a      	str	r2, [r3, #8]
 8002b88:	60da      	str	r2, [r3, #12]
	sprintf(getname,"%d",songList);
 8002b8a:	4b39      	ldr	r3, [pc, #228]	; (8002c70 <songSelectpage+0x1c8>)
 8002b8c:	881b      	ldrh	r3, [r3, #0]
 8002b8e:	461a      	mov	r2, r3
 8002b90:	463b      	mov	r3, r7
 8002b92:	4938      	ldr	r1, [pc, #224]	; (8002c74 <songSelectpage+0x1cc>)
 8002b94:	4618      	mov	r0, r3
 8002b96:	f008 ff3b 	bl	800ba10 <siprintf>
	HAL_UART_Transmit(&huart3, getname, strlen(getname), 1000);
 8002b9a:	463b      	mov	r3, r7
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	f7fd fb9f 	bl	80002e0 <strlen>
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	b29a      	uxth	r2, r3
 8002ba6:	4639      	mov	r1, r7
 8002ba8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002bac:	4832      	ldr	r0, [pc, #200]	; (8002c78 <songSelectpage+0x1d0>)
 8002bae:	f007 fd61 	bl	800a674 <HAL_UART_Transmit>
	if(previous_songlist != songList){
 8002bb2:	4b32      	ldr	r3, [pc, #200]	; (8002c7c <songSelectpage+0x1d4>)
 8002bb4:	881a      	ldrh	r2, [r3, #0]
 8002bb6:	4b2e      	ldr	r3, [pc, #184]	; (8002c70 <songSelectpage+0x1c8>)
 8002bb8:	881b      	ldrh	r3, [r3, #0]
 8002bba:	429a      	cmp	r2, r3
 8002bbc:	d014      	beq.n	8002be8 <songSelectpage+0x140>
		ILI9341_Draw_Filled_Rectangle_Coord(200,105, 240,130, BLACK);
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	9300      	str	r3, [sp, #0]
 8002bc2:	2382      	movs	r3, #130	; 0x82
 8002bc4:	22f0      	movs	r2, #240	; 0xf0
 8002bc6:	2169      	movs	r1, #105	; 0x69
 8002bc8:	20c8      	movs	r0, #200	; 0xc8
 8002bca:	f001 fe98 	bl	80048fe <ILI9341_Draw_Filled_Rectangle_Coord>
		ILI9341_Draw_Filled_Rectangle_Coord(40,140, 300,160, BLACK);
 8002bce:	2300      	movs	r3, #0
 8002bd0:	9300      	str	r3, [sp, #0]
 8002bd2:	23a0      	movs	r3, #160	; 0xa0
 8002bd4:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002bd8:	218c      	movs	r1, #140	; 0x8c
 8002bda:	2028      	movs	r0, #40	; 0x28
 8002bdc:	f001 fe8f 	bl	80048fe <ILI9341_Draw_Filled_Rectangle_Coord>
		previous_songlist = songList;
 8002be0:	4b23      	ldr	r3, [pc, #140]	; (8002c70 <songSelectpage+0x1c8>)
 8002be2:	881a      	ldrh	r2, [r3, #0]
 8002be4:	4b25      	ldr	r3, [pc, #148]	; (8002c7c <songSelectpage+0x1d4>)
 8002be6:	801a      	strh	r2, [r3, #0]
	}
	ILI9341_Draw_Text(getname, 200,105, WHITE, 3, BLACK);
 8002be8:	4638      	mov	r0, r7
 8002bea:	2300      	movs	r3, #0
 8002bec:	9301      	str	r3, [sp, #4]
 8002bee:	2303      	movs	r3, #3
 8002bf0:	9300      	str	r3, [sp, #0]
 8002bf2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002bf6:	2269      	movs	r2, #105	; 0x69
 8002bf8:	21c8      	movs	r1, #200	; 0xc8
 8002bfa:	f001 ff79 	bl	8004af0 <ILI9341_Draw_Text>

	uint16_t song_x = 70 + (16-strlen(songs[songList-1]))*5;
 8002bfe:	4b1c      	ldr	r3, [pc, #112]	; (8002c70 <songSelectpage+0x1c8>)
 8002c00:	881b      	ldrh	r3, [r3, #0]
 8002c02:	3b01      	subs	r3, #1
 8002c04:	4a1e      	ldr	r2, [pc, #120]	; (8002c80 <songSelectpage+0x1d8>)
 8002c06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	f7fd fb68 	bl	80002e0 <strlen>
 8002c10:	4603      	mov	r3, r0
 8002c12:	b29b      	uxth	r3, r3
 8002c14:	461a      	mov	r2, r3
 8002c16:	0392      	lsls	r2, r2, #14
 8002c18:	1ad2      	subs	r2, r2, r3
 8002c1a:	0092      	lsls	r2, r2, #2
 8002c1c:	1ad3      	subs	r3, r2, r3
 8002c1e:	b29b      	uxth	r3, r3
 8002c20:	3396      	adds	r3, #150	; 0x96
 8002c22:	83fb      	strh	r3, [r7, #30]
	sprintf(getname,"%s",songs[songList-1]);
 8002c24:	4b12      	ldr	r3, [pc, #72]	; (8002c70 <songSelectpage+0x1c8>)
 8002c26:	881b      	ldrh	r3, [r3, #0]
 8002c28:	3b01      	subs	r3, #1
 8002c2a:	4a15      	ldr	r2, [pc, #84]	; (8002c80 <songSelectpage+0x1d8>)
 8002c2c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002c30:	463b      	mov	r3, r7
 8002c32:	4914      	ldr	r1, [pc, #80]	; (8002c84 <songSelectpage+0x1dc>)
 8002c34:	4618      	mov	r0, r3
 8002c36:	f008 feeb 	bl	800ba10 <siprintf>

	ILI9341_Draw_Text(getname, song_x,140, WHITE, 2, BLACK);
 8002c3a:	8bfb      	ldrh	r3, [r7, #30]
 8002c3c:	b2d9      	uxtb	r1, r3
 8002c3e:	4638      	mov	r0, r7
 8002c40:	2300      	movs	r3, #0
 8002c42:	9301      	str	r3, [sp, #4]
 8002c44:	2302      	movs	r3, #2
 8002c46:	9300      	str	r3, [sp, #0]
 8002c48:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002c4c:	228c      	movs	r2, #140	; 0x8c
 8002c4e:	f001 ff4f 	bl	8004af0 <ILI9341_Draw_Text>
//	ILI9341_Draw_Filled_Circle(X, Y, Radius, Colour)

}
 8002c52:	bf00      	nop
 8002c54:	3728      	adds	r7, #40	; 0x28
 8002c56:	46bd      	mov	sp, r7
 8002c58:	bd80      	pop	{r7, pc}
 8002c5a:	bf00      	nop
 8002c5c:	20000558 	.word	0x20000558
 8002c60:	2000058c 	.word	0x2000058c
 8002c64:	51eb851f 	.word	0x51eb851f
 8002c68:	9c09c09d 	.word	0x9c09c09d
 8002c6c:	0800ea48 	.word	0x0800ea48
 8002c70:	20000070 	.word	0x20000070
 8002c74:	0800e9b0 	.word	0x0800e9b0
 8002c78:	200007cc 	.word	0x200007cc
 8002c7c:	20000072 	.word	0x20000072
 8002c80:	20000074 	.word	0x20000074
 8002c84:	0800ea04 	.word	0x0800ea04

08002c88 <setPage>:

void setPage(){
 8002c88:	b5b0      	push	{r4, r5, r7, lr}
 8002c8a:	b090      	sub	sp, #64	; 0x40
 8002c8c:	af02      	add	r7, sp, #8
	if((count-starttime) > 1000){
 8002c8e:	4b98      	ldr	r3, [pc, #608]	; (8002ef0 <setPage+0x268>)
 8002c90:	681a      	ldr	r2, [r3, #0]
 8002c92:	4b98      	ldr	r3, [pc, #608]	; (8002ef4 <setPage+0x26c>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	1ad3      	subs	r3, r2, r3
 8002c98:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002c9c:	d919      	bls.n	8002cd2 <setPage+0x4a>
		if(screen == 2)
 8002c9e:	4b96      	ldr	r3, [pc, #600]	; (8002ef8 <setPage+0x270>)
 8002ca0:	781b      	ldrb	r3, [r3, #0]
 8002ca2:	2b02      	cmp	r3, #2
 8002ca4:	d102      	bne.n	8002cac <setPage+0x24>
			showSetTime();
 8002ca6:	f7ff fd1b 	bl	80026e0 <showSetTime>
 8002caa:	e00e      	b.n	8002cca <setPage+0x42>
		else if(screen == 3)
 8002cac:	4b92      	ldr	r3, [pc, #584]	; (8002ef8 <setPage+0x270>)
 8002cae:	781b      	ldrb	r3, [r3, #0]
 8002cb0:	2b03      	cmp	r3, #3
 8002cb2:	d102      	bne.n	8002cba <setPage+0x32>
			showSetAlarm();
 8002cb4:	f7ff fe34 	bl	8002920 <showSetAlarm>
 8002cb8:	e007      	b.n	8002cca <setPage+0x42>

		else if(screen == 4){
 8002cba:	4b8f      	ldr	r3, [pc, #572]	; (8002ef8 <setPage+0x270>)
 8002cbc:	781b      	ldrb	r3, [r3, #0]
 8002cbe:	2b04      	cmp	r3, #4
 8002cc0:	d103      	bne.n	8002cca <setPage+0x42>
			songSelectpage();
 8002cc2:	f7ff fef1 	bl	8002aa8 <songSelectpage>
			selectSong();
 8002cc6:	f7fd fd35 	bl	8000734 <selectSong>
//			HAL_UART_Transmit(&huart3, songList,  , Timeout);
		}

		starttime = count;
 8002cca:	4b89      	ldr	r3, [pc, #548]	; (8002ef0 <setPage+0x268>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	4a89      	ldr	r2, [pc, #548]	; (8002ef4 <setPage+0x26c>)
 8002cd0:	6013      	str	r3, [r2, #0]
	}




   if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_15) == GPIO_PIN_RESET && count - debounceTime > 1000){
 8002cd2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002cd6:	4889      	ldr	r0, [pc, #548]	; (8002efc <setPage+0x274>)
 8002cd8:	f003 fe5e 	bl	8006998 <HAL_GPIO_ReadPin>
 8002cdc:	4603      	mov	r3, r0
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	f040 8156 	bne.w	8002f90 <setPage+0x308>
 8002ce4:	4b82      	ldr	r3, [pc, #520]	; (8002ef0 <setPage+0x268>)
 8002ce6:	681a      	ldr	r2, [r3, #0]
 8002ce8:	4b85      	ldr	r3, [pc, #532]	; (8002f00 <setPage+0x278>)
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	1ad3      	subs	r3, r2, r3
 8002cee:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002cf2:	f240 814d 	bls.w	8002f90 <setPage+0x308>
	   debounceTime = count;
 8002cf6:	4b7e      	ldr	r3, [pc, #504]	; (8002ef0 <setPage+0x268>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	4a81      	ldr	r2, [pc, #516]	; (8002f00 <setPage+0x278>)
 8002cfc:	6013      	str	r3, [r2, #0]
	   switch(currentIndex){
 8002cfe:	4b81      	ldr	r3, [pc, #516]	; (8002f04 <setPage+0x27c>)
 8002d00:	781b      	ldrb	r3, [r3, #0]
 8002d02:	2b04      	cmp	r3, #4
 8002d04:	f200 8336 	bhi.w	8003374 <setPage+0x6ec>
 8002d08:	a201      	add	r2, pc, #4	; (adr r2, 8002d10 <setPage+0x88>)
 8002d0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d0e:	bf00      	nop
 8002d10:	08002d25 	.word	0x08002d25
 8002d14:	08002ddf 	.word	0x08002ddf
 8002d18:	08002e21 	.word	0x08002e21
 8002d1c:	08002e65 	.word	0x08002e65
 8002d20:	08002ec1 	.word	0x08002ec1
	   case 0:
		   if(screen == 2){
 8002d24:	4b74      	ldr	r3, [pc, #464]	; (8002ef8 <setPage+0x270>)
 8002d26:	781b      	ldrb	r3, [r3, #0]
 8002d28:	2b02      	cmp	r3, #2
 8002d2a:	f040 8127 	bne.w	8002f7c <setPage+0x2f4>
			   setDate++;
 8002d2e:	4b76      	ldr	r3, [pc, #472]	; (8002f08 <setPage+0x280>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	3301      	adds	r3, #1
 8002d34:	4a74      	ldr	r2, [pc, #464]	; (8002f08 <setPage+0x280>)
 8002d36:	6013      	str	r3, [r2, #0]
			   if(setMonth == 3 || setMonth == 5 || setMonth == 8 || setMonth == 10)
 8002d38:	4b74      	ldr	r3, [pc, #464]	; (8002f0c <setPage+0x284>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	2b03      	cmp	r3, #3
 8002d3e:	d00b      	beq.n	8002d58 <setPage+0xd0>
 8002d40:	4b72      	ldr	r3, [pc, #456]	; (8002f0c <setPage+0x284>)
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	2b05      	cmp	r3, #5
 8002d46:	d007      	beq.n	8002d58 <setPage+0xd0>
 8002d48:	4b70      	ldr	r3, [pc, #448]	; (8002f0c <setPage+0x284>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	2b08      	cmp	r3, #8
 8002d4e:	d003      	beq.n	8002d58 <setPage+0xd0>
 8002d50:	4b6e      	ldr	r3, [pc, #440]	; (8002f0c <setPage+0x284>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	2b0a      	cmp	r3, #10
 8002d56:	d10d      	bne.n	8002d74 <setPage+0xec>
				   setDate %= 30;
 8002d58:	4b6b      	ldr	r3, [pc, #428]	; (8002f08 <setPage+0x280>)
 8002d5a:	6819      	ldr	r1, [r3, #0]
 8002d5c:	4b6c      	ldr	r3, [pc, #432]	; (8002f10 <setPage+0x288>)
 8002d5e:	fba3 2301 	umull	r2, r3, r3, r1
 8002d62:	091a      	lsrs	r2, r3, #4
 8002d64:	4613      	mov	r3, r2
 8002d66:	011b      	lsls	r3, r3, #4
 8002d68:	1a9b      	subs	r3, r3, r2
 8002d6a:	005b      	lsls	r3, r3, #1
 8002d6c:	1aca      	subs	r2, r1, r3
 8002d6e:	4b66      	ldr	r3, [pc, #408]	; (8002f08 <setPage+0x280>)
 8002d70:	601a      	str	r2, [r3, #0]
			   else{
				   setDate %= 31;
			   }
		   }

		   break;
 8002d72:	e103      	b.n	8002f7c <setPage+0x2f4>
			   else if(setMonth == 1)
 8002d74:	4b65      	ldr	r3, [pc, #404]	; (8002f0c <setPage+0x284>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	2b01      	cmp	r3, #1
 8002d7a:	d120      	bne.n	8002dbe <setPage+0x136>
				   setDate = setYear%4==0 ? setDate%29 : setDate%28;
 8002d7c:	4b65      	ldr	r3, [pc, #404]	; (8002f14 <setPage+0x28c>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f003 0303 	and.w	r3, r3, #3
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d10c      	bne.n	8002da2 <setPage+0x11a>
 8002d88:	4b5f      	ldr	r3, [pc, #380]	; (8002f08 <setPage+0x280>)
 8002d8a:	6819      	ldr	r1, [r3, #0]
 8002d8c:	4b62      	ldr	r3, [pc, #392]	; (8002f18 <setPage+0x290>)
 8002d8e:	fba3 2301 	umull	r2, r3, r3, r1
 8002d92:	091a      	lsrs	r2, r3, #4
 8002d94:	4613      	mov	r3, r2
 8002d96:	00db      	lsls	r3, r3, #3
 8002d98:	1a9b      	subs	r3, r3, r2
 8002d9a:	009b      	lsls	r3, r3, #2
 8002d9c:	4413      	add	r3, r2
 8002d9e:	1aca      	subs	r2, r1, r3
 8002da0:	e00a      	b.n	8002db8 <setPage+0x130>
 8002da2:	4b59      	ldr	r3, [pc, #356]	; (8002f08 <setPage+0x280>)
 8002da4:	681a      	ldr	r2, [r3, #0]
 8002da6:	0893      	lsrs	r3, r2, #2
 8002da8:	495c      	ldr	r1, [pc, #368]	; (8002f1c <setPage+0x294>)
 8002daa:	fba1 3103 	umull	r3, r1, r1, r3
 8002dae:	460b      	mov	r3, r1
 8002db0:	00db      	lsls	r3, r3, #3
 8002db2:	1a5b      	subs	r3, r3, r1
 8002db4:	009b      	lsls	r3, r3, #2
 8002db6:	1ad2      	subs	r2, r2, r3
 8002db8:	4b53      	ldr	r3, [pc, #332]	; (8002f08 <setPage+0x280>)
 8002dba:	601a      	str	r2, [r3, #0]
		   break;
 8002dbc:	e0de      	b.n	8002f7c <setPage+0x2f4>
				   setDate %= 31;
 8002dbe:	4b52      	ldr	r3, [pc, #328]	; (8002f08 <setPage+0x280>)
 8002dc0:	6819      	ldr	r1, [r3, #0]
 8002dc2:	4b57      	ldr	r3, [pc, #348]	; (8002f20 <setPage+0x298>)
 8002dc4:	fba3 2301 	umull	r2, r3, r3, r1
 8002dc8:	1aca      	subs	r2, r1, r3
 8002dca:	0852      	lsrs	r2, r2, #1
 8002dcc:	4413      	add	r3, r2
 8002dce:	091a      	lsrs	r2, r3, #4
 8002dd0:	4613      	mov	r3, r2
 8002dd2:	015b      	lsls	r3, r3, #5
 8002dd4:	1a9b      	subs	r3, r3, r2
 8002dd6:	1aca      	subs	r2, r1, r3
 8002dd8:	4b4b      	ldr	r3, [pc, #300]	; (8002f08 <setPage+0x280>)
 8002dda:	601a      	str	r2, [r3, #0]
		   break;
 8002ddc:	e0ce      	b.n	8002f7c <setPage+0x2f4>
	   case 1:
		   if(screen == 2) {
 8002dde:	4b46      	ldr	r3, [pc, #280]	; (8002ef8 <setPage+0x270>)
 8002de0:	781b      	ldrb	r3, [r3, #0]
 8002de2:	2b02      	cmp	r3, #2
 8002de4:	f040 80cc 	bne.w	8002f80 <setPage+0x2f8>
			   setMonth++;
 8002de8:	4b48      	ldr	r3, [pc, #288]	; (8002f0c <setPage+0x284>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	3301      	adds	r3, #1
 8002dee:	4a47      	ldr	r2, [pc, #284]	; (8002f0c <setPage+0x284>)
 8002df0:	6013      	str	r3, [r2, #0]
			   setMonth %= 12;
 8002df2:	4b46      	ldr	r3, [pc, #280]	; (8002f0c <setPage+0x284>)
 8002df4:	6819      	ldr	r1, [r3, #0]
 8002df6:	4b4b      	ldr	r3, [pc, #300]	; (8002f24 <setPage+0x29c>)
 8002df8:	fba3 2301 	umull	r2, r3, r3, r1
 8002dfc:	08da      	lsrs	r2, r3, #3
 8002dfe:	4613      	mov	r3, r2
 8002e00:	005b      	lsls	r3, r3, #1
 8002e02:	4413      	add	r3, r2
 8002e04:	009b      	lsls	r3, r3, #2
 8002e06:	1aca      	subs	r2, r1, r3
 8002e08:	4b40      	ldr	r3, [pc, #256]	; (8002f0c <setPage+0x284>)
 8002e0a:	601a      	str	r2, [r3, #0]


			   ILI9341_Draw_Rectangle(90,100, 125,30,  WHITE);
 8002e0c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002e10:	9300      	str	r3, [sp, #0]
 8002e12:	231e      	movs	r3, #30
 8002e14:	227d      	movs	r2, #125	; 0x7d
 8002e16:	2164      	movs	r1, #100	; 0x64
 8002e18:	205a      	movs	r0, #90	; 0x5a
 8002e1a:	f002 fa73 	bl	8005304 <ILI9341_Draw_Rectangle>
		   }

		   break;
 8002e1e:	e0af      	b.n	8002f80 <setPage+0x2f8>
	   case 2:
		   if(screen == 2) {setYear++;}
 8002e20:	4b35      	ldr	r3, [pc, #212]	; (8002ef8 <setPage+0x270>)
 8002e22:	781b      	ldrb	r3, [r3, #0]
 8002e24:	2b02      	cmp	r3, #2
 8002e26:	d105      	bne.n	8002e34 <setPage+0x1ac>
 8002e28:	4b3a      	ldr	r3, [pc, #232]	; (8002f14 <setPage+0x28c>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	3301      	adds	r3, #1
 8002e2e:	4a39      	ldr	r2, [pc, #228]	; (8002f14 <setPage+0x28c>)
 8002e30:	6013      	str	r3, [r2, #0]
		   else if(screen == 3){
			   setAlarmHour++;
			   setAlarmHour %=24;
		   }

		   break;
 8002e32:	e0a7      	b.n	8002f84 <setPage+0x2fc>
		   else if(screen == 3){
 8002e34:	4b30      	ldr	r3, [pc, #192]	; (8002ef8 <setPage+0x270>)
 8002e36:	781b      	ldrb	r3, [r3, #0]
 8002e38:	2b03      	cmp	r3, #3
 8002e3a:	f040 80a3 	bne.w	8002f84 <setPage+0x2fc>
			   setAlarmHour++;
 8002e3e:	4b3a      	ldr	r3, [pc, #232]	; (8002f28 <setPage+0x2a0>)
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	3301      	adds	r3, #1
 8002e44:	4a38      	ldr	r2, [pc, #224]	; (8002f28 <setPage+0x2a0>)
 8002e46:	6013      	str	r3, [r2, #0]
			   setAlarmHour %=24;
 8002e48:	4b37      	ldr	r3, [pc, #220]	; (8002f28 <setPage+0x2a0>)
 8002e4a:	6819      	ldr	r1, [r3, #0]
 8002e4c:	4b35      	ldr	r3, [pc, #212]	; (8002f24 <setPage+0x29c>)
 8002e4e:	fba3 2301 	umull	r2, r3, r3, r1
 8002e52:	091a      	lsrs	r2, r3, #4
 8002e54:	4613      	mov	r3, r2
 8002e56:	005b      	lsls	r3, r3, #1
 8002e58:	4413      	add	r3, r2
 8002e5a:	00db      	lsls	r3, r3, #3
 8002e5c:	1aca      	subs	r2, r1, r3
 8002e5e:	4b32      	ldr	r3, [pc, #200]	; (8002f28 <setPage+0x2a0>)
 8002e60:	601a      	str	r2, [r3, #0]
		   break;
 8002e62:	e08f      	b.n	8002f84 <setPage+0x2fc>
	   case 3:
		   if(screen == 2){
 8002e64:	4b24      	ldr	r3, [pc, #144]	; (8002ef8 <setPage+0x270>)
 8002e66:	781b      	ldrb	r3, [r3, #0]
 8002e68:	2b02      	cmp	r3, #2
 8002e6a:	d112      	bne.n	8002e92 <setPage+0x20a>
			   setHour++;
 8002e6c:	4b2f      	ldr	r3, [pc, #188]	; (8002f2c <setPage+0x2a4>)
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	3301      	adds	r3, #1
 8002e72:	4a2e      	ldr	r2, [pc, #184]	; (8002f2c <setPage+0x2a4>)
 8002e74:	6013      	str	r3, [r2, #0]
			   setHour %= 24;
 8002e76:	4b2d      	ldr	r3, [pc, #180]	; (8002f2c <setPage+0x2a4>)
 8002e78:	6819      	ldr	r1, [r3, #0]
 8002e7a:	4b2a      	ldr	r3, [pc, #168]	; (8002f24 <setPage+0x29c>)
 8002e7c:	fba3 2301 	umull	r2, r3, r3, r1
 8002e80:	091a      	lsrs	r2, r3, #4
 8002e82:	4613      	mov	r3, r2
 8002e84:	005b      	lsls	r3, r3, #1
 8002e86:	4413      	add	r3, r2
 8002e88:	00db      	lsls	r3, r3, #3
 8002e8a:	1aca      	subs	r2, r1, r3
 8002e8c:	4b27      	ldr	r3, [pc, #156]	; (8002f2c <setPage+0x2a4>)
 8002e8e:	601a      	str	r2, [r3, #0]
	   		else if(screen == 3){
	   			setAlarmMin++;
	   			setAlarmMin %=60;
	   		}

		   break;
 8002e90:	e07a      	b.n	8002f88 <setPage+0x300>
	   		else if(screen == 3){
 8002e92:	4b19      	ldr	r3, [pc, #100]	; (8002ef8 <setPage+0x270>)
 8002e94:	781b      	ldrb	r3, [r3, #0]
 8002e96:	2b03      	cmp	r3, #3
 8002e98:	d176      	bne.n	8002f88 <setPage+0x300>
	   			setAlarmMin++;
 8002e9a:	4b25      	ldr	r3, [pc, #148]	; (8002f30 <setPage+0x2a8>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	3301      	adds	r3, #1
 8002ea0:	4a23      	ldr	r2, [pc, #140]	; (8002f30 <setPage+0x2a8>)
 8002ea2:	6013      	str	r3, [r2, #0]
	   			setAlarmMin %=60;
 8002ea4:	4b22      	ldr	r3, [pc, #136]	; (8002f30 <setPage+0x2a8>)
 8002ea6:	6819      	ldr	r1, [r3, #0]
 8002ea8:	4b19      	ldr	r3, [pc, #100]	; (8002f10 <setPage+0x288>)
 8002eaa:	fba3 2301 	umull	r2, r3, r3, r1
 8002eae:	095a      	lsrs	r2, r3, #5
 8002eb0:	4613      	mov	r3, r2
 8002eb2:	011b      	lsls	r3, r3, #4
 8002eb4:	1a9b      	subs	r3, r3, r2
 8002eb6:	009b      	lsls	r3, r3, #2
 8002eb8:	1aca      	subs	r2, r1, r3
 8002eba:	4b1d      	ldr	r3, [pc, #116]	; (8002f30 <setPage+0x2a8>)
 8002ebc:	601a      	str	r2, [r3, #0]
		   break;
 8002ebe:	e063      	b.n	8002f88 <setPage+0x300>
	   case 4:
	   		if(screen == 2){
 8002ec0:	4b0d      	ldr	r3, [pc, #52]	; (8002ef8 <setPage+0x270>)
 8002ec2:	781b      	ldrb	r3, [r3, #0]
 8002ec4:	2b02      	cmp	r3, #2
 8002ec6:	d137      	bne.n	8002f38 <setPage+0x2b0>
	   			   setMin++;
 8002ec8:	4b1a      	ldr	r3, [pc, #104]	; (8002f34 <setPage+0x2ac>)
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	3301      	adds	r3, #1
 8002ece:	4a19      	ldr	r2, [pc, #100]	; (8002f34 <setPage+0x2ac>)
 8002ed0:	6013      	str	r3, [r2, #0]
	   			   setMin %= 60;
 8002ed2:	4b18      	ldr	r3, [pc, #96]	; (8002f34 <setPage+0x2ac>)
 8002ed4:	6819      	ldr	r1, [r3, #0]
 8002ed6:	4b0e      	ldr	r3, [pc, #56]	; (8002f10 <setPage+0x288>)
 8002ed8:	fba3 2301 	umull	r2, r3, r3, r1
 8002edc:	095a      	lsrs	r2, r3, #5
 8002ede:	4613      	mov	r3, r2
 8002ee0:	011b      	lsls	r3, r3, #4
 8002ee2:	1a9b      	subs	r3, r3, r2
 8002ee4:	009b      	lsls	r3, r3, #2
 8002ee6:	1aca      	subs	r2, r1, r3
 8002ee8:	4b12      	ldr	r3, [pc, #72]	; (8002f34 <setPage+0x2ac>)
 8002eea:	601a      	str	r2, [r3, #0]
	   			setAlarmDay %= 7;

	   			ILI9341_Draw_Rectangle( 70,175, 200,40,  WHITE);
	   		}

	   		break;
 8002eec:	e04e      	b.n	8002f8c <setPage+0x304>
 8002eee:	bf00      	nop
 8002ef0:	20000418 	.word	0x20000418
 8002ef4:	2000041c 	.word	0x2000041c
 8002ef8:	20000004 	.word	0x20000004
 8002efc:	40020400 	.word	0x40020400
 8002f00:	2000053c 	.word	0x2000053c
 8002f04:	20000535 	.word	0x20000535
 8002f08:	20000014 	.word	0x20000014
 8002f0c:	20000018 	.word	0x20000018
 8002f10:	88888889 	.word	0x88888889
 8002f14:	2000001c 	.word	0x2000001c
 8002f18:	8d3dcb09 	.word	0x8d3dcb09
 8002f1c:	24924925 	.word	0x24924925
 8002f20:	08421085 	.word	0x08421085
 8002f24:	aaaaaaab 	.word	0xaaaaaaab
 8002f28:	20000434 	.word	0x20000434
 8002f2c:	20000010 	.word	0x20000010
 8002f30:	20000430 	.word	0x20000430
 8002f34:	2000000c 	.word	0x2000000c
	   		else if(screen == 3){
 8002f38:	4b9a      	ldr	r3, [pc, #616]	; (80031a4 <setPage+0x51c>)
 8002f3a:	781b      	ldrb	r3, [r3, #0]
 8002f3c:	2b03      	cmp	r3, #3
 8002f3e:	d125      	bne.n	8002f8c <setPage+0x304>
	   			setAlarmDay++;
 8002f40:	4b99      	ldr	r3, [pc, #612]	; (80031a8 <setPage+0x520>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	3301      	adds	r3, #1
 8002f46:	4a98      	ldr	r2, [pc, #608]	; (80031a8 <setPage+0x520>)
 8002f48:	6013      	str	r3, [r2, #0]
	   			setAlarmDay %= 7;
 8002f4a:	4b97      	ldr	r3, [pc, #604]	; (80031a8 <setPage+0x520>)
 8002f4c:	6819      	ldr	r1, [r3, #0]
 8002f4e:	4b97      	ldr	r3, [pc, #604]	; (80031ac <setPage+0x524>)
 8002f50:	fba3 2301 	umull	r2, r3, r3, r1
 8002f54:	1aca      	subs	r2, r1, r3
 8002f56:	0852      	lsrs	r2, r2, #1
 8002f58:	4413      	add	r3, r2
 8002f5a:	089a      	lsrs	r2, r3, #2
 8002f5c:	4613      	mov	r3, r2
 8002f5e:	00db      	lsls	r3, r3, #3
 8002f60:	1a9b      	subs	r3, r3, r2
 8002f62:	1aca      	subs	r2, r1, r3
 8002f64:	4b90      	ldr	r3, [pc, #576]	; (80031a8 <setPage+0x520>)
 8002f66:	601a      	str	r2, [r3, #0]
	   			ILI9341_Draw_Rectangle( 70,175, 200,40,  WHITE);
 8002f68:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002f6c:	9300      	str	r3, [sp, #0]
 8002f6e:	2328      	movs	r3, #40	; 0x28
 8002f70:	22c8      	movs	r2, #200	; 0xc8
 8002f72:	21af      	movs	r1, #175	; 0xaf
 8002f74:	2046      	movs	r0, #70	; 0x46
 8002f76:	f002 f9c5 	bl	8005304 <ILI9341_Draw_Rectangle>
	   		break;
 8002f7a:	e007      	b.n	8002f8c <setPage+0x304>
		   break;
 8002f7c:	bf00      	nop
 8002f7e:	e1f9      	b.n	8003374 <setPage+0x6ec>
		   break;
 8002f80:	bf00      	nop
 8002f82:	e1f7      	b.n	8003374 <setPage+0x6ec>
		   break;
 8002f84:	bf00      	nop
 8002f86:	e1f5      	b.n	8003374 <setPage+0x6ec>
		   break;
 8002f88:	bf00      	nop
 8002f8a:	e1f3      	b.n	8003374 <setPage+0x6ec>
	   		break;
 8002f8c:	bf00      	nop
	   switch(currentIndex){
 8002f8e:	e1f1      	b.n	8003374 <setPage+0x6ec>

	   }
   }
   else if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13) == GPIO_PIN_RESET && count - debounceTime > 1000){
 8002f90:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002f94:	4886      	ldr	r0, [pc, #536]	; (80031b0 <setPage+0x528>)
 8002f96:	f003 fcff 	bl	8006998 <HAL_GPIO_ReadPin>
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	f040 80ab 	bne.w	80030f8 <setPage+0x470>
 8002fa2:	4b84      	ldr	r3, [pc, #528]	; (80031b4 <setPage+0x52c>)
 8002fa4:	681a      	ldr	r2, [r3, #0]
 8002fa6:	4b84      	ldr	r3, [pc, #528]	; (80031b8 <setPage+0x530>)
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	1ad3      	subs	r3, r2, r3
 8002fac:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002fb0:	f240 80a2 	bls.w	80030f8 <setPage+0x470>
	   debounceTime = count;
 8002fb4:	4b7f      	ldr	r3, [pc, #508]	; (80031b4 <setPage+0x52c>)
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	4a7f      	ldr	r2, [pc, #508]	; (80031b8 <setPage+0x530>)
 8002fba:	6013      	str	r3, [r2, #0]
	   switch(currentIndex){
 8002fbc:	4b7f      	ldr	r3, [pc, #508]	; (80031bc <setPage+0x534>)
 8002fbe:	781b      	ldrb	r3, [r3, #0]
 8002fc0:	2b04      	cmp	r3, #4
 8002fc2:	f200 81d7 	bhi.w	8003374 <setPage+0x6ec>
 8002fc6:	a201      	add	r2, pc, #4	; (adr r2, 8002fcc <setPage+0x344>)
 8002fc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fcc:	08002fe1 	.word	0x08002fe1
 8002fd0:	08002ffd 	.word	0x08002ffd
 8002fd4:	08003019 	.word	0x08003019
 8002fd8:	08003051 	.word	0x08003051
 8002fdc:	0800309b 	.word	0x0800309b
	   case 0:
		   if(screen == 2){
 8002fe0:	4b70      	ldr	r3, [pc, #448]	; (80031a4 <setPage+0x51c>)
 8002fe2:	781b      	ldrb	r3, [r3, #0]
 8002fe4:	2b02      	cmp	r3, #2
 8002fe6:	d17d      	bne.n	80030e4 <setPage+0x45c>
			   if(setDate > 0)
 8002fe8:	4b75      	ldr	r3, [pc, #468]	; (80031c0 <setPage+0x538>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d079      	beq.n	80030e4 <setPage+0x45c>
				   setDate--;
 8002ff0:	4b73      	ldr	r3, [pc, #460]	; (80031c0 <setPage+0x538>)
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	3b01      	subs	r3, #1
 8002ff6:	4a72      	ldr	r2, [pc, #456]	; (80031c0 <setPage+0x538>)
 8002ff8:	6013      	str	r3, [r2, #0]
		   }

		   break;
 8002ffa:	e073      	b.n	80030e4 <setPage+0x45c>
	   case 1:
		   if(screen == 2) {
 8002ffc:	4b69      	ldr	r3, [pc, #420]	; (80031a4 <setPage+0x51c>)
 8002ffe:	781b      	ldrb	r3, [r3, #0]
 8003000:	2b02      	cmp	r3, #2
 8003002:	d171      	bne.n	80030e8 <setPage+0x460>
			   if (setMonth > 0)
 8003004:	4b6f      	ldr	r3, [pc, #444]	; (80031c4 <setPage+0x53c>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d06d      	beq.n	80030e8 <setPage+0x460>
				   setMonth--;
 800300c:	4b6d      	ldr	r3, [pc, #436]	; (80031c4 <setPage+0x53c>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	3b01      	subs	r3, #1
 8003012:	4a6c      	ldr	r2, [pc, #432]	; (80031c4 <setPage+0x53c>)
 8003014:	6013      	str	r3, [r2, #0]
//			   ILI9341_Draw_Rectangle(75,200, 125,40,  WHITE);

		   }

		   break;
 8003016:	e067      	b.n	80030e8 <setPage+0x460>
	   case 2:
		   if(screen == 2) {
 8003018:	4b62      	ldr	r3, [pc, #392]	; (80031a4 <setPage+0x51c>)
 800301a:	781b      	ldrb	r3, [r3, #0]
 800301c:	2b02      	cmp	r3, #2
 800301e:	d109      	bne.n	8003034 <setPage+0x3ac>
			   if(setYear > 0)
 8003020:	4b69      	ldr	r3, [pc, #420]	; (80031c8 <setPage+0x540>)
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	2b00      	cmp	r3, #0
 8003026:	d061      	beq.n	80030ec <setPage+0x464>
				   setYear--;
 8003028:	4b67      	ldr	r3, [pc, #412]	; (80031c8 <setPage+0x540>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	3b01      	subs	r3, #1
 800302e:	4a66      	ldr	r2, [pc, #408]	; (80031c8 <setPage+0x540>)
 8003030:	6013      	str	r3, [r2, #0]
					   setAlarmHour--;

						   }
		   }

		   break;
 8003032:	e05b      	b.n	80030ec <setPage+0x464>
		   else if(screen == 3){
 8003034:	4b5b      	ldr	r3, [pc, #364]	; (80031a4 <setPage+0x51c>)
 8003036:	781b      	ldrb	r3, [r3, #0]
 8003038:	2b03      	cmp	r3, #3
 800303a:	d157      	bne.n	80030ec <setPage+0x464>
			   if(setAlarmHour > 0){
 800303c:	4b63      	ldr	r3, [pc, #396]	; (80031cc <setPage+0x544>)
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	2b00      	cmp	r3, #0
 8003042:	d053      	beq.n	80030ec <setPage+0x464>
					   setAlarmHour--;
 8003044:	4b61      	ldr	r3, [pc, #388]	; (80031cc <setPage+0x544>)
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	3b01      	subs	r3, #1
 800304a:	4a60      	ldr	r2, [pc, #384]	; (80031cc <setPage+0x544>)
 800304c:	6013      	str	r3, [r2, #0]
		   break;
 800304e:	e04d      	b.n	80030ec <setPage+0x464>

	   case 3:
		   if(screen == 2){
 8003050:	4b54      	ldr	r3, [pc, #336]	; (80031a4 <setPage+0x51c>)
 8003052:	781b      	ldrb	r3, [r3, #0]
 8003054:	2b02      	cmp	r3, #2
 8003056:	d109      	bne.n	800306c <setPage+0x3e4>
			   if(setHour > 0){
 8003058:	4b5d      	ldr	r3, [pc, #372]	; (80031d0 <setPage+0x548>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	2b00      	cmp	r3, #0
 800305e:	d047      	beq.n	80030f0 <setPage+0x468>
	   			   setHour--;
 8003060:	4b5b      	ldr	r3, [pc, #364]	; (80031d0 <setPage+0x548>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	3b01      	subs	r3, #1
 8003066:	4a5a      	ldr	r2, [pc, #360]	; (80031d0 <setPage+0x548>)
 8003068:	6013      	str	r3, [r2, #0]
			   if(setAlarmMin > 0){
					   setAlarmMin--;
					   ILI9341_Draw_Rectangle(90,175, 125,30,  WHITE);
						   }
		   }
		   break;
 800306a:	e041      	b.n	80030f0 <setPage+0x468>
		   else if(screen == 3){
 800306c:	4b4d      	ldr	r3, [pc, #308]	; (80031a4 <setPage+0x51c>)
 800306e:	781b      	ldrb	r3, [r3, #0]
 8003070:	2b03      	cmp	r3, #3
 8003072:	d13d      	bne.n	80030f0 <setPage+0x468>
			   if(setAlarmMin > 0){
 8003074:	4b57      	ldr	r3, [pc, #348]	; (80031d4 <setPage+0x54c>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	2b00      	cmp	r3, #0
 800307a:	d039      	beq.n	80030f0 <setPage+0x468>
					   setAlarmMin--;
 800307c:	4b55      	ldr	r3, [pc, #340]	; (80031d4 <setPage+0x54c>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	3b01      	subs	r3, #1
 8003082:	4a54      	ldr	r2, [pc, #336]	; (80031d4 <setPage+0x54c>)
 8003084:	6013      	str	r3, [r2, #0]
					   ILI9341_Draw_Rectangle(90,175, 125,30,  WHITE);
 8003086:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800308a:	9300      	str	r3, [sp, #0]
 800308c:	231e      	movs	r3, #30
 800308e:	227d      	movs	r2, #125	; 0x7d
 8003090:	21af      	movs	r1, #175	; 0xaf
 8003092:	205a      	movs	r0, #90	; 0x5a
 8003094:	f002 f936 	bl	8005304 <ILI9341_Draw_Rectangle>
		   break;
 8003098:	e02a      	b.n	80030f0 <setPage+0x468>


	   case 4:
	   		   if(screen == 2){
 800309a:	4b42      	ldr	r3, [pc, #264]	; (80031a4 <setPage+0x51c>)
 800309c:	781b      	ldrb	r3, [r3, #0]
 800309e:	2b02      	cmp	r3, #2
 80030a0:	d109      	bne.n	80030b6 <setPage+0x42e>
	   			   if(setMin > 0){
 80030a2:	4b4d      	ldr	r3, [pc, #308]	; (80031d8 <setPage+0x550>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d024      	beq.n	80030f4 <setPage+0x46c>
	   	   			   setMin--;
 80030aa:	4b4b      	ldr	r3, [pc, #300]	; (80031d8 <setPage+0x550>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	3b01      	subs	r3, #1
 80030b0:	4a49      	ldr	r2, [pc, #292]	; (80031d8 <setPage+0x550>)
 80030b2:	6013      	str	r3, [r2, #0]
						   }
			   ILI9341_Draw_Rectangle(60,200, 200,40,  WHITE);
//			   ILI9341_Draw_Rectangle(90,200, 125,40,  RED);
		   }

	   		   break;
 80030b4:	e01e      	b.n	80030f4 <setPage+0x46c>
	   		else if(screen == 3){
 80030b6:	4b3b      	ldr	r3, [pc, #236]	; (80031a4 <setPage+0x51c>)
 80030b8:	781b      	ldrb	r3, [r3, #0]
 80030ba:	2b03      	cmp	r3, #3
 80030bc:	d11a      	bne.n	80030f4 <setPage+0x46c>
			   if(setAlarmDay > 0){
 80030be:	4b3a      	ldr	r3, [pc, #232]	; (80031a8 <setPage+0x520>)
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d004      	beq.n	80030d0 <setPage+0x448>
					   setAlarmDay--;
 80030c6:	4b38      	ldr	r3, [pc, #224]	; (80031a8 <setPage+0x520>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	3b01      	subs	r3, #1
 80030cc:	4a36      	ldr	r2, [pc, #216]	; (80031a8 <setPage+0x520>)
 80030ce:	6013      	str	r3, [r2, #0]
			   ILI9341_Draw_Rectangle(60,200, 200,40,  WHITE);
 80030d0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80030d4:	9300      	str	r3, [sp, #0]
 80030d6:	2328      	movs	r3, #40	; 0x28
 80030d8:	22c8      	movs	r2, #200	; 0xc8
 80030da:	21c8      	movs	r1, #200	; 0xc8
 80030dc:	203c      	movs	r0, #60	; 0x3c
 80030de:	f002 f911 	bl	8005304 <ILI9341_Draw_Rectangle>
	   		   break;
 80030e2:	e007      	b.n	80030f4 <setPage+0x46c>
		   break;
 80030e4:	bf00      	nop
 80030e6:	e145      	b.n	8003374 <setPage+0x6ec>
		   break;
 80030e8:	bf00      	nop
 80030ea:	e143      	b.n	8003374 <setPage+0x6ec>
		   break;
 80030ec:	bf00      	nop
 80030ee:	e141      	b.n	8003374 <setPage+0x6ec>
		   break;
 80030f0:	bf00      	nop
 80030f2:	e13f      	b.n	8003374 <setPage+0x6ec>
	   		   break;
 80030f4:	bf00      	nop
	   switch(currentIndex){
 80030f6:	e13d      	b.n	8003374 <setPage+0x6ec>

	   }
   }
   else if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12) == GPIO_PIN_RESET && count - debounceTime > 100){
 80030f8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80030fc:	482c      	ldr	r0, [pc, #176]	; (80031b0 <setPage+0x528>)
 80030fe:	f003 fc4b 	bl	8006998 <HAL_GPIO_ReadPin>
 8003102:	4603      	mov	r3, r0
 8003104:	2b00      	cmp	r3, #0
 8003106:	f040 80c1 	bne.w	800328c <setPage+0x604>
 800310a:	4b2a      	ldr	r3, [pc, #168]	; (80031b4 <setPage+0x52c>)
 800310c:	681a      	ldr	r2, [r3, #0]
 800310e:	4b2a      	ldr	r3, [pc, #168]	; (80031b8 <setPage+0x530>)
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	1ad3      	subs	r3, r2, r3
 8003114:	2b64      	cmp	r3, #100	; 0x64
 8003116:	f240 80b9 	bls.w	800328c <setPage+0x604>
	   debounceTime = count;
 800311a:	4b26      	ldr	r3, [pc, #152]	; (80031b4 <setPage+0x52c>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4a26      	ldr	r2, [pc, #152]	; (80031b8 <setPage+0x530>)
 8003120:	6013      	str	r3, [r2, #0]
//	   else{

		   // update setting Time


		   if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12) == GPIO_PIN_RESET && count - debounceTimeSave > 3000){
 8003122:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003126:	4822      	ldr	r0, [pc, #136]	; (80031b0 <setPage+0x528>)
 8003128:	f003 fc36 	bl	8006998 <HAL_GPIO_ReadPin>
 800312c:	4603      	mov	r3, r0
 800312e:	2b00      	cmp	r3, #0
 8003130:	d17d      	bne.n	800322e <setPage+0x5a6>
 8003132:	4b20      	ldr	r3, [pc, #128]	; (80031b4 <setPage+0x52c>)
 8003134:	681a      	ldr	r2, [r3, #0]
 8003136:	4b29      	ldr	r3, [pc, #164]	; (80031dc <setPage+0x554>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	1ad3      	subs	r3, r2, r3
 800313c:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8003140:	4293      	cmp	r3, r2
 8003142:	d974      	bls.n	800322e <setPage+0x5a6>


			   if(screen == 2){
 8003144:	4b17      	ldr	r3, [pc, #92]	; (80031a4 <setPage+0x51c>)
 8003146:	781b      	ldrb	r3, [r3, #0]
 8003148:	2b02      	cmp	r3, #2
 800314a:	d149      	bne.n	80031e0 <setPage+0x558>
			   DS3231_SetFullDate(setDate+1,setMonth+1, dayofweek(setDate + 1, setMonth + 1, setYear), setYear);
 800314c:	4b1c      	ldr	r3, [pc, #112]	; (80031c0 <setPage+0x538>)
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	b2db      	uxtb	r3, r3
 8003152:	3301      	adds	r3, #1
 8003154:	b2dc      	uxtb	r4, r3
 8003156:	4b1b      	ldr	r3, [pc, #108]	; (80031c4 <setPage+0x53c>)
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	b2db      	uxtb	r3, r3
 800315c:	3301      	adds	r3, #1
 800315e:	b2dd      	uxtb	r5, r3
 8003160:	4b17      	ldr	r3, [pc, #92]	; (80031c0 <setPage+0x538>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	1c58      	adds	r0, r3, #1
 8003166:	4b17      	ldr	r3, [pc, #92]	; (80031c4 <setPage+0x53c>)
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	3301      	adds	r3, #1
 800316c:	4a16      	ldr	r2, [pc, #88]	; (80031c8 <setPage+0x540>)
 800316e:	6812      	ldr	r2, [r2, #0]
 8003170:	4619      	mov	r1, r3
 8003172:	f000 fc33 	bl	80039dc <dayofweek>
 8003176:	4603      	mov	r3, r0
 8003178:	b2da      	uxtb	r2, r3
 800317a:	4b13      	ldr	r3, [pc, #76]	; (80031c8 <setPage+0x540>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	b29b      	uxth	r3, r3
 8003180:	4629      	mov	r1, r5
 8003182:	4620      	mov	r0, r4
 8003184:	f7fe f824 	bl	80011d0 <DS3231_SetFullDate>
			   DS3231_SetMinute(setMin);
 8003188:	4b13      	ldr	r3, [pc, #76]	; (80031d8 <setPage+0x550>)
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	b2db      	uxtb	r3, r3
 800318e:	4618      	mov	r0, r3
 8003190:	f7fd ffe1 	bl	8001156 <DS3231_SetMinute>
			   DS3231_SetHour(setHour);
 8003194:	4b0e      	ldr	r3, [pc, #56]	; (80031d0 <setPage+0x548>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	b2db      	uxtb	r3, r3
 800319a:	4618      	mov	r0, r3
 800319c:	f7fd ffc6 	bl	800112c <DS3231_SetHour>
 80031a0:	e039      	b.n	8003216 <setPage+0x58e>
 80031a2:	bf00      	nop
 80031a4:	20000004 	.word	0x20000004
 80031a8:	20000438 	.word	0x20000438
 80031ac:	24924925 	.word	0x24924925
 80031b0:	40020400 	.word	0x40020400
 80031b4:	20000418 	.word	0x20000418
 80031b8:	2000053c 	.word	0x2000053c
 80031bc:	20000535 	.word	0x20000535
 80031c0:	20000014 	.word	0x20000014
 80031c4:	20000018 	.word	0x20000018
 80031c8:	2000001c 	.word	0x2000001c
 80031cc:	20000434 	.word	0x20000434
 80031d0:	20000010 	.word	0x20000010
 80031d4:	20000430 	.word	0x20000430
 80031d8:	2000000c 	.word	0x2000000c
 80031dc:	20000548 	.word	0x20000548


			   }
			   else if (screen == 3){
 80031e0:	4b66      	ldr	r3, [pc, #408]	; (800337c <setPage+0x6f4>)
 80031e2:	781b      	ldrb	r3, [r3, #0]
 80031e4:	2b03      	cmp	r3, #3
 80031e6:	d116      	bne.n	8003216 <setPage+0x58e>

				   DS3231_SetAlarm1Hour(setAlarmHour);
 80031e8:	4b65      	ldr	r3, [pc, #404]	; (8003380 <setPage+0x6f8>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	b2db      	uxtb	r3, r3
 80031ee:	4618      	mov	r0, r3
 80031f0:	f7fd fdef 	bl	8000dd2 <DS3231_SetAlarm1Hour>
				   DS3231_SetAlarm1Minute(setAlarmMin);
 80031f4:	4b63      	ldr	r3, [pc, #396]	; (8003384 <setPage+0x6fc>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	b2db      	uxtb	r3, r3
 80031fa:	4618      	mov	r0, r3
 80031fc:	f7fd fdc6 	bl	8000d8c <DS3231_SetAlarm1Minute>
				   DS3231_SetAlarm1Second(0);
 8003200:	2000      	movs	r0, #0
 8003202:	f7fd fda0 	bl	8000d46 <DS3231_SetAlarm1Second>
				   DS3231_SetAlarm1Day(setAlarmDay+1);  //  day of week
 8003206:	4b60      	ldr	r3, [pc, #384]	; (8003388 <setPage+0x700>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	b2db      	uxtb	r3, r3
 800320c:	3301      	adds	r3, #1
 800320e:	b2db      	uxtb	r3, r3
 8003210:	4618      	mov	r0, r3
 8003212:	f7fd fe01 	bl	8000e18 <DS3231_SetAlarm1Day>
			   }


			   debounceTimeSave = count;
 8003216:	4b5d      	ldr	r3, [pc, #372]	; (800338c <setPage+0x704>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	4a5d      	ldr	r2, [pc, #372]	; (8003390 <setPage+0x708>)
 800321c:	6013      	str	r3, [r2, #0]


			   HAL_UART_Transmit(&huart3, (uint8_t *)"SAVED!!", sizeof("SAVED!!"), HAL_MAX_DELAY);
 800321e:	f04f 33ff 	mov.w	r3, #4294967295
 8003222:	2208      	movs	r2, #8
 8003224:	495b      	ldr	r1, [pc, #364]	; (8003394 <setPage+0x70c>)
 8003226:	485c      	ldr	r0, [pc, #368]	; (8003398 <setPage+0x710>)
 8003228:	f007 fa24 	bl	800a674 <HAL_UART_Transmit>
		   if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12) == GPIO_PIN_RESET && count - debounceTimeSave > 3000){
 800322c:	e0a0      	b.n	8003370 <setPage+0x6e8>
		   }
		   else{

			   if (screen==2){
 800322e:	4b53      	ldr	r3, [pc, #332]	; (800337c <setPage+0x6f4>)
 8003230:	781b      	ldrb	r3, [r3, #0]
 8003232:	2b02      	cmp	r3, #2
 8003234:	d113      	bne.n	800325e <setPage+0x5d6>
			   currentIndex += 1;
 8003236:	4b59      	ldr	r3, [pc, #356]	; (800339c <setPage+0x714>)
 8003238:	781b      	ldrb	r3, [r3, #0]
 800323a:	3301      	adds	r3, #1
 800323c:	b2da      	uxtb	r2, r3
 800323e:	4b57      	ldr	r3, [pc, #348]	; (800339c <setPage+0x714>)
 8003240:	701a      	strb	r2, [r3, #0]
			   currentIndex %= 5;
 8003242:	4b56      	ldr	r3, [pc, #344]	; (800339c <setPage+0x714>)
 8003244:	781a      	ldrb	r2, [r3, #0]
 8003246:	4b56      	ldr	r3, [pc, #344]	; (80033a0 <setPage+0x718>)
 8003248:	fba3 1302 	umull	r1, r3, r3, r2
 800324c:	0899      	lsrs	r1, r3, #2
 800324e:	460b      	mov	r3, r1
 8003250:	009b      	lsls	r3, r3, #2
 8003252:	440b      	add	r3, r1
 8003254:	1ad3      	subs	r3, r2, r3
 8003256:	b2da      	uxtb	r2, r3
 8003258:	4b50      	ldr	r3, [pc, #320]	; (800339c <setPage+0x714>)
 800325a:	701a      	strb	r2, [r3, #0]
		   if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12) == GPIO_PIN_RESET && count - debounceTimeSave > 3000){
 800325c:	e088      	b.n	8003370 <setPage+0x6e8>
			   }
			   else if(screen==3){
 800325e:	4b47      	ldr	r3, [pc, #284]	; (800337c <setPage+0x6f4>)
 8003260:	781b      	ldrb	r3, [r3, #0]
 8003262:	2b03      	cmp	r3, #3
 8003264:	f040 8084 	bne.w	8003370 <setPage+0x6e8>



				   currentIndex += 1;
 8003268:	4b4c      	ldr	r3, [pc, #304]	; (800339c <setPage+0x714>)
 800326a:	781b      	ldrb	r3, [r3, #0]
 800326c:	3301      	adds	r3, #1
 800326e:	b2da      	uxtb	r2, r3
 8003270:	4b4a      	ldr	r3, [pc, #296]	; (800339c <setPage+0x714>)
 8003272:	701a      	strb	r2, [r3, #0]

				   if (currentIndex < 2 || currentIndex > 4){
 8003274:	4b49      	ldr	r3, [pc, #292]	; (800339c <setPage+0x714>)
 8003276:	781b      	ldrb	r3, [r3, #0]
 8003278:	2b01      	cmp	r3, #1
 800327a:	d903      	bls.n	8003284 <setPage+0x5fc>
 800327c:	4b47      	ldr	r3, [pc, #284]	; (800339c <setPage+0x714>)
 800327e:	781b      	ldrb	r3, [r3, #0]
 8003280:	2b04      	cmp	r3, #4
 8003282:	d975      	bls.n	8003370 <setPage+0x6e8>
					   currentIndex = 2;
 8003284:	4b45      	ldr	r3, [pc, #276]	; (800339c <setPage+0x714>)
 8003286:	2202      	movs	r2, #2
 8003288:	701a      	strb	r2, [r3, #0]
		   if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12) == GPIO_PIN_RESET && count - debounceTimeSave > 3000){
 800328a:	e071      	b.n	8003370 <setPage+0x6e8>

//
//	   }
   }

   else if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15) == GPIO_PIN_RESET && count - debounceTime > 200 ){
 800328c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003290:	4844      	ldr	r0, [pc, #272]	; (80033a4 <setPage+0x71c>)
 8003292:	f003 fb81 	bl	8006998 <HAL_GPIO_ReadPin>
 8003296:	4603      	mov	r3, r0
 8003298:	2b00      	cmp	r3, #0
 800329a:	d16b      	bne.n	8003374 <setPage+0x6ec>
 800329c:	4b3b      	ldr	r3, [pc, #236]	; (800338c <setPage+0x704>)
 800329e:	681a      	ldr	r2, [r3, #0]
 80032a0:	4b41      	ldr	r3, [pc, #260]	; (80033a8 <setPage+0x720>)
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	1ad3      	subs	r3, r2, r3
 80032a6:	2bc8      	cmp	r3, #200	; 0xc8
 80032a8:	d964      	bls.n	8003374 <setPage+0x6ec>
	   debounceTime = count;
 80032aa:	4b38      	ldr	r3, [pc, #224]	; (800338c <setPage+0x704>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	4a3e      	ldr	r2, [pc, #248]	; (80033a8 <setPage+0x720>)
 80032b0:	6013      	str	r3, [r2, #0]

	   clicktime = count;
 80032b2:	4b36      	ldr	r3, [pc, #216]	; (800338c <setPage+0x704>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	4a3d      	ldr	r2, [pc, #244]	; (80033ac <setPage+0x724>)
 80032b8:	6013      	str	r3, [r2, #0]
	   ILI9341_Fill_Screen(WHITE);
 80032ba:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80032be:	f001 ff21 	bl	8005104 <ILI9341_Fill_Screen>


	   if(screen == 4){
 80032c2:	4b2e      	ldr	r3, [pc, #184]	; (800337c <setPage+0x6f4>)
 80032c4:	781b      	ldrb	r3, [r3, #0]
 80032c6:	2b04      	cmp	r3, #4
 80032c8:	d114      	bne.n	80032f4 <setPage+0x66c>
		   ILI9341_Fill_Screen(bgcolor);
 80032ca:	4b39      	ldr	r3, [pc, #228]	; (80033b0 <setPage+0x728>)
 80032cc:	881b      	ldrh	r3, [r3, #0]
 80032ce:	4618      	mov	r0, r3
 80032d0:	f001 ff18 	bl	8005104 <ILI9341_Fill_Screen>
	   }


	   while (count - clicktime < 1000){
 80032d4:	e00e      	b.n	80032f4 <setPage+0x66c>
		   char message[50];
		   sprintf(message, "%d %d\r\n", clicktime, count);
 80032d6:	4b35      	ldr	r3, [pc, #212]	; (80033ac <setPage+0x724>)
 80032d8:	681a      	ldr	r2, [r3, #0]
 80032da:	4b2c      	ldr	r3, [pc, #176]	; (800338c <setPage+0x704>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	1d38      	adds	r0, r7, #4
 80032e0:	4934      	ldr	r1, [pc, #208]	; (80033b4 <setPage+0x72c>)
 80032e2:	f008 fb95 	bl	800ba10 <siprintf>
		   HAL_UART_Transmit(&huart3, (uint8_t *)message, sizeof(message), HAL_MAX_DELAY);
 80032e6:	1d39      	adds	r1, r7, #4
 80032e8:	f04f 33ff 	mov.w	r3, #4294967295
 80032ec:	2232      	movs	r2, #50	; 0x32
 80032ee:	482a      	ldr	r0, [pc, #168]	; (8003398 <setPage+0x710>)
 80032f0:	f007 f9c0 	bl	800a674 <HAL_UART_Transmit>
	   while (count - clicktime < 1000){
 80032f4:	4b25      	ldr	r3, [pc, #148]	; (800338c <setPage+0x704>)
 80032f6:	681a      	ldr	r2, [r3, #0]
 80032f8:	4b2c      	ldr	r3, [pc, #176]	; (80033ac <setPage+0x724>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	1ad3      	subs	r3, r2, r3
 80032fe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003302:	d3e8      	bcc.n	80032d6 <setPage+0x64e>
	   }

	   if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15) == GPIO_PIN_RESET && count - debounceTime >3000) {
 8003304:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003308:	4826      	ldr	r0, [pc, #152]	; (80033a4 <setPage+0x71c>)
 800330a:	f003 fb45 	bl	8006998 <HAL_GPIO_ReadPin>
 800330e:	4603      	mov	r3, r0
 8003310:	2b00      	cmp	r3, #0
 8003312:	d113      	bne.n	800333c <setPage+0x6b4>
 8003314:	4b1d      	ldr	r3, [pc, #116]	; (800338c <setPage+0x704>)
 8003316:	681a      	ldr	r2, [r3, #0]
 8003318:	4b23      	ldr	r3, [pc, #140]	; (80033a8 <setPage+0x720>)
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	1ad3      	subs	r3, r2, r3
 800331e:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8003322:	4293      	cmp	r3, r2
 8003324:	d90a      	bls.n	800333c <setPage+0x6b4>
		   screen--;
 8003326:	4b15      	ldr	r3, [pc, #84]	; (800337c <setPage+0x6f4>)
 8003328:	781b      	ldrb	r3, [r3, #0]
 800332a:	3b01      	subs	r3, #1
 800332c:	b2da      	uxtb	r2, r3
 800332e:	4b13      	ldr	r3, [pc, #76]	; (800337c <setPage+0x6f4>)
 8003330:	701a      	strb	r2, [r3, #0]
		   debounceTime = count;
 8003332:	4b16      	ldr	r3, [pc, #88]	; (800338c <setPage+0x704>)
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	4a1c      	ldr	r2, [pc, #112]	; (80033a8 <setPage+0x720>)
 8003338:	6013      	str	r3, [r2, #0]
 800333a:	e01b      	b.n	8003374 <setPage+0x6ec>
	   }
	   else {
		   enterStateFlag = 0;
 800333c:	4b1e      	ldr	r3, [pc, #120]	; (80033b8 <setPage+0x730>)
 800333e:	2200      	movs	r2, #0
 8003340:	601a      	str	r2, [r3, #0]
		   screen++;
 8003342:	4b0e      	ldr	r3, [pc, #56]	; (800337c <setPage+0x6f4>)
 8003344:	781b      	ldrb	r3, [r3, #0]
 8003346:	3301      	adds	r3, #1
 8003348:	b2da      	uxtb	r2, r3
 800334a:	4b0c      	ldr	r3, [pc, #48]	; (800337c <setPage+0x6f4>)
 800334c:	701a      	strb	r2, [r3, #0]
		   if (screen == 4){
 800334e:	4b0b      	ldr	r3, [pc, #44]	; (800337c <setPage+0x6f4>)
 8003350:	781b      	ldrb	r3, [r3, #0]
 8003352:	2b04      	cmp	r3, #4
 8003354:	d102      	bne.n	800335c <setPage+0x6d4>
			   ILI9341_Fill_Screen(BLACK);
 8003356:	2000      	movs	r0, #0
 8003358:	f001 fed4 	bl	8005104 <ILI9341_Fill_Screen>
		   }
		   if (screen > 4){
 800335c:	4b07      	ldr	r3, [pc, #28]	; (800337c <setPage+0x6f4>)
 800335e:	781b      	ldrb	r3, [r3, #0]
 8003360:	2b04      	cmp	r3, #4
 8003362:	d907      	bls.n	8003374 <setPage+0x6ec>
			   DF_Pause();
 8003364:	f7fd f9cd 	bl	8000702 <DF_Pause>
			   screen = 1;
 8003368:	4b04      	ldr	r3, [pc, #16]	; (800337c <setPage+0x6f4>)
 800336a:	2201      	movs	r2, #1
 800336c:	701a      	strb	r2, [r3, #0]
//		   setHour = param1;
//		   setMin = param2;
//		   setSec = param3;
//	   }
   }
}
 800336e:	e001      	b.n	8003374 <setPage+0x6ec>
		   if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12) == GPIO_PIN_RESET && count - debounceTimeSave > 3000){
 8003370:	bf00      	nop
 8003372:	e7ff      	b.n	8003374 <setPage+0x6ec>
}
 8003374:	bf00      	nop
 8003376:	3738      	adds	r7, #56	; 0x38
 8003378:	46bd      	mov	sp, r7
 800337a:	bdb0      	pop	{r4, r5, r7, pc}
 800337c:	20000004 	.word	0x20000004
 8003380:	20000434 	.word	0x20000434
 8003384:	20000430 	.word	0x20000430
 8003388:	20000438 	.word	0x20000438
 800338c:	20000418 	.word	0x20000418
 8003390:	20000548 	.word	0x20000548
 8003394:	0800ea58 	.word	0x0800ea58
 8003398:	200007cc 	.word	0x200007cc
 800339c:	20000535 	.word	0x20000535
 80033a0:	cccccccd 	.word	0xcccccccd
 80033a4:	40020000 	.word	0x40020000
 80033a8:	2000053c 	.word	0x2000053c
 80033ac:	20000538 	.word	0x20000538
 80033b0:	2000054c 	.word	0x2000054c
 80033b4:	0800e988 	.word	0x0800e988
 80033b8:	20000544 	.word	0x20000544

080033bc <RGB565>:


// ?
uint16_t RGB565(uint16_t R, uint16_t G, uint16_t B) {
 80033bc:	b480      	push	{r7}
 80033be:	b08b      	sub	sp, #44	; 0x2c
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	4603      	mov	r3, r0
 80033c4:	81fb      	strh	r3, [r7, #14]
 80033c6:	460b      	mov	r3, r1
 80033c8:	81bb      	strh	r3, [r7, #12]
 80033ca:	4613      	mov	r3, r2
 80033cc:	817b      	strh	r3, [r7, #10]
    float Rr = (R * 255) / (float)100;
 80033ce:	89fa      	ldrh	r2, [r7, #14]
 80033d0:	4613      	mov	r3, r2
 80033d2:	021b      	lsls	r3, r3, #8
 80033d4:	1a9b      	subs	r3, r3, r2
 80033d6:	ee07 3a90 	vmov	s15, r3
 80033da:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80033de:	eddf 6a42 	vldr	s13, [pc, #264]	; 80034e8 <RGB565+0x12c>
 80033e2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80033e6:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    float Gg = (G * 255) / (float)100;
 80033ea:	89ba      	ldrh	r2, [r7, #12]
 80033ec:	4613      	mov	r3, r2
 80033ee:	021b      	lsls	r3, r3, #8
 80033f0:	1a9b      	subs	r3, r3, r2
 80033f2:	ee07 3a90 	vmov	s15, r3
 80033f6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80033fa:	eddf 6a3b 	vldr	s13, [pc, #236]	; 80034e8 <RGB565+0x12c>
 80033fe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003402:	edc7 7a08 	vstr	s15, [r7, #32]
    float Bb = (B * 255) / (float)100;
 8003406:	897a      	ldrh	r2, [r7, #10]
 8003408:	4613      	mov	r3, r2
 800340a:	021b      	lsls	r3, r3, #8
 800340c:	1a9b      	subs	r3, r3, r2
 800340e:	ee07 3a90 	vmov	s15, r3
 8003412:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003416:	eddf 6a34 	vldr	s13, [pc, #208]	; 80034e8 <RGB565+0x12c>
 800341a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800341e:	edc7 7a07 	vstr	s15, [r7, #28]

    //  R, G, B  0-255
    uint8_t R8 = (uint8_t)(Rr + 0.5);  // ?
 8003422:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003426:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800342a:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
 800342e:	ee37 7b06 	vadd.f64	d7, d7, d6
 8003432:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8003436:	edc7 7a01 	vstr	s15, [r7, #4]
 800343a:	793b      	ldrb	r3, [r7, #4]
 800343c:	76fb      	strb	r3, [r7, #27]
    uint8_t G8 = (uint8_t)(Gg + 0.5);
 800343e:	edd7 7a08 	vldr	s15, [r7, #32]
 8003442:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003446:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
 800344a:	ee37 7b06 	vadd.f64	d7, d7, d6
 800344e:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8003452:	edc7 7a01 	vstr	s15, [r7, #4]
 8003456:	793b      	ldrb	r3, [r7, #4]
 8003458:	76bb      	strb	r3, [r7, #26]
    uint8_t B8 = (uint8_t)(Bb + 0.5);
 800345a:	edd7 7a07 	vldr	s15, [r7, #28]
 800345e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003462:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
 8003466:	ee37 7b06 	vadd.f64	d7, d7, d6
 800346a:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800346e:	edc7 7a01 	vstr	s15, [r7, #4]
 8003472:	793b      	ldrb	r3, [r7, #4]
 8003474:	767b      	strb	r3, [r7, #25]

    // ? R, G, B  0-31
    uint8_t R5 = (R8 * 31) / 255;
 8003476:	7efa      	ldrb	r2, [r7, #27]
 8003478:	4613      	mov	r3, r2
 800347a:	015b      	lsls	r3, r3, #5
 800347c:	1a9b      	subs	r3, r3, r2
 800347e:	4a1b      	ldr	r2, [pc, #108]	; (80034ec <RGB565+0x130>)
 8003480:	fb82 1203 	smull	r1, r2, r2, r3
 8003484:	441a      	add	r2, r3
 8003486:	11d2      	asrs	r2, r2, #7
 8003488:	17db      	asrs	r3, r3, #31
 800348a:	1ad3      	subs	r3, r2, r3
 800348c:	763b      	strb	r3, [r7, #24]
    uint8_t G6 = (G8 * 63) / 255;
 800348e:	7eba      	ldrb	r2, [r7, #26]
 8003490:	4613      	mov	r3, r2
 8003492:	019b      	lsls	r3, r3, #6
 8003494:	1a9b      	subs	r3, r3, r2
 8003496:	4a15      	ldr	r2, [pc, #84]	; (80034ec <RGB565+0x130>)
 8003498:	fb82 1203 	smull	r1, r2, r2, r3
 800349c:	441a      	add	r2, r3
 800349e:	11d2      	asrs	r2, r2, #7
 80034a0:	17db      	asrs	r3, r3, #31
 80034a2:	1ad3      	subs	r3, r2, r3
 80034a4:	75fb      	strb	r3, [r7, #23]
    uint8_t B5 = (B8 * 31) / 255;
 80034a6:	7e7a      	ldrb	r2, [r7, #25]
 80034a8:	4613      	mov	r3, r2
 80034aa:	015b      	lsls	r3, r3, #5
 80034ac:	1a9b      	subs	r3, r3, r2
 80034ae:	4a0f      	ldr	r2, [pc, #60]	; (80034ec <RGB565+0x130>)
 80034b0:	fb82 1203 	smull	r1, r2, r2, r3
 80034b4:	441a      	add	r2, r3
 80034b6:	11d2      	asrs	r2, r2, #7
 80034b8:	17db      	asrs	r3, r3, #31
 80034ba:	1ad3      	subs	r3, r2, r3
 80034bc:	75bb      	strb	r3, [r7, #22]

    //  RGB565
    uint16_t RGB565 = ((R5 << 11) | (G6 << 5) | B5);
 80034be:	7e3b      	ldrb	r3, [r7, #24]
 80034c0:	02db      	lsls	r3, r3, #11
 80034c2:	b21a      	sxth	r2, r3
 80034c4:	7dfb      	ldrb	r3, [r7, #23]
 80034c6:	015b      	lsls	r3, r3, #5
 80034c8:	b21b      	sxth	r3, r3
 80034ca:	4313      	orrs	r3, r2
 80034cc:	b21a      	sxth	r2, r3
 80034ce:	7dbb      	ldrb	r3, [r7, #22]
 80034d0:	b21b      	sxth	r3, r3
 80034d2:	4313      	orrs	r3, r2
 80034d4:	b21b      	sxth	r3, r3
 80034d6:	82bb      	strh	r3, [r7, #20]

    return RGB565;
 80034d8:	8abb      	ldrh	r3, [r7, #20]
}
 80034da:	4618      	mov	r0, r3
 80034dc:	372c      	adds	r7, #44	; 0x2c
 80034de:	46bd      	mov	sp, r7
 80034e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e4:	4770      	bx	lr
 80034e6:	bf00      	nop
 80034e8:	42c80000 	.word	0x42c80000
 80034ec:	80808081 	.word	0x80808081

080034f0 <mapColorByHourAndMinute>:

uint16_t mapColorByHourAndMinute(uint16_t hour, uint16_t minute) {
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b088      	sub	sp, #32
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	4603      	mov	r3, r0
 80034f8:	460a      	mov	r2, r1
 80034fa:	80fb      	strh	r3, [r7, #6]
 80034fc:	4613      	mov	r3, r2
 80034fe:	80bb      	strh	r3, [r7, #4]
    // ?
    int R, G, B;

    if (hour >= 0 && hour < 6) {
 8003500:	88fb      	ldrh	r3, [r7, #6]
 8003502:	2b05      	cmp	r3, #5
 8003504:	d806      	bhi.n	8003514 <mapColorByHourAndMinute+0x24>
        // 0.00-6.00: 
        R = 0;
 8003506:	2300      	movs	r3, #0
 8003508:	61fb      	str	r3, [r7, #28]
        G = 0;
 800350a:	2300      	movs	r3, #0
 800350c:	61bb      	str	r3, [r7, #24]
        B = 50;
 800350e:	2332      	movs	r3, #50	; 0x32
 8003510:	617b      	str	r3, [r7, #20]
 8003512:	e04f      	b.n	80035b4 <mapColorByHourAndMinute+0xc4>
    } else if (hour >= 6 && hour < 12) {
 8003514:	88fb      	ldrh	r3, [r7, #6]
 8003516:	2b05      	cmp	r3, #5
 8003518:	d914      	bls.n	8003544 <mapColorByHourAndMinute+0x54>
 800351a:	88fb      	ldrh	r3, [r7, #6]
 800351c:	2b0b      	cmp	r3, #11
 800351e:	d811      	bhi.n	8003544 <mapColorByHourAndMinute+0x54>
        // 6.00-12.00: 
        int intensity = ((hour - 6) * 100) / 6;
 8003520:	88fb      	ldrh	r3, [r7, #6]
 8003522:	3b06      	subs	r3, #6
 8003524:	2264      	movs	r2, #100	; 0x64
 8003526:	fb02 f303 	mul.w	r3, r2, r3
 800352a:	4a2f      	ldr	r2, [pc, #188]	; (80035e8 <mapColorByHourAndMinute+0xf8>)
 800352c:	fb82 1203 	smull	r1, r2, r2, r3
 8003530:	17db      	asrs	r3, r3, #31
 8003532:	1ad3      	subs	r3, r2, r3
 8003534:	613b      	str	r3, [r7, #16]
        R = 100;
 8003536:	2364      	movs	r3, #100	; 0x64
 8003538:	61fb      	str	r3, [r7, #28]
        G = 100;
 800353a:	2364      	movs	r3, #100	; 0x64
 800353c:	61bb      	str	r3, [r7, #24]
        B = intensity;
 800353e:	693b      	ldr	r3, [r7, #16]
 8003540:	617b      	str	r3, [r7, #20]
    } else if (hour >= 6 && hour < 12) {
 8003542:	e037      	b.n	80035b4 <mapColorByHourAndMinute+0xc4>
    } else if (hour >= 12 && hour < 18) {
 8003544:	88fb      	ldrh	r3, [r7, #6]
 8003546:	2b0b      	cmp	r3, #11
 8003548:	d916      	bls.n	8003578 <mapColorByHourAndMinute+0x88>
 800354a:	88fb      	ldrh	r3, [r7, #6]
 800354c:	2b11      	cmp	r3, #17
 800354e:	d813      	bhi.n	8003578 <mapColorByHourAndMinute+0x88>
        // 12.00-18.00: 
        int intensity = ((hour - 12) * 100) / 6;
 8003550:	88fb      	ldrh	r3, [r7, #6]
 8003552:	3b0c      	subs	r3, #12
 8003554:	2264      	movs	r2, #100	; 0x64
 8003556:	fb02 f303 	mul.w	r3, r2, r3
 800355a:	4a23      	ldr	r2, [pc, #140]	; (80035e8 <mapColorByHourAndMinute+0xf8>)
 800355c:	fb82 1203 	smull	r1, r2, r2, r3
 8003560:	17db      	asrs	r3, r3, #31
 8003562:	1ad3      	subs	r3, r2, r3
 8003564:	60fb      	str	r3, [r7, #12]
        R = 100;
 8003566:	2364      	movs	r3, #100	; 0x64
 8003568:	61fb      	str	r3, [r7, #28]
        G = 100 - intensity;
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	f1c3 0364 	rsb	r3, r3, #100	; 0x64
 8003570:	61bb      	str	r3, [r7, #24]
        B = 0;
 8003572:	2300      	movs	r3, #0
 8003574:	617b      	str	r3, [r7, #20]
    } else if (hour >= 12 && hour < 18) {
 8003576:	e01d      	b.n	80035b4 <mapColorByHourAndMinute+0xc4>
    } else if (hour >= 18 && hour < 24) {
 8003578:	88fb      	ldrh	r3, [r7, #6]
 800357a:	2b11      	cmp	r3, #17
 800357c:	d914      	bls.n	80035a8 <mapColorByHourAndMinute+0xb8>
 800357e:	88fb      	ldrh	r3, [r7, #6]
 8003580:	2b17      	cmp	r3, #23
 8003582:	d811      	bhi.n	80035a8 <mapColorByHourAndMinute+0xb8>
        // 18.00-24.00: 
        int intensity = ((hour - 18) * 100) / 6;
 8003584:	88fb      	ldrh	r3, [r7, #6]
 8003586:	3b12      	subs	r3, #18
 8003588:	2264      	movs	r2, #100	; 0x64
 800358a:	fb02 f303 	mul.w	r3, r2, r3
 800358e:	4a16      	ldr	r2, [pc, #88]	; (80035e8 <mapColorByHourAndMinute+0xf8>)
 8003590:	fb82 1203 	smull	r1, r2, r2, r3
 8003594:	17db      	asrs	r3, r3, #31
 8003596:	1ad3      	subs	r3, r2, r3
 8003598:	60bb      	str	r3, [r7, #8]
        R = intensity;
 800359a:	68bb      	ldr	r3, [r7, #8]
 800359c:	61fb      	str	r3, [r7, #28]
        G = 100;
 800359e:	2364      	movs	r3, #100	; 0x64
 80035a0:	61bb      	str	r3, [r7, #24]
        B = 0;
 80035a2:	2300      	movs	r3, #0
 80035a4:	617b      	str	r3, [r7, #20]
    } else if (hour >= 18 && hour < 24) {
 80035a6:	e005      	b.n	80035b4 <mapColorByHourAndMinute+0xc4>
    } else {
        // ?
        R = 0;
 80035a8:	2300      	movs	r3, #0
 80035aa:	61fb      	str	r3, [r7, #28]
        G = 0;
 80035ac:	2300      	movs	r3, #0
 80035ae:	61bb      	str	r3, [r7, #24]
        B = 0;
 80035b0:	2300      	movs	r3, #0
 80035b2:	617b      	str	r3, [r7, #20]
    }

    // ??
    // ? G () 
    G = (G * minute) / 60;
 80035b4:	88bb      	ldrh	r3, [r7, #4]
 80035b6:	69ba      	ldr	r2, [r7, #24]
 80035b8:	fb02 f303 	mul.w	r3, r2, r3
 80035bc:	4a0b      	ldr	r2, [pc, #44]	; (80035ec <mapColorByHourAndMinute+0xfc>)
 80035be:	fb82 1203 	smull	r1, r2, r2, r3
 80035c2:	441a      	add	r2, r3
 80035c4:	1152      	asrs	r2, r2, #5
 80035c6:	17db      	asrs	r3, r3, #31
 80035c8:	1ad3      	subs	r3, r2, r3
 80035ca:	61bb      	str	r3, [r7, #24]

    return RGB565(R, G, B);
 80035cc:	69fb      	ldr	r3, [r7, #28]
 80035ce:	b29b      	uxth	r3, r3
 80035d0:	69ba      	ldr	r2, [r7, #24]
 80035d2:	b291      	uxth	r1, r2
 80035d4:	697a      	ldr	r2, [r7, #20]
 80035d6:	b292      	uxth	r2, r2
 80035d8:	4618      	mov	r0, r3
 80035da:	f7ff feef 	bl	80033bc <RGB565>
 80035de:	4603      	mov	r3, r0
}
 80035e0:	4618      	mov	r0, r3
 80035e2:	3720      	adds	r7, #32
 80035e4:	46bd      	mov	sp, r7
 80035e6:	bd80      	pop	{r7, pc}
 80035e8:	2aaaaaab 	.word	0x2aaaaaab
 80035ec:	88888889 	.word	0x88888889

080035f0 <complementaryColor>:

// ? (complementary color)
uint16_t complementaryColor(uint16_t color) {
 80035f0:	b480      	push	{r7}
 80035f2:	b085      	sub	sp, #20
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	4603      	mov	r3, r0
 80035f8:	80fb      	strh	r3, [r7, #6]
    //  R (?), G (), ? B ()
    uint8_t R5 = (color >> 11) & 0x1F;
 80035fa:	88fb      	ldrh	r3, [r7, #6]
 80035fc:	0adb      	lsrs	r3, r3, #11
 80035fe:	b29b      	uxth	r3, r3
 8003600:	b2db      	uxtb	r3, r3
 8003602:	f003 031f 	and.w	r3, r3, #31
 8003606:	73fb      	strb	r3, [r7, #15]
    uint8_t G6 = (color >> 5) & 0x3F;
 8003608:	88fb      	ldrh	r3, [r7, #6]
 800360a:	095b      	lsrs	r3, r3, #5
 800360c:	b29b      	uxth	r3, r3
 800360e:	b2db      	uxtb	r3, r3
 8003610:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003614:	73bb      	strb	r3, [r7, #14]
    uint8_t B5 = color & 0x1F;
 8003616:	88fb      	ldrh	r3, [r7, #6]
 8003618:	b2db      	uxtb	r3, r3
 800361a:	f003 031f 	and.w	r3, r3, #31
 800361e:	737b      	strb	r3, [r7, #13]

    // ?
    uint8_t Rcomplementary = 31 - R5;  // ???
 8003620:	7bfb      	ldrb	r3, [r7, #15]
 8003622:	f1c3 031f 	rsb	r3, r3, #31
 8003626:	733b      	strb	r3, [r7, #12]
    uint8_t Gcomplementary = 63 - G6;  // ??
 8003628:	7bbb      	ldrb	r3, [r7, #14]
 800362a:	f1c3 033f 	rsb	r3, r3, #63	; 0x3f
 800362e:	72fb      	strb	r3, [r7, #11]
    uint8_t Bcomplementary = 31 - B5;  // ??
 8003630:	7b7b      	ldrb	r3, [r7, #13]
 8003632:	f1c3 031f 	rsb	r3, r3, #31
 8003636:	72bb      	strb	r3, [r7, #10]

    //  RGB565 ??
    return ((Rcomplementary << 11) | (Gcomplementary << 5) | Bcomplementary);
 8003638:	7b3b      	ldrb	r3, [r7, #12]
 800363a:	02db      	lsls	r3, r3, #11
 800363c:	b21a      	sxth	r2, r3
 800363e:	7afb      	ldrb	r3, [r7, #11]
 8003640:	015b      	lsls	r3, r3, #5
 8003642:	b21b      	sxth	r3, r3
 8003644:	4313      	orrs	r3, r2
 8003646:	b21a      	sxth	r2, r3
 8003648:	7abb      	ldrb	r3, [r7, #10]
 800364a:	b21b      	sxth	r3, r3
 800364c:	4313      	orrs	r3, r2
 800364e:	b21b      	sxth	r3, r3
 8003650:	b29b      	uxth	r3, r3
}
 8003652:	4618      	mov	r0, r3
 8003654:	3714      	adds	r7, #20
 8003656:	46bd      	mov	sp, r7
 8003658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365c:	4770      	bx	lr
	...

08003660 <ILI9341_Draw_Star>:

void ILI9341_Draw_Star(uint16_t X, uint16_t Y, uint16_t Size, uint16_t Color) {
 8003660:	b590      	push	{r4, r7, lr}
 8003662:	ed2d 8b02 	vpush	{d8}
 8003666:	b08f      	sub	sp, #60	; 0x3c
 8003668:	af02      	add	r7, sp, #8
 800366a:	4604      	mov	r4, r0
 800366c:	4608      	mov	r0, r1
 800366e:	4611      	mov	r1, r2
 8003670:	461a      	mov	r2, r3
 8003672:	4623      	mov	r3, r4
 8003674:	80fb      	strh	r3, [r7, #6]
 8003676:	4603      	mov	r3, r0
 8003678:	80bb      	strh	r3, [r7, #4]
 800367a:	460b      	mov	r3, r1
 800367c:	807b      	strh	r3, [r7, #2]
 800367e:	4613      	mov	r3, r2
 8003680:	803b      	strh	r3, [r7, #0]
    // 
    int i;
    for (i = 0; i < 5; i++) {
 8003682:	2300      	movs	r3, #0
 8003684:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003686:	e095      	b.n	80037b4 <ILI9341_Draw_Star+0x154>
        int x1 = X + (int)(Size * cos(2 * M_PI * i / 5));
 8003688:	88fc      	ldrh	r4, [r7, #6]
 800368a:	887b      	ldrh	r3, [r7, #2]
 800368c:	ee07 3a90 	vmov	s15, r3
 8003690:	eeb8 8be7 	vcvt.f64.s32	d8, s15
 8003694:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003696:	ee07 3a90 	vmov	s15, r3
 800369a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800369e:	ed9f 6b9a 	vldr	d6, [pc, #616]	; 8003908 <ILI9341_Draw_Star+0x2a8>
 80036a2:	ee27 7b06 	vmul.f64	d7, d7, d6
 80036a6:	eeb1 5b04 	vmov.f64	d5, #20	; 0x40a00000  5.0
 80036aa:	ee87 6b05 	vdiv.f64	d6, d7, d5
 80036ae:	eeb0 0b46 	vmov.f64	d0, d6
 80036b2:	f00a fa85 	bl	800dbc0 <cos>
 80036b6:	eeb0 7b40 	vmov.f64	d7, d0
 80036ba:	ee28 7b07 	vmul.f64	d7, d8, d7
 80036be:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 80036c2:	ee17 3a90 	vmov	r3, s15
 80036c6:	4423      	add	r3, r4
 80036c8:	61bb      	str	r3, [r7, #24]
        int y1 = Y + (int)(Size * sin(2 * M_PI * i / 5));
 80036ca:	88bc      	ldrh	r4, [r7, #4]
 80036cc:	887b      	ldrh	r3, [r7, #2]
 80036ce:	ee07 3a90 	vmov	s15, r3
 80036d2:	eeb8 8be7 	vcvt.f64.s32	d8, s15
 80036d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036d8:	ee07 3a90 	vmov	s15, r3
 80036dc:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80036e0:	ed9f 6b89 	vldr	d6, [pc, #548]	; 8003908 <ILI9341_Draw_Star+0x2a8>
 80036e4:	ee27 7b06 	vmul.f64	d7, d7, d6
 80036e8:	eeb1 5b04 	vmov.f64	d5, #20	; 0x40a00000  5.0
 80036ec:	ee87 6b05 	vdiv.f64	d6, d7, d5
 80036f0:	eeb0 0b46 	vmov.f64	d0, d6
 80036f4:	f00a fab0 	bl	800dc58 <sin>
 80036f8:	eeb0 7b40 	vmov.f64	d7, d0
 80036fc:	ee28 7b07 	vmul.f64	d7, d8, d7
 8003700:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8003704:	ee17 3a90 	vmov	r3, s15
 8003708:	4423      	add	r3, r4
 800370a:	617b      	str	r3, [r7, #20]
        int x2 = X + (int)(Size * cos(2 * M_PI * (i + 2) / 5));
 800370c:	88fc      	ldrh	r4, [r7, #6]
 800370e:	887b      	ldrh	r3, [r7, #2]
 8003710:	ee07 3a90 	vmov	s15, r3
 8003714:	eeb8 8be7 	vcvt.f64.s32	d8, s15
 8003718:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800371a:	3302      	adds	r3, #2
 800371c:	ee07 3a90 	vmov	s15, r3
 8003720:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8003724:	ed9f 6b78 	vldr	d6, [pc, #480]	; 8003908 <ILI9341_Draw_Star+0x2a8>
 8003728:	ee27 7b06 	vmul.f64	d7, d7, d6
 800372c:	eeb1 5b04 	vmov.f64	d5, #20	; 0x40a00000  5.0
 8003730:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8003734:	eeb0 0b46 	vmov.f64	d0, d6
 8003738:	f00a fa42 	bl	800dbc0 <cos>
 800373c:	eeb0 7b40 	vmov.f64	d7, d0
 8003740:	ee28 7b07 	vmul.f64	d7, d8, d7
 8003744:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8003748:	ee17 3a90 	vmov	r3, s15
 800374c:	4423      	add	r3, r4
 800374e:	613b      	str	r3, [r7, #16]
        int y2 = Y + (int)(Size * sin(2 * M_PI * (i + 2) / 5));
 8003750:	88bc      	ldrh	r4, [r7, #4]
 8003752:	887b      	ldrh	r3, [r7, #2]
 8003754:	ee07 3a90 	vmov	s15, r3
 8003758:	eeb8 8be7 	vcvt.f64.s32	d8, s15
 800375c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800375e:	3302      	adds	r3, #2
 8003760:	ee07 3a90 	vmov	s15, r3
 8003764:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8003768:	ed9f 6b67 	vldr	d6, [pc, #412]	; 8003908 <ILI9341_Draw_Star+0x2a8>
 800376c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8003770:	eeb1 5b04 	vmov.f64	d5, #20	; 0x40a00000  5.0
 8003774:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8003778:	eeb0 0b46 	vmov.f64	d0, d6
 800377c:	f00a fa6c 	bl	800dc58 <sin>
 8003780:	eeb0 7b40 	vmov.f64	d7, d0
 8003784:	ee28 7b07 	vmul.f64	d7, d8, d7
 8003788:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 800378c:	ee17 3a90 	vmov	r3, s15
 8003790:	4423      	add	r3, r4
 8003792:	60fb      	str	r3, [r7, #12]
        ILI9341_Draw_Line(x1, y1, x2, y2, Color);
 8003794:	69bb      	ldr	r3, [r7, #24]
 8003796:	b298      	uxth	r0, r3
 8003798:	697b      	ldr	r3, [r7, #20]
 800379a:	b299      	uxth	r1, r3
 800379c:	693b      	ldr	r3, [r7, #16]
 800379e:	b29a      	uxth	r2, r3
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	b29c      	uxth	r4, r3
 80037a4:	883b      	ldrh	r3, [r7, #0]
 80037a6:	9300      	str	r3, [sp, #0]
 80037a8:	4623      	mov	r3, r4
 80037aa:	f000 f8b1 	bl	8003910 <ILI9341_Draw_Line>
    for (i = 0; i < 5; i++) {
 80037ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037b0:	3301      	adds	r3, #1
 80037b2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80037b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037b6:	2b04      	cmp	r3, #4
 80037b8:	f77f af66 	ble.w	8003688 <ILI9341_Draw_Star+0x28>

    }

    // 
    for (i = 0; i < 5; i++) {
 80037bc:	2300      	movs	r3, #0
 80037be:	62fb      	str	r3, [r7, #44]	; 0x2c
 80037c0:	e095      	b.n	80038ee <ILI9341_Draw_Star+0x28e>
        int x1 = X + (int)(Size * cos(2 * M_PI * i / 5));
 80037c2:	88fc      	ldrh	r4, [r7, #6]
 80037c4:	887b      	ldrh	r3, [r7, #2]
 80037c6:	ee07 3a90 	vmov	s15, r3
 80037ca:	eeb8 8be7 	vcvt.f64.s32	d8, s15
 80037ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037d0:	ee07 3a90 	vmov	s15, r3
 80037d4:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80037d8:	ed9f 6b4b 	vldr	d6, [pc, #300]	; 8003908 <ILI9341_Draw_Star+0x2a8>
 80037dc:	ee27 7b06 	vmul.f64	d7, d7, d6
 80037e0:	eeb1 5b04 	vmov.f64	d5, #20	; 0x40a00000  5.0
 80037e4:	ee87 6b05 	vdiv.f64	d6, d7, d5
 80037e8:	eeb0 0b46 	vmov.f64	d0, d6
 80037ec:	f00a f9e8 	bl	800dbc0 <cos>
 80037f0:	eeb0 7b40 	vmov.f64	d7, d0
 80037f4:	ee28 7b07 	vmul.f64	d7, d8, d7
 80037f8:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 80037fc:	ee17 3a90 	vmov	r3, s15
 8003800:	4423      	add	r3, r4
 8003802:	62bb      	str	r3, [r7, #40]	; 0x28
        int y1 = Y + (int)(Size * sin(2 * M_PI * i / 5));
 8003804:	88bc      	ldrh	r4, [r7, #4]
 8003806:	887b      	ldrh	r3, [r7, #2]
 8003808:	ee07 3a90 	vmov	s15, r3
 800380c:	eeb8 8be7 	vcvt.f64.s32	d8, s15
 8003810:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003812:	ee07 3a90 	vmov	s15, r3
 8003816:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800381a:	ed9f 6b3b 	vldr	d6, [pc, #236]	; 8003908 <ILI9341_Draw_Star+0x2a8>
 800381e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8003822:	eeb1 5b04 	vmov.f64	d5, #20	; 0x40a00000  5.0
 8003826:	ee87 6b05 	vdiv.f64	d6, d7, d5
 800382a:	eeb0 0b46 	vmov.f64	d0, d6
 800382e:	f00a fa13 	bl	800dc58 <sin>
 8003832:	eeb0 7b40 	vmov.f64	d7, d0
 8003836:	ee28 7b07 	vmul.f64	d7, d8, d7
 800383a:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 800383e:	ee17 3a90 	vmov	r3, s15
 8003842:	4423      	add	r3, r4
 8003844:	627b      	str	r3, [r7, #36]	; 0x24
        int x2 = X + (int)(Size * cos(2 * M_PI * (i + 1) / 5));
 8003846:	88fc      	ldrh	r4, [r7, #6]
 8003848:	887b      	ldrh	r3, [r7, #2]
 800384a:	ee07 3a90 	vmov	s15, r3
 800384e:	eeb8 8be7 	vcvt.f64.s32	d8, s15
 8003852:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003854:	3301      	adds	r3, #1
 8003856:	ee07 3a90 	vmov	s15, r3
 800385a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800385e:	ed9f 6b2a 	vldr	d6, [pc, #168]	; 8003908 <ILI9341_Draw_Star+0x2a8>
 8003862:	ee27 7b06 	vmul.f64	d7, d7, d6
 8003866:	eeb1 5b04 	vmov.f64	d5, #20	; 0x40a00000  5.0
 800386a:	ee87 6b05 	vdiv.f64	d6, d7, d5
 800386e:	eeb0 0b46 	vmov.f64	d0, d6
 8003872:	f00a f9a5 	bl	800dbc0 <cos>
 8003876:	eeb0 7b40 	vmov.f64	d7, d0
 800387a:	ee28 7b07 	vmul.f64	d7, d8, d7
 800387e:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8003882:	ee17 3a90 	vmov	r3, s15
 8003886:	4423      	add	r3, r4
 8003888:	623b      	str	r3, [r7, #32]
        int y2 = Y + (int)(Size * sin(2 * M_PI * (i + 1) / 5));
 800388a:	88bc      	ldrh	r4, [r7, #4]
 800388c:	887b      	ldrh	r3, [r7, #2]
 800388e:	ee07 3a90 	vmov	s15, r3
 8003892:	eeb8 8be7 	vcvt.f64.s32	d8, s15
 8003896:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003898:	3301      	adds	r3, #1
 800389a:	ee07 3a90 	vmov	s15, r3
 800389e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80038a2:	ed9f 6b19 	vldr	d6, [pc, #100]	; 8003908 <ILI9341_Draw_Star+0x2a8>
 80038a6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80038aa:	eeb1 5b04 	vmov.f64	d5, #20	; 0x40a00000  5.0
 80038ae:	ee87 6b05 	vdiv.f64	d6, d7, d5
 80038b2:	eeb0 0b46 	vmov.f64	d0, d6
 80038b6:	f00a f9cf 	bl	800dc58 <sin>
 80038ba:	eeb0 7b40 	vmov.f64	d7, d0
 80038be:	ee28 7b07 	vmul.f64	d7, d8, d7
 80038c2:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 80038c6:	ee17 3a90 	vmov	r3, s15
 80038ca:	4423      	add	r3, r4
 80038cc:	61fb      	str	r3, [r7, #28]
        ILI9341_Draw_Line(x1, y1, x2, y2, Color);
 80038ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038d0:	b298      	uxth	r0, r3
 80038d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038d4:	b299      	uxth	r1, r3
 80038d6:	6a3b      	ldr	r3, [r7, #32]
 80038d8:	b29a      	uxth	r2, r3
 80038da:	69fb      	ldr	r3, [r7, #28]
 80038dc:	b29c      	uxth	r4, r3
 80038de:	883b      	ldrh	r3, [r7, #0]
 80038e0:	9300      	str	r3, [sp, #0]
 80038e2:	4623      	mov	r3, r4
 80038e4:	f000 f814 	bl	8003910 <ILI9341_Draw_Line>
    for (i = 0; i < 5; i++) {
 80038e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038ea:	3301      	adds	r3, #1
 80038ec:	62fb      	str	r3, [r7, #44]	; 0x2c
 80038ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038f0:	2b04      	cmp	r3, #4
 80038f2:	f77f af66 	ble.w	80037c2 <ILI9341_Draw_Star+0x162>
    }
}
 80038f6:	bf00      	nop
 80038f8:	bf00      	nop
 80038fa:	3734      	adds	r7, #52	; 0x34
 80038fc:	46bd      	mov	sp, r7
 80038fe:	ecbd 8b02 	vpop	{d8}
 8003902:	bd90      	pop	{r4, r7, pc}
 8003904:	f3af 8000 	nop.w
 8003908:	54442d18 	.word	0x54442d18
 800390c:	401921fb 	.word	0x401921fb

08003910 <ILI9341_Draw_Line>:

void ILI9341_Draw_Line(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2, uint16_t Color) {
 8003910:	b590      	push	{r4, r7, lr}
 8003912:	b089      	sub	sp, #36	; 0x24
 8003914:	af00      	add	r7, sp, #0
 8003916:	4604      	mov	r4, r0
 8003918:	4608      	mov	r0, r1
 800391a:	4611      	mov	r1, r2
 800391c:	461a      	mov	r2, r3
 800391e:	4623      	mov	r3, r4
 8003920:	80fb      	strh	r3, [r7, #6]
 8003922:	4603      	mov	r3, r0
 8003924:	80bb      	strh	r3, [r7, #4]
 8003926:	460b      	mov	r3, r1
 8003928:	807b      	strh	r3, [r7, #2]
 800392a:	4613      	mov	r3, r2
 800392c:	803b      	strh	r3, [r7, #0]
    int dx = abs(x2 - x1);
 800392e:	887a      	ldrh	r2, [r7, #2]
 8003930:	88fb      	ldrh	r3, [r7, #6]
 8003932:	1ad3      	subs	r3, r2, r3
 8003934:	2b00      	cmp	r3, #0
 8003936:	bfb8      	it	lt
 8003938:	425b      	neglt	r3, r3
 800393a:	61bb      	str	r3, [r7, #24]
    int sx = x1 < x2 ? 1 : -1;
 800393c:	88fa      	ldrh	r2, [r7, #6]
 800393e:	887b      	ldrh	r3, [r7, #2]
 8003940:	429a      	cmp	r2, r3
 8003942:	d201      	bcs.n	8003948 <ILI9341_Draw_Line+0x38>
 8003944:	2301      	movs	r3, #1
 8003946:	e001      	b.n	800394c <ILI9341_Draw_Line+0x3c>
 8003948:	f04f 33ff 	mov.w	r3, #4294967295
 800394c:	617b      	str	r3, [r7, #20]
    int dy = -abs(y2 - y1);
 800394e:	883a      	ldrh	r2, [r7, #0]
 8003950:	88bb      	ldrh	r3, [r7, #4]
 8003952:	1ad3      	subs	r3, r2, r3
 8003954:	2b00      	cmp	r3, #0
 8003956:	bfb8      	it	lt
 8003958:	425b      	neglt	r3, r3
 800395a:	425b      	negs	r3, r3
 800395c:	613b      	str	r3, [r7, #16]
    int sy = y1 < y2 ? 1 : -1;
 800395e:	88ba      	ldrh	r2, [r7, #4]
 8003960:	883b      	ldrh	r3, [r7, #0]
 8003962:	429a      	cmp	r2, r3
 8003964:	d201      	bcs.n	800396a <ILI9341_Draw_Line+0x5a>
 8003966:	2301      	movs	r3, #1
 8003968:	e001      	b.n	800396e <ILI9341_Draw_Line+0x5e>
 800396a:	f04f 33ff 	mov.w	r3, #4294967295
 800396e:	60fb      	str	r3, [r7, #12]
    int err = dx + dy;
 8003970:	69ba      	ldr	r2, [r7, #24]
 8003972:	693b      	ldr	r3, [r7, #16]
 8003974:	4413      	add	r3, r2
 8003976:	61fb      	str	r3, [r7, #28]

    while (1) {
        ILI9341_Draw_Pixel(x1, y1, Color);
 8003978:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 800397a:	88b9      	ldrh	r1, [r7, #4]
 800397c:	88fb      	ldrh	r3, [r7, #6]
 800397e:	4618      	mov	r0, r3
 8003980:	f001 fbe6 	bl	8005150 <ILI9341_Draw_Pixel>
        if (x1 == x2 && y1 == y2) {
 8003984:	88fa      	ldrh	r2, [r7, #6]
 8003986:	887b      	ldrh	r3, [r7, #2]
 8003988:	429a      	cmp	r2, r3
 800398a:	d103      	bne.n	8003994 <ILI9341_Draw_Line+0x84>
 800398c:	88ba      	ldrh	r2, [r7, #4]
 800398e:	883b      	ldrh	r3, [r7, #0]
 8003990:	429a      	cmp	r2, r3
 8003992:	d01d      	beq.n	80039d0 <ILI9341_Draw_Line+0xc0>
            break;
        }
        int e2 = 2 * err;
 8003994:	69fb      	ldr	r3, [r7, #28]
 8003996:	005b      	lsls	r3, r3, #1
 8003998:	60bb      	str	r3, [r7, #8]
        if (e2 >= dy) {
 800399a:	68ba      	ldr	r2, [r7, #8]
 800399c:	693b      	ldr	r3, [r7, #16]
 800399e:	429a      	cmp	r2, r3
 80039a0:	db08      	blt.n	80039b4 <ILI9341_Draw_Line+0xa4>
            err += dy;
 80039a2:	69fa      	ldr	r2, [r7, #28]
 80039a4:	693b      	ldr	r3, [r7, #16]
 80039a6:	4413      	add	r3, r2
 80039a8:	61fb      	str	r3, [r7, #28]
            x1 += sx;
 80039aa:	697b      	ldr	r3, [r7, #20]
 80039ac:	b29a      	uxth	r2, r3
 80039ae:	88fb      	ldrh	r3, [r7, #6]
 80039b0:	4413      	add	r3, r2
 80039b2:	80fb      	strh	r3, [r7, #6]
        }
        if (e2 <= dx) {
 80039b4:	68ba      	ldr	r2, [r7, #8]
 80039b6:	69bb      	ldr	r3, [r7, #24]
 80039b8:	429a      	cmp	r2, r3
 80039ba:	dcdd      	bgt.n	8003978 <ILI9341_Draw_Line+0x68>
            err += dx;
 80039bc:	69fa      	ldr	r2, [r7, #28]
 80039be:	69bb      	ldr	r3, [r7, #24]
 80039c0:	4413      	add	r3, r2
 80039c2:	61fb      	str	r3, [r7, #28]
            y1 += sy;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	b29a      	uxth	r2, r3
 80039c8:	88bb      	ldrh	r3, [r7, #4]
 80039ca:	4413      	add	r3, r2
 80039cc:	80bb      	strh	r3, [r7, #4]
    while (1) {
 80039ce:	e7d3      	b.n	8003978 <ILI9341_Draw_Line+0x68>
            break;
 80039d0:	bf00      	nop
        }
    }
}
 80039d2:	bf00      	nop
 80039d4:	3724      	adds	r7, #36	; 0x24
 80039d6:	46bd      	mov	sp, r7
 80039d8:	bd90      	pop	{r4, r7, pc}
	...

080039dc <dayofweek>:




int dayofweek(int d, int m, int y)
{
 80039dc:	b4b0      	push	{r4, r5, r7}
 80039de:	b091      	sub	sp, #68	; 0x44
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	60f8      	str	r0, [r7, #12]
 80039e4:	60b9      	str	r1, [r7, #8]
 80039e6:	607a      	str	r2, [r7, #4]
	int t[] = { 0, 3, 2, 5, 0, 3, 5, 1, 4, 6, 2, 4 };
 80039e8:	4b22      	ldr	r3, [pc, #136]	; (8003a74 <dayofweek+0x98>)
 80039ea:	f107 0410 	add.w	r4, r7, #16
 80039ee:	461d      	mov	r5, r3
 80039f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80039f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80039f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80039f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80039f8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80039fc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	// if month is less than 3 reduce year by 1
	if (m < 3)
 8003a00:	68bb      	ldr	r3, [r7, #8]
 8003a02:	2b02      	cmp	r3, #2
 8003a04:	dc02      	bgt.n	8003a0c <dayofweek+0x30>
		y -= 1;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	3b01      	subs	r3, #1
 8003a0a:	607b      	str	r3, [r7, #4]

	return ((y + y / 4 - y / 100 + y / 400 + t[m - 1] + d) % 7);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	da00      	bge.n	8003a14 <dayofweek+0x38>
 8003a12:	3303      	adds	r3, #3
 8003a14:	109b      	asrs	r3, r3, #2
 8003a16:	461a      	mov	r2, r3
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	441a      	add	r2, r3
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	4916      	ldr	r1, [pc, #88]	; (8003a78 <dayofweek+0x9c>)
 8003a20:	fb81 0103 	smull	r0, r1, r1, r3
 8003a24:	1149      	asrs	r1, r1, #5
 8003a26:	17db      	asrs	r3, r3, #31
 8003a28:	1a5b      	subs	r3, r3, r1
 8003a2a:	441a      	add	r2, r3
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	4912      	ldr	r1, [pc, #72]	; (8003a78 <dayofweek+0x9c>)
 8003a30:	fb81 0103 	smull	r0, r1, r1, r3
 8003a34:	11c9      	asrs	r1, r1, #7
 8003a36:	17db      	asrs	r3, r3, #31
 8003a38:	1acb      	subs	r3, r1, r3
 8003a3a:	441a      	add	r2, r3
 8003a3c:	68bb      	ldr	r3, [r7, #8]
 8003a3e:	3b01      	subs	r3, #1
 8003a40:	009b      	lsls	r3, r3, #2
 8003a42:	3340      	adds	r3, #64	; 0x40
 8003a44:	443b      	add	r3, r7
 8003a46:	f853 3c30 	ldr.w	r3, [r3, #-48]
 8003a4a:	441a      	add	r2, r3
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	441a      	add	r2, r3
 8003a50:	4b0a      	ldr	r3, [pc, #40]	; (8003a7c <dayofweek+0xa0>)
 8003a52:	fb83 1302 	smull	r1, r3, r3, r2
 8003a56:	4413      	add	r3, r2
 8003a58:	1099      	asrs	r1, r3, #2
 8003a5a:	17d3      	asrs	r3, r2, #31
 8003a5c:	1ac9      	subs	r1, r1, r3
 8003a5e:	460b      	mov	r3, r1
 8003a60:	00db      	lsls	r3, r3, #3
 8003a62:	1a5b      	subs	r3, r3, r1
 8003a64:	1ad1      	subs	r1, r2, r3
 8003a66:	460b      	mov	r3, r1
}
 8003a68:	4618      	mov	r0, r3
 8003a6a:	3744      	adds	r7, #68	; 0x44
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	bcb0      	pop	{r4, r5, r7}
 8003a70:	4770      	bx	lr
 8003a72:	bf00      	nop
 8003a74:	0800ea60 	.word	0x0800ea60
 8003a78:	51eb851f 	.word	0x51eb851f
 8003a7c:	92492493 	.word	0x92492493

08003a80 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003a80:	b480      	push	{r7}
 8003a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1)
 8003a84:	e7fe      	b.n	8003a84 <Error_Handler+0x4>
	...

08003a88 <MX_RNG_Init>:

RNG_HandleTypeDef hrng;

/* RNG init function */
void MX_RNG_Init(void)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8003a8c:	4b06      	ldr	r3, [pc, #24]	; (8003aa8 <MX_RNG_Init+0x20>)
 8003a8e:	4a07      	ldr	r2, [pc, #28]	; (8003aac <MX_RNG_Init+0x24>)
 8003a90:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8003a92:	4805      	ldr	r0, [pc, #20]	; (8003aa8 <MX_RNG_Init+0x20>)
 8003a94:	f004 feb0 	bl	80087f8 <HAL_RNG_Init>
 8003a98:	4603      	mov	r3, r0
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d001      	beq.n	8003aa2 <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 8003a9e:	f7ff ffef 	bl	8003a80 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 8003aa2:	bf00      	nop
 8003aa4:	bd80      	pop	{r7, pc}
 8003aa6:	bf00      	nop
 8003aa8:	2000058c 	.word	0x2000058c
 8003aac:	50060800 	.word	0x50060800

08003ab0 <HAL_RNG_MspInit>:

void HAL_RNG_MspInit(RNG_HandleTypeDef* rngHandle)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b0a8      	sub	sp, #160	; 0xa0
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003ab8:	f107 0310 	add.w	r3, r7, #16
 8003abc:	2290      	movs	r2, #144	; 0x90
 8003abe:	2100      	movs	r1, #0
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	f008 f808 	bl	800bad6 <memset>
  if(rngHandle->Instance==RNG)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	4a11      	ldr	r2, [pc, #68]	; (8003b10 <HAL_RNG_MspInit+0x60>)
 8003acc:	4293      	cmp	r3, r2
 8003ace:	d11b      	bne.n	8003b08 <HAL_RNG_MspInit+0x58>

  /* USER CODE END RNG_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8003ad0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003ad4:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003adc:	f107 0310 	add.w	r3, r7, #16
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	f004 fa61 	bl	8007fa8 <HAL_RCCEx_PeriphCLKConfig>
 8003ae6:	4603      	mov	r3, r0
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d001      	beq.n	8003af0 <HAL_RNG_MspInit+0x40>
    {
      Error_Handler();
 8003aec:	f7ff ffc8 	bl	8003a80 <Error_Handler>
    }

    /* RNG clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8003af0:	4b08      	ldr	r3, [pc, #32]	; (8003b14 <HAL_RNG_MspInit+0x64>)
 8003af2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003af4:	4a07      	ldr	r2, [pc, #28]	; (8003b14 <HAL_RNG_MspInit+0x64>)
 8003af6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003afa:	6353      	str	r3, [r2, #52]	; 0x34
 8003afc:	4b05      	ldr	r3, [pc, #20]	; (8003b14 <HAL_RNG_MspInit+0x64>)
 8003afe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b04:	60fb      	str	r3, [r7, #12]
 8003b06:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }
}
 8003b08:	bf00      	nop
 8003b0a:	37a0      	adds	r7, #160	; 0xa0
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	bd80      	pop	{r7, pc}
 8003b10:	50060800 	.word	0x50060800
 8003b14:	40023800 	.word	0x40023800

08003b18 <MX_SPI5_Init>:

SPI_HandleTypeDef hspi5;

/* SPI5 init function */
void MX_SPI5_Init(void)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI5_Init 0 */

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  hspi5.Instance = SPI5;
 8003b1c:	4b1b      	ldr	r3, [pc, #108]	; (8003b8c <MX_SPI5_Init+0x74>)
 8003b1e:	4a1c      	ldr	r2, [pc, #112]	; (8003b90 <MX_SPI5_Init+0x78>)
 8003b20:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8003b22:	4b1a      	ldr	r3, [pc, #104]	; (8003b8c <MX_SPI5_Init+0x74>)
 8003b24:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003b28:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8003b2a:	4b18      	ldr	r3, [pc, #96]	; (8003b8c <MX_SPI5_Init+0x74>)
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8003b30:	4b16      	ldr	r3, [pc, #88]	; (8003b8c <MX_SPI5_Init+0x74>)
 8003b32:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8003b36:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003b38:	4b14      	ldr	r3, [pc, #80]	; (8003b8c <MX_SPI5_Init+0x74>)
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003b3e:	4b13      	ldr	r3, [pc, #76]	; (8003b8c <MX_SPI5_Init+0x74>)
 8003b40:	2200      	movs	r2, #0
 8003b42:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8003b44:	4b11      	ldr	r3, [pc, #68]	; (8003b8c <MX_SPI5_Init+0x74>)
 8003b46:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003b4a:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003b4c:	4b0f      	ldr	r3, [pc, #60]	; (8003b8c <MX_SPI5_Init+0x74>)
 8003b4e:	2200      	movs	r2, #0
 8003b50:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003b52:	4b0e      	ldr	r3, [pc, #56]	; (8003b8c <MX_SPI5_Init+0x74>)
 8003b54:	2200      	movs	r2, #0
 8003b56:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8003b58:	4b0c      	ldr	r3, [pc, #48]	; (8003b8c <MX_SPI5_Init+0x74>)
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003b5e:	4b0b      	ldr	r3, [pc, #44]	; (8003b8c <MX_SPI5_Init+0x74>)
 8003b60:	2200      	movs	r2, #0
 8003b62:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 7;
 8003b64:	4b09      	ldr	r3, [pc, #36]	; (8003b8c <MX_SPI5_Init+0x74>)
 8003b66:	2207      	movs	r2, #7
 8003b68:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi5.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003b6a:	4b08      	ldr	r3, [pc, #32]	; (8003b8c <MX_SPI5_Init+0x74>)
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8003b70:	4b06      	ldr	r3, [pc, #24]	; (8003b8c <MX_SPI5_Init+0x74>)
 8003b72:	2200      	movs	r2, #0
 8003b74:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8003b76:	4805      	ldr	r0, [pc, #20]	; (8003b8c <MX_SPI5_Init+0x74>)
 8003b78:	f004 fed3 	bl	8008922 <HAL_SPI_Init>
 8003b7c:	4603      	mov	r3, r0
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d001      	beq.n	8003b86 <MX_SPI5_Init+0x6e>
  {
    Error_Handler();
 8003b82:	f7ff ff7d 	bl	8003a80 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8003b86:	bf00      	nop
 8003b88:	bd80      	pop	{r7, pc}
 8003b8a:	bf00      	nop
 8003b8c:	2000059c 	.word	0x2000059c
 8003b90:	40015000 	.word	0x40015000

08003b94 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	b08a      	sub	sp, #40	; 0x28
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b9c:	f107 0314 	add.w	r3, r7, #20
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	601a      	str	r2, [r3, #0]
 8003ba4:	605a      	str	r2, [r3, #4]
 8003ba6:	609a      	str	r2, [r3, #8]
 8003ba8:	60da      	str	r2, [r3, #12]
 8003baa:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI5)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	4a17      	ldr	r2, [pc, #92]	; (8003c10 <HAL_SPI_MspInit+0x7c>)
 8003bb2:	4293      	cmp	r3, r2
 8003bb4:	d128      	bne.n	8003c08 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* SPI5 clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8003bb6:	4b17      	ldr	r3, [pc, #92]	; (8003c14 <HAL_SPI_MspInit+0x80>)
 8003bb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bba:	4a16      	ldr	r2, [pc, #88]	; (8003c14 <HAL_SPI_MspInit+0x80>)
 8003bbc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003bc0:	6453      	str	r3, [r2, #68]	; 0x44
 8003bc2:	4b14      	ldr	r3, [pc, #80]	; (8003c14 <HAL_SPI_MspInit+0x80>)
 8003bc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bc6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003bca:	613b      	str	r3, [r7, #16]
 8003bcc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003bce:	4b11      	ldr	r3, [pc, #68]	; (8003c14 <HAL_SPI_MspInit+0x80>)
 8003bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bd2:	4a10      	ldr	r2, [pc, #64]	; (8003c14 <HAL_SPI_MspInit+0x80>)
 8003bd4:	f043 0320 	orr.w	r3, r3, #32
 8003bd8:	6313      	str	r3, [r2, #48]	; 0x30
 8003bda:	4b0e      	ldr	r3, [pc, #56]	; (8003c14 <HAL_SPI_MspInit+0x80>)
 8003bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bde:	f003 0320 	and.w	r3, r3, #32
 8003be2:	60fb      	str	r3, [r7, #12]
 8003be4:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8003be6:	f44f 7360 	mov.w	r3, #896	; 0x380
 8003bea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bec:	2302      	movs	r3, #2
 8003bee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003bf4:	2303      	movs	r3, #3
 8003bf6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8003bf8:	2305      	movs	r3, #5
 8003bfa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003bfc:	f107 0314 	add.w	r3, r7, #20
 8003c00:	4619      	mov	r1, r3
 8003c02:	4805      	ldr	r0, [pc, #20]	; (8003c18 <HAL_SPI_MspInit+0x84>)
 8003c04:	f002 fd1c 	bl	8006640 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 8003c08:	bf00      	nop
 8003c0a:	3728      	adds	r7, #40	; 0x28
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	bd80      	pop	{r7, pc}
 8003c10:	40015000 	.word	0x40015000
 8003c14:	40023800 	.word	0x40023800
 8003c18:	40021400 	.word	0x40021400

08003c1c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003c1c:	b480      	push	{r7}
 8003c1e:	b083      	sub	sp, #12
 8003c20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8003c22:	4b0f      	ldr	r3, [pc, #60]	; (8003c60 <HAL_MspInit+0x44>)
 8003c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c26:	4a0e      	ldr	r2, [pc, #56]	; (8003c60 <HAL_MspInit+0x44>)
 8003c28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c2c:	6413      	str	r3, [r2, #64]	; 0x40
 8003c2e:	4b0c      	ldr	r3, [pc, #48]	; (8003c60 <HAL_MspInit+0x44>)
 8003c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c36:	607b      	str	r3, [r7, #4]
 8003c38:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c3a:	4b09      	ldr	r3, [pc, #36]	; (8003c60 <HAL_MspInit+0x44>)
 8003c3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c3e:	4a08      	ldr	r2, [pc, #32]	; (8003c60 <HAL_MspInit+0x44>)
 8003c40:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003c44:	6453      	str	r3, [r2, #68]	; 0x44
 8003c46:	4b06      	ldr	r3, [pc, #24]	; (8003c60 <HAL_MspInit+0x44>)
 8003c48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c4a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003c4e:	603b      	str	r3, [r7, #0]
 8003c50:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003c52:	bf00      	nop
 8003c54:	370c      	adds	r7, #12
 8003c56:	46bd      	mov	sp, r7
 8003c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5c:	4770      	bx	lr
 8003c5e:	bf00      	nop
 8003c60:	40023800 	.word	0x40023800

08003c64 <SysTick_Handler>:
/******************************************************************************/
/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003c64:	b580      	push	{r7, lr}
 8003c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003c68:	f001 fbee 	bl	8005448 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003c6c:	bf00      	nop
 8003c6e:	bd80      	pop	{r7, pc}

08003c70 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */
	count++;
 8003c74:	4b04      	ldr	r3, [pc, #16]	; (8003c88 <TIM1_UP_TIM10_IRQHandler+0x18>)
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	3301      	adds	r3, #1
 8003c7a:	4a03      	ldr	r2, [pc, #12]	; (8003c88 <TIM1_UP_TIM10_IRQHandler+0x18>)
 8003c7c:	6013      	str	r3, [r2, #0]
  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003c7e:	4803      	ldr	r0, [pc, #12]	; (8003c8c <TIM1_UP_TIM10_IRQHandler+0x1c>)
 8003c80:	f005 fc92 	bl	80095a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8003c84:	bf00      	nop
 8003c86:	bd80      	pop	{r7, pc}
 8003c88:	20000418 	.word	0x20000418
 8003c8c:	20000604 	.word	0x20000604

08003c90 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
	if(DS3231_IsAlarm1Triggered()){
 8003c94:	f7fd f945 	bl	8000f22 <DS3231_IsAlarm1Triggered>
 8003c98:	4603      	mov	r3, r0
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d004      	beq.n	8003ca8 <EXTI15_10_IRQHandler+0x18>
			alarmtrigger = 1;
 8003c9e:	4b05      	ldr	r3, [pc, #20]	; (8003cb4 <EXTI15_10_IRQHandler+0x24>)
 8003ca0:	2201      	movs	r2, #1
 8003ca2:	601a      	str	r2, [r3, #0]
			DS3231_ClearAlarm1Flag();
 8003ca4:	f7fd f839 	bl	8000d1a <DS3231_ClearAlarm1Flag>
		}
  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8003ca8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003cac:	f002 fea6 	bl	80069fc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003cb0:	bf00      	nop
 8003cb2:	bd80      	pop	{r7, pc}
 8003cb4:	2000043c 	.word	0x2000043c

08003cb8 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003cbc:	4802      	ldr	r0, [pc, #8]	; (8003cc8 <DMA2_Stream0_IRQHandler+0x10>)
 8003cbe:	f002 fa55 	bl	800616c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8003cc2:	bf00      	nop
 8003cc4:	bd80      	pop	{r7, pc}
 8003cc6:	bf00      	nop
 8003cc8:	2000030c 	.word	0x2000030c

08003ccc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003ccc:	b480      	push	{r7}
 8003cce:	af00      	add	r7, sp, #0
	return 1;
 8003cd0:	2301      	movs	r3, #1
}
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cda:	4770      	bx	lr

08003cdc <_kill>:

int _kill(int pid, int sig)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b082      	sub	sp, #8
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
 8003ce4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003ce6:	f007 ff49 	bl	800bb7c <__errno>
 8003cea:	4603      	mov	r3, r0
 8003cec:	2216      	movs	r2, #22
 8003cee:	601a      	str	r2, [r3, #0]
	return -1;
 8003cf0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	3708      	adds	r7, #8
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	bd80      	pop	{r7, pc}

08003cfc <_exit>:

void _exit (int status)
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b082      	sub	sp, #8
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003d04:	f04f 31ff 	mov.w	r1, #4294967295
 8003d08:	6878      	ldr	r0, [r7, #4]
 8003d0a:	f7ff ffe7 	bl	8003cdc <_kill>
	while (1) {}		/* Make sure we hang here */
 8003d0e:	e7fe      	b.n	8003d0e <_exit+0x12>

08003d10 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b086      	sub	sp, #24
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	60f8      	str	r0, [r7, #12]
 8003d18:	60b9      	str	r1, [r7, #8]
 8003d1a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	617b      	str	r3, [r7, #20]
 8003d20:	e00a      	b.n	8003d38 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003d22:	f3af 8000 	nop.w
 8003d26:	4601      	mov	r1, r0
 8003d28:	68bb      	ldr	r3, [r7, #8]
 8003d2a:	1c5a      	adds	r2, r3, #1
 8003d2c:	60ba      	str	r2, [r7, #8]
 8003d2e:	b2ca      	uxtb	r2, r1
 8003d30:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d32:	697b      	ldr	r3, [r7, #20]
 8003d34:	3301      	adds	r3, #1
 8003d36:	617b      	str	r3, [r7, #20]
 8003d38:	697a      	ldr	r2, [r7, #20]
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	429a      	cmp	r2, r3
 8003d3e:	dbf0      	blt.n	8003d22 <_read+0x12>
	}

return len;
 8003d40:	687b      	ldr	r3, [r7, #4]
}
 8003d42:	4618      	mov	r0, r3
 8003d44:	3718      	adds	r7, #24
 8003d46:	46bd      	mov	sp, r7
 8003d48:	bd80      	pop	{r7, pc}

08003d4a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003d4a:	b580      	push	{r7, lr}
 8003d4c:	b086      	sub	sp, #24
 8003d4e:	af00      	add	r7, sp, #0
 8003d50:	60f8      	str	r0, [r7, #12]
 8003d52:	60b9      	str	r1, [r7, #8]
 8003d54:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d56:	2300      	movs	r3, #0
 8003d58:	617b      	str	r3, [r7, #20]
 8003d5a:	e009      	b.n	8003d70 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003d5c:	68bb      	ldr	r3, [r7, #8]
 8003d5e:	1c5a      	adds	r2, r3, #1
 8003d60:	60ba      	str	r2, [r7, #8]
 8003d62:	781b      	ldrb	r3, [r3, #0]
 8003d64:	4618      	mov	r0, r3
 8003d66:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d6a:	697b      	ldr	r3, [r7, #20]
 8003d6c:	3301      	adds	r3, #1
 8003d6e:	617b      	str	r3, [r7, #20]
 8003d70:	697a      	ldr	r2, [r7, #20]
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	429a      	cmp	r2, r3
 8003d76:	dbf1      	blt.n	8003d5c <_write+0x12>
	}
	return len;
 8003d78:	687b      	ldr	r3, [r7, #4]
}
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	3718      	adds	r7, #24
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	bd80      	pop	{r7, pc}

08003d82 <_close>:

int _close(int file)
{
 8003d82:	b480      	push	{r7}
 8003d84:	b083      	sub	sp, #12
 8003d86:	af00      	add	r7, sp, #0
 8003d88:	6078      	str	r0, [r7, #4]
	return -1;
 8003d8a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003d8e:	4618      	mov	r0, r3
 8003d90:	370c      	adds	r7, #12
 8003d92:	46bd      	mov	sp, r7
 8003d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d98:	4770      	bx	lr

08003d9a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003d9a:	b480      	push	{r7}
 8003d9c:	b083      	sub	sp, #12
 8003d9e:	af00      	add	r7, sp, #0
 8003da0:	6078      	str	r0, [r7, #4]
 8003da2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003daa:	605a      	str	r2, [r3, #4]
	return 0;
 8003dac:	2300      	movs	r3, #0
}
 8003dae:	4618      	mov	r0, r3
 8003db0:	370c      	adds	r7, #12
 8003db2:	46bd      	mov	sp, r7
 8003db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db8:	4770      	bx	lr

08003dba <_isatty>:

int _isatty(int file)
{
 8003dba:	b480      	push	{r7}
 8003dbc:	b083      	sub	sp, #12
 8003dbe:	af00      	add	r7, sp, #0
 8003dc0:	6078      	str	r0, [r7, #4]
	return 1;
 8003dc2:	2301      	movs	r3, #1
}
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	370c      	adds	r7, #12
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dce:	4770      	bx	lr

08003dd0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003dd0:	b480      	push	{r7}
 8003dd2:	b085      	sub	sp, #20
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	60f8      	str	r0, [r7, #12]
 8003dd8:	60b9      	str	r1, [r7, #8]
 8003dda:	607a      	str	r2, [r7, #4]
	return 0;
 8003ddc:	2300      	movs	r3, #0
}
 8003dde:	4618      	mov	r0, r3
 8003de0:	3714      	adds	r7, #20
 8003de2:	46bd      	mov	sp, r7
 8003de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de8:	4770      	bx	lr
	...

08003dec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b086      	sub	sp, #24
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003df4:	4a14      	ldr	r2, [pc, #80]	; (8003e48 <_sbrk+0x5c>)
 8003df6:	4b15      	ldr	r3, [pc, #84]	; (8003e4c <_sbrk+0x60>)
 8003df8:	1ad3      	subs	r3, r2, r3
 8003dfa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003dfc:	697b      	ldr	r3, [r7, #20]
 8003dfe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003e00:	4b13      	ldr	r3, [pc, #76]	; (8003e50 <_sbrk+0x64>)
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d102      	bne.n	8003e0e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003e08:	4b11      	ldr	r3, [pc, #68]	; (8003e50 <_sbrk+0x64>)
 8003e0a:	4a12      	ldr	r2, [pc, #72]	; (8003e54 <_sbrk+0x68>)
 8003e0c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003e0e:	4b10      	ldr	r3, [pc, #64]	; (8003e50 <_sbrk+0x64>)
 8003e10:	681a      	ldr	r2, [r3, #0]
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	4413      	add	r3, r2
 8003e16:	693a      	ldr	r2, [r7, #16]
 8003e18:	429a      	cmp	r2, r3
 8003e1a:	d207      	bcs.n	8003e2c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003e1c:	f007 feae 	bl	800bb7c <__errno>
 8003e20:	4603      	mov	r3, r0
 8003e22:	220c      	movs	r2, #12
 8003e24:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003e26:	f04f 33ff 	mov.w	r3, #4294967295
 8003e2a:	e009      	b.n	8003e40 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003e2c:	4b08      	ldr	r3, [pc, #32]	; (8003e50 <_sbrk+0x64>)
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003e32:	4b07      	ldr	r3, [pc, #28]	; (8003e50 <_sbrk+0x64>)
 8003e34:	681a      	ldr	r2, [r3, #0]
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	4413      	add	r3, r2
 8003e3a:	4a05      	ldr	r2, [pc, #20]	; (8003e50 <_sbrk+0x64>)
 8003e3c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
}
 8003e40:	4618      	mov	r0, r3
 8003e42:	3718      	adds	r7, #24
 8003e44:	46bd      	mov	sp, r7
 8003e46:	bd80      	pop	{r7, pc}
 8003e48:	20080000 	.word	0x20080000
 8003e4c:	00000400 	.word	0x00000400
 8003e50:	20000600 	.word	0x20000600
 8003e54:	20000a30 	.word	0x20000a30

08003e58 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003e58:	b480      	push	{r7}
 8003e5a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003e5c:	4b15      	ldr	r3, [pc, #84]	; (8003eb4 <SystemInit+0x5c>)
 8003e5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e62:	4a14      	ldr	r2, [pc, #80]	; (8003eb4 <SystemInit+0x5c>)
 8003e64:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003e68:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003e6c:	4b12      	ldr	r3, [pc, #72]	; (8003eb8 <SystemInit+0x60>)
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	4a11      	ldr	r2, [pc, #68]	; (8003eb8 <SystemInit+0x60>)
 8003e72:	f043 0301 	orr.w	r3, r3, #1
 8003e76:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003e78:	4b0f      	ldr	r3, [pc, #60]	; (8003eb8 <SystemInit+0x60>)
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003e7e:	4b0e      	ldr	r3, [pc, #56]	; (8003eb8 <SystemInit+0x60>)
 8003e80:	681a      	ldr	r2, [r3, #0]
 8003e82:	490d      	ldr	r1, [pc, #52]	; (8003eb8 <SystemInit+0x60>)
 8003e84:	4b0d      	ldr	r3, [pc, #52]	; (8003ebc <SystemInit+0x64>)
 8003e86:	4013      	ands	r3, r2
 8003e88:	600b      	str	r3, [r1, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8003e8a:	4b0b      	ldr	r3, [pc, #44]	; (8003eb8 <SystemInit+0x60>)
 8003e8c:	4a0c      	ldr	r2, [pc, #48]	; (8003ec0 <SystemInit+0x68>)
 8003e8e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003e90:	4b09      	ldr	r3, [pc, #36]	; (8003eb8 <SystemInit+0x60>)
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	4a08      	ldr	r2, [pc, #32]	; (8003eb8 <SystemInit+0x60>)
 8003e96:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003e9a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8003e9c:	4b06      	ldr	r3, [pc, #24]	; (8003eb8 <SystemInit+0x60>)
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003ea2:	4b04      	ldr	r3, [pc, #16]	; (8003eb4 <SystemInit+0x5c>)
 8003ea4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003ea8:	609a      	str	r2, [r3, #8]
#endif
}
 8003eaa:	bf00      	nop
 8003eac:	46bd      	mov	sp, r7
 8003eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb2:	4770      	bx	lr
 8003eb4:	e000ed00 	.word	0xe000ed00
 8003eb8:	40023800 	.word	0x40023800
 8003ebc:	fef6ffff 	.word	0xfef6ffff
 8003ec0:	24003010 	.word	0x24003010

08003ec4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim9;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8003ec4:	b580      	push	{r7, lr}
 8003ec6:	b09a      	sub	sp, #104	; 0x68
 8003ec8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003eca:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8003ece:	2200      	movs	r2, #0
 8003ed0:	601a      	str	r2, [r3, #0]
 8003ed2:	605a      	str	r2, [r3, #4]
 8003ed4:	609a      	str	r2, [r3, #8]
 8003ed6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003ed8:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003edc:	2200      	movs	r2, #0
 8003ede:	601a      	str	r2, [r3, #0]
 8003ee0:	605a      	str	r2, [r3, #4]
 8003ee2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003ee4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003ee8:	2200      	movs	r2, #0
 8003eea:	601a      	str	r2, [r3, #0]
 8003eec:	605a      	str	r2, [r3, #4]
 8003eee:	609a      	str	r2, [r3, #8]
 8003ef0:	60da      	str	r2, [r3, #12]
 8003ef2:	611a      	str	r2, [r3, #16]
 8003ef4:	615a      	str	r2, [r3, #20]
 8003ef6:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003ef8:	1d3b      	adds	r3, r7, #4
 8003efa:	222c      	movs	r2, #44	; 0x2c
 8003efc:	2100      	movs	r1, #0
 8003efe:	4618      	mov	r0, r3
 8003f00:	f007 fde9 	bl	800bad6 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003f04:	4b43      	ldr	r3, [pc, #268]	; (8004014 <MX_TIM1_Init+0x150>)
 8003f06:	4a44      	ldr	r2, [pc, #272]	; (8004018 <MX_TIM1_Init+0x154>)
 8003f08:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 200-1;
 8003f0a:	4b42      	ldr	r3, [pc, #264]	; (8004014 <MX_TIM1_Init+0x150>)
 8003f0c:	22c7      	movs	r2, #199	; 0xc7
 8003f0e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003f10:	4b40      	ldr	r3, [pc, #256]	; (8004014 <MX_TIM1_Init+0x150>)
 8003f12:	2200      	movs	r2, #0
 8003f14:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 8003f16:	4b3f      	ldr	r3, [pc, #252]	; (8004014 <MX_TIM1_Init+0x150>)
 8003f18:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003f1c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003f1e:	4b3d      	ldr	r3, [pc, #244]	; (8004014 <MX_TIM1_Init+0x150>)
 8003f20:	2200      	movs	r2, #0
 8003f22:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003f24:	4b3b      	ldr	r3, [pc, #236]	; (8004014 <MX_TIM1_Init+0x150>)
 8003f26:	2200      	movs	r2, #0
 8003f28:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003f2a:	4b3a      	ldr	r3, [pc, #232]	; (8004014 <MX_TIM1_Init+0x150>)
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003f30:	4838      	ldr	r0, [pc, #224]	; (8004014 <MX_TIM1_Init+0x150>)
 8003f32:	f005 f897 	bl	8009064 <HAL_TIM_Base_Init>
 8003f36:	4603      	mov	r3, r0
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d001      	beq.n	8003f40 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8003f3c:	f7ff fda0 	bl	8003a80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003f40:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003f44:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003f46:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8003f4a:	4619      	mov	r1, r3
 8003f4c:	4831      	ldr	r0, [pc, #196]	; (8004014 <MX_TIM1_Init+0x150>)
 8003f4e:	f005 fd5f 	bl	8009a10 <HAL_TIM_ConfigClockSource>
 8003f52:	4603      	mov	r3, r0
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d001      	beq.n	8003f5c <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8003f58:	f7ff fd92 	bl	8003a80 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8003f5c:	482d      	ldr	r0, [pc, #180]	; (8004014 <MX_TIM1_Init+0x150>)
 8003f5e:	f005 f951 	bl	8009204 <HAL_TIM_PWM_Init>
 8003f62:	4603      	mov	r3, r0
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d001      	beq.n	8003f6c <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8003f68:	f7ff fd8a 	bl	8003a80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003f70:	2300      	movs	r3, #0
 8003f72:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003f74:	2300      	movs	r3, #0
 8003f76:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003f78:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003f7c:	4619      	mov	r1, r3
 8003f7e:	4825      	ldr	r0, [pc, #148]	; (8004014 <MX_TIM1_Init+0x150>)
 8003f80:	f006 fa00 	bl	800a384 <HAL_TIMEx_MasterConfigSynchronization>
 8003f84:	4603      	mov	r3, r0
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d001      	beq.n	8003f8e <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8003f8a:	f7ff fd79 	bl	8003a80 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003f8e:	2360      	movs	r3, #96	; 0x60
 8003f90:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 1000/4-1;
 8003f92:	23f9      	movs	r3, #249	; 0xf9
 8003f94:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003f96:	2300      	movs	r3, #0
 8003f98:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003f9a:	2300      	movs	r3, #0
 8003f9c:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003faa:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003fae:	2200      	movs	r2, #0
 8003fb0:	4619      	mov	r1, r3
 8003fb2:	4818      	ldr	r0, [pc, #96]	; (8004014 <MX_TIM1_Init+0x150>)
 8003fb4:	f005 fc18 	bl	80097e8 <HAL_TIM_PWM_ConfigChannel>
 8003fb8:	4603      	mov	r3, r0
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d001      	beq.n	8003fc2 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8003fbe:	f7ff fd5f 	bl	8003a80 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003fca:	2300      	movs	r3, #0
 8003fcc:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003fce:	2300      	movs	r3, #0
 8003fd0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003fd6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003fda:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8003fdc:	2300      	movs	r3, #0
 8003fde:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8003fe4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003fe8:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8003fea:	2300      	movs	r3, #0
 8003fec:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003fee:	2300      	movs	r3, #0
 8003ff0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003ff2:	1d3b      	adds	r3, r7, #4
 8003ff4:	4619      	mov	r1, r3
 8003ff6:	4807      	ldr	r0, [pc, #28]	; (8004014 <MX_TIM1_Init+0x150>)
 8003ff8:	f006 fa52 	bl	800a4a0 <HAL_TIMEx_ConfigBreakDeadTime>
 8003ffc:	4603      	mov	r3, r0
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d001      	beq.n	8004006 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8004002:	f7ff fd3d 	bl	8003a80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8004006:	4803      	ldr	r0, [pc, #12]	; (8004014 <MX_TIM1_Init+0x150>)
 8004008:	f000 fa42 	bl	8004490 <HAL_TIM_MspPostInit>

}
 800400c:	bf00      	nop
 800400e:	3768      	adds	r7, #104	; 0x68
 8004010:	46bd      	mov	sp, r7
 8004012:	bd80      	pop	{r7, pc}
 8004014:	20000604 	.word	0x20000604
 8004018:	40010000 	.word	0x40010000

0800401c <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800401c:	b580      	push	{r7, lr}
 800401e:	b08a      	sub	sp, #40	; 0x28
 8004020:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004022:	f107 031c 	add.w	r3, r7, #28
 8004026:	2200      	movs	r2, #0
 8004028:	601a      	str	r2, [r3, #0]
 800402a:	605a      	str	r2, [r3, #4]
 800402c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800402e:	463b      	mov	r3, r7
 8004030:	2200      	movs	r2, #0
 8004032:	601a      	str	r2, [r3, #0]
 8004034:	605a      	str	r2, [r3, #4]
 8004036:	609a      	str	r2, [r3, #8]
 8004038:	60da      	str	r2, [r3, #12]
 800403a:	611a      	str	r2, [r3, #16]
 800403c:	615a      	str	r2, [r3, #20]
 800403e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8004040:	4b22      	ldr	r3, [pc, #136]	; (80040cc <MX_TIM2_Init+0xb0>)
 8004042:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004046:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1250-1;
 8004048:	4b20      	ldr	r3, [pc, #128]	; (80040cc <MX_TIM2_Init+0xb0>)
 800404a:	f240 42e1 	movw	r2, #1249	; 0x4e1
 800404e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004050:	4b1e      	ldr	r3, [pc, #120]	; (80040cc <MX_TIM2_Init+0xb0>)
 8004052:	2200      	movs	r2, #0
 8004054:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 24-1;
 8004056:	4b1d      	ldr	r3, [pc, #116]	; (80040cc <MX_TIM2_Init+0xb0>)
 8004058:	2217      	movs	r2, #23
 800405a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800405c:	4b1b      	ldr	r3, [pc, #108]	; (80040cc <MX_TIM2_Init+0xb0>)
 800405e:	2200      	movs	r2, #0
 8004060:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004062:	4b1a      	ldr	r3, [pc, #104]	; (80040cc <MX_TIM2_Init+0xb0>)
 8004064:	2200      	movs	r2, #0
 8004066:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8004068:	4818      	ldr	r0, [pc, #96]	; (80040cc <MX_TIM2_Init+0xb0>)
 800406a:	f005 f8cb 	bl	8009204 <HAL_TIM_PWM_Init>
 800406e:	4603      	mov	r3, r0
 8004070:	2b00      	cmp	r3, #0
 8004072:	d001      	beq.n	8004078 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8004074:	f7ff fd04 	bl	8003a80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004078:	2300      	movs	r3, #0
 800407a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800407c:	2300      	movs	r3, #0
 800407e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004080:	f107 031c 	add.w	r3, r7, #28
 8004084:	4619      	mov	r1, r3
 8004086:	4811      	ldr	r0, [pc, #68]	; (80040cc <MX_TIM2_Init+0xb0>)
 8004088:	f006 f97c 	bl	800a384 <HAL_TIMEx_MasterConfigSynchronization>
 800408c:	4603      	mov	r3, r0
 800408e:	2b00      	cmp	r3, #0
 8004090:	d001      	beq.n	8004096 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8004092:	f7ff fcf5 	bl	8003a80 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004096:	2360      	movs	r3, #96	; 0x60
 8004098:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 24/4-1;
 800409a:	2305      	movs	r3, #5
 800409c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800409e:	2300      	movs	r3, #0
 80040a0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80040a2:	2300      	movs	r3, #0
 80040a4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80040a6:	463b      	mov	r3, r7
 80040a8:	220c      	movs	r2, #12
 80040aa:	4619      	mov	r1, r3
 80040ac:	4807      	ldr	r0, [pc, #28]	; (80040cc <MX_TIM2_Init+0xb0>)
 80040ae:	f005 fb9b 	bl	80097e8 <HAL_TIM_PWM_ConfigChannel>
 80040b2:	4603      	mov	r3, r0
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d001      	beq.n	80040bc <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 80040b8:	f7ff fce2 	bl	8003a80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80040bc:	4803      	ldr	r0, [pc, #12]	; (80040cc <MX_TIM2_Init+0xb0>)
 80040be:	f000 f9e7 	bl	8004490 <HAL_TIM_MspPostInit>

}
 80040c2:	bf00      	nop
 80040c4:	3728      	adds	r7, #40	; 0x28
 80040c6:	46bd      	mov	sp, r7
 80040c8:	bd80      	pop	{r7, pc}
 80040ca:	bf00      	nop
 80040cc:	20000650 	.word	0x20000650

080040d0 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b088      	sub	sp, #32
 80040d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80040d6:	f107 0310 	add.w	r3, r7, #16
 80040da:	2200      	movs	r2, #0
 80040dc:	601a      	str	r2, [r3, #0]
 80040de:	605a      	str	r2, [r3, #4]
 80040e0:	609a      	str	r2, [r3, #8]
 80040e2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80040e4:	1d3b      	adds	r3, r7, #4
 80040e6:	2200      	movs	r2, #0
 80040e8:	601a      	str	r2, [r3, #0]
 80040ea:	605a      	str	r2, [r3, #4]
 80040ec:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80040ee:	4b1d      	ldr	r3, [pc, #116]	; (8004164 <MX_TIM3_Init+0x94>)
 80040f0:	4a1d      	ldr	r2, [pc, #116]	; (8004168 <MX_TIM3_Init+0x98>)
 80040f2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 100-1;
 80040f4:	4b1b      	ldr	r3, [pc, #108]	; (8004164 <MX_TIM3_Init+0x94>)
 80040f6:	2263      	movs	r2, #99	; 0x63
 80040f8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80040fa:	4b1a      	ldr	r3, [pc, #104]	; (8004164 <MX_TIM3_Init+0x94>)
 80040fc:	2200      	movs	r2, #0
 80040fe:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 8004100:	4b18      	ldr	r3, [pc, #96]	; (8004164 <MX_TIM3_Init+0x94>)
 8004102:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004106:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004108:	4b16      	ldr	r3, [pc, #88]	; (8004164 <MX_TIM3_Init+0x94>)
 800410a:	2200      	movs	r2, #0
 800410c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800410e:	4b15      	ldr	r3, [pc, #84]	; (8004164 <MX_TIM3_Init+0x94>)
 8004110:	2200      	movs	r2, #0
 8004112:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8004114:	4813      	ldr	r0, [pc, #76]	; (8004164 <MX_TIM3_Init+0x94>)
 8004116:	f004 ffa5 	bl	8009064 <HAL_TIM_Base_Init>
 800411a:	4603      	mov	r3, r0
 800411c:	2b00      	cmp	r3, #0
 800411e:	d001      	beq.n	8004124 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8004120:	f7ff fcae 	bl	8003a80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004124:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004128:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800412a:	f107 0310 	add.w	r3, r7, #16
 800412e:	4619      	mov	r1, r3
 8004130:	480c      	ldr	r0, [pc, #48]	; (8004164 <MX_TIM3_Init+0x94>)
 8004132:	f005 fc6d 	bl	8009a10 <HAL_TIM_ConfigClockSource>
 8004136:	4603      	mov	r3, r0
 8004138:	2b00      	cmp	r3, #0
 800413a:	d001      	beq.n	8004140 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 800413c:	f7ff fca0 	bl	8003a80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004140:	2300      	movs	r3, #0
 8004142:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004144:	2300      	movs	r3, #0
 8004146:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004148:	1d3b      	adds	r3, r7, #4
 800414a:	4619      	mov	r1, r3
 800414c:	4805      	ldr	r0, [pc, #20]	; (8004164 <MX_TIM3_Init+0x94>)
 800414e:	f006 f919 	bl	800a384 <HAL_TIMEx_MasterConfigSynchronization>
 8004152:	4603      	mov	r3, r0
 8004154:	2b00      	cmp	r3, #0
 8004156:	d001      	beq.n	800415c <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8004158:	f7ff fc92 	bl	8003a80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800415c:	bf00      	nop
 800415e:	3720      	adds	r7, #32
 8004160:	46bd      	mov	sp, r7
 8004162:	bd80      	pop	{r7, pc}
 8004164:	2000069c 	.word	0x2000069c
 8004168:	40000400 	.word	0x40000400

0800416c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800416c:	b580      	push	{r7, lr}
 800416e:	b088      	sub	sp, #32
 8004170:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004172:	f107 0310 	add.w	r3, r7, #16
 8004176:	2200      	movs	r2, #0
 8004178:	601a      	str	r2, [r3, #0]
 800417a:	605a      	str	r2, [r3, #4]
 800417c:	609a      	str	r2, [r3, #8]
 800417e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004180:	1d3b      	adds	r3, r7, #4
 8004182:	2200      	movs	r2, #0
 8004184:	601a      	str	r2, [r3, #0]
 8004186:	605a      	str	r2, [r3, #4]
 8004188:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800418a:	4b1d      	ldr	r3, [pc, #116]	; (8004200 <MX_TIM4_Init+0x94>)
 800418c:	4a1d      	ldr	r2, [pc, #116]	; (8004204 <MX_TIM4_Init+0x98>)
 800418e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8004190:	4b1b      	ldr	r3, [pc, #108]	; (8004200 <MX_TIM4_Init+0x94>)
 8004192:	2200      	movs	r2, #0
 8004194:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004196:	4b1a      	ldr	r3, [pc, #104]	; (8004200 <MX_TIM4_Init+0x94>)
 8004198:	2200      	movs	r2, #0
 800419a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800419c:	4b18      	ldr	r3, [pc, #96]	; (8004200 <MX_TIM4_Init+0x94>)
 800419e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80041a2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80041a4:	4b16      	ldr	r3, [pc, #88]	; (8004200 <MX_TIM4_Init+0x94>)
 80041a6:	2200      	movs	r2, #0
 80041a8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80041aa:	4b15      	ldr	r3, [pc, #84]	; (8004200 <MX_TIM4_Init+0x94>)
 80041ac:	2200      	movs	r2, #0
 80041ae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80041b0:	4813      	ldr	r0, [pc, #76]	; (8004200 <MX_TIM4_Init+0x94>)
 80041b2:	f004 ff57 	bl	8009064 <HAL_TIM_Base_Init>
 80041b6:	4603      	mov	r3, r0
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d001      	beq.n	80041c0 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 80041bc:	f7ff fc60 	bl	8003a80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80041c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80041c4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80041c6:	f107 0310 	add.w	r3, r7, #16
 80041ca:	4619      	mov	r1, r3
 80041cc:	480c      	ldr	r0, [pc, #48]	; (8004200 <MX_TIM4_Init+0x94>)
 80041ce:	f005 fc1f 	bl	8009a10 <HAL_TIM_ConfigClockSource>
 80041d2:	4603      	mov	r3, r0
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d001      	beq.n	80041dc <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 80041d8:	f7ff fc52 	bl	8003a80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80041dc:	2300      	movs	r3, #0
 80041de:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80041e0:	2300      	movs	r3, #0
 80041e2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80041e4:	1d3b      	adds	r3, r7, #4
 80041e6:	4619      	mov	r1, r3
 80041e8:	4805      	ldr	r0, [pc, #20]	; (8004200 <MX_TIM4_Init+0x94>)
 80041ea:	f006 f8cb 	bl	800a384 <HAL_TIMEx_MasterConfigSynchronization>
 80041ee:	4603      	mov	r3, r0
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d001      	beq.n	80041f8 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 80041f4:	f7ff fc44 	bl	8003a80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80041f8:	bf00      	nop
 80041fa:	3720      	adds	r7, #32
 80041fc:	46bd      	mov	sp, r7
 80041fe:	bd80      	pop	{r7, pc}
 8004200:	200006e8 	.word	0x200006e8
 8004204:	40000800 	.word	0x40000800

08004208 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8004208:	b580      	push	{r7, lr}
 800420a:	b08e      	sub	sp, #56	; 0x38
 800420c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800420e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004212:	2200      	movs	r2, #0
 8004214:	601a      	str	r2, [r3, #0]
 8004216:	605a      	str	r2, [r3, #4]
 8004218:	609a      	str	r2, [r3, #8]
 800421a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800421c:	f107 031c 	add.w	r3, r7, #28
 8004220:	2200      	movs	r2, #0
 8004222:	601a      	str	r2, [r3, #0]
 8004224:	605a      	str	r2, [r3, #4]
 8004226:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004228:	463b      	mov	r3, r7
 800422a:	2200      	movs	r2, #0
 800422c:	601a      	str	r2, [r3, #0]
 800422e:	605a      	str	r2, [r3, #4]
 8004230:	609a      	str	r2, [r3, #8]
 8004232:	60da      	str	r2, [r3, #12]
 8004234:	611a      	str	r2, [r3, #16]
 8004236:	615a      	str	r2, [r3, #20]
 8004238:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800423a:	4b2d      	ldr	r3, [pc, #180]	; (80042f0 <MX_TIM5_Init+0xe8>)
 800423c:	4a2d      	ldr	r2, [pc, #180]	; (80042f4 <MX_TIM5_Init+0xec>)
 800423e:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 200-1;
 8004240:	4b2b      	ldr	r3, [pc, #172]	; (80042f0 <MX_TIM5_Init+0xe8>)
 8004242:	22c7      	movs	r2, #199	; 0xc7
 8004244:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004246:	4b2a      	ldr	r3, [pc, #168]	; (80042f0 <MX_TIM5_Init+0xe8>)
 8004248:	2200      	movs	r2, #0
 800424a:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 1000-1;
 800424c:	4b28      	ldr	r3, [pc, #160]	; (80042f0 <MX_TIM5_Init+0xe8>)
 800424e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004252:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004254:	4b26      	ldr	r3, [pc, #152]	; (80042f0 <MX_TIM5_Init+0xe8>)
 8004256:	2200      	movs	r2, #0
 8004258:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800425a:	4b25      	ldr	r3, [pc, #148]	; (80042f0 <MX_TIM5_Init+0xe8>)
 800425c:	2200      	movs	r2, #0
 800425e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8004260:	4823      	ldr	r0, [pc, #140]	; (80042f0 <MX_TIM5_Init+0xe8>)
 8004262:	f004 feff 	bl	8009064 <HAL_TIM_Base_Init>
 8004266:	4603      	mov	r3, r0
 8004268:	2b00      	cmp	r3, #0
 800426a:	d001      	beq.n	8004270 <MX_TIM5_Init+0x68>
  {
    Error_Handler();
 800426c:	f7ff fc08 	bl	8003a80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004270:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004274:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8004276:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800427a:	4619      	mov	r1, r3
 800427c:	481c      	ldr	r0, [pc, #112]	; (80042f0 <MX_TIM5_Init+0xe8>)
 800427e:	f005 fbc7 	bl	8009a10 <HAL_TIM_ConfigClockSource>
 8004282:	4603      	mov	r3, r0
 8004284:	2b00      	cmp	r3, #0
 8004286:	d001      	beq.n	800428c <MX_TIM5_Init+0x84>
  {
    Error_Handler();
 8004288:	f7ff fbfa 	bl	8003a80 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 800428c:	4818      	ldr	r0, [pc, #96]	; (80042f0 <MX_TIM5_Init+0xe8>)
 800428e:	f004 ffb9 	bl	8009204 <HAL_TIM_PWM_Init>
 8004292:	4603      	mov	r3, r0
 8004294:	2b00      	cmp	r3, #0
 8004296:	d001      	beq.n	800429c <MX_TIM5_Init+0x94>
  {
    Error_Handler();
 8004298:	f7ff fbf2 	bl	8003a80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800429c:	2300      	movs	r3, #0
 800429e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80042a0:	2300      	movs	r3, #0
 80042a2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80042a4:	f107 031c 	add.w	r3, r7, #28
 80042a8:	4619      	mov	r1, r3
 80042aa:	4811      	ldr	r0, [pc, #68]	; (80042f0 <MX_TIM5_Init+0xe8>)
 80042ac:	f006 f86a 	bl	800a384 <HAL_TIMEx_MasterConfigSynchronization>
 80042b0:	4603      	mov	r3, r0
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d001      	beq.n	80042ba <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 80042b6:	f7ff fbe3 	bl	8003a80 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80042ba:	2360      	movs	r3, #96	; 0x60
 80042bc:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 1000/4-1;
 80042be:	23f9      	movs	r3, #249	; 0xf9
 80042c0:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80042c2:	2300      	movs	r3, #0
 80042c4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80042c6:	2300      	movs	r3, #0
 80042c8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80042ca:	463b      	mov	r3, r7
 80042cc:	2200      	movs	r2, #0
 80042ce:	4619      	mov	r1, r3
 80042d0:	4807      	ldr	r0, [pc, #28]	; (80042f0 <MX_TIM5_Init+0xe8>)
 80042d2:	f005 fa89 	bl	80097e8 <HAL_TIM_PWM_ConfigChannel>
 80042d6:	4603      	mov	r3, r0
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d001      	beq.n	80042e0 <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 80042dc:	f7ff fbd0 	bl	8003a80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 80042e0:	4803      	ldr	r0, [pc, #12]	; (80042f0 <MX_TIM5_Init+0xe8>)
 80042e2:	f000 f8d5 	bl	8004490 <HAL_TIM_MspPostInit>

}
 80042e6:	bf00      	nop
 80042e8:	3738      	adds	r7, #56	; 0x38
 80042ea:	46bd      	mov	sp, r7
 80042ec:	bd80      	pop	{r7, pc}
 80042ee:	bf00      	nop
 80042f0:	20000734 	.word	0x20000734
 80042f4:	40000c00 	.word	0x40000c00

080042f8 <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b084      	sub	sp, #16
 80042fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80042fe:	463b      	mov	r3, r7
 8004300:	2200      	movs	r2, #0
 8004302:	601a      	str	r2, [r3, #0]
 8004304:	605a      	str	r2, [r3, #4]
 8004306:	609a      	str	r2, [r3, #8]
 8004308:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 800430a:	4b15      	ldr	r3, [pc, #84]	; (8004360 <MX_TIM9_Init+0x68>)
 800430c:	4a15      	ldr	r2, [pc, #84]	; (8004364 <MX_TIM9_Init+0x6c>)
 800430e:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 100-1;
 8004310:	4b13      	ldr	r3, [pc, #76]	; (8004360 <MX_TIM9_Init+0x68>)
 8004312:	2263      	movs	r2, #99	; 0x63
 8004314:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004316:	4b12      	ldr	r3, [pc, #72]	; (8004360 <MX_TIM9_Init+0x68>)
 8004318:	2200      	movs	r2, #0
 800431a:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 24-1;
 800431c:	4b10      	ldr	r3, [pc, #64]	; (8004360 <MX_TIM9_Init+0x68>)
 800431e:	2217      	movs	r2, #23
 8004320:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004322:	4b0f      	ldr	r3, [pc, #60]	; (8004360 <MX_TIM9_Init+0x68>)
 8004324:	2200      	movs	r2, #0
 8004326:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004328:	4b0d      	ldr	r3, [pc, #52]	; (8004360 <MX_TIM9_Init+0x68>)
 800432a:	2200      	movs	r2, #0
 800432c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 800432e:	480c      	ldr	r0, [pc, #48]	; (8004360 <MX_TIM9_Init+0x68>)
 8004330:	f004 fe98 	bl	8009064 <HAL_TIM_Base_Init>
 8004334:	4603      	mov	r3, r0
 8004336:	2b00      	cmp	r3, #0
 8004338:	d001      	beq.n	800433e <MX_TIM9_Init+0x46>
  {
    Error_Handler();
 800433a:	f7ff fba1 	bl	8003a80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800433e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004342:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8004344:	463b      	mov	r3, r7
 8004346:	4619      	mov	r1, r3
 8004348:	4805      	ldr	r0, [pc, #20]	; (8004360 <MX_TIM9_Init+0x68>)
 800434a:	f005 fb61 	bl	8009a10 <HAL_TIM_ConfigClockSource>
 800434e:	4603      	mov	r3, r0
 8004350:	2b00      	cmp	r3, #0
 8004352:	d001      	beq.n	8004358 <MX_TIM9_Init+0x60>
  {
    Error_Handler();
 8004354:	f7ff fb94 	bl	8003a80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 8004358:	bf00      	nop
 800435a:	3710      	adds	r7, #16
 800435c:	46bd      	mov	sp, r7
 800435e:	bd80      	pop	{r7, pc}
 8004360:	20000780 	.word	0x20000780
 8004364:	40014000 	.word	0x40014000

08004368 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	b088      	sub	sp, #32
 800436c:	af00      	add	r7, sp, #0
 800436e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	4a31      	ldr	r2, [pc, #196]	; (800443c <HAL_TIM_Base_MspInit+0xd4>)
 8004376:	4293      	cmp	r3, r2
 8004378:	d114      	bne.n	80043a4 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800437a:	4b31      	ldr	r3, [pc, #196]	; (8004440 <HAL_TIM_Base_MspInit+0xd8>)
 800437c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800437e:	4a30      	ldr	r2, [pc, #192]	; (8004440 <HAL_TIM_Base_MspInit+0xd8>)
 8004380:	f043 0301 	orr.w	r3, r3, #1
 8004384:	6453      	str	r3, [r2, #68]	; 0x44
 8004386:	4b2e      	ldr	r3, [pc, #184]	; (8004440 <HAL_TIM_Base_MspInit+0xd8>)
 8004388:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800438a:	f003 0301 	and.w	r3, r3, #1
 800438e:	61fb      	str	r3, [r7, #28]
 8004390:	69fb      	ldr	r3, [r7, #28]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8004392:	2200      	movs	r2, #0
 8004394:	2100      	movs	r1, #0
 8004396:	2019      	movs	r0, #25
 8004398:	f001 fda3 	bl	8005ee2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800439c:	2019      	movs	r0, #25
 800439e:	f001 fdbc 	bl	8005f1a <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM9_CLK_ENABLE();
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }
}
 80043a2:	e046      	b.n	8004432 <HAL_TIM_Base_MspInit+0xca>
  else if(tim_baseHandle->Instance==TIM3)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	4a26      	ldr	r2, [pc, #152]	; (8004444 <HAL_TIM_Base_MspInit+0xdc>)
 80043aa:	4293      	cmp	r3, r2
 80043ac:	d10c      	bne.n	80043c8 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80043ae:	4b24      	ldr	r3, [pc, #144]	; (8004440 <HAL_TIM_Base_MspInit+0xd8>)
 80043b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043b2:	4a23      	ldr	r2, [pc, #140]	; (8004440 <HAL_TIM_Base_MspInit+0xd8>)
 80043b4:	f043 0302 	orr.w	r3, r3, #2
 80043b8:	6413      	str	r3, [r2, #64]	; 0x40
 80043ba:	4b21      	ldr	r3, [pc, #132]	; (8004440 <HAL_TIM_Base_MspInit+0xd8>)
 80043bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043be:	f003 0302 	and.w	r3, r3, #2
 80043c2:	61bb      	str	r3, [r7, #24]
 80043c4:	69bb      	ldr	r3, [r7, #24]
}
 80043c6:	e034      	b.n	8004432 <HAL_TIM_Base_MspInit+0xca>
  else if(tim_baseHandle->Instance==TIM4)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	4a1e      	ldr	r2, [pc, #120]	; (8004448 <HAL_TIM_Base_MspInit+0xe0>)
 80043ce:	4293      	cmp	r3, r2
 80043d0:	d10c      	bne.n	80043ec <HAL_TIM_Base_MspInit+0x84>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80043d2:	4b1b      	ldr	r3, [pc, #108]	; (8004440 <HAL_TIM_Base_MspInit+0xd8>)
 80043d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043d6:	4a1a      	ldr	r2, [pc, #104]	; (8004440 <HAL_TIM_Base_MspInit+0xd8>)
 80043d8:	f043 0304 	orr.w	r3, r3, #4
 80043dc:	6413      	str	r3, [r2, #64]	; 0x40
 80043de:	4b18      	ldr	r3, [pc, #96]	; (8004440 <HAL_TIM_Base_MspInit+0xd8>)
 80043e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043e2:	f003 0304 	and.w	r3, r3, #4
 80043e6:	617b      	str	r3, [r7, #20]
 80043e8:	697b      	ldr	r3, [r7, #20]
}
 80043ea:	e022      	b.n	8004432 <HAL_TIM_Base_MspInit+0xca>
  else if(tim_baseHandle->Instance==TIM5)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	4a16      	ldr	r2, [pc, #88]	; (800444c <HAL_TIM_Base_MspInit+0xe4>)
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d10c      	bne.n	8004410 <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80043f6:	4b12      	ldr	r3, [pc, #72]	; (8004440 <HAL_TIM_Base_MspInit+0xd8>)
 80043f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043fa:	4a11      	ldr	r2, [pc, #68]	; (8004440 <HAL_TIM_Base_MspInit+0xd8>)
 80043fc:	f043 0308 	orr.w	r3, r3, #8
 8004400:	6413      	str	r3, [r2, #64]	; 0x40
 8004402:	4b0f      	ldr	r3, [pc, #60]	; (8004440 <HAL_TIM_Base_MspInit+0xd8>)
 8004404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004406:	f003 0308 	and.w	r3, r3, #8
 800440a:	613b      	str	r3, [r7, #16]
 800440c:	693b      	ldr	r3, [r7, #16]
}
 800440e:	e010      	b.n	8004432 <HAL_TIM_Base_MspInit+0xca>
  else if(tim_baseHandle->Instance==TIM9)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	4a0e      	ldr	r2, [pc, #56]	; (8004450 <HAL_TIM_Base_MspInit+0xe8>)
 8004416:	4293      	cmp	r3, r2
 8004418:	d10b      	bne.n	8004432 <HAL_TIM_Base_MspInit+0xca>
    __HAL_RCC_TIM9_CLK_ENABLE();
 800441a:	4b09      	ldr	r3, [pc, #36]	; (8004440 <HAL_TIM_Base_MspInit+0xd8>)
 800441c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800441e:	4a08      	ldr	r2, [pc, #32]	; (8004440 <HAL_TIM_Base_MspInit+0xd8>)
 8004420:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004424:	6453      	str	r3, [r2, #68]	; 0x44
 8004426:	4b06      	ldr	r3, [pc, #24]	; (8004440 <HAL_TIM_Base_MspInit+0xd8>)
 8004428:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800442a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800442e:	60fb      	str	r3, [r7, #12]
 8004430:	68fb      	ldr	r3, [r7, #12]
}
 8004432:	bf00      	nop
 8004434:	3720      	adds	r7, #32
 8004436:	46bd      	mov	sp, r7
 8004438:	bd80      	pop	{r7, pc}
 800443a:	bf00      	nop
 800443c:	40010000 	.word	0x40010000
 8004440:	40023800 	.word	0x40023800
 8004444:	40000400 	.word	0x40000400
 8004448:	40000800 	.word	0x40000800
 800444c:	40000c00 	.word	0x40000c00
 8004450:	40014000 	.word	0x40014000

08004454 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8004454:	b480      	push	{r7}
 8004456:	b085      	sub	sp, #20
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004464:	d10b      	bne.n	800447e <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004466:	4b09      	ldr	r3, [pc, #36]	; (800448c <HAL_TIM_PWM_MspInit+0x38>)
 8004468:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800446a:	4a08      	ldr	r2, [pc, #32]	; (800448c <HAL_TIM_PWM_MspInit+0x38>)
 800446c:	f043 0301 	orr.w	r3, r3, #1
 8004470:	6413      	str	r3, [r2, #64]	; 0x40
 8004472:	4b06      	ldr	r3, [pc, #24]	; (800448c <HAL_TIM_PWM_MspInit+0x38>)
 8004474:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004476:	f003 0301 	and.w	r3, r3, #1
 800447a:	60fb      	str	r3, [r7, #12]
 800447c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800447e:	bf00      	nop
 8004480:	3714      	adds	r7, #20
 8004482:	46bd      	mov	sp, r7
 8004484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004488:	4770      	bx	lr
 800448a:	bf00      	nop
 800448c:	40023800 	.word	0x40023800

08004490 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b08a      	sub	sp, #40	; 0x28
 8004494:	af00      	add	r7, sp, #0
 8004496:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004498:	f107 0314 	add.w	r3, r7, #20
 800449c:	2200      	movs	r2, #0
 800449e:	601a      	str	r2, [r3, #0]
 80044a0:	605a      	str	r2, [r3, #4]
 80044a2:	609a      	str	r2, [r3, #8]
 80044a4:	60da      	str	r2, [r3, #12]
 80044a6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	4a33      	ldr	r2, [pc, #204]	; (800457c <HAL_TIM_MspPostInit+0xec>)
 80044ae:	4293      	cmp	r3, r2
 80044b0:	d11d      	bne.n	80044ee <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80044b2:	4b33      	ldr	r3, [pc, #204]	; (8004580 <HAL_TIM_MspPostInit+0xf0>)
 80044b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044b6:	4a32      	ldr	r2, [pc, #200]	; (8004580 <HAL_TIM_MspPostInit+0xf0>)
 80044b8:	f043 0310 	orr.w	r3, r3, #16
 80044bc:	6313      	str	r3, [r2, #48]	; 0x30
 80044be:	4b30      	ldr	r3, [pc, #192]	; (8004580 <HAL_TIM_MspPostInit+0xf0>)
 80044c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044c2:	f003 0310 	and.w	r3, r3, #16
 80044c6:	613b      	str	r3, [r7, #16]
 80044c8:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80044ca:	f44f 7300 	mov.w	r3, #512	; 0x200
 80044ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044d0:	2302      	movs	r3, #2
 80044d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044d4:	2300      	movs	r3, #0
 80044d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80044d8:	2300      	movs	r3, #0
 80044da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80044dc:	2301      	movs	r3, #1
 80044de:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80044e0:	f107 0314 	add.w	r3, r7, #20
 80044e4:	4619      	mov	r1, r3
 80044e6:	4827      	ldr	r0, [pc, #156]	; (8004584 <HAL_TIM_MspPostInit+0xf4>)
 80044e8:	f002 f8aa 	bl	8006640 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 80044ec:	e042      	b.n	8004574 <HAL_TIM_MspPostInit+0xe4>
  else if(timHandle->Instance==TIM2)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044f6:	d11c      	bne.n	8004532 <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80044f8:	4b21      	ldr	r3, [pc, #132]	; (8004580 <HAL_TIM_MspPostInit+0xf0>)
 80044fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044fc:	4a20      	ldr	r2, [pc, #128]	; (8004580 <HAL_TIM_MspPostInit+0xf0>)
 80044fe:	f043 0301 	orr.w	r3, r3, #1
 8004502:	6313      	str	r3, [r2, #48]	; 0x30
 8004504:	4b1e      	ldr	r3, [pc, #120]	; (8004580 <HAL_TIM_MspPostInit+0xf0>)
 8004506:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004508:	f003 0301 	and.w	r3, r3, #1
 800450c:	60fb      	str	r3, [r7, #12]
 800450e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004510:	2308      	movs	r3, #8
 8004512:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004514:	2302      	movs	r3, #2
 8004516:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004518:	2300      	movs	r3, #0
 800451a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800451c:	2300      	movs	r3, #0
 800451e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004520:	2301      	movs	r3, #1
 8004522:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004524:	f107 0314 	add.w	r3, r7, #20
 8004528:	4619      	mov	r1, r3
 800452a:	4817      	ldr	r0, [pc, #92]	; (8004588 <HAL_TIM_MspPostInit+0xf8>)
 800452c:	f002 f888 	bl	8006640 <HAL_GPIO_Init>
}
 8004530:	e020      	b.n	8004574 <HAL_TIM_MspPostInit+0xe4>
  else if(timHandle->Instance==TIM5)
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	4a15      	ldr	r2, [pc, #84]	; (800458c <HAL_TIM_MspPostInit+0xfc>)
 8004538:	4293      	cmp	r3, r2
 800453a:	d11b      	bne.n	8004574 <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800453c:	4b10      	ldr	r3, [pc, #64]	; (8004580 <HAL_TIM_MspPostInit+0xf0>)
 800453e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004540:	4a0f      	ldr	r2, [pc, #60]	; (8004580 <HAL_TIM_MspPostInit+0xf0>)
 8004542:	f043 0301 	orr.w	r3, r3, #1
 8004546:	6313      	str	r3, [r2, #48]	; 0x30
 8004548:	4b0d      	ldr	r3, [pc, #52]	; (8004580 <HAL_TIM_MspPostInit+0xf0>)
 800454a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800454c:	f003 0301 	and.w	r3, r3, #1
 8004550:	60bb      	str	r3, [r7, #8]
 8004552:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8004554:	2301      	movs	r3, #1
 8004556:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004558:	2302      	movs	r3, #2
 800455a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800455c:	2300      	movs	r3, #0
 800455e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004560:	2303      	movs	r3, #3
 8004562:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8004564:	2302      	movs	r3, #2
 8004566:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004568:	f107 0314 	add.w	r3, r7, #20
 800456c:	4619      	mov	r1, r3
 800456e:	4806      	ldr	r0, [pc, #24]	; (8004588 <HAL_TIM_MspPostInit+0xf8>)
 8004570:	f002 f866 	bl	8006640 <HAL_GPIO_Init>
}
 8004574:	bf00      	nop
 8004576:	3728      	adds	r7, #40	; 0x28
 8004578:	46bd      	mov	sp, r7
 800457a:	bd80      	pop	{r7, pc}
 800457c:	40010000 	.word	0x40010000
 8004580:	40023800 	.word	0x40023800
 8004584:	40021000 	.word	0x40021000
 8004588:	40020000 	.word	0x40020000
 800458c:	40000c00 	.word	0x40000c00

08004590 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart6;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8004590:	b580      	push	{r7, lr}
 8004592:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8004594:	4b14      	ldr	r3, [pc, #80]	; (80045e8 <MX_USART3_UART_Init+0x58>)
 8004596:	4a15      	ldr	r2, [pc, #84]	; (80045ec <MX_USART3_UART_Init+0x5c>)
 8004598:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800459a:	4b13      	ldr	r3, [pc, #76]	; (80045e8 <MX_USART3_UART_Init+0x58>)
 800459c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80045a0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80045a2:	4b11      	ldr	r3, [pc, #68]	; (80045e8 <MX_USART3_UART_Init+0x58>)
 80045a4:	2200      	movs	r2, #0
 80045a6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80045a8:	4b0f      	ldr	r3, [pc, #60]	; (80045e8 <MX_USART3_UART_Init+0x58>)
 80045aa:	2200      	movs	r2, #0
 80045ac:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80045ae:	4b0e      	ldr	r3, [pc, #56]	; (80045e8 <MX_USART3_UART_Init+0x58>)
 80045b0:	2200      	movs	r2, #0
 80045b2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80045b4:	4b0c      	ldr	r3, [pc, #48]	; (80045e8 <MX_USART3_UART_Init+0x58>)
 80045b6:	220c      	movs	r2, #12
 80045b8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80045ba:	4b0b      	ldr	r3, [pc, #44]	; (80045e8 <MX_USART3_UART_Init+0x58>)
 80045bc:	2200      	movs	r2, #0
 80045be:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80045c0:	4b09      	ldr	r3, [pc, #36]	; (80045e8 <MX_USART3_UART_Init+0x58>)
 80045c2:	2200      	movs	r2, #0
 80045c4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80045c6:	4b08      	ldr	r3, [pc, #32]	; (80045e8 <MX_USART3_UART_Init+0x58>)
 80045c8:	2200      	movs	r2, #0
 80045ca:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80045cc:	4b06      	ldr	r3, [pc, #24]	; (80045e8 <MX_USART3_UART_Init+0x58>)
 80045ce:	2200      	movs	r2, #0
 80045d0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80045d2:	4805      	ldr	r0, [pc, #20]	; (80045e8 <MX_USART3_UART_Init+0x58>)
 80045d4:	f006 f800 	bl	800a5d8 <HAL_UART_Init>
 80045d8:	4603      	mov	r3, r0
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d001      	beq.n	80045e2 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80045de:	f7ff fa4f 	bl	8003a80 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80045e2:	bf00      	nop
 80045e4:	bd80      	pop	{r7, pc}
 80045e6:	bf00      	nop
 80045e8:	200007cc 	.word	0x200007cc
 80045ec:	40004800 	.word	0x40004800

080045f0 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 80045f0:	b580      	push	{r7, lr}
 80045f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80045f4:	4b14      	ldr	r3, [pc, #80]	; (8004648 <MX_USART6_UART_Init+0x58>)
 80045f6:	4a15      	ldr	r2, [pc, #84]	; (800464c <MX_USART6_UART_Init+0x5c>)
 80045f8:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 80045fa:	4b13      	ldr	r3, [pc, #76]	; (8004648 <MX_USART6_UART_Init+0x58>)
 80045fc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8004600:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8004602:	4b11      	ldr	r3, [pc, #68]	; (8004648 <MX_USART6_UART_Init+0x58>)
 8004604:	2200      	movs	r2, #0
 8004606:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8004608:	4b0f      	ldr	r3, [pc, #60]	; (8004648 <MX_USART6_UART_Init+0x58>)
 800460a:	2200      	movs	r2, #0
 800460c:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800460e:	4b0e      	ldr	r3, [pc, #56]	; (8004648 <MX_USART6_UART_Init+0x58>)
 8004610:	2200      	movs	r2, #0
 8004612:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8004614:	4b0c      	ldr	r3, [pc, #48]	; (8004648 <MX_USART6_UART_Init+0x58>)
 8004616:	220c      	movs	r2, #12
 8004618:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800461a:	4b0b      	ldr	r3, [pc, #44]	; (8004648 <MX_USART6_UART_Init+0x58>)
 800461c:	2200      	movs	r2, #0
 800461e:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8004620:	4b09      	ldr	r3, [pc, #36]	; (8004648 <MX_USART6_UART_Init+0x58>)
 8004622:	2200      	movs	r2, #0
 8004624:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004626:	4b08      	ldr	r3, [pc, #32]	; (8004648 <MX_USART6_UART_Init+0x58>)
 8004628:	2200      	movs	r2, #0
 800462a:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800462c:	4b06      	ldr	r3, [pc, #24]	; (8004648 <MX_USART6_UART_Init+0x58>)
 800462e:	2200      	movs	r2, #0
 8004630:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8004632:	4805      	ldr	r0, [pc, #20]	; (8004648 <MX_USART6_UART_Init+0x58>)
 8004634:	f005 ffd0 	bl	800a5d8 <HAL_UART_Init>
 8004638:	4603      	mov	r3, r0
 800463a:	2b00      	cmp	r3, #0
 800463c:	d001      	beq.n	8004642 <MX_USART6_UART_Init+0x52>
  {
    Error_Handler();
 800463e:	f7ff fa1f 	bl	8003a80 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8004642:	bf00      	nop
 8004644:	bd80      	pop	{r7, pc}
 8004646:	bf00      	nop
 8004648:	20000854 	.word	0x20000854
 800464c:	40011400 	.word	0x40011400

08004650 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004650:	b580      	push	{r7, lr}
 8004652:	b0b0      	sub	sp, #192	; 0xc0
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004658:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800465c:	2200      	movs	r2, #0
 800465e:	601a      	str	r2, [r3, #0]
 8004660:	605a      	str	r2, [r3, #4]
 8004662:	609a      	str	r2, [r3, #8]
 8004664:	60da      	str	r2, [r3, #12]
 8004666:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004668:	f107 031c 	add.w	r3, r7, #28
 800466c:	2290      	movs	r2, #144	; 0x90
 800466e:	2100      	movs	r1, #0
 8004670:	4618      	mov	r0, r3
 8004672:	f007 fa30 	bl	800bad6 <memset>
  if(uartHandle->Instance==USART3)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	4a43      	ldr	r2, [pc, #268]	; (8004788 <HAL_UART_MspInit+0x138>)
 800467c:	4293      	cmp	r3, r2
 800467e:	d13d      	bne.n	80046fc <HAL_UART_MspInit+0xac>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8004680:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004684:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8004686:	2300      	movs	r3, #0
 8004688:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800468a:	f107 031c 	add.w	r3, r7, #28
 800468e:	4618      	mov	r0, r3
 8004690:	f003 fc8a 	bl	8007fa8 <HAL_RCCEx_PeriphCLKConfig>
 8004694:	4603      	mov	r3, r0
 8004696:	2b00      	cmp	r3, #0
 8004698:	d001      	beq.n	800469e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800469a:	f7ff f9f1 	bl	8003a80 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800469e:	4b3b      	ldr	r3, [pc, #236]	; (800478c <HAL_UART_MspInit+0x13c>)
 80046a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046a2:	4a3a      	ldr	r2, [pc, #232]	; (800478c <HAL_UART_MspInit+0x13c>)
 80046a4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80046a8:	6413      	str	r3, [r2, #64]	; 0x40
 80046aa:	4b38      	ldr	r3, [pc, #224]	; (800478c <HAL_UART_MspInit+0x13c>)
 80046ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046ae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80046b2:	61bb      	str	r3, [r7, #24]
 80046b4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80046b6:	4b35      	ldr	r3, [pc, #212]	; (800478c <HAL_UART_MspInit+0x13c>)
 80046b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046ba:	4a34      	ldr	r2, [pc, #208]	; (800478c <HAL_UART_MspInit+0x13c>)
 80046bc:	f043 0308 	orr.w	r3, r3, #8
 80046c0:	6313      	str	r3, [r2, #48]	; 0x30
 80046c2:	4b32      	ldr	r3, [pc, #200]	; (800478c <HAL_UART_MspInit+0x13c>)
 80046c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046c6:	f003 0308 	and.w	r3, r3, #8
 80046ca:	617b      	str	r3, [r7, #20]
 80046cc:	697b      	ldr	r3, [r7, #20]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80046ce:	f44f 7340 	mov.w	r3, #768	; 0x300
 80046d2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046d6:	2302      	movs	r3, #2
 80046d8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046dc:	2300      	movs	r3, #0
 80046de:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80046e2:	2303      	movs	r3, #3
 80046e4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80046e8:	2307      	movs	r3, #7
 80046ea:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80046ee:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80046f2:	4619      	mov	r1, r3
 80046f4:	4826      	ldr	r0, [pc, #152]	; (8004790 <HAL_UART_MspInit+0x140>)
 80046f6:	f001 ffa3 	bl	8006640 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 80046fa:	e040      	b.n	800477e <HAL_UART_MspInit+0x12e>
  else if(uartHandle->Instance==USART6)
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	4a24      	ldr	r2, [pc, #144]	; (8004794 <HAL_UART_MspInit+0x144>)
 8004702:	4293      	cmp	r3, r2
 8004704:	d13b      	bne.n	800477e <HAL_UART_MspInit+0x12e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8004706:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800470a:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 800470c:	2300      	movs	r3, #0
 800470e:	677b      	str	r3, [r7, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004710:	f107 031c 	add.w	r3, r7, #28
 8004714:	4618      	mov	r0, r3
 8004716:	f003 fc47 	bl	8007fa8 <HAL_RCCEx_PeriphCLKConfig>
 800471a:	4603      	mov	r3, r0
 800471c:	2b00      	cmp	r3, #0
 800471e:	d001      	beq.n	8004724 <HAL_UART_MspInit+0xd4>
      Error_Handler();
 8004720:	f7ff f9ae 	bl	8003a80 <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 8004724:	4b19      	ldr	r3, [pc, #100]	; (800478c <HAL_UART_MspInit+0x13c>)
 8004726:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004728:	4a18      	ldr	r2, [pc, #96]	; (800478c <HAL_UART_MspInit+0x13c>)
 800472a:	f043 0320 	orr.w	r3, r3, #32
 800472e:	6453      	str	r3, [r2, #68]	; 0x44
 8004730:	4b16      	ldr	r3, [pc, #88]	; (800478c <HAL_UART_MspInit+0x13c>)
 8004732:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004734:	f003 0320 	and.w	r3, r3, #32
 8004738:	613b      	str	r3, [r7, #16]
 800473a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800473c:	4b13      	ldr	r3, [pc, #76]	; (800478c <HAL_UART_MspInit+0x13c>)
 800473e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004740:	4a12      	ldr	r2, [pc, #72]	; (800478c <HAL_UART_MspInit+0x13c>)
 8004742:	f043 0304 	orr.w	r3, r3, #4
 8004746:	6313      	str	r3, [r2, #48]	; 0x30
 8004748:	4b10      	ldr	r3, [pc, #64]	; (800478c <HAL_UART_MspInit+0x13c>)
 800474a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800474c:	f003 0304 	and.w	r3, r3, #4
 8004750:	60fb      	str	r3, [r7, #12]
 8004752:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004754:	23c0      	movs	r3, #192	; 0xc0
 8004756:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800475a:	2302      	movs	r3, #2
 800475c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004760:	2300      	movs	r3, #0
 8004762:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004766:	2303      	movs	r3, #3
 8004768:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800476c:	2308      	movs	r3, #8
 800476e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004772:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8004776:	4619      	mov	r1, r3
 8004778:	4807      	ldr	r0, [pc, #28]	; (8004798 <HAL_UART_MspInit+0x148>)
 800477a:	f001 ff61 	bl	8006640 <HAL_GPIO_Init>
}
 800477e:	bf00      	nop
 8004780:	37c0      	adds	r7, #192	; 0xc0
 8004782:	46bd      	mov	sp, r7
 8004784:	bd80      	pop	{r7, pc}
 8004786:	bf00      	nop
 8004788:	40004800 	.word	0x40004800
 800478c:	40023800 	.word	0x40023800
 8004790:	40020c00 	.word	0x40020c00
 8004794:	40011400 	.word	0x40011400
 8004798:	40020800 	.word	0x40020800

0800479c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800479c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80047d4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80047a0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80047a2:	e003      	b.n	80047ac <LoopCopyDataInit>

080047a4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80047a4:	4b0c      	ldr	r3, [pc, #48]	; (80047d8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80047a6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80047a8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80047aa:	3104      	adds	r1, #4

080047ac <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80047ac:	480b      	ldr	r0, [pc, #44]	; (80047dc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80047ae:	4b0c      	ldr	r3, [pc, #48]	; (80047e0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80047b0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80047b2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80047b4:	d3f6      	bcc.n	80047a4 <CopyDataInit>
  ldr  r2, =_sbss
 80047b6:	4a0b      	ldr	r2, [pc, #44]	; (80047e4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80047b8:	e002      	b.n	80047c0 <LoopFillZerobss>

080047ba <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80047ba:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80047bc:	f842 3b04 	str.w	r3, [r2], #4

080047c0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80047c0:	4b09      	ldr	r3, [pc, #36]	; (80047e8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80047c2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80047c4:	d3f9      	bcc.n	80047ba <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80047c6:	f7ff fb47 	bl	8003e58 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80047ca:	f007 f9dd 	bl	800bb88 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80047ce:	f7fd f931 	bl	8001a34 <main>
  bx  lr    
 80047d2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80047d4:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 80047d8:	0800f250 	.word	0x0800f250
  ldr  r0, =_sdata
 80047dc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80047e0:	200002a0 	.word	0x200002a0
  ldr  r2, =_sbss
 80047e4:	200002a0 	.word	0x200002a0
  ldr  r3, = _ebss
 80047e8:	20000a2c 	.word	0x20000a2c

080047ec <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80047ec:	e7fe      	b.n	80047ec <ADC_IRQHandler>

080047ee <ILI9341_Draw_Filled_Circle>:
    }
}

/*Draw filled circle at X,Y location with specified radius and colour. X and Y represent circles center */
void ILI9341_Draw_Filled_Circle(uint16_t X, uint16_t Y, uint16_t Radius, uint16_t Colour)
{
 80047ee:	b590      	push	{r4, r7, lr}
 80047f0:	b08b      	sub	sp, #44	; 0x2c
 80047f2:	af00      	add	r7, sp, #0
 80047f4:	4604      	mov	r4, r0
 80047f6:	4608      	mov	r0, r1
 80047f8:	4611      	mov	r1, r2
 80047fa:	461a      	mov	r2, r3
 80047fc:	4623      	mov	r3, r4
 80047fe:	80fb      	strh	r3, [r7, #6]
 8004800:	4603      	mov	r3, r0
 8004802:	80bb      	strh	r3, [r7, #4]
 8004804:	460b      	mov	r3, r1
 8004806:	807b      	strh	r3, [r7, #2]
 8004808:	4613      	mov	r3, r2
 800480a:	803b      	strh	r3, [r7, #0]
	
		int x = Radius;
 800480c:	887b      	ldrh	r3, [r7, #2]
 800480e:	627b      	str	r3, [r7, #36]	; 0x24
    int y = 0;
 8004810:	2300      	movs	r3, #0
 8004812:	623b      	str	r3, [r7, #32]
    int xChange = 1 - (Radius << 1);
 8004814:	887b      	ldrh	r3, [r7, #2]
 8004816:	005b      	lsls	r3, r3, #1
 8004818:	f1c3 0301 	rsb	r3, r3, #1
 800481c:	61fb      	str	r3, [r7, #28]
    int yChange = 0;
 800481e:	2300      	movs	r3, #0
 8004820:	61bb      	str	r3, [r7, #24]
    int radiusError = 0;
 8004822:	2300      	movs	r3, #0
 8004824:	617b      	str	r3, [r7, #20]

    while (x >= y)
 8004826:	e061      	b.n	80048ec <ILI9341_Draw_Filled_Circle+0xfe>
    {
        for (int i = X - x; i <= X + x; i++)
 8004828:	88fa      	ldrh	r2, [r7, #6]
 800482a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800482c:	1ad3      	subs	r3, r2, r3
 800482e:	613b      	str	r3, [r7, #16]
 8004830:	e018      	b.n	8004864 <ILI9341_Draw_Filled_Circle+0x76>
        {
            ILI9341_Draw_Pixel(i, Y + y,Colour);
 8004832:	693b      	ldr	r3, [r7, #16]
 8004834:	b298      	uxth	r0, r3
 8004836:	6a3b      	ldr	r3, [r7, #32]
 8004838:	b29a      	uxth	r2, r3
 800483a:	88bb      	ldrh	r3, [r7, #4]
 800483c:	4413      	add	r3, r2
 800483e:	b29b      	uxth	r3, r3
 8004840:	883a      	ldrh	r2, [r7, #0]
 8004842:	4619      	mov	r1, r3
 8004844:	f000 fc84 	bl	8005150 <ILI9341_Draw_Pixel>
            ILI9341_Draw_Pixel(i, Y - y,Colour);
 8004848:	693b      	ldr	r3, [r7, #16]
 800484a:	b298      	uxth	r0, r3
 800484c:	6a3b      	ldr	r3, [r7, #32]
 800484e:	b29b      	uxth	r3, r3
 8004850:	88ba      	ldrh	r2, [r7, #4]
 8004852:	1ad3      	subs	r3, r2, r3
 8004854:	b29b      	uxth	r3, r3
 8004856:	883a      	ldrh	r2, [r7, #0]
 8004858:	4619      	mov	r1, r3
 800485a:	f000 fc79 	bl	8005150 <ILI9341_Draw_Pixel>
        for (int i = X - x; i <= X + x; i++)
 800485e:	693b      	ldr	r3, [r7, #16]
 8004860:	3301      	adds	r3, #1
 8004862:	613b      	str	r3, [r7, #16]
 8004864:	88fa      	ldrh	r2, [r7, #6]
 8004866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004868:	4413      	add	r3, r2
 800486a:	693a      	ldr	r2, [r7, #16]
 800486c:	429a      	cmp	r2, r3
 800486e:	dde0      	ble.n	8004832 <ILI9341_Draw_Filled_Circle+0x44>
        }
        for (int i = X - y; i <= X + y; i++)
 8004870:	88fa      	ldrh	r2, [r7, #6]
 8004872:	6a3b      	ldr	r3, [r7, #32]
 8004874:	1ad3      	subs	r3, r2, r3
 8004876:	60fb      	str	r3, [r7, #12]
 8004878:	e018      	b.n	80048ac <ILI9341_Draw_Filled_Circle+0xbe>
        {
            ILI9341_Draw_Pixel(i, Y + x,Colour);
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	b298      	uxth	r0, r3
 800487e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004880:	b29a      	uxth	r2, r3
 8004882:	88bb      	ldrh	r3, [r7, #4]
 8004884:	4413      	add	r3, r2
 8004886:	b29b      	uxth	r3, r3
 8004888:	883a      	ldrh	r2, [r7, #0]
 800488a:	4619      	mov	r1, r3
 800488c:	f000 fc60 	bl	8005150 <ILI9341_Draw_Pixel>
            ILI9341_Draw_Pixel(i, Y - x,Colour);
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	b298      	uxth	r0, r3
 8004894:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004896:	b29b      	uxth	r3, r3
 8004898:	88ba      	ldrh	r2, [r7, #4]
 800489a:	1ad3      	subs	r3, r2, r3
 800489c:	b29b      	uxth	r3, r3
 800489e:	883a      	ldrh	r2, [r7, #0]
 80048a0:	4619      	mov	r1, r3
 80048a2:	f000 fc55 	bl	8005150 <ILI9341_Draw_Pixel>
        for (int i = X - y; i <= X + y; i++)
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	3301      	adds	r3, #1
 80048aa:	60fb      	str	r3, [r7, #12]
 80048ac:	88fa      	ldrh	r2, [r7, #6]
 80048ae:	6a3b      	ldr	r3, [r7, #32]
 80048b0:	4413      	add	r3, r2
 80048b2:	68fa      	ldr	r2, [r7, #12]
 80048b4:	429a      	cmp	r2, r3
 80048b6:	dde0      	ble.n	800487a <ILI9341_Draw_Filled_Circle+0x8c>
        }

        y++;
 80048b8:	6a3b      	ldr	r3, [r7, #32]
 80048ba:	3301      	adds	r3, #1
 80048bc:	623b      	str	r3, [r7, #32]
        radiusError += yChange;
 80048be:	697a      	ldr	r2, [r7, #20]
 80048c0:	69bb      	ldr	r3, [r7, #24]
 80048c2:	4413      	add	r3, r2
 80048c4:	617b      	str	r3, [r7, #20]
        yChange += 2;
 80048c6:	69bb      	ldr	r3, [r7, #24]
 80048c8:	3302      	adds	r3, #2
 80048ca:	61bb      	str	r3, [r7, #24]
        if (((radiusError << 1) + xChange) > 0)
 80048cc:	697b      	ldr	r3, [r7, #20]
 80048ce:	005a      	lsls	r2, r3, #1
 80048d0:	69fb      	ldr	r3, [r7, #28]
 80048d2:	4413      	add	r3, r2
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	dd09      	ble.n	80048ec <ILI9341_Draw_Filled_Circle+0xfe>
        {
            x--;
 80048d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048da:	3b01      	subs	r3, #1
 80048dc:	627b      	str	r3, [r7, #36]	; 0x24
            radiusError += xChange;
 80048de:	697a      	ldr	r2, [r7, #20]
 80048e0:	69fb      	ldr	r3, [r7, #28]
 80048e2:	4413      	add	r3, r2
 80048e4:	617b      	str	r3, [r7, #20]
            xChange += 2;
 80048e6:	69fb      	ldr	r3, [r7, #28]
 80048e8:	3302      	adds	r3, #2
 80048ea:	61fb      	str	r3, [r7, #28]
    while (x >= y)
 80048ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048ee:	6a3b      	ldr	r3, [r7, #32]
 80048f0:	429a      	cmp	r2, r3
 80048f2:	da99      	bge.n	8004828 <ILI9341_Draw_Filled_Circle+0x3a>
        }
    }
		//Really slow implementation, will require future overhaul
		//TODO:	https://stackoverflow.com/questions/1201200/fast-algorithm-for-drawing-filled-circles	
}
 80048f4:	bf00      	nop
 80048f6:	bf00      	nop
 80048f8:	372c      	adds	r7, #44	; 0x2c
 80048fa:	46bd      	mov	sp, r7
 80048fc:	bd90      	pop	{r4, r7, pc}

080048fe <ILI9341_Draw_Filled_Rectangle_Coord>:
	
}

/*Draw a filled rectangle between positions X0,Y0 and X1,Y1 with specified colour*/
void ILI9341_Draw_Filled_Rectangle_Coord(uint16_t X0, uint16_t Y0, uint16_t X1, uint16_t Y1, uint16_t Colour)
{
 80048fe:	b590      	push	{r4, r7, lr}
 8004900:	b089      	sub	sp, #36	; 0x24
 8004902:	af02      	add	r7, sp, #8
 8004904:	4604      	mov	r4, r0
 8004906:	4608      	mov	r0, r1
 8004908:	4611      	mov	r1, r2
 800490a:	461a      	mov	r2, r3
 800490c:	4623      	mov	r3, r4
 800490e:	80fb      	strh	r3, [r7, #6]
 8004910:	4603      	mov	r3, r0
 8004912:	80bb      	strh	r3, [r7, #4]
 8004914:	460b      	mov	r3, r1
 8004916:	807b      	strh	r3, [r7, #2]
 8004918:	4613      	mov	r3, r2
 800491a:	803b      	strh	r3, [r7, #0]
	uint16_t 	X_length = 0;
 800491c:	2300      	movs	r3, #0
 800491e:	82fb      	strh	r3, [r7, #22]
	uint16_t 	Y_length = 0;
 8004920:	2300      	movs	r3, #0
 8004922:	82bb      	strh	r3, [r7, #20]
	uint8_t		Negative_X = 0;
 8004924:	2300      	movs	r3, #0
 8004926:	74fb      	strb	r3, [r7, #19]
	uint8_t 	Negative_Y = 0;
 8004928:	2300      	movs	r3, #0
 800492a:	74bb      	strb	r3, [r7, #18]
	int32_t 	Calc_Negative = 0;
 800492c:	2300      	movs	r3, #0
 800492e:	60bb      	str	r3, [r7, #8]
	
	uint16_t X0_true = 0;
 8004930:	2300      	movs	r3, #0
 8004932:	823b      	strh	r3, [r7, #16]
	uint16_t Y0_true = 0;
 8004934:	2300      	movs	r3, #0
 8004936:	81fb      	strh	r3, [r7, #14]
	
	Calc_Negative = X1 - X0;
 8004938:	887a      	ldrh	r2, [r7, #2]
 800493a:	88fb      	ldrh	r3, [r7, #6]
 800493c:	1ad3      	subs	r3, r2, r3
 800493e:	60bb      	str	r3, [r7, #8]
	if(Calc_Negative < 0) Negative_X = 1;
 8004940:	68bb      	ldr	r3, [r7, #8]
 8004942:	2b00      	cmp	r3, #0
 8004944:	da01      	bge.n	800494a <ILI9341_Draw_Filled_Rectangle_Coord+0x4c>
 8004946:	2301      	movs	r3, #1
 8004948:	74fb      	strb	r3, [r7, #19]
	Calc_Negative = 0;
 800494a:	2300      	movs	r3, #0
 800494c:	60bb      	str	r3, [r7, #8]
	
	Calc_Negative = Y1 - Y0;
 800494e:	883a      	ldrh	r2, [r7, #0]
 8004950:	88bb      	ldrh	r3, [r7, #4]
 8004952:	1ad3      	subs	r3, r2, r3
 8004954:	60bb      	str	r3, [r7, #8]
	if(Calc_Negative < 0) Negative_Y = 1;
 8004956:	68bb      	ldr	r3, [r7, #8]
 8004958:	2b00      	cmp	r3, #0
 800495a:	da01      	bge.n	8004960 <ILI9341_Draw_Filled_Rectangle_Coord+0x62>
 800495c:	2301      	movs	r3, #1
 800495e:	74bb      	strb	r3, [r7, #18]
	
	
	//DRAW HORIZONTAL!
	if(!Negative_X)
 8004960:	7cfb      	ldrb	r3, [r7, #19]
 8004962:	2b00      	cmp	r3, #0
 8004964:	d106      	bne.n	8004974 <ILI9341_Draw_Filled_Rectangle_Coord+0x76>
	{
		X_length = X1 - X0;
 8004966:	887a      	ldrh	r2, [r7, #2]
 8004968:	88fb      	ldrh	r3, [r7, #6]
 800496a:	1ad3      	subs	r3, r2, r3
 800496c:	82fb      	strh	r3, [r7, #22]
		X0_true = X0;
 800496e:	88fb      	ldrh	r3, [r7, #6]
 8004970:	823b      	strh	r3, [r7, #16]
 8004972:	e005      	b.n	8004980 <ILI9341_Draw_Filled_Rectangle_Coord+0x82>
	}
	else
	{
		X_length = X0 - X1;
 8004974:	88fa      	ldrh	r2, [r7, #6]
 8004976:	887b      	ldrh	r3, [r7, #2]
 8004978:	1ad3      	subs	r3, r2, r3
 800497a:	82fb      	strh	r3, [r7, #22]
		X0_true = X1;
 800497c:	887b      	ldrh	r3, [r7, #2]
 800497e:	823b      	strh	r3, [r7, #16]
	}
	
	//DRAW VERTICAL!
	if(!Negative_Y)
 8004980:	7cbb      	ldrb	r3, [r7, #18]
 8004982:	2b00      	cmp	r3, #0
 8004984:	d106      	bne.n	8004994 <ILI9341_Draw_Filled_Rectangle_Coord+0x96>
	{
		Y_length = Y1 - Y0;
 8004986:	883a      	ldrh	r2, [r7, #0]
 8004988:	88bb      	ldrh	r3, [r7, #4]
 800498a:	1ad3      	subs	r3, r2, r3
 800498c:	82bb      	strh	r3, [r7, #20]
		Y0_true = Y0;		
 800498e:	88bb      	ldrh	r3, [r7, #4]
 8004990:	81fb      	strh	r3, [r7, #14]
 8004992:	e005      	b.n	80049a0 <ILI9341_Draw_Filled_Rectangle_Coord+0xa2>
	}
	else
	{
		Y_length = Y0 - Y1;
 8004994:	88ba      	ldrh	r2, [r7, #4]
 8004996:	883b      	ldrh	r3, [r7, #0]
 8004998:	1ad3      	subs	r3, r2, r3
 800499a:	82bb      	strh	r3, [r7, #20]
		Y0_true = Y1;	
 800499c:	883b      	ldrh	r3, [r7, #0]
 800499e:	81fb      	strh	r3, [r7, #14]
	}
	
	ILI9341_Draw_Rectangle(X0_true, Y0_true, X_length, Y_length, Colour);	
 80049a0:	8abc      	ldrh	r4, [r7, #20]
 80049a2:	8afa      	ldrh	r2, [r7, #22]
 80049a4:	89f9      	ldrh	r1, [r7, #14]
 80049a6:	8a38      	ldrh	r0, [r7, #16]
 80049a8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80049aa:	9300      	str	r3, [sp, #0]
 80049ac:	4623      	mov	r3, r4
 80049ae:	f000 fca9 	bl	8005304 <ILI9341_Draw_Rectangle>
}
 80049b2:	bf00      	nop
 80049b4:	371c      	adds	r7, #28
 80049b6:	46bd      	mov	sp, r7
 80049b8:	bd90      	pop	{r4, r7, pc}
	...

080049bc <ILI9341_Draw_Char>:

/*Draws a character (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Char(char Character, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour) 
{
 80049bc:	b590      	push	{r4, r7, lr}
 80049be:	b089      	sub	sp, #36	; 0x24
 80049c0:	af02      	add	r7, sp, #8
 80049c2:	4604      	mov	r4, r0
 80049c4:	4608      	mov	r0, r1
 80049c6:	4611      	mov	r1, r2
 80049c8:	461a      	mov	r2, r3
 80049ca:	4623      	mov	r3, r4
 80049cc:	71fb      	strb	r3, [r7, #7]
 80049ce:	4603      	mov	r3, r0
 80049d0:	71bb      	strb	r3, [r7, #6]
 80049d2:	460b      	mov	r3, r1
 80049d4:	717b      	strb	r3, [r7, #5]
 80049d6:	4613      	mov	r3, r2
 80049d8:	807b      	strh	r3, [r7, #2]
		uint8_t 	function_char;
    uint8_t 	i,j;
		
		function_char = Character;
 80049da:	79fb      	ldrb	r3, [r7, #7]
 80049dc:	75fb      	strb	r3, [r7, #23]
		
    if (function_char < ' ') {
 80049de:	7dfb      	ldrb	r3, [r7, #23]
 80049e0:	2b1f      	cmp	r3, #31
 80049e2:	d802      	bhi.n	80049ea <ILI9341_Draw_Char+0x2e>
        Character = 0;
 80049e4:	2300      	movs	r3, #0
 80049e6:	71fb      	strb	r3, [r7, #7]
 80049e8:	e002      	b.n	80049f0 <ILI9341_Draw_Char+0x34>
    } else {
        function_char -= 32;
 80049ea:	7dfb      	ldrb	r3, [r7, #23]
 80049ec:	3b20      	subs	r3, #32
 80049ee:	75fb      	strb	r3, [r7, #23]
		}
   	
		char temp[CHAR_WIDTH];
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 80049f0:	2300      	movs	r3, #0
 80049f2:	753b      	strb	r3, [r7, #20]
 80049f4:	e012      	b.n	8004a1c <ILI9341_Draw_Char+0x60>
		{
		temp[k] = font[function_char][k];
 80049f6:	7dfa      	ldrb	r2, [r7, #23]
 80049f8:	7d38      	ldrb	r0, [r7, #20]
 80049fa:	7d39      	ldrb	r1, [r7, #20]
 80049fc:	4c3b      	ldr	r4, [pc, #236]	; (8004aec <ILI9341_Draw_Char+0x130>)
 80049fe:	4613      	mov	r3, r2
 8004a00:	005b      	lsls	r3, r3, #1
 8004a02:	4413      	add	r3, r2
 8004a04:	005b      	lsls	r3, r3, #1
 8004a06:	4423      	add	r3, r4
 8004a08:	4403      	add	r3, r0
 8004a0a:	781a      	ldrb	r2, [r3, #0]
 8004a0c:	f101 0318 	add.w	r3, r1, #24
 8004a10:	443b      	add	r3, r7
 8004a12:	f803 2c0c 	strb.w	r2, [r3, #-12]
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 8004a16:	7d3b      	ldrb	r3, [r7, #20]
 8004a18:	3301      	adds	r3, #1
 8004a1a:	753b      	strb	r3, [r7, #20]
 8004a1c:	7d3b      	ldrb	r3, [r7, #20]
 8004a1e:	2b05      	cmp	r3, #5
 8004a20:	d9e9      	bls.n	80049f6 <ILI9341_Draw_Char+0x3a>
		}
		
    // Draw pixels
		ILI9341_Draw_Rectangle(X, Y, CHAR_WIDTH*Size, CHAR_HEIGHT*Size, Background_Colour);
 8004a22:	79bb      	ldrb	r3, [r7, #6]
 8004a24:	b298      	uxth	r0, r3
 8004a26:	797b      	ldrb	r3, [r7, #5]
 8004a28:	b299      	uxth	r1, r3
 8004a2a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004a2c:	461a      	mov	r2, r3
 8004a2e:	0052      	lsls	r2, r2, #1
 8004a30:	4413      	add	r3, r2
 8004a32:	005b      	lsls	r3, r3, #1
 8004a34:	b29a      	uxth	r2, r3
 8004a36:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004a38:	00db      	lsls	r3, r3, #3
 8004a3a:	b29c      	uxth	r4, r3
 8004a3c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8004a3e:	9300      	str	r3, [sp, #0]
 8004a40:	4623      	mov	r3, r4
 8004a42:	f000 fc5f 	bl	8005304 <ILI9341_Draw_Rectangle>
    for (j=0; j<CHAR_WIDTH; j++) {
 8004a46:	2300      	movs	r3, #0
 8004a48:	757b      	strb	r3, [r7, #21]
 8004a4a:	e047      	b.n	8004adc <ILI9341_Draw_Char+0x120>
        for (i=0; i<CHAR_HEIGHT; i++) {
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	75bb      	strb	r3, [r7, #22]
 8004a50:	e03e      	b.n	8004ad0 <ILI9341_Draw_Char+0x114>
            if (temp[j] & (1<<i)) {			
 8004a52:	7d7b      	ldrb	r3, [r7, #21]
 8004a54:	3318      	adds	r3, #24
 8004a56:	443b      	add	r3, r7
 8004a58:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8004a5c:	461a      	mov	r2, r3
 8004a5e:	7dbb      	ldrb	r3, [r7, #22]
 8004a60:	fa42 f303 	asr.w	r3, r2, r3
 8004a64:	f003 0301 	and.w	r3, r3, #1
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d02e      	beq.n	8004aca <ILI9341_Draw_Char+0x10e>
							if(Size == 1)
 8004a6c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004a6e:	2b01      	cmp	r3, #1
 8004a70:	d110      	bne.n	8004a94 <ILI9341_Draw_Char+0xd8>
							{
              ILI9341_Draw_Pixel(X+j, Y+i, Colour);
 8004a72:	79bb      	ldrb	r3, [r7, #6]
 8004a74:	b29a      	uxth	r2, r3
 8004a76:	7d7b      	ldrb	r3, [r7, #21]
 8004a78:	b29b      	uxth	r3, r3
 8004a7a:	4413      	add	r3, r2
 8004a7c:	b298      	uxth	r0, r3
 8004a7e:	797b      	ldrb	r3, [r7, #5]
 8004a80:	b29a      	uxth	r2, r3
 8004a82:	7dbb      	ldrb	r3, [r7, #22]
 8004a84:	b29b      	uxth	r3, r3
 8004a86:	4413      	add	r3, r2
 8004a88:	b29b      	uxth	r3, r3
 8004a8a:	887a      	ldrh	r2, [r7, #2]
 8004a8c:	4619      	mov	r1, r3
 8004a8e:	f000 fb5f 	bl	8005150 <ILI9341_Draw_Pixel>
 8004a92:	e01a      	b.n	8004aca <ILI9341_Draw_Char+0x10e>
							}
							else
							{
							ILI9341_Draw_Rectangle(X+(j*Size), Y+(i*Size), Size, Size, Colour);
 8004a94:	79bb      	ldrb	r3, [r7, #6]
 8004a96:	b29a      	uxth	r2, r3
 8004a98:	7d7b      	ldrb	r3, [r7, #21]
 8004a9a:	b29b      	uxth	r3, r3
 8004a9c:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 8004a9e:	fb11 f303 	smulbb	r3, r1, r3
 8004aa2:	b29b      	uxth	r3, r3
 8004aa4:	4413      	add	r3, r2
 8004aa6:	b298      	uxth	r0, r3
 8004aa8:	797b      	ldrb	r3, [r7, #5]
 8004aaa:	b29a      	uxth	r2, r3
 8004aac:	7dbb      	ldrb	r3, [r7, #22]
 8004aae:	b29b      	uxth	r3, r3
 8004ab0:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 8004ab2:	fb11 f303 	smulbb	r3, r1, r3
 8004ab6:	b29b      	uxth	r3, r3
 8004ab8:	4413      	add	r3, r2
 8004aba:	b299      	uxth	r1, r3
 8004abc:	8d3c      	ldrh	r4, [r7, #40]	; 0x28
 8004abe:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8004ac0:	887b      	ldrh	r3, [r7, #2]
 8004ac2:	9300      	str	r3, [sp, #0]
 8004ac4:	4623      	mov	r3, r4
 8004ac6:	f000 fc1d 	bl	8005304 <ILI9341_Draw_Rectangle>
        for (i=0; i<CHAR_HEIGHT; i++) {
 8004aca:	7dbb      	ldrb	r3, [r7, #22]
 8004acc:	3301      	adds	r3, #1
 8004ace:	75bb      	strb	r3, [r7, #22]
 8004ad0:	7dbb      	ldrb	r3, [r7, #22]
 8004ad2:	2b07      	cmp	r3, #7
 8004ad4:	d9bd      	bls.n	8004a52 <ILI9341_Draw_Char+0x96>
    for (j=0; j<CHAR_WIDTH; j++) {
 8004ad6:	7d7b      	ldrb	r3, [r7, #21]
 8004ad8:	3301      	adds	r3, #1
 8004ada:	757b      	strb	r3, [r7, #21]
 8004adc:	7d7b      	ldrb	r3, [r7, #21]
 8004ade:	2b05      	cmp	r3, #5
 8004ae0:	d9b4      	bls.n	8004a4c <ILI9341_Draw_Char+0x90>
							}
            }						
        }
    }
}
 8004ae2:	bf00      	nop
 8004ae4:	bf00      	nop
 8004ae6:	371c      	adds	r7, #28
 8004ae8:	46bd      	mov	sp, r7
 8004aea:	bd90      	pop	{r4, r7, pc}
 8004aec:	0800eaa8 	.word	0x0800eaa8

08004af0 <ILI9341_Draw_Text>:

/*Draws an array of characters (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Text(const char* Text, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour)
{
 8004af0:	b590      	push	{r4, r7, lr}
 8004af2:	b085      	sub	sp, #20
 8004af4:	af02      	add	r7, sp, #8
 8004af6:	6078      	str	r0, [r7, #4]
 8004af8:	4608      	mov	r0, r1
 8004afa:	4611      	mov	r1, r2
 8004afc:	461a      	mov	r2, r3
 8004afe:	4603      	mov	r3, r0
 8004b00:	70fb      	strb	r3, [r7, #3]
 8004b02:	460b      	mov	r3, r1
 8004b04:	70bb      	strb	r3, [r7, #2]
 8004b06:	4613      	mov	r3, r2
 8004b08:	803b      	strh	r3, [r7, #0]
    while (*Text) {
 8004b0a:	e017      	b.n	8004b3c <ILI9341_Draw_Text+0x4c>
        ILI9341_Draw_Char(*Text++, X, Y, Colour, Size, Background_Colour);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	1c5a      	adds	r2, r3, #1
 8004b10:	607a      	str	r2, [r7, #4]
 8004b12:	7818      	ldrb	r0, [r3, #0]
 8004b14:	883c      	ldrh	r4, [r7, #0]
 8004b16:	78ba      	ldrb	r2, [r7, #2]
 8004b18:	78f9      	ldrb	r1, [r7, #3]
 8004b1a:	8bbb      	ldrh	r3, [r7, #28]
 8004b1c:	9301      	str	r3, [sp, #4]
 8004b1e:	8b3b      	ldrh	r3, [r7, #24]
 8004b20:	9300      	str	r3, [sp, #0]
 8004b22:	4623      	mov	r3, r4
 8004b24:	f7ff ff4a 	bl	80049bc <ILI9341_Draw_Char>
        X += CHAR_WIDTH*Size;
 8004b28:	8b3b      	ldrh	r3, [r7, #24]
 8004b2a:	b2db      	uxtb	r3, r3
 8004b2c:	461a      	mov	r2, r3
 8004b2e:	0052      	lsls	r2, r2, #1
 8004b30:	4413      	add	r3, r2
 8004b32:	005b      	lsls	r3, r3, #1
 8004b34:	b2da      	uxtb	r2, r3
 8004b36:	78fb      	ldrb	r3, [r7, #3]
 8004b38:	4413      	add	r3, r2
 8004b3a:	70fb      	strb	r3, [r7, #3]
    while (*Text) {
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	781b      	ldrb	r3, [r3, #0]
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d1e3      	bne.n	8004b0c <ILI9341_Draw_Text+0x1c>
    }
}
 8004b44:	bf00      	nop
 8004b46:	bf00      	nop
 8004b48:	370c      	adds	r7, #12
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	bd90      	pop	{r4, r7, pc}
	...

08004b50 <ILI9341_SPI_Init>:
volatile uint16_t LCD_HEIGHT = ILI9341_SCREEN_HEIGHT;
volatile uint16_t LCD_WIDTH	 = ILI9341_SCREEN_WIDTH;

/* Initialize SPI */
void ILI9341_SPI_Init(void)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	af00      	add	r7, sp, #0
MX_SPI5_Init();																							//SPI INIT
 8004b54:	f7fe ffe0 	bl	8003b18 <MX_SPI5_Init>
MX_GPIO_Init();																							//GPIO INIT
 8004b58:	f7fc fb98 	bl	800128c <MX_GPIO_Init>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//CS OFF
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004b62:	4802      	ldr	r0, [pc, #8]	; (8004b6c <ILI9341_SPI_Init+0x1c>)
 8004b64:	f001 ff30 	bl	80069c8 <HAL_GPIO_WritePin>
}
 8004b68:	bf00      	nop
 8004b6a:	bd80      	pop	{r7, pc}
 8004b6c:	40020800 	.word	0x40020800

08004b70 <ILI9341_SPI_Send>:

/*Send data (char) to LCD*/
void ILI9341_SPI_Send(unsigned char SPI_Data)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b082      	sub	sp, #8
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	4603      	mov	r3, r0
 8004b78:	71fb      	strb	r3, [r7, #7]
HAL_SPI_Transmit(HSPI_INSTANCE, &SPI_Data, 1, 1);
 8004b7a:	1df9      	adds	r1, r7, #7
 8004b7c:	2301      	movs	r3, #1
 8004b7e:	2201      	movs	r2, #1
 8004b80:	4803      	ldr	r0, [pc, #12]	; (8004b90 <ILI9341_SPI_Send+0x20>)
 8004b82:	f003 ff79 	bl	8008a78 <HAL_SPI_Transmit>
}
 8004b86:	bf00      	nop
 8004b88:	3708      	adds	r7, #8
 8004b8a:	46bd      	mov	sp, r7
 8004b8c:	bd80      	pop	{r7, pc}
 8004b8e:	bf00      	nop
 8004b90:	2000059c 	.word	0x2000059c

08004b94 <ILI9341_Write_Command>:

/* Send command (char) to LCD */
void ILI9341_Write_Command(uint8_t Command)
{
 8004b94:	b580      	push	{r7, lr}
 8004b96:	b082      	sub	sp, #8
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	4603      	mov	r3, r0
 8004b9c:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004ba4:	480b      	ldr	r0, [pc, #44]	; (8004bd4 <ILI9341_Write_Command+0x40>)
 8004ba6:	f001 ff0f 	bl	80069c8 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8004baa:	2200      	movs	r2, #0
 8004bac:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004bb0:	4808      	ldr	r0, [pc, #32]	; (8004bd4 <ILI9341_Write_Command+0x40>)
 8004bb2:	f001 ff09 	bl	80069c8 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Command);
 8004bb6:	79fb      	ldrb	r3, [r7, #7]
 8004bb8:	4618      	mov	r0, r3
 8004bba:	f7ff ffd9 	bl	8004b70 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 8004bbe:	2201      	movs	r2, #1
 8004bc0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004bc4:	4803      	ldr	r0, [pc, #12]	; (8004bd4 <ILI9341_Write_Command+0x40>)
 8004bc6:	f001 feff 	bl	80069c8 <HAL_GPIO_WritePin>
}
 8004bca:	bf00      	nop
 8004bcc:	3708      	adds	r7, #8
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	bd80      	pop	{r7, pc}
 8004bd2:	bf00      	nop
 8004bd4:	40020800 	.word	0x40020800

08004bd8 <ILI9341_Write_Data>:

/* Send Data (char) to LCD */
void ILI9341_Write_Data(uint8_t Data)
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b082      	sub	sp, #8
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	4603      	mov	r3, r0
 8004be0:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8004be2:	2201      	movs	r2, #1
 8004be4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004be8:	480b      	ldr	r0, [pc, #44]	; (8004c18 <ILI9341_Write_Data+0x40>)
 8004bea:	f001 feed 	bl	80069c8 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8004bee:	2200      	movs	r2, #0
 8004bf0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004bf4:	4808      	ldr	r0, [pc, #32]	; (8004c18 <ILI9341_Write_Data+0x40>)
 8004bf6:	f001 fee7 	bl	80069c8 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Data);	
 8004bfa:	79fb      	ldrb	r3, [r7, #7]
 8004bfc:	4618      	mov	r0, r3
 8004bfe:	f7ff ffb7 	bl	8004b70 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8004c02:	2201      	movs	r2, #1
 8004c04:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004c08:	4803      	ldr	r0, [pc, #12]	; (8004c18 <ILI9341_Write_Data+0x40>)
 8004c0a:	f001 fedd 	bl	80069c8 <HAL_GPIO_WritePin>
}
 8004c0e:	bf00      	nop
 8004c10:	3708      	adds	r7, #8
 8004c12:	46bd      	mov	sp, r7
 8004c14:	bd80      	pop	{r7, pc}
 8004c16:	bf00      	nop
 8004c18:	40020800 	.word	0x40020800

08004c1c <ILI9341_Set_Address>:

/* Set Address - Location block - to draw into */
void ILI9341_Set_Address(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2)
{
 8004c1c:	b590      	push	{r4, r7, lr}
 8004c1e:	b083      	sub	sp, #12
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	4604      	mov	r4, r0
 8004c24:	4608      	mov	r0, r1
 8004c26:	4611      	mov	r1, r2
 8004c28:	461a      	mov	r2, r3
 8004c2a:	4623      	mov	r3, r4
 8004c2c:	80fb      	strh	r3, [r7, #6]
 8004c2e:	4603      	mov	r3, r0
 8004c30:	80bb      	strh	r3, [r7, #4]
 8004c32:	460b      	mov	r3, r1
 8004c34:	807b      	strh	r3, [r7, #2]
 8004c36:	4613      	mov	r3, r2
 8004c38:	803b      	strh	r3, [r7, #0]
ILI9341_Write_Command(0x2A);
 8004c3a:	202a      	movs	r0, #42	; 0x2a
 8004c3c:	f7ff ffaa 	bl	8004b94 <ILI9341_Write_Command>
ILI9341_Write_Data(X1>>8);
 8004c40:	88fb      	ldrh	r3, [r7, #6]
 8004c42:	0a1b      	lsrs	r3, r3, #8
 8004c44:	b29b      	uxth	r3, r3
 8004c46:	b2db      	uxtb	r3, r3
 8004c48:	4618      	mov	r0, r3
 8004c4a:	f7ff ffc5 	bl	8004bd8 <ILI9341_Write_Data>
ILI9341_Write_Data(X1);
 8004c4e:	88fb      	ldrh	r3, [r7, #6]
 8004c50:	b2db      	uxtb	r3, r3
 8004c52:	4618      	mov	r0, r3
 8004c54:	f7ff ffc0 	bl	8004bd8 <ILI9341_Write_Data>
ILI9341_Write_Data(X2>>8);
 8004c58:	887b      	ldrh	r3, [r7, #2]
 8004c5a:	0a1b      	lsrs	r3, r3, #8
 8004c5c:	b29b      	uxth	r3, r3
 8004c5e:	b2db      	uxtb	r3, r3
 8004c60:	4618      	mov	r0, r3
 8004c62:	f7ff ffb9 	bl	8004bd8 <ILI9341_Write_Data>
ILI9341_Write_Data(X2);
 8004c66:	887b      	ldrh	r3, [r7, #2]
 8004c68:	b2db      	uxtb	r3, r3
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	f7ff ffb4 	bl	8004bd8 <ILI9341_Write_Data>

ILI9341_Write_Command(0x2B);
 8004c70:	202b      	movs	r0, #43	; 0x2b
 8004c72:	f7ff ff8f 	bl	8004b94 <ILI9341_Write_Command>
ILI9341_Write_Data(Y1>>8);
 8004c76:	88bb      	ldrh	r3, [r7, #4]
 8004c78:	0a1b      	lsrs	r3, r3, #8
 8004c7a:	b29b      	uxth	r3, r3
 8004c7c:	b2db      	uxtb	r3, r3
 8004c7e:	4618      	mov	r0, r3
 8004c80:	f7ff ffaa 	bl	8004bd8 <ILI9341_Write_Data>
ILI9341_Write_Data(Y1);
 8004c84:	88bb      	ldrh	r3, [r7, #4]
 8004c86:	b2db      	uxtb	r3, r3
 8004c88:	4618      	mov	r0, r3
 8004c8a:	f7ff ffa5 	bl	8004bd8 <ILI9341_Write_Data>
ILI9341_Write_Data(Y2>>8);
 8004c8e:	883b      	ldrh	r3, [r7, #0]
 8004c90:	0a1b      	lsrs	r3, r3, #8
 8004c92:	b29b      	uxth	r3, r3
 8004c94:	b2db      	uxtb	r3, r3
 8004c96:	4618      	mov	r0, r3
 8004c98:	f7ff ff9e 	bl	8004bd8 <ILI9341_Write_Data>
ILI9341_Write_Data(Y2);
 8004c9c:	883b      	ldrh	r3, [r7, #0]
 8004c9e:	b2db      	uxtb	r3, r3
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	f7ff ff99 	bl	8004bd8 <ILI9341_Write_Data>

ILI9341_Write_Command(0x2C);
 8004ca6:	202c      	movs	r0, #44	; 0x2c
 8004ca8:	f7ff ff74 	bl	8004b94 <ILI9341_Write_Command>
}
 8004cac:	bf00      	nop
 8004cae:	370c      	adds	r7, #12
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	bd90      	pop	{r4, r7, pc}

08004cb4 <ILI9341_Reset>:

/*HARDWARE RESET*/
void ILI9341_Reset(void)
{
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 8004cb8:	2201      	movs	r2, #1
 8004cba:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004cbe:	480b      	ldr	r0, [pc, #44]	; (8004cec <ILI9341_Reset+0x38>)
 8004cc0:	f001 fe82 	bl	80069c8 <HAL_GPIO_WritePin>
HAL_Delay(200);
 8004cc4:	20c8      	movs	r0, #200	; 0xc8
 8004cc6:	f000 fbdf 	bl	8005488 <HAL_Delay>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8004cca:	2200      	movs	r2, #0
 8004ccc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004cd0:	4806      	ldr	r0, [pc, #24]	; (8004cec <ILI9341_Reset+0x38>)
 8004cd2:	f001 fe79 	bl	80069c8 <HAL_GPIO_WritePin>
HAL_Delay(200);
 8004cd6:	20c8      	movs	r0, #200	; 0xc8
 8004cd8:	f000 fbd6 	bl	8005488 <HAL_Delay>
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);	
 8004cdc:	2201      	movs	r2, #1
 8004cde:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004ce2:	4802      	ldr	r0, [pc, #8]	; (8004cec <ILI9341_Reset+0x38>)
 8004ce4:	f001 fe70 	bl	80069c8 <HAL_GPIO_WritePin>
}
 8004ce8:	bf00      	nop
 8004cea:	bd80      	pop	{r7, pc}
 8004cec:	40020800 	.word	0x40020800

08004cf0 <ILI9341_Set_Rotation>:

/*Ser rotation of the screen - changes x0 and y0*/
void ILI9341_Set_Rotation(uint8_t Rotation) 
{
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	b084      	sub	sp, #16
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	4603      	mov	r3, r0
 8004cf8:	71fb      	strb	r3, [r7, #7]
	
uint8_t screen_rotation = Rotation;
 8004cfa:	79fb      	ldrb	r3, [r7, #7]
 8004cfc:	73fb      	strb	r3, [r7, #15]

ILI9341_Write_Command(0x36);
 8004cfe:	2036      	movs	r0, #54	; 0x36
 8004d00:	f7ff ff48 	bl	8004b94 <ILI9341_Write_Command>
HAL_Delay(1);
 8004d04:	2001      	movs	r0, #1
 8004d06:	f000 fbbf 	bl	8005488 <HAL_Delay>
	
switch(screen_rotation) 
 8004d0a:	7bfb      	ldrb	r3, [r7, #15]
 8004d0c:	2b03      	cmp	r3, #3
 8004d0e:	d837      	bhi.n	8004d80 <ILI9341_Set_Rotation+0x90>
 8004d10:	a201      	add	r2, pc, #4	; (adr r2, 8004d18 <ILI9341_Set_Rotation+0x28>)
 8004d12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d16:	bf00      	nop
 8004d18:	08004d29 	.word	0x08004d29
 8004d1c:	08004d3f 	.word	0x08004d3f
 8004d20:	08004d55 	.word	0x08004d55
 8004d24:	08004d6b 	.word	0x08004d6b
	{
		case SCREEN_VERTICAL_1:
			ILI9341_Write_Data(0x40|0x08);
 8004d28:	2048      	movs	r0, #72	; 0x48
 8004d2a:	f7ff ff55 	bl	8004bd8 <ILI9341_Write_Data>
			LCD_WIDTH = 240;
 8004d2e:	4b17      	ldr	r3, [pc, #92]	; (8004d8c <ILI9341_Set_Rotation+0x9c>)
 8004d30:	22f0      	movs	r2, #240	; 0xf0
 8004d32:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 8004d34:	4b16      	ldr	r3, [pc, #88]	; (8004d90 <ILI9341_Set_Rotation+0xa0>)
 8004d36:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8004d3a:	801a      	strh	r2, [r3, #0]
			break;
 8004d3c:	e021      	b.n	8004d82 <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_1:
			ILI9341_Write_Data(0x20|0x08);
 8004d3e:	2028      	movs	r0, #40	; 0x28
 8004d40:	f7ff ff4a 	bl	8004bd8 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 8004d44:	4b11      	ldr	r3, [pc, #68]	; (8004d8c <ILI9341_Set_Rotation+0x9c>)
 8004d46:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8004d4a:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 8004d4c:	4b10      	ldr	r3, [pc, #64]	; (8004d90 <ILI9341_Set_Rotation+0xa0>)
 8004d4e:	22f0      	movs	r2, #240	; 0xf0
 8004d50:	801a      	strh	r2, [r3, #0]
			break;
 8004d52:	e016      	b.n	8004d82 <ILI9341_Set_Rotation+0x92>
		case SCREEN_VERTICAL_2:
			ILI9341_Write_Data(0x80|0x08);
 8004d54:	2088      	movs	r0, #136	; 0x88
 8004d56:	f7ff ff3f 	bl	8004bd8 <ILI9341_Write_Data>
			LCD_WIDTH  = 240;
 8004d5a:	4b0c      	ldr	r3, [pc, #48]	; (8004d8c <ILI9341_Set_Rotation+0x9c>)
 8004d5c:	22f0      	movs	r2, #240	; 0xf0
 8004d5e:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 8004d60:	4b0b      	ldr	r3, [pc, #44]	; (8004d90 <ILI9341_Set_Rotation+0xa0>)
 8004d62:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8004d66:	801a      	strh	r2, [r3, #0]
			break;
 8004d68:	e00b      	b.n	8004d82 <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_2:
			ILI9341_Write_Data(0x40|0x80|0x20|0x08);
 8004d6a:	20e8      	movs	r0, #232	; 0xe8
 8004d6c:	f7ff ff34 	bl	8004bd8 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 8004d70:	4b06      	ldr	r3, [pc, #24]	; (8004d8c <ILI9341_Set_Rotation+0x9c>)
 8004d72:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8004d76:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 8004d78:	4b05      	ldr	r3, [pc, #20]	; (8004d90 <ILI9341_Set_Rotation+0xa0>)
 8004d7a:	22f0      	movs	r2, #240	; 0xf0
 8004d7c:	801a      	strh	r2, [r3, #0]
			break;
 8004d7e:	e000      	b.n	8004d82 <ILI9341_Set_Rotation+0x92>
		default:
			//EXIT IF SCREEN ROTATION NOT VALID!
			break;
 8004d80:	bf00      	nop
	}
}
 8004d82:	bf00      	nop
 8004d84:	3710      	adds	r7, #16
 8004d86:	46bd      	mov	sp, r7
 8004d88:	bd80      	pop	{r7, pc}
 8004d8a:	bf00      	nop
 8004d8c:	200000ce 	.word	0x200000ce
 8004d90:	200000cc 	.word	0x200000cc

08004d94 <ILI9341_Enable>:

/*Enable LCD display*/
void ILI9341_Enable(void)
{
 8004d94:	b580      	push	{r7, lr}
 8004d96:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 8004d98:	2201      	movs	r2, #1
 8004d9a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004d9e:	4802      	ldr	r0, [pc, #8]	; (8004da8 <ILI9341_Enable+0x14>)
 8004da0:	f001 fe12 	bl	80069c8 <HAL_GPIO_WritePin>
}
 8004da4:	bf00      	nop
 8004da6:	bd80      	pop	{r7, pc}
 8004da8:	40020800 	.word	0x40020800

08004dac <ILI9341_Init>:

/*Initialize LCD display*/
void ILI9341_Init(void)
{
 8004dac:	b580      	push	{r7, lr}
 8004dae:	af00      	add	r7, sp, #0

ILI9341_Enable();
 8004db0:	f7ff fff0 	bl	8004d94 <ILI9341_Enable>
ILI9341_SPI_Init();
 8004db4:	f7ff fecc 	bl	8004b50 <ILI9341_SPI_Init>
ILI9341_Reset();
 8004db8:	f7ff ff7c 	bl	8004cb4 <ILI9341_Reset>

//SOFTWARE RESET
ILI9341_Write_Command(0x01);
 8004dbc:	2001      	movs	r0, #1
 8004dbe:	f7ff fee9 	bl	8004b94 <ILI9341_Write_Command>
HAL_Delay(1000);
 8004dc2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004dc6:	f000 fb5f 	bl	8005488 <HAL_Delay>
	
//POWER CONTROL A
ILI9341_Write_Command(0xCB);
 8004dca:	20cb      	movs	r0, #203	; 0xcb
 8004dcc:	f7ff fee2 	bl	8004b94 <ILI9341_Write_Command>
ILI9341_Write_Data(0x39);
 8004dd0:	2039      	movs	r0, #57	; 0x39
 8004dd2:	f7ff ff01 	bl	8004bd8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x2C);
 8004dd6:	202c      	movs	r0, #44	; 0x2c
 8004dd8:	f7ff fefe 	bl	8004bd8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8004ddc:	2000      	movs	r0, #0
 8004dde:	f7ff fefb 	bl	8004bd8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x34);
 8004de2:	2034      	movs	r0, #52	; 0x34
 8004de4:	f7ff fef8 	bl	8004bd8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x02);
 8004de8:	2002      	movs	r0, #2
 8004dea:	f7ff fef5 	bl	8004bd8 <ILI9341_Write_Data>

//POWER CONTROL B
ILI9341_Write_Command(0xCF);
 8004dee:	20cf      	movs	r0, #207	; 0xcf
 8004df0:	f7ff fed0 	bl	8004b94 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8004df4:	2000      	movs	r0, #0
 8004df6:	f7ff feef 	bl	8004bd8 <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 8004dfa:	20c1      	movs	r0, #193	; 0xc1
 8004dfc:	f7ff feec 	bl	8004bd8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x30);
 8004e00:	2030      	movs	r0, #48	; 0x30
 8004e02:	f7ff fee9 	bl	8004bd8 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL A
ILI9341_Write_Command(0xE8);
 8004e06:	20e8      	movs	r0, #232	; 0xe8
 8004e08:	f7ff fec4 	bl	8004b94 <ILI9341_Write_Command>
ILI9341_Write_Data(0x85);
 8004e0c:	2085      	movs	r0, #133	; 0x85
 8004e0e:	f7ff fee3 	bl	8004bd8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8004e12:	2000      	movs	r0, #0
 8004e14:	f7ff fee0 	bl	8004bd8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x78);
 8004e18:	2078      	movs	r0, #120	; 0x78
 8004e1a:	f7ff fedd 	bl	8004bd8 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL B
ILI9341_Write_Command(0xEA);
 8004e1e:	20ea      	movs	r0, #234	; 0xea
 8004e20:	f7ff feb8 	bl	8004b94 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8004e24:	2000      	movs	r0, #0
 8004e26:	f7ff fed7 	bl	8004bd8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8004e2a:	2000      	movs	r0, #0
 8004e2c:	f7ff fed4 	bl	8004bd8 <ILI9341_Write_Data>

//POWER ON SEQUENCE CONTROL
ILI9341_Write_Command(0xED);
 8004e30:	20ed      	movs	r0, #237	; 0xed
 8004e32:	f7ff feaf 	bl	8004b94 <ILI9341_Write_Command>
ILI9341_Write_Data(0x64);
 8004e36:	2064      	movs	r0, #100	; 0x64
 8004e38:	f7ff fece 	bl	8004bd8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8004e3c:	2003      	movs	r0, #3
 8004e3e:	f7ff fecb 	bl	8004bd8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x12);
 8004e42:	2012      	movs	r0, #18
 8004e44:	f7ff fec8 	bl	8004bd8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x81);
 8004e48:	2081      	movs	r0, #129	; 0x81
 8004e4a:	f7ff fec5 	bl	8004bd8 <ILI9341_Write_Data>

//PUMP RATIO CONTROL
ILI9341_Write_Command(0xF7);
 8004e4e:	20f7      	movs	r0, #247	; 0xf7
 8004e50:	f7ff fea0 	bl	8004b94 <ILI9341_Write_Command>
ILI9341_Write_Data(0x20);
 8004e54:	2020      	movs	r0, #32
 8004e56:	f7ff febf 	bl	8004bd8 <ILI9341_Write_Data>

//POWER CONTROL,VRH[5:0]
ILI9341_Write_Command(0xC0);
 8004e5a:	20c0      	movs	r0, #192	; 0xc0
 8004e5c:	f7ff fe9a 	bl	8004b94 <ILI9341_Write_Command>
ILI9341_Write_Data(0x23);
 8004e60:	2023      	movs	r0, #35	; 0x23
 8004e62:	f7ff feb9 	bl	8004bd8 <ILI9341_Write_Data>

//POWER CONTROL,SAP[2:0];BT[3:0]
ILI9341_Write_Command(0xC1);
 8004e66:	20c1      	movs	r0, #193	; 0xc1
 8004e68:	f7ff fe94 	bl	8004b94 <ILI9341_Write_Command>
ILI9341_Write_Data(0x10);
 8004e6c:	2010      	movs	r0, #16
 8004e6e:	f7ff feb3 	bl	8004bd8 <ILI9341_Write_Data>

//VCM CONTROL
ILI9341_Write_Command(0xC5);
 8004e72:	20c5      	movs	r0, #197	; 0xc5
 8004e74:	f7ff fe8e 	bl	8004b94 <ILI9341_Write_Command>
ILI9341_Write_Data(0x3E);
 8004e78:	203e      	movs	r0, #62	; 0x3e
 8004e7a:	f7ff fead 	bl	8004bd8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x28);
 8004e7e:	2028      	movs	r0, #40	; 0x28
 8004e80:	f7ff feaa 	bl	8004bd8 <ILI9341_Write_Data>

//VCM CONTROL 2
ILI9341_Write_Command(0xC7);
 8004e84:	20c7      	movs	r0, #199	; 0xc7
 8004e86:	f7ff fe85 	bl	8004b94 <ILI9341_Write_Command>
ILI9341_Write_Data(0x86);
 8004e8a:	2086      	movs	r0, #134	; 0x86
 8004e8c:	f7ff fea4 	bl	8004bd8 <ILI9341_Write_Data>

//MEMORY ACCESS CONTROL
ILI9341_Write_Command(0x36);
 8004e90:	2036      	movs	r0, #54	; 0x36
 8004e92:	f7ff fe7f 	bl	8004b94 <ILI9341_Write_Command>
ILI9341_Write_Data(0x48);
 8004e96:	2048      	movs	r0, #72	; 0x48
 8004e98:	f7ff fe9e 	bl	8004bd8 <ILI9341_Write_Data>

//PIXEL FORMAT
ILI9341_Write_Command(0x3A);
 8004e9c:	203a      	movs	r0, #58	; 0x3a
 8004e9e:	f7ff fe79 	bl	8004b94 <ILI9341_Write_Command>
ILI9341_Write_Data(0x55);
 8004ea2:	2055      	movs	r0, #85	; 0x55
 8004ea4:	f7ff fe98 	bl	8004bd8 <ILI9341_Write_Data>

//FRAME RATIO CONTROL, STANDARD RGB COLOR
ILI9341_Write_Command(0xB1);
 8004ea8:	20b1      	movs	r0, #177	; 0xb1
 8004eaa:	f7ff fe73 	bl	8004b94 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8004eae:	2000      	movs	r0, #0
 8004eb0:	f7ff fe92 	bl	8004bd8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x18);
 8004eb4:	2018      	movs	r0, #24
 8004eb6:	f7ff fe8f 	bl	8004bd8 <ILI9341_Write_Data>

//DISPLAY FUNCTION CONTROL
ILI9341_Write_Command(0xB6);
 8004eba:	20b6      	movs	r0, #182	; 0xb6
 8004ebc:	f7ff fe6a 	bl	8004b94 <ILI9341_Write_Command>
ILI9341_Write_Data(0x08);
 8004ec0:	2008      	movs	r0, #8
 8004ec2:	f7ff fe89 	bl	8004bd8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x82);
 8004ec6:	2082      	movs	r0, #130	; 0x82
 8004ec8:	f7ff fe86 	bl	8004bd8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x27);
 8004ecc:	2027      	movs	r0, #39	; 0x27
 8004ece:	f7ff fe83 	bl	8004bd8 <ILI9341_Write_Data>

//3GAMMA FUNCTION DISABLE
ILI9341_Write_Command(0xF2);
 8004ed2:	20f2      	movs	r0, #242	; 0xf2
 8004ed4:	f7ff fe5e 	bl	8004b94 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8004ed8:	2000      	movs	r0, #0
 8004eda:	f7ff fe7d 	bl	8004bd8 <ILI9341_Write_Data>

//GAMMA CURVE SELECTED
ILI9341_Write_Command(0x26);
 8004ede:	2026      	movs	r0, #38	; 0x26
 8004ee0:	f7ff fe58 	bl	8004b94 <ILI9341_Write_Command>
ILI9341_Write_Data(0x01);
 8004ee4:	2001      	movs	r0, #1
 8004ee6:	f7ff fe77 	bl	8004bd8 <ILI9341_Write_Data>

//POSITIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE0);
 8004eea:	20e0      	movs	r0, #224	; 0xe0
 8004eec:	f7ff fe52 	bl	8004b94 <ILI9341_Write_Command>
ILI9341_Write_Data(0x0F);
 8004ef0:	200f      	movs	r0, #15
 8004ef2:	f7ff fe71 	bl	8004bd8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8004ef6:	2031      	movs	r0, #49	; 0x31
 8004ef8:	f7ff fe6e 	bl	8004bd8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x2B);
 8004efc:	202b      	movs	r0, #43	; 0x2b
 8004efe:	f7ff fe6b 	bl	8004bd8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 8004f02:	200c      	movs	r0, #12
 8004f04:	f7ff fe68 	bl	8004bd8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8004f08:	200e      	movs	r0, #14
 8004f0a:	f7ff fe65 	bl	8004bd8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 8004f0e:	2008      	movs	r0, #8
 8004f10:	f7ff fe62 	bl	8004bd8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x4E);
 8004f14:	204e      	movs	r0, #78	; 0x4e
 8004f16:	f7ff fe5f 	bl	8004bd8 <ILI9341_Write_Data>
ILI9341_Write_Data(0xF1);
 8004f1a:	20f1      	movs	r0, #241	; 0xf1
 8004f1c:	f7ff fe5c 	bl	8004bd8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x37);
 8004f20:	2037      	movs	r0, #55	; 0x37
 8004f22:	f7ff fe59 	bl	8004bd8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 8004f26:	2007      	movs	r0, #7
 8004f28:	f7ff fe56 	bl	8004bd8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x10);
 8004f2c:	2010      	movs	r0, #16
 8004f2e:	f7ff fe53 	bl	8004bd8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8004f32:	2003      	movs	r0, #3
 8004f34:	f7ff fe50 	bl	8004bd8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8004f38:	200e      	movs	r0, #14
 8004f3a:	f7ff fe4d 	bl	8004bd8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x09);
 8004f3e:	2009      	movs	r0, #9
 8004f40:	f7ff fe4a 	bl	8004bd8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8004f44:	2000      	movs	r0, #0
 8004f46:	f7ff fe47 	bl	8004bd8 <ILI9341_Write_Data>

//NEGATIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE1);
 8004f4a:	20e1      	movs	r0, #225	; 0xe1
 8004f4c:	f7ff fe22 	bl	8004b94 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8004f50:	2000      	movs	r0, #0
 8004f52:	f7ff fe41 	bl	8004bd8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8004f56:	200e      	movs	r0, #14
 8004f58:	f7ff fe3e 	bl	8004bd8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x14);
 8004f5c:	2014      	movs	r0, #20
 8004f5e:	f7ff fe3b 	bl	8004bd8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8004f62:	2003      	movs	r0, #3
 8004f64:	f7ff fe38 	bl	8004bd8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x11);
 8004f68:	2011      	movs	r0, #17
 8004f6a:	f7ff fe35 	bl	8004bd8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 8004f6e:	2007      	movs	r0, #7
 8004f70:	f7ff fe32 	bl	8004bd8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8004f74:	2031      	movs	r0, #49	; 0x31
 8004f76:	f7ff fe2f 	bl	8004bd8 <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 8004f7a:	20c1      	movs	r0, #193	; 0xc1
 8004f7c:	f7ff fe2c 	bl	8004bd8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x48);
 8004f80:	2048      	movs	r0, #72	; 0x48
 8004f82:	f7ff fe29 	bl	8004bd8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 8004f86:	2008      	movs	r0, #8
 8004f88:	f7ff fe26 	bl	8004bd8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 8004f8c:	200f      	movs	r0, #15
 8004f8e:	f7ff fe23 	bl	8004bd8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 8004f92:	200c      	movs	r0, #12
 8004f94:	f7ff fe20 	bl	8004bd8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8004f98:	2031      	movs	r0, #49	; 0x31
 8004f9a:	f7ff fe1d 	bl	8004bd8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x36);
 8004f9e:	2036      	movs	r0, #54	; 0x36
 8004fa0:	f7ff fe1a 	bl	8004bd8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 8004fa4:	200f      	movs	r0, #15
 8004fa6:	f7ff fe17 	bl	8004bd8 <ILI9341_Write_Data>

//EXIT SLEEP
ILI9341_Write_Command(0x11);
 8004faa:	2011      	movs	r0, #17
 8004fac:	f7ff fdf2 	bl	8004b94 <ILI9341_Write_Command>
HAL_Delay(120);
 8004fb0:	2078      	movs	r0, #120	; 0x78
 8004fb2:	f000 fa69 	bl	8005488 <HAL_Delay>

//TURN ON DISPLAY
ILI9341_Write_Command(0x29);
 8004fb6:	2029      	movs	r0, #41	; 0x29
 8004fb8:	f7ff fdec 	bl	8004b94 <ILI9341_Write_Command>

//STARTING ROTATION
ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 8004fbc:	2000      	movs	r0, #0
 8004fbe:	f7ff fe97 	bl	8004cf0 <ILI9341_Set_Rotation>
}
 8004fc2:	bf00      	nop
 8004fc4:	bd80      	pop	{r7, pc}
	...

08004fc8 <ILI9341_Draw_Colour_Burst>:
}

//INTERNAL FUNCTION OF LIBRARY
/*Sends block colour information to LCD*/
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size)
{
 8004fc8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004fcc:	b08d      	sub	sp, #52	; 0x34
 8004fce:	af00      	add	r7, sp, #0
 8004fd0:	4603      	mov	r3, r0
 8004fd2:	6039      	str	r1, [r7, #0]
 8004fd4:	80fb      	strh	r3, [r7, #6]
 8004fd6:	466b      	mov	r3, sp
 8004fd8:	461e      	mov	r6, r3
//SENDS COLOUR
uint32_t Buffer_Size = 0;
 8004fda:	2300      	movs	r3, #0
 8004fdc:	62fb      	str	r3, [r7, #44]	; 0x2c
if((Size*2) < BURST_MAX_SIZE)
 8004fde:	683b      	ldr	r3, [r7, #0]
 8004fe0:	005b      	lsls	r3, r3, #1
 8004fe2:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8004fe6:	d202      	bcs.n	8004fee <ILI9341_Draw_Colour_Burst+0x26>
{
	Buffer_Size = Size;
 8004fe8:	683b      	ldr	r3, [r7, #0]
 8004fea:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004fec:	e002      	b.n	8004ff4 <ILI9341_Draw_Colour_Burst+0x2c>
}
else
{
	Buffer_Size = BURST_MAX_SIZE;
 8004fee:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8004ff2:	62fb      	str	r3, [r7, #44]	; 0x2c
}
	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8004ff4:	2201      	movs	r2, #1
 8004ff6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004ffa:	4840      	ldr	r0, [pc, #256]	; (80050fc <ILI9341_Draw_Colour_Burst+0x134>)
 8004ffc:	f001 fce4 	bl	80069c8 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8005000:	2200      	movs	r2, #0
 8005002:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005006:	483d      	ldr	r0, [pc, #244]	; (80050fc <ILI9341_Draw_Colour_Burst+0x134>)
 8005008:	f001 fcde 	bl	80069c8 <HAL_GPIO_WritePin>

unsigned char chifted = 	Colour>>8;;
 800500c:	88fb      	ldrh	r3, [r7, #6]
 800500e:	0a1b      	lsrs	r3, r3, #8
 8005010:	b29b      	uxth	r3, r3
 8005012:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
unsigned char burst_buffer[Buffer_Size];
 8005016:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005018:	460b      	mov	r3, r1
 800501a:	3b01      	subs	r3, #1
 800501c:	61fb      	str	r3, [r7, #28]
 800501e:	2300      	movs	r3, #0
 8005020:	4688      	mov	r8, r1
 8005022:	4699      	mov	r9, r3
 8005024:	f04f 0200 	mov.w	r2, #0
 8005028:	f04f 0300 	mov.w	r3, #0
 800502c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005030:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005034:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005038:	2300      	movs	r3, #0
 800503a:	460c      	mov	r4, r1
 800503c:	461d      	mov	r5, r3
 800503e:	f04f 0200 	mov.w	r2, #0
 8005042:	f04f 0300 	mov.w	r3, #0
 8005046:	00eb      	lsls	r3, r5, #3
 8005048:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800504c:	00e2      	lsls	r2, r4, #3
 800504e:	1dcb      	adds	r3, r1, #7
 8005050:	08db      	lsrs	r3, r3, #3
 8005052:	00db      	lsls	r3, r3, #3
 8005054:	ebad 0d03 	sub.w	sp, sp, r3
 8005058:	466b      	mov	r3, sp
 800505a:	3300      	adds	r3, #0
 800505c:	61bb      	str	r3, [r7, #24]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 800505e:	2300      	movs	r3, #0
 8005060:	62bb      	str	r3, [r7, #40]	; 0x28
 8005062:	e00e      	b.n	8005082 <ILI9341_Draw_Colour_Burst+0xba>
	{
		burst_buffer[j] = 	chifted;
 8005064:	69ba      	ldr	r2, [r7, #24]
 8005066:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005068:	4413      	add	r3, r2
 800506a:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 800506e:	701a      	strb	r2, [r3, #0]
		burst_buffer[j+1] = Colour;
 8005070:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005072:	3301      	adds	r3, #1
 8005074:	88fa      	ldrh	r2, [r7, #6]
 8005076:	b2d1      	uxtb	r1, r2
 8005078:	69ba      	ldr	r2, [r7, #24]
 800507a:	54d1      	strb	r1, [r2, r3]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 800507c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800507e:	3302      	adds	r3, #2
 8005080:	62bb      	str	r3, [r7, #40]	; 0x28
 8005082:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005084:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005086:	429a      	cmp	r2, r3
 8005088:	d3ec      	bcc.n	8005064 <ILI9341_Draw_Colour_Burst+0x9c>
	}

uint32_t Sending_Size = Size*2;
 800508a:	683b      	ldr	r3, [r7, #0]
 800508c:	005b      	lsls	r3, r3, #1
 800508e:	617b      	str	r3, [r7, #20]
uint32_t Sending_in_Block = Sending_Size/Buffer_Size;
 8005090:	697a      	ldr	r2, [r7, #20]
 8005092:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005094:	fbb2 f3f3 	udiv	r3, r2, r3
 8005098:	613b      	str	r3, [r7, #16]
uint32_t Remainder_from_block = Sending_Size%Buffer_Size;
 800509a:	697b      	ldr	r3, [r7, #20]
 800509c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800509e:	fbb3 f2f2 	udiv	r2, r3, r2
 80050a2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80050a4:	fb01 f202 	mul.w	r2, r1, r2
 80050a8:	1a9b      	subs	r3, r3, r2
 80050aa:	60fb      	str	r3, [r7, #12]

if(Sending_in_Block != 0)
 80050ac:	693b      	ldr	r3, [r7, #16]
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d010      	beq.n	80050d4 <ILI9341_Draw_Colour_Burst+0x10c>
{
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 80050b2:	2300      	movs	r3, #0
 80050b4:	627b      	str	r3, [r7, #36]	; 0x24
 80050b6:	e009      	b.n	80050cc <ILI9341_Draw_Colour_Burst+0x104>
		{
		HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Buffer_Size, 10);	
 80050b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050ba:	b29a      	uxth	r2, r3
 80050bc:	230a      	movs	r3, #10
 80050be:	69b9      	ldr	r1, [r7, #24]
 80050c0:	480f      	ldr	r0, [pc, #60]	; (8005100 <ILI9341_Draw_Colour_Burst+0x138>)
 80050c2:	f003 fcd9 	bl	8008a78 <HAL_SPI_Transmit>
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 80050c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050c8:	3301      	adds	r3, #1
 80050ca:	627b      	str	r3, [r7, #36]	; 0x24
 80050cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80050ce:	693b      	ldr	r3, [r7, #16]
 80050d0:	429a      	cmp	r2, r3
 80050d2:	d3f1      	bcc.n	80050b8 <ILI9341_Draw_Colour_Burst+0xf0>
		}
}

//REMAINDER!
HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Remainder_from_block, 10);	
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	b29a      	uxth	r2, r3
 80050d8:	230a      	movs	r3, #10
 80050da:	69b9      	ldr	r1, [r7, #24]
 80050dc:	4808      	ldr	r0, [pc, #32]	; (8005100 <ILI9341_Draw_Colour_Burst+0x138>)
 80050de:	f003 fccb 	bl	8008a78 <HAL_SPI_Transmit>
	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80050e2:	2201      	movs	r2, #1
 80050e4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80050e8:	4804      	ldr	r0, [pc, #16]	; (80050fc <ILI9341_Draw_Colour_Burst+0x134>)
 80050ea:	f001 fc6d 	bl	80069c8 <HAL_GPIO_WritePin>
 80050ee:	46b5      	mov	sp, r6
}
 80050f0:	bf00      	nop
 80050f2:	3734      	adds	r7, #52	; 0x34
 80050f4:	46bd      	mov	sp, r7
 80050f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80050fa:	bf00      	nop
 80050fc:	40020800 	.word	0x40020800
 8005100:	2000059c 	.word	0x2000059c

08005104 <ILI9341_Fill_Screen>:

//FILL THE ENTIRE SCREEN WITH SELECTED COLOUR (either #define-d ones or custom 16bit)
/*Sets address (entire screen) and Sends Height*Width ammount of colour information to LCD*/
void ILI9341_Fill_Screen(uint16_t Colour)
{
 8005104:	b580      	push	{r7, lr}
 8005106:	b082      	sub	sp, #8
 8005108:	af00      	add	r7, sp, #0
 800510a:	4603      	mov	r3, r0
 800510c:	80fb      	strh	r3, [r7, #6]
ILI9341_Set_Address(0,0,LCD_WIDTH,LCD_HEIGHT);	
 800510e:	4b0e      	ldr	r3, [pc, #56]	; (8005148 <ILI9341_Fill_Screen+0x44>)
 8005110:	881b      	ldrh	r3, [r3, #0]
 8005112:	b29a      	uxth	r2, r3
 8005114:	4b0d      	ldr	r3, [pc, #52]	; (800514c <ILI9341_Fill_Screen+0x48>)
 8005116:	881b      	ldrh	r3, [r3, #0]
 8005118:	b29b      	uxth	r3, r3
 800511a:	2100      	movs	r1, #0
 800511c:	2000      	movs	r0, #0
 800511e:	f7ff fd7d 	bl	8004c1c <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, LCD_WIDTH*LCD_HEIGHT);	
 8005122:	4b09      	ldr	r3, [pc, #36]	; (8005148 <ILI9341_Fill_Screen+0x44>)
 8005124:	881b      	ldrh	r3, [r3, #0]
 8005126:	b29b      	uxth	r3, r3
 8005128:	461a      	mov	r2, r3
 800512a:	4b08      	ldr	r3, [pc, #32]	; (800514c <ILI9341_Fill_Screen+0x48>)
 800512c:	881b      	ldrh	r3, [r3, #0]
 800512e:	b29b      	uxth	r3, r3
 8005130:	fb02 f303 	mul.w	r3, r2, r3
 8005134:	461a      	mov	r2, r3
 8005136:	88fb      	ldrh	r3, [r7, #6]
 8005138:	4611      	mov	r1, r2
 800513a:	4618      	mov	r0, r3
 800513c:	f7ff ff44 	bl	8004fc8 <ILI9341_Draw_Colour_Burst>
}
 8005140:	bf00      	nop
 8005142:	3708      	adds	r7, #8
 8005144:	46bd      	mov	sp, r7
 8005146:	bd80      	pop	{r7, pc}
 8005148:	200000ce 	.word	0x200000ce
 800514c:	200000cc 	.word	0x200000cc

08005150 <ILI9341_Draw_Pixel>:
//Location is dependant on screen orientation. x0 and y0 locations change with orientations.
//Using pixels to draw big simple structures is not recommended as it is really slow
//Try using either rectangles or lines if possible
//
void ILI9341_Draw_Pixel(uint16_t X,uint16_t Y,uint16_t Colour) 
{
 8005150:	b580      	push	{r7, lr}
 8005152:	b086      	sub	sp, #24
 8005154:	af00      	add	r7, sp, #0
 8005156:	4603      	mov	r3, r0
 8005158:	80fb      	strh	r3, [r7, #6]
 800515a:	460b      	mov	r3, r1
 800515c:	80bb      	strh	r3, [r7, #4]
 800515e:	4613      	mov	r3, r2
 8005160:	807b      	strh	r3, [r7, #2]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 8005162:	4b64      	ldr	r3, [pc, #400]	; (80052f4 <ILI9341_Draw_Pixel+0x1a4>)
 8005164:	881b      	ldrh	r3, [r3, #0]
 8005166:	b29b      	uxth	r3, r3
 8005168:	88fa      	ldrh	r2, [r7, #6]
 800516a:	429a      	cmp	r2, r3
 800516c:	f080 80be 	bcs.w	80052ec <ILI9341_Draw_Pixel+0x19c>
 8005170:	4b61      	ldr	r3, [pc, #388]	; (80052f8 <ILI9341_Draw_Pixel+0x1a8>)
 8005172:	881b      	ldrh	r3, [r3, #0]
 8005174:	b29b      	uxth	r3, r3
 8005176:	88ba      	ldrh	r2, [r7, #4]
 8005178:	429a      	cmp	r2, r3
 800517a:	f080 80b7 	bcs.w	80052ec <ILI9341_Draw_Pixel+0x19c>
	
//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 800517e:	2200      	movs	r2, #0
 8005180:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005184:	485d      	ldr	r0, [pc, #372]	; (80052fc <ILI9341_Draw_Pixel+0x1ac>)
 8005186:	f001 fc1f 	bl	80069c8 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 800518a:	2200      	movs	r2, #0
 800518c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005190:	485a      	ldr	r0, [pc, #360]	; (80052fc <ILI9341_Draw_Pixel+0x1ac>)
 8005192:	f001 fc19 	bl	80069c8 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2A);
 8005196:	202a      	movs	r0, #42	; 0x2a
 8005198:	f7ff fcea 	bl	8004b70 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 800519c:	2201      	movs	r2, #1
 800519e:	f44f 7100 	mov.w	r1, #512	; 0x200
 80051a2:	4856      	ldr	r0, [pc, #344]	; (80052fc <ILI9341_Draw_Pixel+0x1ac>)
 80051a4:	f001 fc10 	bl	80069c8 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 80051a8:	2201      	movs	r2, #1
 80051aa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80051ae:	4853      	ldr	r0, [pc, #332]	; (80052fc <ILI9341_Draw_Pixel+0x1ac>)
 80051b0:	f001 fc0a 	bl	80069c8 <HAL_GPIO_WritePin>

//XDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 80051b4:	2200      	movs	r2, #0
 80051b6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80051ba:	4850      	ldr	r0, [pc, #320]	; (80052fc <ILI9341_Draw_Pixel+0x1ac>)
 80051bc:	f001 fc04 	bl	80069c8 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer[4] = {X>>8,X, (X+1)>>8, (X+1)};
 80051c0:	88fb      	ldrh	r3, [r7, #6]
 80051c2:	0a1b      	lsrs	r3, r3, #8
 80051c4:	b29b      	uxth	r3, r3
 80051c6:	b2db      	uxtb	r3, r3
 80051c8:	753b      	strb	r3, [r7, #20]
 80051ca:	88fb      	ldrh	r3, [r7, #6]
 80051cc:	b2db      	uxtb	r3, r3
 80051ce:	757b      	strb	r3, [r7, #21]
 80051d0:	88fb      	ldrh	r3, [r7, #6]
 80051d2:	3301      	adds	r3, #1
 80051d4:	121b      	asrs	r3, r3, #8
 80051d6:	b2db      	uxtb	r3, r3
 80051d8:	75bb      	strb	r3, [r7, #22]
 80051da:	88fb      	ldrh	r3, [r7, #6]
 80051dc:	b2db      	uxtb	r3, r3
 80051de:	3301      	adds	r3, #1
 80051e0:	b2db      	uxtb	r3, r3
 80051e2:	75fb      	strb	r3, [r7, #23]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer, 4, 1);
 80051e4:	f107 0114 	add.w	r1, r7, #20
 80051e8:	2301      	movs	r3, #1
 80051ea:	2204      	movs	r2, #4
 80051ec:	4844      	ldr	r0, [pc, #272]	; (8005300 <ILI9341_Draw_Pixel+0x1b0>)
 80051ee:	f003 fc43 	bl	8008a78 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80051f2:	2201      	movs	r2, #1
 80051f4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80051f8:	4840      	ldr	r0, [pc, #256]	; (80052fc <ILI9341_Draw_Pixel+0x1ac>)
 80051fa:	f001 fbe5 	bl	80069c8 <HAL_GPIO_WritePin>

//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 80051fe:	2200      	movs	r2, #0
 8005200:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005204:	483d      	ldr	r0, [pc, #244]	; (80052fc <ILI9341_Draw_Pixel+0x1ac>)
 8005206:	f001 fbdf 	bl	80069c8 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 800520a:	2200      	movs	r2, #0
 800520c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005210:	483a      	ldr	r0, [pc, #232]	; (80052fc <ILI9341_Draw_Pixel+0x1ac>)
 8005212:	f001 fbd9 	bl	80069c8 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2B);
 8005216:	202b      	movs	r0, #43	; 0x2b
 8005218:	f7ff fcaa 	bl	8004b70 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 800521c:	2201      	movs	r2, #1
 800521e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005222:	4836      	ldr	r0, [pc, #216]	; (80052fc <ILI9341_Draw_Pixel+0x1ac>)
 8005224:	f001 fbd0 	bl	80069c8 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 8005228:	2201      	movs	r2, #1
 800522a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800522e:	4833      	ldr	r0, [pc, #204]	; (80052fc <ILI9341_Draw_Pixel+0x1ac>)
 8005230:	f001 fbca 	bl	80069c8 <HAL_GPIO_WritePin>

//YDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8005234:	2200      	movs	r2, #0
 8005236:	f44f 7180 	mov.w	r1, #256	; 0x100
 800523a:	4830      	ldr	r0, [pc, #192]	; (80052fc <ILI9341_Draw_Pixel+0x1ac>)
 800523c:	f001 fbc4 	bl	80069c8 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer1[4] = {Y>>8,Y, (Y+1)>>8, (Y+1)};
 8005240:	88bb      	ldrh	r3, [r7, #4]
 8005242:	0a1b      	lsrs	r3, r3, #8
 8005244:	b29b      	uxth	r3, r3
 8005246:	b2db      	uxtb	r3, r3
 8005248:	743b      	strb	r3, [r7, #16]
 800524a:	88bb      	ldrh	r3, [r7, #4]
 800524c:	b2db      	uxtb	r3, r3
 800524e:	747b      	strb	r3, [r7, #17]
 8005250:	88bb      	ldrh	r3, [r7, #4]
 8005252:	3301      	adds	r3, #1
 8005254:	121b      	asrs	r3, r3, #8
 8005256:	b2db      	uxtb	r3, r3
 8005258:	74bb      	strb	r3, [r7, #18]
 800525a:	88bb      	ldrh	r3, [r7, #4]
 800525c:	b2db      	uxtb	r3, r3
 800525e:	3301      	adds	r3, #1
 8005260:	b2db      	uxtb	r3, r3
 8005262:	74fb      	strb	r3, [r7, #19]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer1, 4, 1);
 8005264:	f107 0110 	add.w	r1, r7, #16
 8005268:	2301      	movs	r3, #1
 800526a:	2204      	movs	r2, #4
 800526c:	4824      	ldr	r0, [pc, #144]	; (8005300 <ILI9341_Draw_Pixel+0x1b0>)
 800526e:	f003 fc03 	bl	8008a78 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8005272:	2201      	movs	r2, #1
 8005274:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005278:	4820      	ldr	r0, [pc, #128]	; (80052fc <ILI9341_Draw_Pixel+0x1ac>)
 800527a:	f001 fba5 	bl	80069c8 <HAL_GPIO_WritePin>

//ADDRESS	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 800527e:	2200      	movs	r2, #0
 8005280:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005284:	481d      	ldr	r0, [pc, #116]	; (80052fc <ILI9341_Draw_Pixel+0x1ac>)
 8005286:	f001 fb9f 	bl	80069c8 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 800528a:	2200      	movs	r2, #0
 800528c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005290:	481a      	ldr	r0, [pc, #104]	; (80052fc <ILI9341_Draw_Pixel+0x1ac>)
 8005292:	f001 fb99 	bl	80069c8 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2C);
 8005296:	202c      	movs	r0, #44	; 0x2c
 8005298:	f7ff fc6a 	bl	8004b70 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 800529c:	2201      	movs	r2, #1
 800529e:	f44f 7100 	mov.w	r1, #512	; 0x200
 80052a2:	4816      	ldr	r0, [pc, #88]	; (80052fc <ILI9341_Draw_Pixel+0x1ac>)
 80052a4:	f001 fb90 	bl	80069c8 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 80052a8:	2201      	movs	r2, #1
 80052aa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80052ae:	4813      	ldr	r0, [pc, #76]	; (80052fc <ILI9341_Draw_Pixel+0x1ac>)
 80052b0:	f001 fb8a 	bl	80069c8 <HAL_GPIO_WritePin>

//COLOUR	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80052b4:	2200      	movs	r2, #0
 80052b6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80052ba:	4810      	ldr	r0, [pc, #64]	; (80052fc <ILI9341_Draw_Pixel+0x1ac>)
 80052bc:	f001 fb84 	bl	80069c8 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer2[2] = {Colour>>8, Colour};
 80052c0:	887b      	ldrh	r3, [r7, #2]
 80052c2:	0a1b      	lsrs	r3, r3, #8
 80052c4:	b29b      	uxth	r3, r3
 80052c6:	b2db      	uxtb	r3, r3
 80052c8:	733b      	strb	r3, [r7, #12]
 80052ca:	887b      	ldrh	r3, [r7, #2]
 80052cc:	b2db      	uxtb	r3, r3
 80052ce:	737b      	strb	r3, [r7, #13]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer2, 2, 1);
 80052d0:	f107 010c 	add.w	r1, r7, #12
 80052d4:	2301      	movs	r3, #1
 80052d6:	2202      	movs	r2, #2
 80052d8:	4809      	ldr	r0, [pc, #36]	; (8005300 <ILI9341_Draw_Pixel+0x1b0>)
 80052da:	f003 fbcd 	bl	8008a78 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80052de:	2201      	movs	r2, #1
 80052e0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80052e4:	4805      	ldr	r0, [pc, #20]	; (80052fc <ILI9341_Draw_Pixel+0x1ac>)
 80052e6:	f001 fb6f 	bl	80069c8 <HAL_GPIO_WritePin>
 80052ea:	e000      	b.n	80052ee <ILI9341_Draw_Pixel+0x19e>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 80052ec:	bf00      	nop
	
}
 80052ee:	3718      	adds	r7, #24
 80052f0:	46bd      	mov	sp, r7
 80052f2:	bd80      	pop	{r7, pc}
 80052f4:	200000ce 	.word	0x200000ce
 80052f8:	200000cc 	.word	0x200000cc
 80052fc:	40020800 	.word	0x40020800
 8005300:	2000059c 	.word	0x2000059c

08005304 <ILI9341_Draw_Rectangle>:
//Rectangle is hollow. X and Y positions mark the upper left corner of rectangle
//As with all other draw calls x0 and y0 locations dependant on screen orientation
//

void ILI9341_Draw_Rectangle(uint16_t X, uint16_t Y, uint16_t Width, uint16_t Height, uint16_t Colour)
{
 8005304:	b590      	push	{r4, r7, lr}
 8005306:	b083      	sub	sp, #12
 8005308:	af00      	add	r7, sp, #0
 800530a:	4604      	mov	r4, r0
 800530c:	4608      	mov	r0, r1
 800530e:	4611      	mov	r1, r2
 8005310:	461a      	mov	r2, r3
 8005312:	4623      	mov	r3, r4
 8005314:	80fb      	strh	r3, [r7, #6]
 8005316:	4603      	mov	r3, r0
 8005318:	80bb      	strh	r3, [r7, #4]
 800531a:	460b      	mov	r3, r1
 800531c:	807b      	strh	r3, [r7, #2]
 800531e:	4613      	mov	r3, r2
 8005320:	803b      	strh	r3, [r7, #0]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 8005322:	4b24      	ldr	r3, [pc, #144]	; (80053b4 <ILI9341_Draw_Rectangle+0xb0>)
 8005324:	881b      	ldrh	r3, [r3, #0]
 8005326:	b29b      	uxth	r3, r3
 8005328:	88fa      	ldrh	r2, [r7, #6]
 800532a:	429a      	cmp	r2, r3
 800532c:	d23d      	bcs.n	80053aa <ILI9341_Draw_Rectangle+0xa6>
 800532e:	4b22      	ldr	r3, [pc, #136]	; (80053b8 <ILI9341_Draw_Rectangle+0xb4>)
 8005330:	881b      	ldrh	r3, [r3, #0]
 8005332:	b29b      	uxth	r3, r3
 8005334:	88ba      	ldrh	r2, [r7, #4]
 8005336:	429a      	cmp	r2, r3
 8005338:	d237      	bcs.n	80053aa <ILI9341_Draw_Rectangle+0xa6>
if((X+Width-1)>=LCD_WIDTH)
 800533a:	88fa      	ldrh	r2, [r7, #6]
 800533c:	887b      	ldrh	r3, [r7, #2]
 800533e:	4413      	add	r3, r2
 8005340:	4a1c      	ldr	r2, [pc, #112]	; (80053b4 <ILI9341_Draw_Rectangle+0xb0>)
 8005342:	8812      	ldrh	r2, [r2, #0]
 8005344:	b292      	uxth	r2, r2
 8005346:	4293      	cmp	r3, r2
 8005348:	dd05      	ble.n	8005356 <ILI9341_Draw_Rectangle+0x52>
	{
		Width=LCD_WIDTH-X;
 800534a:	4b1a      	ldr	r3, [pc, #104]	; (80053b4 <ILI9341_Draw_Rectangle+0xb0>)
 800534c:	881b      	ldrh	r3, [r3, #0]
 800534e:	b29a      	uxth	r2, r3
 8005350:	88fb      	ldrh	r3, [r7, #6]
 8005352:	1ad3      	subs	r3, r2, r3
 8005354:	807b      	strh	r3, [r7, #2]
	}
if((Y+Height-1)>=LCD_HEIGHT)
 8005356:	88ba      	ldrh	r2, [r7, #4]
 8005358:	883b      	ldrh	r3, [r7, #0]
 800535a:	4413      	add	r3, r2
 800535c:	4a16      	ldr	r2, [pc, #88]	; (80053b8 <ILI9341_Draw_Rectangle+0xb4>)
 800535e:	8812      	ldrh	r2, [r2, #0]
 8005360:	b292      	uxth	r2, r2
 8005362:	4293      	cmp	r3, r2
 8005364:	dd05      	ble.n	8005372 <ILI9341_Draw_Rectangle+0x6e>
	{
		Height=LCD_HEIGHT-Y;
 8005366:	4b14      	ldr	r3, [pc, #80]	; (80053b8 <ILI9341_Draw_Rectangle+0xb4>)
 8005368:	881b      	ldrh	r3, [r3, #0]
 800536a:	b29a      	uxth	r2, r3
 800536c:	88bb      	ldrh	r3, [r7, #4]
 800536e:	1ad3      	subs	r3, r2, r3
 8005370:	803b      	strh	r3, [r7, #0]
	}
ILI9341_Set_Address(X, Y, X+Width-1, Y+Height-1);
 8005372:	88fa      	ldrh	r2, [r7, #6]
 8005374:	887b      	ldrh	r3, [r7, #2]
 8005376:	4413      	add	r3, r2
 8005378:	b29b      	uxth	r3, r3
 800537a:	3b01      	subs	r3, #1
 800537c:	b29c      	uxth	r4, r3
 800537e:	88ba      	ldrh	r2, [r7, #4]
 8005380:	883b      	ldrh	r3, [r7, #0]
 8005382:	4413      	add	r3, r2
 8005384:	b29b      	uxth	r3, r3
 8005386:	3b01      	subs	r3, #1
 8005388:	b29b      	uxth	r3, r3
 800538a:	88b9      	ldrh	r1, [r7, #4]
 800538c:	88f8      	ldrh	r0, [r7, #6]
 800538e:	4622      	mov	r2, r4
 8005390:	f7ff fc44 	bl	8004c1c <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, Height*Width);
 8005394:	883b      	ldrh	r3, [r7, #0]
 8005396:	887a      	ldrh	r2, [r7, #2]
 8005398:	fb02 f303 	mul.w	r3, r2, r3
 800539c:	461a      	mov	r2, r3
 800539e:	8b3b      	ldrh	r3, [r7, #24]
 80053a0:	4611      	mov	r1, r2
 80053a2:	4618      	mov	r0, r3
 80053a4:	f7ff fe10 	bl	8004fc8 <ILI9341_Draw_Colour_Burst>
 80053a8:	e000      	b.n	80053ac <ILI9341_Draw_Rectangle+0xa8>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 80053aa:	bf00      	nop
}
 80053ac:	370c      	adds	r7, #12
 80053ae:	46bd      	mov	sp, r7
 80053b0:	bd90      	pop	{r4, r7, pc}
 80053b2:	bf00      	nop
 80053b4:	200000ce 	.word	0x200000ce
 80053b8:	200000cc 	.word	0x200000cc

080053bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80053bc:	b580      	push	{r7, lr}
 80053be:	af00      	add	r7, sp, #0
  __HAL_FLASH_ART_ENABLE();
#endif /* ART_ACCELERATOR_ENABLE */

  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80053c0:	4b08      	ldr	r3, [pc, #32]	; (80053e4 <HAL_Init+0x28>)
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	4a07      	ldr	r2, [pc, #28]	; (80053e4 <HAL_Init+0x28>)
 80053c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80053ca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80053cc:	2003      	movs	r0, #3
 80053ce:	f000 fd7d 	bl	8005ecc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80053d2:	2000      	movs	r0, #0
 80053d4:	f000 f808 	bl	80053e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80053d8:	f7fe fc20 	bl	8003c1c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80053dc:	2300      	movs	r3, #0
}
 80053de:	4618      	mov	r0, r3
 80053e0:	bd80      	pop	{r7, pc}
 80053e2:	bf00      	nop
 80053e4:	40023c00 	.word	0x40023c00

080053e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80053e8:	b580      	push	{r7, lr}
 80053ea:	b082      	sub	sp, #8
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80053f0:	4b12      	ldr	r3, [pc, #72]	; (800543c <HAL_InitTick+0x54>)
 80053f2:	681a      	ldr	r2, [r3, #0]
 80053f4:	4b12      	ldr	r3, [pc, #72]	; (8005440 <HAL_InitTick+0x58>)
 80053f6:	781b      	ldrb	r3, [r3, #0]
 80053f8:	4619      	mov	r1, r3
 80053fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80053fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8005402:	fbb2 f3f3 	udiv	r3, r2, r3
 8005406:	4618      	mov	r0, r3
 8005408:	f000 fd95 	bl	8005f36 <HAL_SYSTICK_Config>
 800540c:	4603      	mov	r3, r0
 800540e:	2b00      	cmp	r3, #0
 8005410:	d001      	beq.n	8005416 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005412:	2301      	movs	r3, #1
 8005414:	e00e      	b.n	8005434 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	2b0f      	cmp	r3, #15
 800541a:	d80a      	bhi.n	8005432 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800541c:	2200      	movs	r2, #0
 800541e:	6879      	ldr	r1, [r7, #4]
 8005420:	f04f 30ff 	mov.w	r0, #4294967295
 8005424:	f000 fd5d 	bl	8005ee2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005428:	4a06      	ldr	r2, [pc, #24]	; (8005444 <HAL_InitTick+0x5c>)
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800542e:	2300      	movs	r3, #0
 8005430:	e000      	b.n	8005434 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005432:	2301      	movs	r3, #1
}
 8005434:	4618      	mov	r0, r3
 8005436:	3708      	adds	r7, #8
 8005438:	46bd      	mov	sp, r7
 800543a:	bd80      	pop	{r7, pc}
 800543c:	200000c8 	.word	0x200000c8
 8005440:	200000d4 	.word	0x200000d4
 8005444:	200000d0 	.word	0x200000d0

08005448 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005448:	b480      	push	{r7}
 800544a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800544c:	4b06      	ldr	r3, [pc, #24]	; (8005468 <HAL_IncTick+0x20>)
 800544e:	781b      	ldrb	r3, [r3, #0]
 8005450:	461a      	mov	r2, r3
 8005452:	4b06      	ldr	r3, [pc, #24]	; (800546c <HAL_IncTick+0x24>)
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	4413      	add	r3, r2
 8005458:	4a04      	ldr	r2, [pc, #16]	; (800546c <HAL_IncTick+0x24>)
 800545a:	6013      	str	r3, [r2, #0]
}
 800545c:	bf00      	nop
 800545e:	46bd      	mov	sp, r7
 8005460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005464:	4770      	bx	lr
 8005466:	bf00      	nop
 8005468:	200000d4 	.word	0x200000d4
 800546c:	200008dc 	.word	0x200008dc

08005470 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005470:	b480      	push	{r7}
 8005472:	af00      	add	r7, sp, #0
  return uwTick;
 8005474:	4b03      	ldr	r3, [pc, #12]	; (8005484 <HAL_GetTick+0x14>)
 8005476:	681b      	ldr	r3, [r3, #0]
}
 8005478:	4618      	mov	r0, r3
 800547a:	46bd      	mov	sp, r7
 800547c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005480:	4770      	bx	lr
 8005482:	bf00      	nop
 8005484:	200008dc 	.word	0x200008dc

08005488 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005488:	b580      	push	{r7, lr}
 800548a:	b084      	sub	sp, #16
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005490:	f7ff ffee 	bl	8005470 <HAL_GetTick>
 8005494:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054a0:	d005      	beq.n	80054ae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80054a2:	4b0a      	ldr	r3, [pc, #40]	; (80054cc <HAL_Delay+0x44>)
 80054a4:	781b      	ldrb	r3, [r3, #0]
 80054a6:	461a      	mov	r2, r3
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	4413      	add	r3, r2
 80054ac:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80054ae:	bf00      	nop
 80054b0:	f7ff ffde 	bl	8005470 <HAL_GetTick>
 80054b4:	4602      	mov	r2, r0
 80054b6:	68bb      	ldr	r3, [r7, #8]
 80054b8:	1ad3      	subs	r3, r2, r3
 80054ba:	68fa      	ldr	r2, [r7, #12]
 80054bc:	429a      	cmp	r2, r3
 80054be:	d8f7      	bhi.n	80054b0 <HAL_Delay+0x28>
  {
  }
}
 80054c0:	bf00      	nop
 80054c2:	bf00      	nop
 80054c4:	3710      	adds	r7, #16
 80054c6:	46bd      	mov	sp, r7
 80054c8:	bd80      	pop	{r7, pc}
 80054ca:	bf00      	nop
 80054cc:	200000d4 	.word	0x200000d4

080054d0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80054d0:	b580      	push	{r7, lr}
 80054d2:	b084      	sub	sp, #16
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80054d8:	2300      	movs	r3, #0
 80054da:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d101      	bne.n	80054e6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80054e2:	2301      	movs	r3, #1
 80054e4:	e031      	b.n	800554a <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d109      	bne.n	8005502 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80054ee:	6878      	ldr	r0, [r7, #4]
 80054f0:	f7fb fa8e 	bl	8000a10 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	2200      	movs	r2, #0
 80054f8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	2200      	movs	r2, #0
 80054fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005506:	f003 0310 	and.w	r3, r3, #16
 800550a:	2b00      	cmp	r3, #0
 800550c:	d116      	bne.n	800553c <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005512:	4b10      	ldr	r3, [pc, #64]	; (8005554 <HAL_ADC_Init+0x84>)
 8005514:	4013      	ands	r3, r2
 8005516:	f043 0202 	orr.w	r2, r3, #2
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800551e:	6878      	ldr	r0, [r7, #4]
 8005520:	f000 fa88 	bl	8005a34 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2200      	movs	r2, #0
 8005528:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800552e:	f023 0303 	bic.w	r3, r3, #3
 8005532:	f043 0201 	orr.w	r2, r3, #1
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	641a      	str	r2, [r3, #64]	; 0x40
 800553a:	e001      	b.n	8005540 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800553c:	2301      	movs	r3, #1
 800553e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2200      	movs	r2, #0
 8005544:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005548:	7bfb      	ldrb	r3, [r7, #15]
}
 800554a:	4618      	mov	r0, r3
 800554c:	3710      	adds	r7, #16
 800554e:	46bd      	mov	sp, r7
 8005550:	bd80      	pop	{r7, pc}
 8005552:	bf00      	nop
 8005554:	ffffeefd 	.word	0xffffeefd

08005558 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8005558:	b580      	push	{r7, lr}
 800555a:	b086      	sub	sp, #24
 800555c:	af00      	add	r7, sp, #0
 800555e:	60f8      	str	r0, [r7, #12]
 8005560:	60b9      	str	r1, [r7, #8]
 8005562:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0;
 8005564:	2300      	movs	r3, #0
 8005566:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800556e:	2b01      	cmp	r3, #1
 8005570:	d101      	bne.n	8005576 <HAL_ADC_Start_DMA+0x1e>
 8005572:	2302      	movs	r3, #2
 8005574:	e0d4      	b.n	8005720 <HAL_ADC_Start_DMA+0x1c8>
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	2201      	movs	r2, #1
 800557a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	689b      	ldr	r3, [r3, #8]
 8005584:	f003 0301 	and.w	r3, r3, #1
 8005588:	2b01      	cmp	r3, #1
 800558a:	d018      	beq.n	80055be <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	689a      	ldr	r2, [r3, #8]
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f042 0201 	orr.w	r2, r2, #1
 800559a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 800559c:	4b62      	ldr	r3, [pc, #392]	; (8005728 <HAL_ADC_Start_DMA+0x1d0>)
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	4a62      	ldr	r2, [pc, #392]	; (800572c <HAL_ADC_Start_DMA+0x1d4>)
 80055a2:	fba2 2303 	umull	r2, r3, r2, r3
 80055a6:	0c9a      	lsrs	r2, r3, #18
 80055a8:	4613      	mov	r3, r2
 80055aa:	005b      	lsls	r3, r3, #1
 80055ac:	4413      	add	r3, r2
 80055ae:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 80055b0:	e002      	b.n	80055b8 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80055b2:	697b      	ldr	r3, [r7, #20]
 80055b4:	3b01      	subs	r3, #1
 80055b6:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 80055b8:	697b      	ldr	r3, [r7, #20]
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d1f9      	bne.n	80055b2 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	689b      	ldr	r3, [r3, #8]
 80055c4:	f003 0301 	and.w	r3, r3, #1
 80055c8:	2b01      	cmp	r3, #1
 80055ca:	f040 809c 	bne.w	8005706 <HAL_ADC_Start_DMA+0x1ae>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80055d2:	4b57      	ldr	r3, [pc, #348]	; (8005730 <HAL_ADC_Start_DMA+0x1d8>)
 80055d4:	4013      	ands	r3, r2
 80055d6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	685b      	ldr	r3, [r3, #4]
 80055e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d007      	beq.n	80055fc <HAL_ADC_Start_DMA+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055f0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80055f4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005600:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005604:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005608:	d106      	bne.n	8005618 <HAL_ADC_Start_DMA+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800560e:	f023 0206 	bic.w	r2, r3, #6
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	645a      	str	r2, [r3, #68]	; 0x44
 8005616:	e002      	b.n	800561e <HAL_ADC_Start_DMA+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	2200      	movs	r2, #0
 800561c:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	2200      	movs	r2, #0
 8005622:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800562a:	4a42      	ldr	r2, [pc, #264]	; (8005734 <HAL_ADC_Start_DMA+0x1dc>)
 800562c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005632:	4a41      	ldr	r2, [pc, #260]	; (8005738 <HAL_ADC_Start_DMA+0x1e0>)
 8005634:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800563a:	4a40      	ldr	r2, [pc, #256]	; (800573c <HAL_ADC_Start_DMA+0x1e4>)
 800563c:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8005646:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	685a      	ldr	r2, [r3, #4]
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8005656:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	689a      	ldr	r2, [r3, #8]
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005666:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	334c      	adds	r3, #76	; 0x4c
 8005672:	4619      	mov	r1, r3
 8005674:	68ba      	ldr	r2, [r7, #8]
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	f000 fd18 	bl	80060ac <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 800567c:	4b30      	ldr	r3, [pc, #192]	; (8005740 <HAL_ADC_Start_DMA+0x1e8>)
 800567e:	685b      	ldr	r3, [r3, #4]
 8005680:	f003 031f 	and.w	r3, r3, #31
 8005684:	2b00      	cmp	r3, #0
 8005686:	d10f      	bne.n	80056a8 <HAL_ADC_Start_DMA+0x150>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	689b      	ldr	r3, [r3, #8]
 800568e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005692:	2b00      	cmp	r3, #0
 8005694:	d143      	bne.n	800571e <HAL_ADC_Start_DMA+0x1c6>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	689a      	ldr	r2, [r3, #8]
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80056a4:	609a      	str	r2, [r3, #8]
 80056a6:	e03a      	b.n	800571e <HAL_ADC_Start_DMA+0x1c6>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	4a25      	ldr	r2, [pc, #148]	; (8005744 <HAL_ADC_Start_DMA+0x1ec>)
 80056ae:	4293      	cmp	r3, r2
 80056b0:	d10e      	bne.n	80056d0 <HAL_ADC_Start_DMA+0x178>
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	689b      	ldr	r3, [r3, #8]
 80056b8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d107      	bne.n	80056d0 <HAL_ADC_Start_DMA+0x178>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	689a      	ldr	r2, [r3, #8]
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80056ce:	609a      	str	r2, [r3, #8]
      }
      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 80056d0:	4b1b      	ldr	r3, [pc, #108]	; (8005740 <HAL_ADC_Start_DMA+0x1e8>)
 80056d2:	685b      	ldr	r3, [r3, #4]
 80056d4:	f003 0310 	and.w	r3, r3, #16
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d120      	bne.n	800571e <HAL_ADC_Start_DMA+0x1c6>
      {
        /* if instance of handle correspond to ADC3 and  no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	4a19      	ldr	r2, [pc, #100]	; (8005748 <HAL_ADC_Start_DMA+0x1f0>)
 80056e2:	4293      	cmp	r3, r2
 80056e4:	d11b      	bne.n	800571e <HAL_ADC_Start_DMA+0x1c6>
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	689b      	ldr	r3, [r3, #8]
 80056ec:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d114      	bne.n	800571e <HAL_ADC_Start_DMA+0x1c6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	689a      	ldr	r2, [r3, #8]
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005702:	609a      	str	r2, [r3, #8]
 8005704:	e00b      	b.n	800571e <HAL_ADC_Start_DMA+0x1c6>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800570a:	f043 0210 	orr.w	r2, r3, #16
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005716:	f043 0201 	orr.w	r2, r3, #1
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800571e:	2300      	movs	r3, #0
}
 8005720:	4618      	mov	r0, r3
 8005722:	3718      	adds	r7, #24
 8005724:	46bd      	mov	sp, r7
 8005726:	bd80      	pop	{r7, pc}
 8005728:	200000c8 	.word	0x200000c8
 800572c:	431bde83 	.word	0x431bde83
 8005730:	fffff8fe 	.word	0xfffff8fe
 8005734:	08005c29 	.word	0x08005c29
 8005738:	08005ce3 	.word	0x08005ce3
 800573c:	08005cff 	.word	0x08005cff
 8005740:	40012300 	.word	0x40012300
 8005744:	40012000 	.word	0x40012000
 8005748:	40012200 	.word	0x40012200

0800574c <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800574c:	b480      	push	{r7}
 800574e:	b083      	sub	sp, #12
 8005750:	af00      	add	r7, sp, #0
 8005752:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8005754:	bf00      	nop
 8005756:	370c      	adds	r7, #12
 8005758:	46bd      	mov	sp, r7
 800575a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575e:	4770      	bx	lr

08005760 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8005760:	b480      	push	{r7}
 8005762:	b083      	sub	sp, #12
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8005768:	bf00      	nop
 800576a:	370c      	adds	r7, #12
 800576c:	46bd      	mov	sp, r7
 800576e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005772:	4770      	bx	lr

08005774 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8005774:	b480      	push	{r7}
 8005776:	b083      	sub	sp, #12
 8005778:	af00      	add	r7, sp, #0
 800577a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800577c:	bf00      	nop
 800577e:	370c      	adds	r7, #12
 8005780:	46bd      	mov	sp, r7
 8005782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005786:	4770      	bx	lr

08005788 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8005788:	b480      	push	{r7}
 800578a:	b085      	sub	sp, #20
 800578c:	af00      	add	r7, sp, #0
 800578e:	6078      	str	r0, [r7, #4]
 8005790:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8005792:	2300      	movs	r3, #0
 8005794:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800579c:	2b01      	cmp	r3, #1
 800579e:	d101      	bne.n	80057a4 <HAL_ADC_ConfigChannel+0x1c>
 80057a0:	2302      	movs	r3, #2
 80057a2:	e136      	b.n	8005a12 <HAL_ADC_ConfigChannel+0x28a>
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2201      	movs	r2, #1
 80057a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 80057ac:	683b      	ldr	r3, [r7, #0]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	2b09      	cmp	r3, #9
 80057b2:	d93a      	bls.n	800582a <HAL_ADC_ConfigChannel+0xa2>
 80057b4:	683b      	ldr	r3, [r7, #0]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80057bc:	d035      	beq.n	800582a <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	68d9      	ldr	r1, [r3, #12]
 80057c4:	683b      	ldr	r3, [r7, #0]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	b29b      	uxth	r3, r3
 80057ca:	461a      	mov	r2, r3
 80057cc:	4613      	mov	r3, r2
 80057ce:	005b      	lsls	r3, r3, #1
 80057d0:	4413      	add	r3, r2
 80057d2:	3b1e      	subs	r3, #30
 80057d4:	2207      	movs	r2, #7
 80057d6:	fa02 f303 	lsl.w	r3, r2, r3
 80057da:	43da      	mvns	r2, r3
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	400a      	ands	r2, r1
 80057e2:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	4a8d      	ldr	r2, [pc, #564]	; (8005a20 <HAL_ADC_ConfigChannel+0x298>)
 80057ea:	4293      	cmp	r3, r2
 80057ec:	d10a      	bne.n	8005804 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	68d9      	ldr	r1, [r3, #12]
 80057f4:	683b      	ldr	r3, [r7, #0]
 80057f6:	689b      	ldr	r3, [r3, #8]
 80057f8:	061a      	lsls	r2, r3, #24
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	430a      	orrs	r2, r1
 8005800:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005802:	e035      	b.n	8005870 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	68d9      	ldr	r1, [r3, #12]
 800580a:	683b      	ldr	r3, [r7, #0]
 800580c:	689a      	ldr	r2, [r3, #8]
 800580e:	683b      	ldr	r3, [r7, #0]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	b29b      	uxth	r3, r3
 8005814:	4618      	mov	r0, r3
 8005816:	4603      	mov	r3, r0
 8005818:	005b      	lsls	r3, r3, #1
 800581a:	4403      	add	r3, r0
 800581c:	3b1e      	subs	r3, #30
 800581e:	409a      	lsls	r2, r3
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	430a      	orrs	r2, r1
 8005826:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005828:	e022      	b.n	8005870 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	6919      	ldr	r1, [r3, #16]
 8005830:	683b      	ldr	r3, [r7, #0]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	b29b      	uxth	r3, r3
 8005836:	461a      	mov	r2, r3
 8005838:	4613      	mov	r3, r2
 800583a:	005b      	lsls	r3, r3, #1
 800583c:	4413      	add	r3, r2
 800583e:	2207      	movs	r2, #7
 8005840:	fa02 f303 	lsl.w	r3, r2, r3
 8005844:	43da      	mvns	r2, r3
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	400a      	ands	r2, r1
 800584c:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	6919      	ldr	r1, [r3, #16]
 8005854:	683b      	ldr	r3, [r7, #0]
 8005856:	689a      	ldr	r2, [r3, #8]
 8005858:	683b      	ldr	r3, [r7, #0]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	b29b      	uxth	r3, r3
 800585e:	4618      	mov	r0, r3
 8005860:	4603      	mov	r3, r0
 8005862:	005b      	lsls	r3, r3, #1
 8005864:	4403      	add	r3, r0
 8005866:	409a      	lsls	r2, r3
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	430a      	orrs	r2, r1
 800586e:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8005870:	683b      	ldr	r3, [r7, #0]
 8005872:	685b      	ldr	r3, [r3, #4]
 8005874:	2b06      	cmp	r3, #6
 8005876:	d824      	bhi.n	80058c2 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800587e:	683b      	ldr	r3, [r7, #0]
 8005880:	685a      	ldr	r2, [r3, #4]
 8005882:	4613      	mov	r3, r2
 8005884:	009b      	lsls	r3, r3, #2
 8005886:	4413      	add	r3, r2
 8005888:	3b05      	subs	r3, #5
 800588a:	221f      	movs	r2, #31
 800588c:	fa02 f303 	lsl.w	r3, r2, r3
 8005890:	43da      	mvns	r2, r3
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	400a      	ands	r2, r1
 8005898:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80058a0:	683b      	ldr	r3, [r7, #0]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	b29b      	uxth	r3, r3
 80058a6:	4618      	mov	r0, r3
 80058a8:	683b      	ldr	r3, [r7, #0]
 80058aa:	685a      	ldr	r2, [r3, #4]
 80058ac:	4613      	mov	r3, r2
 80058ae:	009b      	lsls	r3, r3, #2
 80058b0:	4413      	add	r3, r2
 80058b2:	3b05      	subs	r3, #5
 80058b4:	fa00 f203 	lsl.w	r2, r0, r3
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	430a      	orrs	r2, r1
 80058be:	635a      	str	r2, [r3, #52]	; 0x34
 80058c0:	e04c      	b.n	800595c <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 80058c2:	683b      	ldr	r3, [r7, #0]
 80058c4:	685b      	ldr	r3, [r3, #4]
 80058c6:	2b0c      	cmp	r3, #12
 80058c8:	d824      	bhi.n	8005914 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80058d0:	683b      	ldr	r3, [r7, #0]
 80058d2:	685a      	ldr	r2, [r3, #4]
 80058d4:	4613      	mov	r3, r2
 80058d6:	009b      	lsls	r3, r3, #2
 80058d8:	4413      	add	r3, r2
 80058da:	3b23      	subs	r3, #35	; 0x23
 80058dc:	221f      	movs	r2, #31
 80058de:	fa02 f303 	lsl.w	r3, r2, r3
 80058e2:	43da      	mvns	r2, r3
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	400a      	ands	r2, r1
 80058ea:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80058f2:	683b      	ldr	r3, [r7, #0]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	b29b      	uxth	r3, r3
 80058f8:	4618      	mov	r0, r3
 80058fa:	683b      	ldr	r3, [r7, #0]
 80058fc:	685a      	ldr	r2, [r3, #4]
 80058fe:	4613      	mov	r3, r2
 8005900:	009b      	lsls	r3, r3, #2
 8005902:	4413      	add	r3, r2
 8005904:	3b23      	subs	r3, #35	; 0x23
 8005906:	fa00 f203 	lsl.w	r2, r0, r3
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	430a      	orrs	r2, r1
 8005910:	631a      	str	r2, [r3, #48]	; 0x30
 8005912:	e023      	b.n	800595c <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800591a:	683b      	ldr	r3, [r7, #0]
 800591c:	685a      	ldr	r2, [r3, #4]
 800591e:	4613      	mov	r3, r2
 8005920:	009b      	lsls	r3, r3, #2
 8005922:	4413      	add	r3, r2
 8005924:	3b41      	subs	r3, #65	; 0x41
 8005926:	221f      	movs	r2, #31
 8005928:	fa02 f303 	lsl.w	r3, r2, r3
 800592c:	43da      	mvns	r2, r3
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	400a      	ands	r2, r1
 8005934:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	b29b      	uxth	r3, r3
 8005942:	4618      	mov	r0, r3
 8005944:	683b      	ldr	r3, [r7, #0]
 8005946:	685a      	ldr	r2, [r3, #4]
 8005948:	4613      	mov	r3, r2
 800594a:	009b      	lsls	r3, r3, #2
 800594c:	4413      	add	r3, r2
 800594e:	3b41      	subs	r3, #65	; 0x41
 8005950:	fa00 f203 	lsl.w	r2, r0, r3
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	430a      	orrs	r2, r1
 800595a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	4a30      	ldr	r2, [pc, #192]	; (8005a24 <HAL_ADC_ConfigChannel+0x29c>)
 8005962:	4293      	cmp	r3, r2
 8005964:	d10a      	bne.n	800597c <HAL_ADC_ConfigChannel+0x1f4>
 8005966:	683b      	ldr	r3, [r7, #0]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800596e:	d105      	bne.n	800597c <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8005970:	4b2d      	ldr	r3, [pc, #180]	; (8005a28 <HAL_ADC_ConfigChannel+0x2a0>)
 8005972:	685b      	ldr	r3, [r3, #4]
 8005974:	4a2c      	ldr	r2, [pc, #176]	; (8005a28 <HAL_ADC_ConfigChannel+0x2a0>)
 8005976:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800597a:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	4a28      	ldr	r2, [pc, #160]	; (8005a24 <HAL_ADC_ConfigChannel+0x29c>)
 8005982:	4293      	cmp	r3, r2
 8005984:	d10f      	bne.n	80059a6 <HAL_ADC_ConfigChannel+0x21e>
 8005986:	683b      	ldr	r3, [r7, #0]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	2b12      	cmp	r3, #18
 800598c:	d10b      	bne.n	80059a6 <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 800598e:	4b26      	ldr	r3, [pc, #152]	; (8005a28 <HAL_ADC_ConfigChannel+0x2a0>)
 8005990:	685b      	ldr	r3, [r3, #4]
 8005992:	4a25      	ldr	r2, [pc, #148]	; (8005a28 <HAL_ADC_ConfigChannel+0x2a0>)
 8005994:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8005998:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 800599a:	4b23      	ldr	r3, [pc, #140]	; (8005a28 <HAL_ADC_ConfigChannel+0x2a0>)
 800599c:	685b      	ldr	r3, [r3, #4]
 800599e:	4a22      	ldr	r2, [pc, #136]	; (8005a28 <HAL_ADC_ConfigChannel+0x2a0>)
 80059a0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80059a4:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	4a1e      	ldr	r2, [pc, #120]	; (8005a24 <HAL_ADC_ConfigChannel+0x29c>)
 80059ac:	4293      	cmp	r3, r2
 80059ae:	d12b      	bne.n	8005a08 <HAL_ADC_ConfigChannel+0x280>
 80059b0:	683b      	ldr	r3, [r7, #0]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	4a1a      	ldr	r2, [pc, #104]	; (8005a20 <HAL_ADC_ConfigChannel+0x298>)
 80059b6:	4293      	cmp	r3, r2
 80059b8:	d003      	beq.n	80059c2 <HAL_ADC_ConfigChannel+0x23a>
 80059ba:	683b      	ldr	r3, [r7, #0]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	2b11      	cmp	r3, #17
 80059c0:	d122      	bne.n	8005a08 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 80059c2:	4b19      	ldr	r3, [pc, #100]	; (8005a28 <HAL_ADC_ConfigChannel+0x2a0>)
 80059c4:	685b      	ldr	r3, [r3, #4]
 80059c6:	4a18      	ldr	r2, [pc, #96]	; (8005a28 <HAL_ADC_ConfigChannel+0x2a0>)
 80059c8:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80059cc:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 80059ce:	4b16      	ldr	r3, [pc, #88]	; (8005a28 <HAL_ADC_ConfigChannel+0x2a0>)
 80059d0:	685b      	ldr	r3, [r3, #4]
 80059d2:	4a15      	ldr	r2, [pc, #84]	; (8005a28 <HAL_ADC_ConfigChannel+0x2a0>)
 80059d4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80059d8:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80059da:	683b      	ldr	r3, [r7, #0]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	4a10      	ldr	r2, [pc, #64]	; (8005a20 <HAL_ADC_ConfigChannel+0x298>)
 80059e0:	4293      	cmp	r3, r2
 80059e2:	d111      	bne.n	8005a08 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80059e4:	4b11      	ldr	r3, [pc, #68]	; (8005a2c <HAL_ADC_ConfigChannel+0x2a4>)
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	4a11      	ldr	r2, [pc, #68]	; (8005a30 <HAL_ADC_ConfigChannel+0x2a8>)
 80059ea:	fba2 2303 	umull	r2, r3, r2, r3
 80059ee:	0c9a      	lsrs	r2, r3, #18
 80059f0:	4613      	mov	r3, r2
 80059f2:	009b      	lsls	r3, r3, #2
 80059f4:	4413      	add	r3, r2
 80059f6:	005b      	lsls	r3, r3, #1
 80059f8:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80059fa:	e002      	b.n	8005a02 <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	3b01      	subs	r3, #1
 8005a00:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d1f9      	bne.n	80059fc <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8005a10:	2300      	movs	r3, #0
}
 8005a12:	4618      	mov	r0, r3
 8005a14:	3714      	adds	r7, #20
 8005a16:	46bd      	mov	sp, r7
 8005a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a1c:	4770      	bx	lr
 8005a1e:	bf00      	nop
 8005a20:	10000012 	.word	0x10000012
 8005a24:	40012000 	.word	0x40012000
 8005a28:	40012300 	.word	0x40012300
 8005a2c:	200000c8 	.word	0x200000c8
 8005a30:	431bde83 	.word	0x431bde83

08005a34 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005a34:	b480      	push	{r7}
 8005a36:	b083      	sub	sp, #12
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8005a3c:	4b78      	ldr	r3, [pc, #480]	; (8005c20 <ADC_Init+0x1ec>)
 8005a3e:	685b      	ldr	r3, [r3, #4]
 8005a40:	4a77      	ldr	r2, [pc, #476]	; (8005c20 <ADC_Init+0x1ec>)
 8005a42:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8005a46:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8005a48:	4b75      	ldr	r3, [pc, #468]	; (8005c20 <ADC_Init+0x1ec>)
 8005a4a:	685a      	ldr	r2, [r3, #4]
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	685b      	ldr	r3, [r3, #4]
 8005a50:	4973      	ldr	r1, [pc, #460]	; (8005c20 <ADC_Init+0x1ec>)
 8005a52:	4313      	orrs	r3, r2
 8005a54:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	685a      	ldr	r2, [r3, #4]
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005a64:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	6859      	ldr	r1, [r3, #4]
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	691b      	ldr	r3, [r3, #16]
 8005a70:	021a      	lsls	r2, r3, #8
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	430a      	orrs	r2, r1
 8005a78:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	685a      	ldr	r2, [r3, #4]
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8005a88:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	6859      	ldr	r1, [r3, #4]
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	689a      	ldr	r2, [r3, #8]
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	430a      	orrs	r2, r1
 8005a9a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	689a      	ldr	r2, [r3, #8]
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005aaa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	6899      	ldr	r1, [r3, #8]
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	68da      	ldr	r2, [r3, #12]
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	430a      	orrs	r2, r1
 8005abc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ac2:	4a58      	ldr	r2, [pc, #352]	; (8005c24 <ADC_Init+0x1f0>)
 8005ac4:	4293      	cmp	r3, r2
 8005ac6:	d022      	beq.n	8005b0e <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	689a      	ldr	r2, [r3, #8]
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005ad6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	6899      	ldr	r1, [r3, #8]
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	430a      	orrs	r2, r1
 8005ae8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	689a      	ldr	r2, [r3, #8]
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005af8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	6899      	ldr	r1, [r3, #8]
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	430a      	orrs	r2, r1
 8005b0a:	609a      	str	r2, [r3, #8]
 8005b0c:	e00f      	b.n	8005b2e <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	689a      	ldr	r2, [r3, #8]
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005b1c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	689a      	ldr	r2, [r3, #8]
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005b2c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	689a      	ldr	r2, [r3, #8]
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	f022 0202 	bic.w	r2, r2, #2
 8005b3c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	6899      	ldr	r1, [r3, #8]
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	699b      	ldr	r3, [r3, #24]
 8005b48:	005a      	lsls	r2, r3, #1
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	430a      	orrs	r2, r1
 8005b50:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d01b      	beq.n	8005b94 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	685a      	ldr	r2, [r3, #4]
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005b6a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	685a      	ldr	r2, [r3, #4]
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8005b7a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	6859      	ldr	r1, [r3, #4]
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b86:	3b01      	subs	r3, #1
 8005b88:	035a      	lsls	r2, r3, #13
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	430a      	orrs	r2, r1
 8005b90:	605a      	str	r2, [r3, #4]
 8005b92:	e007      	b.n	8005ba4 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	685a      	ldr	r2, [r3, #4]
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005ba2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8005bb2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	69db      	ldr	r3, [r3, #28]
 8005bbe:	3b01      	subs	r3, #1
 8005bc0:	051a      	lsls	r2, r3, #20
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	430a      	orrs	r2, r1
 8005bc8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	689a      	ldr	r2, [r3, #8]
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005bd8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	6899      	ldr	r1, [r3, #8]
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005be6:	025a      	lsls	r2, r3, #9
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	430a      	orrs	r2, r1
 8005bee:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	689a      	ldr	r2, [r3, #8]
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005bfe:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	6899      	ldr	r1, [r3, #8]
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	695b      	ldr	r3, [r3, #20]
 8005c0a:	029a      	lsls	r2, r3, #10
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	430a      	orrs	r2, r1
 8005c12:	609a      	str	r2, [r3, #8]
}
 8005c14:	bf00      	nop
 8005c16:	370c      	adds	r7, #12
 8005c18:	46bd      	mov	sp, r7
 8005c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1e:	4770      	bx	lr
 8005c20:	40012300 	.word	0x40012300
 8005c24:	0f000001 	.word	0x0f000001

08005c28 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8005c28:	b580      	push	{r7, lr}
 8005c2a:	b084      	sub	sp, #16
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c34:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c3a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d13c      	bne.n	8005cbc <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c46:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	689b      	ldr	r3, [r3, #8]
 8005c54:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d12b      	bne.n	8005cb4 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d127      	bne.n	8005cb4 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c6a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d006      	beq.n	8005c80 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	689b      	ldr	r3, [r3, #8]
 8005c78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d119      	bne.n	8005cb4 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	685a      	ldr	r2, [r3, #4]
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f022 0220 	bic.w	r2, r2, #32
 8005c8e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c94:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ca0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d105      	bne.n	8005cb4 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cac:	f043 0201 	orr.w	r2, r3, #1
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005cb4:	68f8      	ldr	r0, [r7, #12]
 8005cb6:	f7ff fd49 	bl	800574c <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8005cba:	e00e      	b.n	8005cda <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cc0:	f003 0310 	and.w	r3, r3, #16
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d003      	beq.n	8005cd0 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8005cc8:	68f8      	ldr	r0, [r7, #12]
 8005cca:	f7ff fd53 	bl	8005774 <HAL_ADC_ErrorCallback>
}
 8005cce:	e004      	b.n	8005cda <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005cd6:	6878      	ldr	r0, [r7, #4]
 8005cd8:	4798      	blx	r3
}
 8005cda:	bf00      	nop
 8005cdc:	3710      	adds	r7, #16
 8005cde:	46bd      	mov	sp, r7
 8005ce0:	bd80      	pop	{r7, pc}

08005ce2 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8005ce2:	b580      	push	{r7, lr}
 8005ce4:	b084      	sub	sp, #16
 8005ce6:	af00      	add	r7, sp, #0
 8005ce8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cee:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8005cf0:	68f8      	ldr	r0, [r7, #12]
 8005cf2:	f7ff fd35 	bl	8005760 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005cf6:	bf00      	nop
 8005cf8:	3710      	adds	r7, #16
 8005cfa:	46bd      	mov	sp, r7
 8005cfc:	bd80      	pop	{r7, pc}

08005cfe <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8005cfe:	b580      	push	{r7, lr}
 8005d00:	b084      	sub	sp, #16
 8005d02:	af00      	add	r7, sp, #0
 8005d04:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d0a:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	2240      	movs	r2, #64	; 0x40
 8005d10:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d16:	f043 0204 	orr.w	r2, r3, #4
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	645a      	str	r2, [r3, #68]	; 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8005d1e:	68f8      	ldr	r0, [r7, #12]
 8005d20:	f7ff fd28 	bl	8005774 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005d24:	bf00      	nop
 8005d26:	3710      	adds	r7, #16
 8005d28:	46bd      	mov	sp, r7
 8005d2a:	bd80      	pop	{r7, pc}

08005d2c <__NVIC_SetPriorityGrouping>:
{
 8005d2c:	b480      	push	{r7}
 8005d2e:	b085      	sub	sp, #20
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	f003 0307 	and.w	r3, r3, #7
 8005d3a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005d3c:	4b0b      	ldr	r3, [pc, #44]	; (8005d6c <__NVIC_SetPriorityGrouping+0x40>)
 8005d3e:	68db      	ldr	r3, [r3, #12]
 8005d40:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005d42:	68ba      	ldr	r2, [r7, #8]
 8005d44:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005d48:	4013      	ands	r3, r2
 8005d4a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005d50:	68bb      	ldr	r3, [r7, #8]
 8005d52:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8005d54:	4b06      	ldr	r3, [pc, #24]	; (8005d70 <__NVIC_SetPriorityGrouping+0x44>)
 8005d56:	4313      	orrs	r3, r2
 8005d58:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005d5a:	4a04      	ldr	r2, [pc, #16]	; (8005d6c <__NVIC_SetPriorityGrouping+0x40>)
 8005d5c:	68bb      	ldr	r3, [r7, #8]
 8005d5e:	60d3      	str	r3, [r2, #12]
}
 8005d60:	bf00      	nop
 8005d62:	3714      	adds	r7, #20
 8005d64:	46bd      	mov	sp, r7
 8005d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6a:	4770      	bx	lr
 8005d6c:	e000ed00 	.word	0xe000ed00
 8005d70:	05fa0000 	.word	0x05fa0000

08005d74 <__NVIC_GetPriorityGrouping>:
{
 8005d74:	b480      	push	{r7}
 8005d76:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005d78:	4b04      	ldr	r3, [pc, #16]	; (8005d8c <__NVIC_GetPriorityGrouping+0x18>)
 8005d7a:	68db      	ldr	r3, [r3, #12]
 8005d7c:	0a1b      	lsrs	r3, r3, #8
 8005d7e:	f003 0307 	and.w	r3, r3, #7
}
 8005d82:	4618      	mov	r0, r3
 8005d84:	46bd      	mov	sp, r7
 8005d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8a:	4770      	bx	lr
 8005d8c:	e000ed00 	.word	0xe000ed00

08005d90 <__NVIC_EnableIRQ>:
{
 8005d90:	b480      	push	{r7}
 8005d92:	b083      	sub	sp, #12
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	4603      	mov	r3, r0
 8005d98:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005d9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	db0b      	blt.n	8005dba <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005da2:	79fb      	ldrb	r3, [r7, #7]
 8005da4:	f003 021f 	and.w	r2, r3, #31
 8005da8:	4907      	ldr	r1, [pc, #28]	; (8005dc8 <__NVIC_EnableIRQ+0x38>)
 8005daa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005dae:	095b      	lsrs	r3, r3, #5
 8005db0:	2001      	movs	r0, #1
 8005db2:	fa00 f202 	lsl.w	r2, r0, r2
 8005db6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8005dba:	bf00      	nop
 8005dbc:	370c      	adds	r7, #12
 8005dbe:	46bd      	mov	sp, r7
 8005dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc4:	4770      	bx	lr
 8005dc6:	bf00      	nop
 8005dc8:	e000e100 	.word	0xe000e100

08005dcc <__NVIC_SetPriority>:
{
 8005dcc:	b480      	push	{r7}
 8005dce:	b083      	sub	sp, #12
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	4603      	mov	r3, r0
 8005dd4:	6039      	str	r1, [r7, #0]
 8005dd6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005dd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	db0a      	blt.n	8005df6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005de0:	683b      	ldr	r3, [r7, #0]
 8005de2:	b2da      	uxtb	r2, r3
 8005de4:	490c      	ldr	r1, [pc, #48]	; (8005e18 <__NVIC_SetPriority+0x4c>)
 8005de6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005dea:	0112      	lsls	r2, r2, #4
 8005dec:	b2d2      	uxtb	r2, r2
 8005dee:	440b      	add	r3, r1
 8005df0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005df4:	e00a      	b.n	8005e0c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005df6:	683b      	ldr	r3, [r7, #0]
 8005df8:	b2da      	uxtb	r2, r3
 8005dfa:	4908      	ldr	r1, [pc, #32]	; (8005e1c <__NVIC_SetPriority+0x50>)
 8005dfc:	79fb      	ldrb	r3, [r7, #7]
 8005dfe:	f003 030f 	and.w	r3, r3, #15
 8005e02:	3b04      	subs	r3, #4
 8005e04:	0112      	lsls	r2, r2, #4
 8005e06:	b2d2      	uxtb	r2, r2
 8005e08:	440b      	add	r3, r1
 8005e0a:	761a      	strb	r2, [r3, #24]
}
 8005e0c:	bf00      	nop
 8005e0e:	370c      	adds	r7, #12
 8005e10:	46bd      	mov	sp, r7
 8005e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e16:	4770      	bx	lr
 8005e18:	e000e100 	.word	0xe000e100
 8005e1c:	e000ed00 	.word	0xe000ed00

08005e20 <NVIC_EncodePriority>:
{
 8005e20:	b480      	push	{r7}
 8005e22:	b089      	sub	sp, #36	; 0x24
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	60f8      	str	r0, [r7, #12]
 8005e28:	60b9      	str	r1, [r7, #8]
 8005e2a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	f003 0307 	and.w	r3, r3, #7
 8005e32:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005e34:	69fb      	ldr	r3, [r7, #28]
 8005e36:	f1c3 0307 	rsb	r3, r3, #7
 8005e3a:	2b04      	cmp	r3, #4
 8005e3c:	bf28      	it	cs
 8005e3e:	2304      	movcs	r3, #4
 8005e40:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005e42:	69fb      	ldr	r3, [r7, #28]
 8005e44:	3304      	adds	r3, #4
 8005e46:	2b06      	cmp	r3, #6
 8005e48:	d902      	bls.n	8005e50 <NVIC_EncodePriority+0x30>
 8005e4a:	69fb      	ldr	r3, [r7, #28]
 8005e4c:	3b03      	subs	r3, #3
 8005e4e:	e000      	b.n	8005e52 <NVIC_EncodePriority+0x32>
 8005e50:	2300      	movs	r3, #0
 8005e52:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005e54:	f04f 32ff 	mov.w	r2, #4294967295
 8005e58:	69bb      	ldr	r3, [r7, #24]
 8005e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8005e5e:	43da      	mvns	r2, r3
 8005e60:	68bb      	ldr	r3, [r7, #8]
 8005e62:	401a      	ands	r2, r3
 8005e64:	697b      	ldr	r3, [r7, #20]
 8005e66:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005e68:	f04f 31ff 	mov.w	r1, #4294967295
 8005e6c:	697b      	ldr	r3, [r7, #20]
 8005e6e:	fa01 f303 	lsl.w	r3, r1, r3
 8005e72:	43d9      	mvns	r1, r3
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005e78:	4313      	orrs	r3, r2
}
 8005e7a:	4618      	mov	r0, r3
 8005e7c:	3724      	adds	r7, #36	; 0x24
 8005e7e:	46bd      	mov	sp, r7
 8005e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e84:	4770      	bx	lr
	...

08005e88 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005e88:	b580      	push	{r7, lr}
 8005e8a:	b082      	sub	sp, #8
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	3b01      	subs	r3, #1
 8005e94:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005e98:	d301      	bcc.n	8005e9e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005e9a:	2301      	movs	r3, #1
 8005e9c:	e00f      	b.n	8005ebe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005e9e:	4a0a      	ldr	r2, [pc, #40]	; (8005ec8 <SysTick_Config+0x40>)
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	3b01      	subs	r3, #1
 8005ea4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005ea6:	210f      	movs	r1, #15
 8005ea8:	f04f 30ff 	mov.w	r0, #4294967295
 8005eac:	f7ff ff8e 	bl	8005dcc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005eb0:	4b05      	ldr	r3, [pc, #20]	; (8005ec8 <SysTick_Config+0x40>)
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005eb6:	4b04      	ldr	r3, [pc, #16]	; (8005ec8 <SysTick_Config+0x40>)
 8005eb8:	2207      	movs	r2, #7
 8005eba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005ebc:	2300      	movs	r3, #0
}
 8005ebe:	4618      	mov	r0, r3
 8005ec0:	3708      	adds	r7, #8
 8005ec2:	46bd      	mov	sp, r7
 8005ec4:	bd80      	pop	{r7, pc}
 8005ec6:	bf00      	nop
 8005ec8:	e000e010 	.word	0xe000e010

08005ecc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005ecc:	b580      	push	{r7, lr}
 8005ece:	b082      	sub	sp, #8
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005ed4:	6878      	ldr	r0, [r7, #4]
 8005ed6:	f7ff ff29 	bl	8005d2c <__NVIC_SetPriorityGrouping>
}
 8005eda:	bf00      	nop
 8005edc:	3708      	adds	r7, #8
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	bd80      	pop	{r7, pc}

08005ee2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005ee2:	b580      	push	{r7, lr}
 8005ee4:	b086      	sub	sp, #24
 8005ee6:	af00      	add	r7, sp, #0
 8005ee8:	4603      	mov	r3, r0
 8005eea:	60b9      	str	r1, [r7, #8]
 8005eec:	607a      	str	r2, [r7, #4]
 8005eee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8005ef0:	2300      	movs	r3, #0
 8005ef2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005ef4:	f7ff ff3e 	bl	8005d74 <__NVIC_GetPriorityGrouping>
 8005ef8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005efa:	687a      	ldr	r2, [r7, #4]
 8005efc:	68b9      	ldr	r1, [r7, #8]
 8005efe:	6978      	ldr	r0, [r7, #20]
 8005f00:	f7ff ff8e 	bl	8005e20 <NVIC_EncodePriority>
 8005f04:	4602      	mov	r2, r0
 8005f06:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005f0a:	4611      	mov	r1, r2
 8005f0c:	4618      	mov	r0, r3
 8005f0e:	f7ff ff5d 	bl	8005dcc <__NVIC_SetPriority>
}
 8005f12:	bf00      	nop
 8005f14:	3718      	adds	r7, #24
 8005f16:	46bd      	mov	sp, r7
 8005f18:	bd80      	pop	{r7, pc}

08005f1a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005f1a:	b580      	push	{r7, lr}
 8005f1c:	b082      	sub	sp, #8
 8005f1e:	af00      	add	r7, sp, #0
 8005f20:	4603      	mov	r3, r0
 8005f22:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005f24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f28:	4618      	mov	r0, r3
 8005f2a:	f7ff ff31 	bl	8005d90 <__NVIC_EnableIRQ>
}
 8005f2e:	bf00      	nop
 8005f30:	3708      	adds	r7, #8
 8005f32:	46bd      	mov	sp, r7
 8005f34:	bd80      	pop	{r7, pc}

08005f36 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005f36:	b580      	push	{r7, lr}
 8005f38:	b082      	sub	sp, #8
 8005f3a:	af00      	add	r7, sp, #0
 8005f3c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005f3e:	6878      	ldr	r0, [r7, #4]
 8005f40:	f7ff ffa2 	bl	8005e88 <SysTick_Config>
 8005f44:	4603      	mov	r3, r0
}
 8005f46:	4618      	mov	r0, r3
 8005f48:	3708      	adds	r7, #8
 8005f4a:	46bd      	mov	sp, r7
 8005f4c:	bd80      	pop	{r7, pc}
	...

08005f50 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005f50:	b580      	push	{r7, lr}
 8005f52:	b086      	sub	sp, #24
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005f58:	2300      	movs	r3, #0
 8005f5a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005f5c:	f7ff fa88 	bl	8005470 <HAL_GetTick>
 8005f60:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d101      	bne.n	8005f6c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005f68:	2301      	movs	r3, #1
 8005f6a:	e099      	b.n	80060a0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2202      	movs	r2, #2
 8005f70:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2200      	movs	r2, #0
 8005f78:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	681a      	ldr	r2, [r3, #0]
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f022 0201 	bic.w	r2, r2, #1
 8005f8a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005f8c:	e00f      	b.n	8005fae <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005f8e:	f7ff fa6f 	bl	8005470 <HAL_GetTick>
 8005f92:	4602      	mov	r2, r0
 8005f94:	693b      	ldr	r3, [r7, #16]
 8005f96:	1ad3      	subs	r3, r2, r3
 8005f98:	2b05      	cmp	r3, #5
 8005f9a:	d908      	bls.n	8005fae <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	2220      	movs	r2, #32
 8005fa0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	2203      	movs	r2, #3
 8005fa6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8005faa:	2303      	movs	r3, #3
 8005fac:	e078      	b.n	80060a0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	f003 0301 	and.w	r3, r3, #1
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d1e8      	bne.n	8005f8e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005fc4:	697a      	ldr	r2, [r7, #20]
 8005fc6:	4b38      	ldr	r3, [pc, #224]	; (80060a8 <HAL_DMA_Init+0x158>)
 8005fc8:	4013      	ands	r3, r2
 8005fca:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	685a      	ldr	r2, [r3, #4]
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	689b      	ldr	r3, [r3, #8]
 8005fd4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005fda:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	691b      	ldr	r3, [r3, #16]
 8005fe0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005fe6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	699b      	ldr	r3, [r3, #24]
 8005fec:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005ff2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	6a1b      	ldr	r3, [r3, #32]
 8005ff8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005ffa:	697a      	ldr	r2, [r7, #20]
 8005ffc:	4313      	orrs	r3, r2
 8005ffe:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006004:	2b04      	cmp	r3, #4
 8006006:	d107      	bne.n	8006018 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006010:	4313      	orrs	r3, r2
 8006012:	697a      	ldr	r2, [r7, #20]
 8006014:	4313      	orrs	r3, r2
 8006016:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	697a      	ldr	r2, [r7, #20]
 800601e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	695b      	ldr	r3, [r3, #20]
 8006026:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006028:	697b      	ldr	r3, [r7, #20]
 800602a:	f023 0307 	bic.w	r3, r3, #7
 800602e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006034:	697a      	ldr	r2, [r7, #20]
 8006036:	4313      	orrs	r3, r2
 8006038:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800603e:	2b04      	cmp	r3, #4
 8006040:	d117      	bne.n	8006072 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006046:	697a      	ldr	r2, [r7, #20]
 8006048:	4313      	orrs	r3, r2
 800604a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006050:	2b00      	cmp	r3, #0
 8006052:	d00e      	beq.n	8006072 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006054:	6878      	ldr	r0, [r7, #4]
 8006056:	f000 fa77 	bl	8006548 <DMA_CheckFifoParam>
 800605a:	4603      	mov	r3, r0
 800605c:	2b00      	cmp	r3, #0
 800605e:	d008      	beq.n	8006072 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2240      	movs	r2, #64	; 0x40
 8006064:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	2201      	movs	r2, #1
 800606a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800606e:	2301      	movs	r3, #1
 8006070:	e016      	b.n	80060a0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	697a      	ldr	r2, [r7, #20]
 8006078:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800607a:	6878      	ldr	r0, [r7, #4]
 800607c:	f000 fa2e 	bl	80064dc <DMA_CalcBaseAndBitshift>
 8006080:	4603      	mov	r3, r0
 8006082:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006088:	223f      	movs	r2, #63	; 0x3f
 800608a:	409a      	lsls	r2, r3
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2200      	movs	r2, #0
 8006094:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	2201      	movs	r2, #1
 800609a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800609e:	2300      	movs	r3, #0
}
 80060a0:	4618      	mov	r0, r3
 80060a2:	3718      	adds	r7, #24
 80060a4:	46bd      	mov	sp, r7
 80060a6:	bd80      	pop	{r7, pc}
 80060a8:	e010803f 	.word	0xe010803f

080060ac <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80060ac:	b580      	push	{r7, lr}
 80060ae:	b086      	sub	sp, #24
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	60f8      	str	r0, [r7, #12]
 80060b4:	60b9      	str	r1, [r7, #8]
 80060b6:	607a      	str	r2, [r7, #4]
 80060b8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80060ba:	2300      	movs	r3, #0
 80060bc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80060c2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80060ca:	2b01      	cmp	r3, #1
 80060cc:	d101      	bne.n	80060d2 <HAL_DMA_Start_IT+0x26>
 80060ce:	2302      	movs	r3, #2
 80060d0:	e048      	b.n	8006164 <HAL_DMA_Start_IT+0xb8>
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	2201      	movs	r2, #1
 80060d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80060e0:	b2db      	uxtb	r3, r3
 80060e2:	2b01      	cmp	r3, #1
 80060e4:	d137      	bne.n	8006156 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	2202      	movs	r2, #2
 80060ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	2200      	movs	r2, #0
 80060f2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80060f4:	683b      	ldr	r3, [r7, #0]
 80060f6:	687a      	ldr	r2, [r7, #4]
 80060f8:	68b9      	ldr	r1, [r7, #8]
 80060fa:	68f8      	ldr	r0, [r7, #12]
 80060fc:	f000 f9c0 	bl	8006480 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006104:	223f      	movs	r2, #63	; 0x3f
 8006106:	409a      	lsls	r2, r3
 8006108:	693b      	ldr	r3, [r7, #16]
 800610a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	681a      	ldr	r2, [r3, #0]
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	f042 0216 	orr.w	r2, r2, #22
 800611a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	695a      	ldr	r2, [r3, #20]
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800612a:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006130:	2b00      	cmp	r3, #0
 8006132:	d007      	beq.n	8006144 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	681a      	ldr	r2, [r3, #0]
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	f042 0208 	orr.w	r2, r2, #8
 8006142:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	681a      	ldr	r2, [r3, #0]
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	f042 0201 	orr.w	r2, r2, #1
 8006152:	601a      	str	r2, [r3, #0]
 8006154:	e005      	b.n	8006162 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	2200      	movs	r2, #0
 800615a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800615e:	2302      	movs	r3, #2
 8006160:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8006162:	7dfb      	ldrb	r3, [r7, #23]
}
 8006164:	4618      	mov	r0, r3
 8006166:	3718      	adds	r7, #24
 8006168:	46bd      	mov	sp, r7
 800616a:	bd80      	pop	{r7, pc}

0800616c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800616c:	b580      	push	{r7, lr}
 800616e:	b086      	sub	sp, #24
 8006170:	af00      	add	r7, sp, #0
 8006172:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8006174:	2300      	movs	r3, #0
 8006176:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8006178:	4b8e      	ldr	r3, [pc, #568]	; (80063b4 <HAL_DMA_IRQHandler+0x248>)
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	4a8e      	ldr	r2, [pc, #568]	; (80063b8 <HAL_DMA_IRQHandler+0x24c>)
 800617e:	fba2 2303 	umull	r2, r3, r2, r3
 8006182:	0a9b      	lsrs	r3, r3, #10
 8006184:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800618a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800618c:	693b      	ldr	r3, [r7, #16]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006196:	2208      	movs	r2, #8
 8006198:	409a      	lsls	r2, r3
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	4013      	ands	r3, r2
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d01a      	beq.n	80061d8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	f003 0304 	and.w	r3, r3, #4
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d013      	beq.n	80061d8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	681a      	ldr	r2, [r3, #0]
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	f022 0204 	bic.w	r2, r2, #4
 80061be:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80061c4:	2208      	movs	r2, #8
 80061c6:	409a      	lsls	r2, r3
 80061c8:	693b      	ldr	r3, [r7, #16]
 80061ca:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061d0:	f043 0201 	orr.w	r2, r3, #1
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80061dc:	2201      	movs	r2, #1
 80061de:	409a      	lsls	r2, r3
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	4013      	ands	r3, r2
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d012      	beq.n	800620e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	695b      	ldr	r3, [r3, #20]
 80061ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d00b      	beq.n	800620e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80061fa:	2201      	movs	r2, #1
 80061fc:	409a      	lsls	r2, r3
 80061fe:	693b      	ldr	r3, [r7, #16]
 8006200:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006206:	f043 0202 	orr.w	r2, r3, #2
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006212:	2204      	movs	r2, #4
 8006214:	409a      	lsls	r2, r3
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	4013      	ands	r3, r2
 800621a:	2b00      	cmp	r3, #0
 800621c:	d012      	beq.n	8006244 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	f003 0302 	and.w	r3, r3, #2
 8006228:	2b00      	cmp	r3, #0
 800622a:	d00b      	beq.n	8006244 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006230:	2204      	movs	r2, #4
 8006232:	409a      	lsls	r2, r3
 8006234:	693b      	ldr	r3, [r7, #16]
 8006236:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800623c:	f043 0204 	orr.w	r2, r3, #4
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006248:	2210      	movs	r2, #16
 800624a:	409a      	lsls	r2, r3
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	4013      	ands	r3, r2
 8006250:	2b00      	cmp	r3, #0
 8006252:	d043      	beq.n	80062dc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f003 0308 	and.w	r3, r3, #8
 800625e:	2b00      	cmp	r3, #0
 8006260:	d03c      	beq.n	80062dc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006266:	2210      	movs	r2, #16
 8006268:	409a      	lsls	r2, r3
 800626a:	693b      	ldr	r3, [r7, #16]
 800626c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006278:	2b00      	cmp	r3, #0
 800627a:	d018      	beq.n	80062ae <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006286:	2b00      	cmp	r3, #0
 8006288:	d108      	bne.n	800629c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800628e:	2b00      	cmp	r3, #0
 8006290:	d024      	beq.n	80062dc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006296:	6878      	ldr	r0, [r7, #4]
 8006298:	4798      	blx	r3
 800629a:	e01f      	b.n	80062dc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d01b      	beq.n	80062dc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80062a8:	6878      	ldr	r0, [r7, #4]
 80062aa:	4798      	blx	r3
 80062ac:	e016      	b.n	80062dc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d107      	bne.n	80062cc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	681a      	ldr	r2, [r3, #0]
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	f022 0208 	bic.w	r2, r2, #8
 80062ca:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d003      	beq.n	80062dc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062d8:	6878      	ldr	r0, [r7, #4]
 80062da:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80062e0:	2220      	movs	r2, #32
 80062e2:	409a      	lsls	r2, r3
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	4013      	ands	r3, r2
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	f000 808f 	beq.w	800640c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	f003 0310 	and.w	r3, r3, #16
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	f000 8087 	beq.w	800640c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006302:	2220      	movs	r2, #32
 8006304:	409a      	lsls	r2, r3
 8006306:	693b      	ldr	r3, [r7, #16]
 8006308:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006310:	b2db      	uxtb	r3, r3
 8006312:	2b05      	cmp	r3, #5
 8006314:	d136      	bne.n	8006384 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	681a      	ldr	r2, [r3, #0]
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	f022 0216 	bic.w	r2, r2, #22
 8006324:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	695a      	ldr	r2, [r3, #20]
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006334:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800633a:	2b00      	cmp	r3, #0
 800633c:	d103      	bne.n	8006346 <HAL_DMA_IRQHandler+0x1da>
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006342:	2b00      	cmp	r3, #0
 8006344:	d007      	beq.n	8006356 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	681a      	ldr	r2, [r3, #0]
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	f022 0208 	bic.w	r2, r2, #8
 8006354:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800635a:	223f      	movs	r2, #63	; 0x3f
 800635c:	409a      	lsls	r2, r3
 800635e:	693b      	ldr	r3, [r7, #16]
 8006360:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	2201      	movs	r2, #1
 8006366:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	2200      	movs	r2, #0
 800636e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006376:	2b00      	cmp	r3, #0
 8006378:	d07e      	beq.n	8006478 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800637e:	6878      	ldr	r0, [r7, #4]
 8006380:	4798      	blx	r3
        }
        return;
 8006382:	e079      	b.n	8006478 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800638e:	2b00      	cmp	r3, #0
 8006390:	d01d      	beq.n	80063ce <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800639c:	2b00      	cmp	r3, #0
 800639e:	d10d      	bne.n	80063bc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d031      	beq.n	800640c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063ac:	6878      	ldr	r0, [r7, #4]
 80063ae:	4798      	blx	r3
 80063b0:	e02c      	b.n	800640c <HAL_DMA_IRQHandler+0x2a0>
 80063b2:	bf00      	nop
 80063b4:	200000c8 	.word	0x200000c8
 80063b8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d023      	beq.n	800640c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063c8:	6878      	ldr	r0, [r7, #4]
 80063ca:	4798      	blx	r3
 80063cc:	e01e      	b.n	800640c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d10f      	bne.n	80063fc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	681a      	ldr	r2, [r3, #0]
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	f022 0210 	bic.w	r2, r2, #16
 80063ea:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	2201      	movs	r2, #1
 80063f0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2200      	movs	r2, #0
 80063f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006400:	2b00      	cmp	r3, #0
 8006402:	d003      	beq.n	800640c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006408:	6878      	ldr	r0, [r7, #4]
 800640a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006410:	2b00      	cmp	r3, #0
 8006412:	d032      	beq.n	800647a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006418:	f003 0301 	and.w	r3, r3, #1
 800641c:	2b00      	cmp	r3, #0
 800641e:	d022      	beq.n	8006466 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2205      	movs	r2, #5
 8006424:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	681a      	ldr	r2, [r3, #0]
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	f022 0201 	bic.w	r2, r2, #1
 8006436:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8006438:	68bb      	ldr	r3, [r7, #8]
 800643a:	3301      	adds	r3, #1
 800643c:	60bb      	str	r3, [r7, #8]
 800643e:	697a      	ldr	r2, [r7, #20]
 8006440:	429a      	cmp	r2, r3
 8006442:	d307      	bcc.n	8006454 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	f003 0301 	and.w	r3, r3, #1
 800644e:	2b00      	cmp	r3, #0
 8006450:	d1f2      	bne.n	8006438 <HAL_DMA_IRQHandler+0x2cc>
 8006452:	e000      	b.n	8006456 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8006454:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	2201      	movs	r2, #1
 800645a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	2200      	movs	r2, #0
 8006462:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800646a:	2b00      	cmp	r3, #0
 800646c:	d005      	beq.n	800647a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006472:	6878      	ldr	r0, [r7, #4]
 8006474:	4798      	blx	r3
 8006476:	e000      	b.n	800647a <HAL_DMA_IRQHandler+0x30e>
        return;
 8006478:	bf00      	nop
    }
  }
}
 800647a:	3718      	adds	r7, #24
 800647c:	46bd      	mov	sp, r7
 800647e:	bd80      	pop	{r7, pc}

08006480 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006480:	b480      	push	{r7}
 8006482:	b085      	sub	sp, #20
 8006484:	af00      	add	r7, sp, #0
 8006486:	60f8      	str	r0, [r7, #12]
 8006488:	60b9      	str	r1, [r7, #8]
 800648a:	607a      	str	r2, [r7, #4]
 800648c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	681a      	ldr	r2, [r3, #0]
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800649c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	683a      	ldr	r2, [r7, #0]
 80064a4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	689b      	ldr	r3, [r3, #8]
 80064aa:	2b40      	cmp	r3, #64	; 0x40
 80064ac:	d108      	bne.n	80064c0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	687a      	ldr	r2, [r7, #4]
 80064b4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	68ba      	ldr	r2, [r7, #8]
 80064bc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80064be:	e007      	b.n	80064d0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	68ba      	ldr	r2, [r7, #8]
 80064c6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	687a      	ldr	r2, [r7, #4]
 80064ce:	60da      	str	r2, [r3, #12]
}
 80064d0:	bf00      	nop
 80064d2:	3714      	adds	r7, #20
 80064d4:	46bd      	mov	sp, r7
 80064d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064da:	4770      	bx	lr

080064dc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80064dc:	b480      	push	{r7}
 80064de:	b085      	sub	sp, #20
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	b2db      	uxtb	r3, r3
 80064ea:	3b10      	subs	r3, #16
 80064ec:	4a13      	ldr	r2, [pc, #76]	; (800653c <DMA_CalcBaseAndBitshift+0x60>)
 80064ee:	fba2 2303 	umull	r2, r3, r2, r3
 80064f2:	091b      	lsrs	r3, r3, #4
 80064f4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80064f6:	4a12      	ldr	r2, [pc, #72]	; (8006540 <DMA_CalcBaseAndBitshift+0x64>)
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	4413      	add	r3, r2
 80064fc:	781b      	ldrb	r3, [r3, #0]
 80064fe:	461a      	mov	r2, r3
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	2b03      	cmp	r3, #3
 8006508:	d908      	bls.n	800651c <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	461a      	mov	r2, r3
 8006510:	4b0c      	ldr	r3, [pc, #48]	; (8006544 <DMA_CalcBaseAndBitshift+0x68>)
 8006512:	4013      	ands	r3, r2
 8006514:	1d1a      	adds	r2, r3, #4
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	659a      	str	r2, [r3, #88]	; 0x58
 800651a:	e006      	b.n	800652a <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	461a      	mov	r2, r3
 8006522:	4b08      	ldr	r3, [pc, #32]	; (8006544 <DMA_CalcBaseAndBitshift+0x68>)
 8006524:	4013      	ands	r3, r2
 8006526:	687a      	ldr	r2, [r7, #4]
 8006528:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800652e:	4618      	mov	r0, r3
 8006530:	3714      	adds	r7, #20
 8006532:	46bd      	mov	sp, r7
 8006534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006538:	4770      	bx	lr
 800653a:	bf00      	nop
 800653c:	aaaaaaab 	.word	0xaaaaaaab
 8006540:	0800ece8 	.word	0x0800ece8
 8006544:	fffffc00 	.word	0xfffffc00

08006548 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006548:	b480      	push	{r7}
 800654a:	b085      	sub	sp, #20
 800654c:	af00      	add	r7, sp, #0
 800654e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006550:	2300      	movs	r3, #0
 8006552:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006558:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	699b      	ldr	r3, [r3, #24]
 800655e:	2b00      	cmp	r3, #0
 8006560:	d11f      	bne.n	80065a2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8006562:	68bb      	ldr	r3, [r7, #8]
 8006564:	2b03      	cmp	r3, #3
 8006566:	d856      	bhi.n	8006616 <DMA_CheckFifoParam+0xce>
 8006568:	a201      	add	r2, pc, #4	; (adr r2, 8006570 <DMA_CheckFifoParam+0x28>)
 800656a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800656e:	bf00      	nop
 8006570:	08006581 	.word	0x08006581
 8006574:	08006593 	.word	0x08006593
 8006578:	08006581 	.word	0x08006581
 800657c:	08006617 	.word	0x08006617
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006584:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006588:	2b00      	cmp	r3, #0
 800658a:	d046      	beq.n	800661a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800658c:	2301      	movs	r3, #1
 800658e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006590:	e043      	b.n	800661a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006596:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800659a:	d140      	bne.n	800661e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800659c:	2301      	movs	r3, #1
 800659e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80065a0:	e03d      	b.n	800661e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	699b      	ldr	r3, [r3, #24]
 80065a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80065aa:	d121      	bne.n	80065f0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80065ac:	68bb      	ldr	r3, [r7, #8]
 80065ae:	2b03      	cmp	r3, #3
 80065b0:	d837      	bhi.n	8006622 <DMA_CheckFifoParam+0xda>
 80065b2:	a201      	add	r2, pc, #4	; (adr r2, 80065b8 <DMA_CheckFifoParam+0x70>)
 80065b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065b8:	080065c9 	.word	0x080065c9
 80065bc:	080065cf 	.word	0x080065cf
 80065c0:	080065c9 	.word	0x080065c9
 80065c4:	080065e1 	.word	0x080065e1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80065c8:	2301      	movs	r3, #1
 80065ca:	73fb      	strb	r3, [r7, #15]
      break;
 80065cc:	e030      	b.n	8006630 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065d2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d025      	beq.n	8006626 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80065da:	2301      	movs	r3, #1
 80065dc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80065de:	e022      	b.n	8006626 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065e4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80065e8:	d11f      	bne.n	800662a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80065ea:	2301      	movs	r3, #1
 80065ec:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80065ee:	e01c      	b.n	800662a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80065f0:	68bb      	ldr	r3, [r7, #8]
 80065f2:	2b02      	cmp	r3, #2
 80065f4:	d903      	bls.n	80065fe <DMA_CheckFifoParam+0xb6>
 80065f6:	68bb      	ldr	r3, [r7, #8]
 80065f8:	2b03      	cmp	r3, #3
 80065fa:	d003      	beq.n	8006604 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80065fc:	e018      	b.n	8006630 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80065fe:	2301      	movs	r3, #1
 8006600:	73fb      	strb	r3, [r7, #15]
      break;
 8006602:	e015      	b.n	8006630 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006608:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800660c:	2b00      	cmp	r3, #0
 800660e:	d00e      	beq.n	800662e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8006610:	2301      	movs	r3, #1
 8006612:	73fb      	strb	r3, [r7, #15]
      break;
 8006614:	e00b      	b.n	800662e <DMA_CheckFifoParam+0xe6>
      break;
 8006616:	bf00      	nop
 8006618:	e00a      	b.n	8006630 <DMA_CheckFifoParam+0xe8>
      break;
 800661a:	bf00      	nop
 800661c:	e008      	b.n	8006630 <DMA_CheckFifoParam+0xe8>
      break;
 800661e:	bf00      	nop
 8006620:	e006      	b.n	8006630 <DMA_CheckFifoParam+0xe8>
      break;
 8006622:	bf00      	nop
 8006624:	e004      	b.n	8006630 <DMA_CheckFifoParam+0xe8>
      break;
 8006626:	bf00      	nop
 8006628:	e002      	b.n	8006630 <DMA_CheckFifoParam+0xe8>
      break;   
 800662a:	bf00      	nop
 800662c:	e000      	b.n	8006630 <DMA_CheckFifoParam+0xe8>
      break;
 800662e:	bf00      	nop
    }
  } 
  
  return status; 
 8006630:	7bfb      	ldrb	r3, [r7, #15]
}
 8006632:	4618      	mov	r0, r3
 8006634:	3714      	adds	r7, #20
 8006636:	46bd      	mov	sp, r7
 8006638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800663c:	4770      	bx	lr
 800663e:	bf00      	nop

08006640 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006640:	b480      	push	{r7}
 8006642:	b089      	sub	sp, #36	; 0x24
 8006644:	af00      	add	r7, sp, #0
 8006646:	6078      	str	r0, [r7, #4]
 8006648:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800664a:	2300      	movs	r3, #0
 800664c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800664e:	2300      	movs	r3, #0
 8006650:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8006652:	2300      	movs	r3, #0
 8006654:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8006656:	2300      	movs	r3, #0
 8006658:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800665a:	2300      	movs	r3, #0
 800665c:	61fb      	str	r3, [r7, #28]
 800665e:	e175      	b.n	800694c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8006660:	2201      	movs	r2, #1
 8006662:	69fb      	ldr	r3, [r7, #28]
 8006664:	fa02 f303 	lsl.w	r3, r2, r3
 8006668:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800666a:	683b      	ldr	r3, [r7, #0]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	697a      	ldr	r2, [r7, #20]
 8006670:	4013      	ands	r3, r2
 8006672:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006674:	693a      	ldr	r2, [r7, #16]
 8006676:	697b      	ldr	r3, [r7, #20]
 8006678:	429a      	cmp	r2, r3
 800667a:	f040 8164 	bne.w	8006946 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800667e:	683b      	ldr	r3, [r7, #0]
 8006680:	685b      	ldr	r3, [r3, #4]
 8006682:	f003 0303 	and.w	r3, r3, #3
 8006686:	2b01      	cmp	r3, #1
 8006688:	d005      	beq.n	8006696 <HAL_GPIO_Init+0x56>
 800668a:	683b      	ldr	r3, [r7, #0]
 800668c:	685b      	ldr	r3, [r3, #4]
 800668e:	f003 0303 	and.w	r3, r3, #3
 8006692:	2b02      	cmp	r3, #2
 8006694:	d130      	bne.n	80066f8 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	689b      	ldr	r3, [r3, #8]
 800669a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800669c:	69fb      	ldr	r3, [r7, #28]
 800669e:	005b      	lsls	r3, r3, #1
 80066a0:	2203      	movs	r2, #3
 80066a2:	fa02 f303 	lsl.w	r3, r2, r3
 80066a6:	43db      	mvns	r3, r3
 80066a8:	69ba      	ldr	r2, [r7, #24]
 80066aa:	4013      	ands	r3, r2
 80066ac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80066ae:	683b      	ldr	r3, [r7, #0]
 80066b0:	68da      	ldr	r2, [r3, #12]
 80066b2:	69fb      	ldr	r3, [r7, #28]
 80066b4:	005b      	lsls	r3, r3, #1
 80066b6:	fa02 f303 	lsl.w	r3, r2, r3
 80066ba:	69ba      	ldr	r2, [r7, #24]
 80066bc:	4313      	orrs	r3, r2
 80066be:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	69ba      	ldr	r2, [r7, #24]
 80066c4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	685b      	ldr	r3, [r3, #4]
 80066ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80066cc:	2201      	movs	r2, #1
 80066ce:	69fb      	ldr	r3, [r7, #28]
 80066d0:	fa02 f303 	lsl.w	r3, r2, r3
 80066d4:	43db      	mvns	r3, r3
 80066d6:	69ba      	ldr	r2, [r7, #24]
 80066d8:	4013      	ands	r3, r2
 80066da:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80066dc:	683b      	ldr	r3, [r7, #0]
 80066de:	685b      	ldr	r3, [r3, #4]
 80066e0:	091b      	lsrs	r3, r3, #4
 80066e2:	f003 0201 	and.w	r2, r3, #1
 80066e6:	69fb      	ldr	r3, [r7, #28]
 80066e8:	fa02 f303 	lsl.w	r3, r2, r3
 80066ec:	69ba      	ldr	r2, [r7, #24]
 80066ee:	4313      	orrs	r3, r2
 80066f0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	69ba      	ldr	r2, [r7, #24]
 80066f6:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80066f8:	683b      	ldr	r3, [r7, #0]
 80066fa:	685b      	ldr	r3, [r3, #4]
 80066fc:	f003 0303 	and.w	r3, r3, #3
 8006700:	2b03      	cmp	r3, #3
 8006702:	d017      	beq.n	8006734 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	68db      	ldr	r3, [r3, #12]
 8006708:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800670a:	69fb      	ldr	r3, [r7, #28]
 800670c:	005b      	lsls	r3, r3, #1
 800670e:	2203      	movs	r2, #3
 8006710:	fa02 f303 	lsl.w	r3, r2, r3
 8006714:	43db      	mvns	r3, r3
 8006716:	69ba      	ldr	r2, [r7, #24]
 8006718:	4013      	ands	r3, r2
 800671a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 800671c:	683b      	ldr	r3, [r7, #0]
 800671e:	689a      	ldr	r2, [r3, #8]
 8006720:	69fb      	ldr	r3, [r7, #28]
 8006722:	005b      	lsls	r3, r3, #1
 8006724:	fa02 f303 	lsl.w	r3, r2, r3
 8006728:	69ba      	ldr	r2, [r7, #24]
 800672a:	4313      	orrs	r3, r2
 800672c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	69ba      	ldr	r2, [r7, #24]
 8006732:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006734:	683b      	ldr	r3, [r7, #0]
 8006736:	685b      	ldr	r3, [r3, #4]
 8006738:	f003 0303 	and.w	r3, r3, #3
 800673c:	2b02      	cmp	r3, #2
 800673e:	d123      	bne.n	8006788 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8006740:	69fb      	ldr	r3, [r7, #28]
 8006742:	08da      	lsrs	r2, r3, #3
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	3208      	adds	r2, #8
 8006748:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800674c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800674e:	69fb      	ldr	r3, [r7, #28]
 8006750:	f003 0307 	and.w	r3, r3, #7
 8006754:	009b      	lsls	r3, r3, #2
 8006756:	220f      	movs	r2, #15
 8006758:	fa02 f303 	lsl.w	r3, r2, r3
 800675c:	43db      	mvns	r3, r3
 800675e:	69ba      	ldr	r2, [r7, #24]
 8006760:	4013      	ands	r3, r2
 8006762:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8006764:	683b      	ldr	r3, [r7, #0]
 8006766:	691a      	ldr	r2, [r3, #16]
 8006768:	69fb      	ldr	r3, [r7, #28]
 800676a:	f003 0307 	and.w	r3, r3, #7
 800676e:	009b      	lsls	r3, r3, #2
 8006770:	fa02 f303 	lsl.w	r3, r2, r3
 8006774:	69ba      	ldr	r2, [r7, #24]
 8006776:	4313      	orrs	r3, r2
 8006778:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800677a:	69fb      	ldr	r3, [r7, #28]
 800677c:	08da      	lsrs	r2, r3, #3
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	3208      	adds	r2, #8
 8006782:	69b9      	ldr	r1, [r7, #24]
 8006784:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800678e:	69fb      	ldr	r3, [r7, #28]
 8006790:	005b      	lsls	r3, r3, #1
 8006792:	2203      	movs	r2, #3
 8006794:	fa02 f303 	lsl.w	r3, r2, r3
 8006798:	43db      	mvns	r3, r3
 800679a:	69ba      	ldr	r2, [r7, #24]
 800679c:	4013      	ands	r3, r2
 800679e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80067a0:	683b      	ldr	r3, [r7, #0]
 80067a2:	685b      	ldr	r3, [r3, #4]
 80067a4:	f003 0203 	and.w	r2, r3, #3
 80067a8:	69fb      	ldr	r3, [r7, #28]
 80067aa:	005b      	lsls	r3, r3, #1
 80067ac:	fa02 f303 	lsl.w	r3, r2, r3
 80067b0:	69ba      	ldr	r2, [r7, #24]
 80067b2:	4313      	orrs	r3, r2
 80067b4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	69ba      	ldr	r2, [r7, #24]
 80067ba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80067bc:	683b      	ldr	r3, [r7, #0]
 80067be:	685b      	ldr	r3, [r3, #4]
 80067c0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	f000 80be 	beq.w	8006946 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80067ca:	4b66      	ldr	r3, [pc, #408]	; (8006964 <HAL_GPIO_Init+0x324>)
 80067cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80067ce:	4a65      	ldr	r2, [pc, #404]	; (8006964 <HAL_GPIO_Init+0x324>)
 80067d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80067d4:	6453      	str	r3, [r2, #68]	; 0x44
 80067d6:	4b63      	ldr	r3, [pc, #396]	; (8006964 <HAL_GPIO_Init+0x324>)
 80067d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80067da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80067de:	60fb      	str	r3, [r7, #12]
 80067e0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80067e2:	4a61      	ldr	r2, [pc, #388]	; (8006968 <HAL_GPIO_Init+0x328>)
 80067e4:	69fb      	ldr	r3, [r7, #28]
 80067e6:	089b      	lsrs	r3, r3, #2
 80067e8:	3302      	adds	r3, #2
 80067ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80067ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80067f0:	69fb      	ldr	r3, [r7, #28]
 80067f2:	f003 0303 	and.w	r3, r3, #3
 80067f6:	009b      	lsls	r3, r3, #2
 80067f8:	220f      	movs	r2, #15
 80067fa:	fa02 f303 	lsl.w	r3, r2, r3
 80067fe:	43db      	mvns	r3, r3
 8006800:	69ba      	ldr	r2, [r7, #24]
 8006802:	4013      	ands	r3, r2
 8006804:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	4a58      	ldr	r2, [pc, #352]	; (800696c <HAL_GPIO_Init+0x32c>)
 800680a:	4293      	cmp	r3, r2
 800680c:	d037      	beq.n	800687e <HAL_GPIO_Init+0x23e>
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	4a57      	ldr	r2, [pc, #348]	; (8006970 <HAL_GPIO_Init+0x330>)
 8006812:	4293      	cmp	r3, r2
 8006814:	d031      	beq.n	800687a <HAL_GPIO_Init+0x23a>
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	4a56      	ldr	r2, [pc, #344]	; (8006974 <HAL_GPIO_Init+0x334>)
 800681a:	4293      	cmp	r3, r2
 800681c:	d02b      	beq.n	8006876 <HAL_GPIO_Init+0x236>
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	4a55      	ldr	r2, [pc, #340]	; (8006978 <HAL_GPIO_Init+0x338>)
 8006822:	4293      	cmp	r3, r2
 8006824:	d025      	beq.n	8006872 <HAL_GPIO_Init+0x232>
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	4a54      	ldr	r2, [pc, #336]	; (800697c <HAL_GPIO_Init+0x33c>)
 800682a:	4293      	cmp	r3, r2
 800682c:	d01f      	beq.n	800686e <HAL_GPIO_Init+0x22e>
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	4a53      	ldr	r2, [pc, #332]	; (8006980 <HAL_GPIO_Init+0x340>)
 8006832:	4293      	cmp	r3, r2
 8006834:	d019      	beq.n	800686a <HAL_GPIO_Init+0x22a>
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	4a52      	ldr	r2, [pc, #328]	; (8006984 <HAL_GPIO_Init+0x344>)
 800683a:	4293      	cmp	r3, r2
 800683c:	d013      	beq.n	8006866 <HAL_GPIO_Init+0x226>
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	4a51      	ldr	r2, [pc, #324]	; (8006988 <HAL_GPIO_Init+0x348>)
 8006842:	4293      	cmp	r3, r2
 8006844:	d00d      	beq.n	8006862 <HAL_GPIO_Init+0x222>
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	4a50      	ldr	r2, [pc, #320]	; (800698c <HAL_GPIO_Init+0x34c>)
 800684a:	4293      	cmp	r3, r2
 800684c:	d007      	beq.n	800685e <HAL_GPIO_Init+0x21e>
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	4a4f      	ldr	r2, [pc, #316]	; (8006990 <HAL_GPIO_Init+0x350>)
 8006852:	4293      	cmp	r3, r2
 8006854:	d101      	bne.n	800685a <HAL_GPIO_Init+0x21a>
 8006856:	2309      	movs	r3, #9
 8006858:	e012      	b.n	8006880 <HAL_GPIO_Init+0x240>
 800685a:	230a      	movs	r3, #10
 800685c:	e010      	b.n	8006880 <HAL_GPIO_Init+0x240>
 800685e:	2308      	movs	r3, #8
 8006860:	e00e      	b.n	8006880 <HAL_GPIO_Init+0x240>
 8006862:	2307      	movs	r3, #7
 8006864:	e00c      	b.n	8006880 <HAL_GPIO_Init+0x240>
 8006866:	2306      	movs	r3, #6
 8006868:	e00a      	b.n	8006880 <HAL_GPIO_Init+0x240>
 800686a:	2305      	movs	r3, #5
 800686c:	e008      	b.n	8006880 <HAL_GPIO_Init+0x240>
 800686e:	2304      	movs	r3, #4
 8006870:	e006      	b.n	8006880 <HAL_GPIO_Init+0x240>
 8006872:	2303      	movs	r3, #3
 8006874:	e004      	b.n	8006880 <HAL_GPIO_Init+0x240>
 8006876:	2302      	movs	r3, #2
 8006878:	e002      	b.n	8006880 <HAL_GPIO_Init+0x240>
 800687a:	2301      	movs	r3, #1
 800687c:	e000      	b.n	8006880 <HAL_GPIO_Init+0x240>
 800687e:	2300      	movs	r3, #0
 8006880:	69fa      	ldr	r2, [r7, #28]
 8006882:	f002 0203 	and.w	r2, r2, #3
 8006886:	0092      	lsls	r2, r2, #2
 8006888:	4093      	lsls	r3, r2
 800688a:	69ba      	ldr	r2, [r7, #24]
 800688c:	4313      	orrs	r3, r2
 800688e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8006890:	4935      	ldr	r1, [pc, #212]	; (8006968 <HAL_GPIO_Init+0x328>)
 8006892:	69fb      	ldr	r3, [r7, #28]
 8006894:	089b      	lsrs	r3, r3, #2
 8006896:	3302      	adds	r3, #2
 8006898:	69ba      	ldr	r2, [r7, #24]
 800689a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800689e:	4b3d      	ldr	r3, [pc, #244]	; (8006994 <HAL_GPIO_Init+0x354>)
 80068a0:	689b      	ldr	r3, [r3, #8]
 80068a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80068a4:	693b      	ldr	r3, [r7, #16]
 80068a6:	43db      	mvns	r3, r3
 80068a8:	69ba      	ldr	r2, [r7, #24]
 80068aa:	4013      	ands	r3, r2
 80068ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80068ae:	683b      	ldr	r3, [r7, #0]
 80068b0:	685b      	ldr	r3, [r3, #4]
 80068b2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d003      	beq.n	80068c2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80068ba:	69ba      	ldr	r2, [r7, #24]
 80068bc:	693b      	ldr	r3, [r7, #16]
 80068be:	4313      	orrs	r3, r2
 80068c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80068c2:	4a34      	ldr	r2, [pc, #208]	; (8006994 <HAL_GPIO_Init+0x354>)
 80068c4:	69bb      	ldr	r3, [r7, #24]
 80068c6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80068c8:	4b32      	ldr	r3, [pc, #200]	; (8006994 <HAL_GPIO_Init+0x354>)
 80068ca:	68db      	ldr	r3, [r3, #12]
 80068cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80068ce:	693b      	ldr	r3, [r7, #16]
 80068d0:	43db      	mvns	r3, r3
 80068d2:	69ba      	ldr	r2, [r7, #24]
 80068d4:	4013      	ands	r3, r2
 80068d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80068d8:	683b      	ldr	r3, [r7, #0]
 80068da:	685b      	ldr	r3, [r3, #4]
 80068dc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d003      	beq.n	80068ec <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80068e4:	69ba      	ldr	r2, [r7, #24]
 80068e6:	693b      	ldr	r3, [r7, #16]
 80068e8:	4313      	orrs	r3, r2
 80068ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80068ec:	4a29      	ldr	r2, [pc, #164]	; (8006994 <HAL_GPIO_Init+0x354>)
 80068ee:	69bb      	ldr	r3, [r7, #24]
 80068f0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80068f2:	4b28      	ldr	r3, [pc, #160]	; (8006994 <HAL_GPIO_Init+0x354>)
 80068f4:	685b      	ldr	r3, [r3, #4]
 80068f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80068f8:	693b      	ldr	r3, [r7, #16]
 80068fa:	43db      	mvns	r3, r3
 80068fc:	69ba      	ldr	r2, [r7, #24]
 80068fe:	4013      	ands	r3, r2
 8006900:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8006902:	683b      	ldr	r3, [r7, #0]
 8006904:	685b      	ldr	r3, [r3, #4]
 8006906:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800690a:	2b00      	cmp	r3, #0
 800690c:	d003      	beq.n	8006916 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800690e:	69ba      	ldr	r2, [r7, #24]
 8006910:	693b      	ldr	r3, [r7, #16]
 8006912:	4313      	orrs	r3, r2
 8006914:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006916:	4a1f      	ldr	r2, [pc, #124]	; (8006994 <HAL_GPIO_Init+0x354>)
 8006918:	69bb      	ldr	r3, [r7, #24]
 800691a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800691c:	4b1d      	ldr	r3, [pc, #116]	; (8006994 <HAL_GPIO_Init+0x354>)
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006922:	693b      	ldr	r3, [r7, #16]
 8006924:	43db      	mvns	r3, r3
 8006926:	69ba      	ldr	r2, [r7, #24]
 8006928:	4013      	ands	r3, r2
 800692a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800692c:	683b      	ldr	r3, [r7, #0]
 800692e:	685b      	ldr	r3, [r3, #4]
 8006930:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006934:	2b00      	cmp	r3, #0
 8006936:	d003      	beq.n	8006940 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8006938:	69ba      	ldr	r2, [r7, #24]
 800693a:	693b      	ldr	r3, [r7, #16]
 800693c:	4313      	orrs	r3, r2
 800693e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006940:	4a14      	ldr	r2, [pc, #80]	; (8006994 <HAL_GPIO_Init+0x354>)
 8006942:	69bb      	ldr	r3, [r7, #24]
 8006944:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8006946:	69fb      	ldr	r3, [r7, #28]
 8006948:	3301      	adds	r3, #1
 800694a:	61fb      	str	r3, [r7, #28]
 800694c:	69fb      	ldr	r3, [r7, #28]
 800694e:	2b0f      	cmp	r3, #15
 8006950:	f67f ae86 	bls.w	8006660 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8006954:	bf00      	nop
 8006956:	bf00      	nop
 8006958:	3724      	adds	r7, #36	; 0x24
 800695a:	46bd      	mov	sp, r7
 800695c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006960:	4770      	bx	lr
 8006962:	bf00      	nop
 8006964:	40023800 	.word	0x40023800
 8006968:	40013800 	.word	0x40013800
 800696c:	40020000 	.word	0x40020000
 8006970:	40020400 	.word	0x40020400
 8006974:	40020800 	.word	0x40020800
 8006978:	40020c00 	.word	0x40020c00
 800697c:	40021000 	.word	0x40021000
 8006980:	40021400 	.word	0x40021400
 8006984:	40021800 	.word	0x40021800
 8006988:	40021c00 	.word	0x40021c00
 800698c:	40022000 	.word	0x40022000
 8006990:	40022400 	.word	0x40022400
 8006994:	40013c00 	.word	0x40013c00

08006998 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006998:	b480      	push	{r7}
 800699a:	b085      	sub	sp, #20
 800699c:	af00      	add	r7, sp, #0
 800699e:	6078      	str	r0, [r7, #4]
 80069a0:	460b      	mov	r3, r1
 80069a2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	691a      	ldr	r2, [r3, #16]
 80069a8:	887b      	ldrh	r3, [r7, #2]
 80069aa:	4013      	ands	r3, r2
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d002      	beq.n	80069b6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80069b0:	2301      	movs	r3, #1
 80069b2:	73fb      	strb	r3, [r7, #15]
 80069b4:	e001      	b.n	80069ba <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80069b6:	2300      	movs	r3, #0
 80069b8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80069ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80069bc:	4618      	mov	r0, r3
 80069be:	3714      	adds	r7, #20
 80069c0:	46bd      	mov	sp, r7
 80069c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c6:	4770      	bx	lr

080069c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80069c8:	b480      	push	{r7}
 80069ca:	b083      	sub	sp, #12
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	6078      	str	r0, [r7, #4]
 80069d0:	460b      	mov	r3, r1
 80069d2:	807b      	strh	r3, [r7, #2]
 80069d4:	4613      	mov	r3, r2
 80069d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80069d8:	787b      	ldrb	r3, [r7, #1]
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d003      	beq.n	80069e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80069de:	887a      	ldrh	r2, [r7, #2]
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80069e4:	e003      	b.n	80069ee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80069e6:	887b      	ldrh	r3, [r7, #2]
 80069e8:	041a      	lsls	r2, r3, #16
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	619a      	str	r2, [r3, #24]
}
 80069ee:	bf00      	nop
 80069f0:	370c      	adds	r7, #12
 80069f2:	46bd      	mov	sp, r7
 80069f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f8:	4770      	bx	lr
	...

080069fc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80069fc:	b580      	push	{r7, lr}
 80069fe:	b082      	sub	sp, #8
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	4603      	mov	r3, r0
 8006a04:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8006a06:	4b08      	ldr	r3, [pc, #32]	; (8006a28 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006a08:	695a      	ldr	r2, [r3, #20]
 8006a0a:	88fb      	ldrh	r3, [r7, #6]
 8006a0c:	4013      	ands	r3, r2
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d006      	beq.n	8006a20 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006a12:	4a05      	ldr	r2, [pc, #20]	; (8006a28 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006a14:	88fb      	ldrh	r3, [r7, #6]
 8006a16:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006a18:	88fb      	ldrh	r3, [r7, #6]
 8006a1a:	4618      	mov	r0, r3
 8006a1c:	f000 f806 	bl	8006a2c <HAL_GPIO_EXTI_Callback>
  }
}
 8006a20:	bf00      	nop
 8006a22:	3708      	adds	r7, #8
 8006a24:	46bd      	mov	sp, r7
 8006a26:	bd80      	pop	{r7, pc}
 8006a28:	40013c00 	.word	0x40013c00

08006a2c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8006a2c:	b480      	push	{r7}
 8006a2e:	b083      	sub	sp, #12
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	4603      	mov	r3, r0
 8006a34:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);
  
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8006a36:	bf00      	nop
 8006a38:	370c      	adds	r7, #12
 8006a3a:	46bd      	mov	sp, r7
 8006a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a40:	4770      	bx	lr
	...

08006a44 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006a44:	b580      	push	{r7, lr}
 8006a46:	b082      	sub	sp, #8
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d101      	bne.n	8006a56 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006a52:	2301      	movs	r3, #1
 8006a54:	e07f      	b.n	8006b56 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006a5c:	b2db      	uxtb	r3, r3
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d106      	bne.n	8006a70 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	2200      	movs	r2, #0
 8006a66:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006a6a:	6878      	ldr	r0, [r7, #4]
 8006a6c:	f7fa fdde 	bl	800162c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	2224      	movs	r2, #36	; 0x24
 8006a74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	681a      	ldr	r2, [r3, #0]
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	f022 0201 	bic.w	r2, r2, #1
 8006a86:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	685a      	ldr	r2, [r3, #4]
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006a94:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	689a      	ldr	r2, [r3, #8]
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006aa4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	68db      	ldr	r3, [r3, #12]
 8006aaa:	2b01      	cmp	r3, #1
 8006aac:	d107      	bne.n	8006abe <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	689a      	ldr	r2, [r3, #8]
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006aba:	609a      	str	r2, [r3, #8]
 8006abc:	e006      	b.n	8006acc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	689a      	ldr	r2, [r3, #8]
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8006aca:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	68db      	ldr	r3, [r3, #12]
 8006ad0:	2b02      	cmp	r3, #2
 8006ad2:	d104      	bne.n	8006ade <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006adc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	6859      	ldr	r1, [r3, #4]
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681a      	ldr	r2, [r3, #0]
 8006ae8:	4b1d      	ldr	r3, [pc, #116]	; (8006b60 <HAL_I2C_Init+0x11c>)
 8006aea:	430b      	orrs	r3, r1
 8006aec:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	68da      	ldr	r2, [r3, #12]
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006afc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	691a      	ldr	r2, [r3, #16]
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	695b      	ldr	r3, [r3, #20]
 8006b06:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	699b      	ldr	r3, [r3, #24]
 8006b0e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	430a      	orrs	r2, r1
 8006b16:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	69d9      	ldr	r1, [r3, #28]
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	6a1a      	ldr	r2, [r3, #32]
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	430a      	orrs	r2, r1
 8006b26:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	681a      	ldr	r2, [r3, #0]
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	f042 0201 	orr.w	r2, r2, #1
 8006b36:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	2200      	movs	r2, #0
 8006b3c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	2220      	movs	r2, #32
 8006b42:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	2200      	movs	r2, #0
 8006b4a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	2200      	movs	r2, #0
 8006b50:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8006b54:	2300      	movs	r3, #0
}
 8006b56:	4618      	mov	r0, r3
 8006b58:	3708      	adds	r7, #8
 8006b5a:	46bd      	mov	sp, r7
 8006b5c:	bd80      	pop	{r7, pc}
 8006b5e:	bf00      	nop
 8006b60:	02008000 	.word	0x02008000

08006b64 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006b64:	b580      	push	{r7, lr}
 8006b66:	b088      	sub	sp, #32
 8006b68:	af02      	add	r7, sp, #8
 8006b6a:	60f8      	str	r0, [r7, #12]
 8006b6c:	607a      	str	r2, [r7, #4]
 8006b6e:	461a      	mov	r2, r3
 8006b70:	460b      	mov	r3, r1
 8006b72:	817b      	strh	r3, [r7, #10]
 8006b74:	4613      	mov	r3, r2
 8006b76:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006b7e:	b2db      	uxtb	r3, r3
 8006b80:	2b20      	cmp	r3, #32
 8006b82:	f040 80da 	bne.w	8006d3a <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006b8c:	2b01      	cmp	r3, #1
 8006b8e:	d101      	bne.n	8006b94 <HAL_I2C_Master_Transmit+0x30>
 8006b90:	2302      	movs	r3, #2
 8006b92:	e0d3      	b.n	8006d3c <HAL_I2C_Master_Transmit+0x1d8>
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	2201      	movs	r2, #1
 8006b98:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006b9c:	f7fe fc68 	bl	8005470 <HAL_GetTick>
 8006ba0:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006ba2:	697b      	ldr	r3, [r7, #20]
 8006ba4:	9300      	str	r3, [sp, #0]
 8006ba6:	2319      	movs	r3, #25
 8006ba8:	2201      	movs	r2, #1
 8006baa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006bae:	68f8      	ldr	r0, [r7, #12]
 8006bb0:	f000 f9e6 	bl	8006f80 <I2C_WaitOnFlagUntilTimeout>
 8006bb4:	4603      	mov	r3, r0
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d001      	beq.n	8006bbe <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8006bba:	2301      	movs	r3, #1
 8006bbc:	e0be      	b.n	8006d3c <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	2221      	movs	r2, #33	; 0x21
 8006bc2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	2210      	movs	r2, #16
 8006bca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	2200      	movs	r2, #0
 8006bd2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	687a      	ldr	r2, [r7, #4]
 8006bd8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	893a      	ldrh	r2, [r7, #8]
 8006bde:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	2200      	movs	r2, #0
 8006be4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006bea:	b29b      	uxth	r3, r3
 8006bec:	2bff      	cmp	r3, #255	; 0xff
 8006bee:	d90e      	bls.n	8006c0e <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	22ff      	movs	r2, #255	; 0xff
 8006bf4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006bfa:	b2da      	uxtb	r2, r3
 8006bfc:	8979      	ldrh	r1, [r7, #10]
 8006bfe:	4b51      	ldr	r3, [pc, #324]	; (8006d44 <HAL_I2C_Master_Transmit+0x1e0>)
 8006c00:	9300      	str	r3, [sp, #0]
 8006c02:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006c06:	68f8      	ldr	r0, [r7, #12]
 8006c08:	f000 fbd0 	bl	80073ac <I2C_TransferConfig>
 8006c0c:	e06c      	b.n	8006ce8 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c12:	b29a      	uxth	r2, r3
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c1c:	b2da      	uxtb	r2, r3
 8006c1e:	8979      	ldrh	r1, [r7, #10]
 8006c20:	4b48      	ldr	r3, [pc, #288]	; (8006d44 <HAL_I2C_Master_Transmit+0x1e0>)
 8006c22:	9300      	str	r3, [sp, #0]
 8006c24:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006c28:	68f8      	ldr	r0, [r7, #12]
 8006c2a:	f000 fbbf 	bl	80073ac <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8006c2e:	e05b      	b.n	8006ce8 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006c30:	697a      	ldr	r2, [r7, #20]
 8006c32:	6a39      	ldr	r1, [r7, #32]
 8006c34:	68f8      	ldr	r0, [r7, #12]
 8006c36:	f000 f9e3 	bl	8007000 <I2C_WaitOnTXISFlagUntilTimeout>
 8006c3a:	4603      	mov	r3, r0
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d001      	beq.n	8006c44 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8006c40:	2301      	movs	r3, #1
 8006c42:	e07b      	b.n	8006d3c <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c48:	781a      	ldrb	r2, [r3, #0]
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c54:	1c5a      	adds	r2, r3, #1
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c5e:	b29b      	uxth	r3, r3
 8006c60:	3b01      	subs	r3, #1
 8006c62:	b29a      	uxth	r2, r3
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c6c:	3b01      	subs	r3, #1
 8006c6e:	b29a      	uxth	r2, r3
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c78:	b29b      	uxth	r3, r3
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d034      	beq.n	8006ce8 <HAL_I2C_Master_Transmit+0x184>
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d130      	bne.n	8006ce8 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006c86:	697b      	ldr	r3, [r7, #20]
 8006c88:	9300      	str	r3, [sp, #0]
 8006c8a:	6a3b      	ldr	r3, [r7, #32]
 8006c8c:	2200      	movs	r2, #0
 8006c8e:	2180      	movs	r1, #128	; 0x80
 8006c90:	68f8      	ldr	r0, [r7, #12]
 8006c92:	f000 f975 	bl	8006f80 <I2C_WaitOnFlagUntilTimeout>
 8006c96:	4603      	mov	r3, r0
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d001      	beq.n	8006ca0 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8006c9c:	2301      	movs	r3, #1
 8006c9e:	e04d      	b.n	8006d3c <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ca4:	b29b      	uxth	r3, r3
 8006ca6:	2bff      	cmp	r3, #255	; 0xff
 8006ca8:	d90e      	bls.n	8006cc8 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	22ff      	movs	r2, #255	; 0xff
 8006cae:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006cb4:	b2da      	uxtb	r2, r3
 8006cb6:	8979      	ldrh	r1, [r7, #10]
 8006cb8:	2300      	movs	r3, #0
 8006cba:	9300      	str	r3, [sp, #0]
 8006cbc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006cc0:	68f8      	ldr	r0, [r7, #12]
 8006cc2:	f000 fb73 	bl	80073ac <I2C_TransferConfig>
 8006cc6:	e00f      	b.n	8006ce8 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ccc:	b29a      	uxth	r2, r3
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006cd6:	b2da      	uxtb	r2, r3
 8006cd8:	8979      	ldrh	r1, [r7, #10]
 8006cda:	2300      	movs	r3, #0
 8006cdc:	9300      	str	r3, [sp, #0]
 8006cde:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006ce2:	68f8      	ldr	r0, [r7, #12]
 8006ce4:	f000 fb62 	bl	80073ac <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006cec:	b29b      	uxth	r3, r3
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d19e      	bne.n	8006c30 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006cf2:	697a      	ldr	r2, [r7, #20]
 8006cf4:	6a39      	ldr	r1, [r7, #32]
 8006cf6:	68f8      	ldr	r0, [r7, #12]
 8006cf8:	f000 f9c2 	bl	8007080 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006cfc:	4603      	mov	r3, r0
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d001      	beq.n	8006d06 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8006d02:	2301      	movs	r3, #1
 8006d04:	e01a      	b.n	8006d3c <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	2220      	movs	r2, #32
 8006d0c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	6859      	ldr	r1, [r3, #4]
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	681a      	ldr	r2, [r3, #0]
 8006d18:	4b0b      	ldr	r3, [pc, #44]	; (8006d48 <HAL_I2C_Master_Transmit+0x1e4>)
 8006d1a:	400b      	ands	r3, r1
 8006d1c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	2220      	movs	r2, #32
 8006d22:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	2200      	movs	r2, #0
 8006d2a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	2200      	movs	r2, #0
 8006d32:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006d36:	2300      	movs	r3, #0
 8006d38:	e000      	b.n	8006d3c <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8006d3a:	2302      	movs	r3, #2
  }
}
 8006d3c:	4618      	mov	r0, r3
 8006d3e:	3718      	adds	r7, #24
 8006d40:	46bd      	mov	sp, r7
 8006d42:	bd80      	pop	{r7, pc}
 8006d44:	80002000 	.word	0x80002000
 8006d48:	fe00e800 	.word	0xfe00e800

08006d4c <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8006d4c:	b580      	push	{r7, lr}
 8006d4e:	b088      	sub	sp, #32
 8006d50:	af02      	add	r7, sp, #8
 8006d52:	60f8      	str	r0, [r7, #12]
 8006d54:	607a      	str	r2, [r7, #4]
 8006d56:	461a      	mov	r2, r3
 8006d58:	460b      	mov	r3, r1
 8006d5a:	817b      	strh	r3, [r7, #10]
 8006d5c:	4613      	mov	r3, r2
 8006d5e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006d66:	b2db      	uxtb	r3, r3
 8006d68:	2b20      	cmp	r3, #32
 8006d6a:	f040 80db 	bne.w	8006f24 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006d74:	2b01      	cmp	r3, #1
 8006d76:	d101      	bne.n	8006d7c <HAL_I2C_Master_Receive+0x30>
 8006d78:	2302      	movs	r3, #2
 8006d7a:	e0d4      	b.n	8006f26 <HAL_I2C_Master_Receive+0x1da>
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	2201      	movs	r2, #1
 8006d80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006d84:	f7fe fb74 	bl	8005470 <HAL_GetTick>
 8006d88:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006d8a:	697b      	ldr	r3, [r7, #20]
 8006d8c:	9300      	str	r3, [sp, #0]
 8006d8e:	2319      	movs	r3, #25
 8006d90:	2201      	movs	r2, #1
 8006d92:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006d96:	68f8      	ldr	r0, [r7, #12]
 8006d98:	f000 f8f2 	bl	8006f80 <I2C_WaitOnFlagUntilTimeout>
 8006d9c:	4603      	mov	r3, r0
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d001      	beq.n	8006da6 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8006da2:	2301      	movs	r3, #1
 8006da4:	e0bf      	b.n	8006f26 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	2222      	movs	r2, #34	; 0x22
 8006daa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	2210      	movs	r2, #16
 8006db2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	2200      	movs	r2, #0
 8006dba:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	687a      	ldr	r2, [r7, #4]
 8006dc0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	893a      	ldrh	r2, [r7, #8]
 8006dc6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	2200      	movs	r2, #0
 8006dcc:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006dd2:	b29b      	uxth	r3, r3
 8006dd4:	2bff      	cmp	r3, #255	; 0xff
 8006dd6:	d90e      	bls.n	8006df6 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	22ff      	movs	r2, #255	; 0xff
 8006ddc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006de2:	b2da      	uxtb	r2, r3
 8006de4:	8979      	ldrh	r1, [r7, #10]
 8006de6:	4b52      	ldr	r3, [pc, #328]	; (8006f30 <HAL_I2C_Master_Receive+0x1e4>)
 8006de8:	9300      	str	r3, [sp, #0]
 8006dea:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006dee:	68f8      	ldr	r0, [r7, #12]
 8006df0:	f000 fadc 	bl	80073ac <I2C_TransferConfig>
 8006df4:	e06d      	b.n	8006ed2 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006dfa:	b29a      	uxth	r2, r3
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e04:	b2da      	uxtb	r2, r3
 8006e06:	8979      	ldrh	r1, [r7, #10]
 8006e08:	4b49      	ldr	r3, [pc, #292]	; (8006f30 <HAL_I2C_Master_Receive+0x1e4>)
 8006e0a:	9300      	str	r3, [sp, #0]
 8006e0c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006e10:	68f8      	ldr	r0, [r7, #12]
 8006e12:	f000 facb 	bl	80073ac <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8006e16:	e05c      	b.n	8006ed2 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006e18:	697a      	ldr	r2, [r7, #20]
 8006e1a:	6a39      	ldr	r1, [r7, #32]
 8006e1c:	68f8      	ldr	r0, [r7, #12]
 8006e1e:	f000 f96b 	bl	80070f8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006e22:	4603      	mov	r3, r0
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d001      	beq.n	8006e2c <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8006e28:	2301      	movs	r3, #1
 8006e2a:	e07c      	b.n	8006f26 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e36:	b2d2      	uxtb	r2, r2
 8006e38:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e3e:	1c5a      	adds	r2, r3, #1
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e48:	3b01      	subs	r3, #1
 8006e4a:	b29a      	uxth	r2, r3
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e54:	b29b      	uxth	r3, r3
 8006e56:	3b01      	subs	r3, #1
 8006e58:	b29a      	uxth	r2, r3
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e62:	b29b      	uxth	r3, r3
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d034      	beq.n	8006ed2 <HAL_I2C_Master_Receive+0x186>
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d130      	bne.n	8006ed2 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006e70:	697b      	ldr	r3, [r7, #20]
 8006e72:	9300      	str	r3, [sp, #0]
 8006e74:	6a3b      	ldr	r3, [r7, #32]
 8006e76:	2200      	movs	r2, #0
 8006e78:	2180      	movs	r1, #128	; 0x80
 8006e7a:	68f8      	ldr	r0, [r7, #12]
 8006e7c:	f000 f880 	bl	8006f80 <I2C_WaitOnFlagUntilTimeout>
 8006e80:	4603      	mov	r3, r0
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d001      	beq.n	8006e8a <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8006e86:	2301      	movs	r3, #1
 8006e88:	e04d      	b.n	8006f26 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e8e:	b29b      	uxth	r3, r3
 8006e90:	2bff      	cmp	r3, #255	; 0xff
 8006e92:	d90e      	bls.n	8006eb2 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	22ff      	movs	r2, #255	; 0xff
 8006e98:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e9e:	b2da      	uxtb	r2, r3
 8006ea0:	8979      	ldrh	r1, [r7, #10]
 8006ea2:	2300      	movs	r3, #0
 8006ea4:	9300      	str	r3, [sp, #0]
 8006ea6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006eaa:	68f8      	ldr	r0, [r7, #12]
 8006eac:	f000 fa7e 	bl	80073ac <I2C_TransferConfig>
 8006eb0:	e00f      	b.n	8006ed2 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006eb6:	b29a      	uxth	r2, r3
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ec0:	b2da      	uxtb	r2, r3
 8006ec2:	8979      	ldrh	r1, [r7, #10]
 8006ec4:	2300      	movs	r3, #0
 8006ec6:	9300      	str	r3, [sp, #0]
 8006ec8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006ecc:	68f8      	ldr	r0, [r7, #12]
 8006ece:	f000 fa6d 	bl	80073ac <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ed6:	b29b      	uxth	r3, r3
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d19d      	bne.n	8006e18 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006edc:	697a      	ldr	r2, [r7, #20]
 8006ede:	6a39      	ldr	r1, [r7, #32]
 8006ee0:	68f8      	ldr	r0, [r7, #12]
 8006ee2:	f000 f8cd 	bl	8007080 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006ee6:	4603      	mov	r3, r0
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d001      	beq.n	8006ef0 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8006eec:	2301      	movs	r3, #1
 8006eee:	e01a      	b.n	8006f26 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	2220      	movs	r2, #32
 8006ef6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	6859      	ldr	r1, [r3, #4]
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	681a      	ldr	r2, [r3, #0]
 8006f02:	4b0c      	ldr	r3, [pc, #48]	; (8006f34 <HAL_I2C_Master_Receive+0x1e8>)
 8006f04:	400b      	ands	r3, r1
 8006f06:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	2220      	movs	r2, #32
 8006f0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	2200      	movs	r2, #0
 8006f14:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	2200      	movs	r2, #0
 8006f1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006f20:	2300      	movs	r3, #0
 8006f22:	e000      	b.n	8006f26 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8006f24:	2302      	movs	r3, #2
  }
}
 8006f26:	4618      	mov	r0, r3
 8006f28:	3718      	adds	r7, #24
 8006f2a:	46bd      	mov	sp, r7
 8006f2c:	bd80      	pop	{r7, pc}
 8006f2e:	bf00      	nop
 8006f30:	80002400 	.word	0x80002400
 8006f34:	fe00e800 	.word	0xfe00e800

08006f38 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8006f38:	b480      	push	{r7}
 8006f3a:	b083      	sub	sp, #12
 8006f3c:	af00      	add	r7, sp, #0
 8006f3e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	699b      	ldr	r3, [r3, #24]
 8006f46:	f003 0302 	and.w	r3, r3, #2
 8006f4a:	2b02      	cmp	r3, #2
 8006f4c:	d103      	bne.n	8006f56 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	2200      	movs	r2, #0
 8006f54:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	699b      	ldr	r3, [r3, #24]
 8006f5c:	f003 0301 	and.w	r3, r3, #1
 8006f60:	2b01      	cmp	r3, #1
 8006f62:	d007      	beq.n	8006f74 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	699a      	ldr	r2, [r3, #24]
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	f042 0201 	orr.w	r2, r2, #1
 8006f72:	619a      	str	r2, [r3, #24]
  }
}
 8006f74:	bf00      	nop
 8006f76:	370c      	adds	r7, #12
 8006f78:	46bd      	mov	sp, r7
 8006f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f7e:	4770      	bx	lr

08006f80 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006f80:	b580      	push	{r7, lr}
 8006f82:	b084      	sub	sp, #16
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	60f8      	str	r0, [r7, #12]
 8006f88:	60b9      	str	r1, [r7, #8]
 8006f8a:	603b      	str	r3, [r7, #0]
 8006f8c:	4613      	mov	r3, r2
 8006f8e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006f90:	e022      	b.n	8006fd8 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006f92:	683b      	ldr	r3, [r7, #0]
 8006f94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f98:	d01e      	beq.n	8006fd8 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f9a:	f7fe fa69 	bl	8005470 <HAL_GetTick>
 8006f9e:	4602      	mov	r2, r0
 8006fa0:	69bb      	ldr	r3, [r7, #24]
 8006fa2:	1ad3      	subs	r3, r2, r3
 8006fa4:	683a      	ldr	r2, [r7, #0]
 8006fa6:	429a      	cmp	r2, r3
 8006fa8:	d302      	bcc.n	8006fb0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006faa:	683b      	ldr	r3, [r7, #0]
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d113      	bne.n	8006fd8 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006fb4:	f043 0220 	orr.w	r2, r3, #32
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	2220      	movs	r2, #32
 8006fc0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	2200      	movs	r2, #0
 8006fc8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	2200      	movs	r2, #0
 8006fd0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8006fd4:	2301      	movs	r3, #1
 8006fd6:	e00f      	b.n	8006ff8 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	699a      	ldr	r2, [r3, #24]
 8006fde:	68bb      	ldr	r3, [r7, #8]
 8006fe0:	4013      	ands	r3, r2
 8006fe2:	68ba      	ldr	r2, [r7, #8]
 8006fe4:	429a      	cmp	r2, r3
 8006fe6:	bf0c      	ite	eq
 8006fe8:	2301      	moveq	r3, #1
 8006fea:	2300      	movne	r3, #0
 8006fec:	b2db      	uxtb	r3, r3
 8006fee:	461a      	mov	r2, r3
 8006ff0:	79fb      	ldrb	r3, [r7, #7]
 8006ff2:	429a      	cmp	r2, r3
 8006ff4:	d0cd      	beq.n	8006f92 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006ff6:	2300      	movs	r3, #0
}
 8006ff8:	4618      	mov	r0, r3
 8006ffa:	3710      	adds	r7, #16
 8006ffc:	46bd      	mov	sp, r7
 8006ffe:	bd80      	pop	{r7, pc}

08007000 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007000:	b580      	push	{r7, lr}
 8007002:	b084      	sub	sp, #16
 8007004:	af00      	add	r7, sp, #0
 8007006:	60f8      	str	r0, [r7, #12]
 8007008:	60b9      	str	r1, [r7, #8]
 800700a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800700c:	e02c      	b.n	8007068 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800700e:	687a      	ldr	r2, [r7, #4]
 8007010:	68b9      	ldr	r1, [r7, #8]
 8007012:	68f8      	ldr	r0, [r7, #12]
 8007014:	f000 f8ea 	bl	80071ec <I2C_IsErrorOccurred>
 8007018:	4603      	mov	r3, r0
 800701a:	2b00      	cmp	r3, #0
 800701c:	d001      	beq.n	8007022 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800701e:	2301      	movs	r3, #1
 8007020:	e02a      	b.n	8007078 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007022:	68bb      	ldr	r3, [r7, #8]
 8007024:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007028:	d01e      	beq.n	8007068 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800702a:	f7fe fa21 	bl	8005470 <HAL_GetTick>
 800702e:	4602      	mov	r2, r0
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	1ad3      	subs	r3, r2, r3
 8007034:	68ba      	ldr	r2, [r7, #8]
 8007036:	429a      	cmp	r2, r3
 8007038:	d302      	bcc.n	8007040 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800703a:	68bb      	ldr	r3, [r7, #8]
 800703c:	2b00      	cmp	r3, #0
 800703e:	d113      	bne.n	8007068 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007044:	f043 0220 	orr.w	r2, r3, #32
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	2220      	movs	r2, #32
 8007050:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	2200      	movs	r2, #0
 8007058:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	2200      	movs	r2, #0
 8007060:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8007064:	2301      	movs	r3, #1
 8007066:	e007      	b.n	8007078 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	699b      	ldr	r3, [r3, #24]
 800706e:	f003 0302 	and.w	r3, r3, #2
 8007072:	2b02      	cmp	r3, #2
 8007074:	d1cb      	bne.n	800700e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007076:	2300      	movs	r3, #0
}
 8007078:	4618      	mov	r0, r3
 800707a:	3710      	adds	r7, #16
 800707c:	46bd      	mov	sp, r7
 800707e:	bd80      	pop	{r7, pc}

08007080 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007080:	b580      	push	{r7, lr}
 8007082:	b084      	sub	sp, #16
 8007084:	af00      	add	r7, sp, #0
 8007086:	60f8      	str	r0, [r7, #12]
 8007088:	60b9      	str	r1, [r7, #8]
 800708a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800708c:	e028      	b.n	80070e0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800708e:	687a      	ldr	r2, [r7, #4]
 8007090:	68b9      	ldr	r1, [r7, #8]
 8007092:	68f8      	ldr	r0, [r7, #12]
 8007094:	f000 f8aa 	bl	80071ec <I2C_IsErrorOccurred>
 8007098:	4603      	mov	r3, r0
 800709a:	2b00      	cmp	r3, #0
 800709c:	d001      	beq.n	80070a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800709e:	2301      	movs	r3, #1
 80070a0:	e026      	b.n	80070f0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80070a2:	f7fe f9e5 	bl	8005470 <HAL_GetTick>
 80070a6:	4602      	mov	r2, r0
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	1ad3      	subs	r3, r2, r3
 80070ac:	68ba      	ldr	r2, [r7, #8]
 80070ae:	429a      	cmp	r2, r3
 80070b0:	d302      	bcc.n	80070b8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80070b2:	68bb      	ldr	r3, [r7, #8]
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d113      	bne.n	80070e0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80070bc:	f043 0220 	orr.w	r2, r3, #32
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	2220      	movs	r2, #32
 80070c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	2200      	movs	r2, #0
 80070d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	2200      	movs	r2, #0
 80070d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80070dc:	2301      	movs	r3, #1
 80070de:	e007      	b.n	80070f0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	699b      	ldr	r3, [r3, #24]
 80070e6:	f003 0320 	and.w	r3, r3, #32
 80070ea:	2b20      	cmp	r3, #32
 80070ec:	d1cf      	bne.n	800708e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80070ee:	2300      	movs	r3, #0
}
 80070f0:	4618      	mov	r0, r3
 80070f2:	3710      	adds	r7, #16
 80070f4:	46bd      	mov	sp, r7
 80070f6:	bd80      	pop	{r7, pc}

080070f8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80070f8:	b580      	push	{r7, lr}
 80070fa:	b084      	sub	sp, #16
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	60f8      	str	r0, [r7, #12]
 8007100:	60b9      	str	r1, [r7, #8]
 8007102:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007104:	e064      	b.n	80071d0 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007106:	687a      	ldr	r2, [r7, #4]
 8007108:	68b9      	ldr	r1, [r7, #8]
 800710a:	68f8      	ldr	r0, [r7, #12]
 800710c:	f000 f86e 	bl	80071ec <I2C_IsErrorOccurred>
 8007110:	4603      	mov	r3, r0
 8007112:	2b00      	cmp	r3, #0
 8007114:	d001      	beq.n	800711a <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007116:	2301      	movs	r3, #1
 8007118:	e062      	b.n	80071e0 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	699b      	ldr	r3, [r3, #24]
 8007120:	f003 0320 	and.w	r3, r3, #32
 8007124:	2b20      	cmp	r3, #32
 8007126:	d138      	bne.n	800719a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	699b      	ldr	r3, [r3, #24]
 800712e:	f003 0304 	and.w	r3, r3, #4
 8007132:	2b04      	cmp	r3, #4
 8007134:	d105      	bne.n	8007142 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800713a:	2b00      	cmp	r3, #0
 800713c:	d001      	beq.n	8007142 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 800713e:	2300      	movs	r3, #0
 8007140:	e04e      	b.n	80071e0 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	699b      	ldr	r3, [r3, #24]
 8007148:	f003 0310 	and.w	r3, r3, #16
 800714c:	2b10      	cmp	r3, #16
 800714e:	d107      	bne.n	8007160 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	2210      	movs	r2, #16
 8007156:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	2204      	movs	r2, #4
 800715c:	645a      	str	r2, [r3, #68]	; 0x44
 800715e:	e002      	b.n	8007166 <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	2200      	movs	r2, #0
 8007164:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	2220      	movs	r2, #32
 800716c:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	6859      	ldr	r1, [r3, #4]
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	681a      	ldr	r2, [r3, #0]
 8007178:	4b1b      	ldr	r3, [pc, #108]	; (80071e8 <I2C_WaitOnRXNEFlagUntilTimeout+0xf0>)
 800717a:	400b      	ands	r3, r1
 800717c:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	2220      	movs	r2, #32
 8007182:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	2200      	movs	r2, #0
 800718a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	2200      	movs	r2, #0
 8007192:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8007196:	2301      	movs	r3, #1
 8007198:	e022      	b.n	80071e0 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800719a:	f7fe f969 	bl	8005470 <HAL_GetTick>
 800719e:	4602      	mov	r2, r0
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	1ad3      	subs	r3, r2, r3
 80071a4:	68ba      	ldr	r2, [r7, #8]
 80071a6:	429a      	cmp	r2, r3
 80071a8:	d302      	bcc.n	80071b0 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 80071aa:	68bb      	ldr	r3, [r7, #8]
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d10f      	bne.n	80071d0 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80071b4:	f043 0220 	orr.w	r2, r3, #32
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	2220      	movs	r2, #32
 80071c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	2200      	movs	r2, #0
 80071c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80071cc:	2301      	movs	r3, #1
 80071ce:	e007      	b.n	80071e0 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	699b      	ldr	r3, [r3, #24]
 80071d6:	f003 0304 	and.w	r3, r3, #4
 80071da:	2b04      	cmp	r3, #4
 80071dc:	d193      	bne.n	8007106 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80071de:	2300      	movs	r3, #0
}
 80071e0:	4618      	mov	r0, r3
 80071e2:	3710      	adds	r7, #16
 80071e4:	46bd      	mov	sp, r7
 80071e6:	bd80      	pop	{r7, pc}
 80071e8:	fe00e800 	.word	0xfe00e800

080071ec <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80071ec:	b580      	push	{r7, lr}
 80071ee:	b08a      	sub	sp, #40	; 0x28
 80071f0:	af00      	add	r7, sp, #0
 80071f2:	60f8      	str	r0, [r7, #12]
 80071f4:	60b9      	str	r1, [r7, #8]
 80071f6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80071f8:	2300      	movs	r3, #0
 80071fa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	699b      	ldr	r3, [r3, #24]
 8007204:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8007206:	2300      	movs	r3, #0
 8007208:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800720e:	69bb      	ldr	r3, [r7, #24]
 8007210:	f003 0310 	and.w	r3, r3, #16
 8007214:	2b00      	cmp	r3, #0
 8007216:	d068      	beq.n	80072ea <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	2210      	movs	r2, #16
 800721e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007220:	e049      	b.n	80072b6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8007222:	68bb      	ldr	r3, [r7, #8]
 8007224:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007228:	d045      	beq.n	80072b6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800722a:	f7fe f921 	bl	8005470 <HAL_GetTick>
 800722e:	4602      	mov	r2, r0
 8007230:	69fb      	ldr	r3, [r7, #28]
 8007232:	1ad3      	subs	r3, r2, r3
 8007234:	68ba      	ldr	r2, [r7, #8]
 8007236:	429a      	cmp	r2, r3
 8007238:	d302      	bcc.n	8007240 <I2C_IsErrorOccurred+0x54>
 800723a:	68bb      	ldr	r3, [r7, #8]
 800723c:	2b00      	cmp	r3, #0
 800723e:	d13a      	bne.n	80072b6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	685b      	ldr	r3, [r3, #4]
 8007246:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800724a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007252:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	699b      	ldr	r3, [r3, #24]
 800725a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800725e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007262:	d121      	bne.n	80072a8 <I2C_IsErrorOccurred+0xbc>
 8007264:	697b      	ldr	r3, [r7, #20]
 8007266:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800726a:	d01d      	beq.n	80072a8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800726c:	7cfb      	ldrb	r3, [r7, #19]
 800726e:	2b20      	cmp	r3, #32
 8007270:	d01a      	beq.n	80072a8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	685a      	ldr	r2, [r3, #4]
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007280:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8007282:	f7fe f8f5 	bl	8005470 <HAL_GetTick>
 8007286:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007288:	e00e      	b.n	80072a8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800728a:	f7fe f8f1 	bl	8005470 <HAL_GetTick>
 800728e:	4602      	mov	r2, r0
 8007290:	69fb      	ldr	r3, [r7, #28]
 8007292:	1ad3      	subs	r3, r2, r3
 8007294:	2b19      	cmp	r3, #25
 8007296:	d907      	bls.n	80072a8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 8007298:	6a3b      	ldr	r3, [r7, #32]
 800729a:	f043 0320 	orr.w	r3, r3, #32
 800729e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80072a0:	2301      	movs	r3, #1
 80072a2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 80072a6:	e006      	b.n	80072b6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	699b      	ldr	r3, [r3, #24]
 80072ae:	f003 0320 	and.w	r3, r3, #32
 80072b2:	2b20      	cmp	r3, #32
 80072b4:	d1e9      	bne.n	800728a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	699b      	ldr	r3, [r3, #24]
 80072bc:	f003 0320 	and.w	r3, r3, #32
 80072c0:	2b20      	cmp	r3, #32
 80072c2:	d003      	beq.n	80072cc <I2C_IsErrorOccurred+0xe0>
 80072c4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d0aa      	beq.n	8007222 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80072cc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d103      	bne.n	80072dc <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	2220      	movs	r2, #32
 80072da:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80072dc:	6a3b      	ldr	r3, [r7, #32]
 80072de:	f043 0304 	orr.w	r3, r3, #4
 80072e2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80072e4:	2301      	movs	r3, #1
 80072e6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	699b      	ldr	r3, [r3, #24]
 80072f0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80072f2:	69bb      	ldr	r3, [r7, #24]
 80072f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d00b      	beq.n	8007314 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80072fc:	6a3b      	ldr	r3, [r7, #32]
 80072fe:	f043 0301 	orr.w	r3, r3, #1
 8007302:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	f44f 7280 	mov.w	r2, #256	; 0x100
 800730c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800730e:	2301      	movs	r3, #1
 8007310:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8007314:	69bb      	ldr	r3, [r7, #24]
 8007316:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800731a:	2b00      	cmp	r3, #0
 800731c:	d00b      	beq.n	8007336 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800731e:	6a3b      	ldr	r3, [r7, #32]
 8007320:	f043 0308 	orr.w	r3, r3, #8
 8007324:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800732e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007330:	2301      	movs	r3, #1
 8007332:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8007336:	69bb      	ldr	r3, [r7, #24]
 8007338:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800733c:	2b00      	cmp	r3, #0
 800733e:	d00b      	beq.n	8007358 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8007340:	6a3b      	ldr	r3, [r7, #32]
 8007342:	f043 0302 	orr.w	r3, r3, #2
 8007346:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007350:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007352:	2301      	movs	r3, #1
 8007354:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8007358:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800735c:	2b00      	cmp	r3, #0
 800735e:	d01c      	beq.n	800739a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007360:	68f8      	ldr	r0, [r7, #12]
 8007362:	f7ff fde9 	bl	8006f38 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	6859      	ldr	r1, [r3, #4]
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	681a      	ldr	r2, [r3, #0]
 8007370:	4b0d      	ldr	r3, [pc, #52]	; (80073a8 <I2C_IsErrorOccurred+0x1bc>)
 8007372:	400b      	ands	r3, r1
 8007374:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800737a:	6a3b      	ldr	r3, [r7, #32]
 800737c:	431a      	orrs	r2, r3
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	2220      	movs	r2, #32
 8007386:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	2200      	movs	r2, #0
 800738e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	2200      	movs	r2, #0
 8007396:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 800739a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800739e:	4618      	mov	r0, r3
 80073a0:	3728      	adds	r7, #40	; 0x28
 80073a2:	46bd      	mov	sp, r7
 80073a4:	bd80      	pop	{r7, pc}
 80073a6:	bf00      	nop
 80073a8:	fe00e800 	.word	0xfe00e800

080073ac <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80073ac:	b480      	push	{r7}
 80073ae:	b087      	sub	sp, #28
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	60f8      	str	r0, [r7, #12]
 80073b4:	607b      	str	r3, [r7, #4]
 80073b6:	460b      	mov	r3, r1
 80073b8:	817b      	strh	r3, [r7, #10]
 80073ba:	4613      	mov	r3, r2
 80073bc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80073be:	897b      	ldrh	r3, [r7, #10]
 80073c0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80073c4:	7a7b      	ldrb	r3, [r7, #9]
 80073c6:	041b      	lsls	r3, r3, #16
 80073c8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80073cc:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80073d2:	6a3b      	ldr	r3, [r7, #32]
 80073d4:	4313      	orrs	r3, r2
 80073d6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80073da:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	685a      	ldr	r2, [r3, #4]
 80073e2:	6a3b      	ldr	r3, [r7, #32]
 80073e4:	0d5b      	lsrs	r3, r3, #21
 80073e6:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80073ea:	4b08      	ldr	r3, [pc, #32]	; (800740c <I2C_TransferConfig+0x60>)
 80073ec:	430b      	orrs	r3, r1
 80073ee:	43db      	mvns	r3, r3
 80073f0:	ea02 0103 	and.w	r1, r2, r3
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	697a      	ldr	r2, [r7, #20]
 80073fa:	430a      	orrs	r2, r1
 80073fc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80073fe:	bf00      	nop
 8007400:	371c      	adds	r7, #28
 8007402:	46bd      	mov	sp, r7
 8007404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007408:	4770      	bx	lr
 800740a:	bf00      	nop
 800740c:	03ff63ff 	.word	0x03ff63ff

08007410 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007410:	b480      	push	{r7}
 8007412:	b083      	sub	sp, #12
 8007414:	af00      	add	r7, sp, #0
 8007416:	6078      	str	r0, [r7, #4]
 8007418:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007420:	b2db      	uxtb	r3, r3
 8007422:	2b20      	cmp	r3, #32
 8007424:	d138      	bne.n	8007498 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800742c:	2b01      	cmp	r3, #1
 800742e:	d101      	bne.n	8007434 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007430:	2302      	movs	r3, #2
 8007432:	e032      	b.n	800749a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	2201      	movs	r2, #1
 8007438:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	2224      	movs	r2, #36	; 0x24
 8007440:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	681a      	ldr	r2, [r3, #0]
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	f022 0201 	bic.w	r2, r2, #1
 8007452:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	681a      	ldr	r2, [r3, #0]
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007462:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	6819      	ldr	r1, [r3, #0]
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	683a      	ldr	r2, [r7, #0]
 8007470:	430a      	orrs	r2, r1
 8007472:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	681a      	ldr	r2, [r3, #0]
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	f042 0201 	orr.w	r2, r2, #1
 8007482:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	2220      	movs	r2, #32
 8007488:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	2200      	movs	r2, #0
 8007490:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007494:	2300      	movs	r3, #0
 8007496:	e000      	b.n	800749a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007498:	2302      	movs	r3, #2
  }
}
 800749a:	4618      	mov	r0, r3
 800749c:	370c      	adds	r7, #12
 800749e:	46bd      	mov	sp, r7
 80074a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a4:	4770      	bx	lr

080074a6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80074a6:	b480      	push	{r7}
 80074a8:	b085      	sub	sp, #20
 80074aa:	af00      	add	r7, sp, #0
 80074ac:	6078      	str	r0, [r7, #4]
 80074ae:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80074b6:	b2db      	uxtb	r3, r3
 80074b8:	2b20      	cmp	r3, #32
 80074ba:	d139      	bne.n	8007530 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80074c2:	2b01      	cmp	r3, #1
 80074c4:	d101      	bne.n	80074ca <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80074c6:	2302      	movs	r3, #2
 80074c8:	e033      	b.n	8007532 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	2201      	movs	r2, #1
 80074ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	2224      	movs	r2, #36	; 0x24
 80074d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	681a      	ldr	r2, [r3, #0]
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	f022 0201 	bic.w	r2, r2, #1
 80074e8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80074f8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80074fa:	683b      	ldr	r3, [r7, #0]
 80074fc:	021b      	lsls	r3, r3, #8
 80074fe:	68fa      	ldr	r2, [r7, #12]
 8007500:	4313      	orrs	r3, r2
 8007502:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	68fa      	ldr	r2, [r7, #12]
 800750a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	681a      	ldr	r2, [r3, #0]
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	f042 0201 	orr.w	r2, r2, #1
 800751a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	2220      	movs	r2, #32
 8007520:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	2200      	movs	r2, #0
 8007528:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800752c:	2300      	movs	r3, #0
 800752e:	e000      	b.n	8007532 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8007530:	2302      	movs	r3, #2
  }
}
 8007532:	4618      	mov	r0, r3
 8007534:	3714      	adds	r7, #20
 8007536:	46bd      	mov	sp, r7
 8007538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800753c:	4770      	bx	lr
	...

08007540 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8007540:	b480      	push	{r7}
 8007542:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007544:	4b05      	ldr	r3, [pc, #20]	; (800755c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	4a04      	ldr	r2, [pc, #16]	; (800755c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800754a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800754e:	6013      	str	r3, [r2, #0]
}
 8007550:	bf00      	nop
 8007552:	46bd      	mov	sp, r7
 8007554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007558:	4770      	bx	lr
 800755a:	bf00      	nop
 800755c:	40007000 	.word	0x40007000

08007560 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8007560:	b580      	push	{r7, lr}
 8007562:	b082      	sub	sp, #8
 8007564:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8007566:	2300      	movs	r3, #0
 8007568:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800756a:	4b23      	ldr	r3, [pc, #140]	; (80075f8 <HAL_PWREx_EnableOverDrive+0x98>)
 800756c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800756e:	4a22      	ldr	r2, [pc, #136]	; (80075f8 <HAL_PWREx_EnableOverDrive+0x98>)
 8007570:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007574:	6413      	str	r3, [r2, #64]	; 0x40
 8007576:	4b20      	ldr	r3, [pc, #128]	; (80075f8 <HAL_PWREx_EnableOverDrive+0x98>)
 8007578:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800757a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800757e:	603b      	str	r3, [r7, #0]
 8007580:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8007582:	4b1e      	ldr	r3, [pc, #120]	; (80075fc <HAL_PWREx_EnableOverDrive+0x9c>)
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	4a1d      	ldr	r2, [pc, #116]	; (80075fc <HAL_PWREx_EnableOverDrive+0x9c>)
 8007588:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800758c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800758e:	f7fd ff6f 	bl	8005470 <HAL_GetTick>
 8007592:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8007594:	e009      	b.n	80075aa <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8007596:	f7fd ff6b 	bl	8005470 <HAL_GetTick>
 800759a:	4602      	mov	r2, r0
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	1ad3      	subs	r3, r2, r3
 80075a0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80075a4:	d901      	bls.n	80075aa <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80075a6:	2303      	movs	r3, #3
 80075a8:	e022      	b.n	80075f0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80075aa:	4b14      	ldr	r3, [pc, #80]	; (80075fc <HAL_PWREx_EnableOverDrive+0x9c>)
 80075ac:	685b      	ldr	r3, [r3, #4]
 80075ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80075b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80075b6:	d1ee      	bne.n	8007596 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80075b8:	4b10      	ldr	r3, [pc, #64]	; (80075fc <HAL_PWREx_EnableOverDrive+0x9c>)
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	4a0f      	ldr	r2, [pc, #60]	; (80075fc <HAL_PWREx_EnableOverDrive+0x9c>)
 80075be:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80075c2:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80075c4:	f7fd ff54 	bl	8005470 <HAL_GetTick>
 80075c8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80075ca:	e009      	b.n	80075e0 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80075cc:	f7fd ff50 	bl	8005470 <HAL_GetTick>
 80075d0:	4602      	mov	r2, r0
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	1ad3      	subs	r3, r2, r3
 80075d6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80075da:	d901      	bls.n	80075e0 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80075dc:	2303      	movs	r3, #3
 80075de:	e007      	b.n	80075f0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80075e0:	4b06      	ldr	r3, [pc, #24]	; (80075fc <HAL_PWREx_EnableOverDrive+0x9c>)
 80075e2:	685b      	ldr	r3, [r3, #4]
 80075e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80075e8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80075ec:	d1ee      	bne.n	80075cc <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80075ee:	2300      	movs	r3, #0
}
 80075f0:	4618      	mov	r0, r3
 80075f2:	3708      	adds	r7, #8
 80075f4:	46bd      	mov	sp, r7
 80075f6:	bd80      	pop	{r7, pc}
 80075f8:	40023800 	.word	0x40023800
 80075fc:	40007000 	.word	0x40007000

08007600 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007600:	b580      	push	{r7, lr}
 8007602:	b086      	sub	sp, #24
 8007604:	af00      	add	r7, sp, #0
 8007606:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8007608:	2300      	movs	r3, #0
 800760a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	2b00      	cmp	r3, #0
 8007610:	d101      	bne.n	8007616 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8007612:	2301      	movs	r3, #1
 8007614:	e29b      	b.n	8007b4e <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	f003 0301 	and.w	r3, r3, #1
 800761e:	2b00      	cmp	r3, #0
 8007620:	f000 8087 	beq.w	8007732 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007624:	4b96      	ldr	r3, [pc, #600]	; (8007880 <HAL_RCC_OscConfig+0x280>)
 8007626:	689b      	ldr	r3, [r3, #8]
 8007628:	f003 030c 	and.w	r3, r3, #12
 800762c:	2b04      	cmp	r3, #4
 800762e:	d00c      	beq.n	800764a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007630:	4b93      	ldr	r3, [pc, #588]	; (8007880 <HAL_RCC_OscConfig+0x280>)
 8007632:	689b      	ldr	r3, [r3, #8]
 8007634:	f003 030c 	and.w	r3, r3, #12
 8007638:	2b08      	cmp	r3, #8
 800763a:	d112      	bne.n	8007662 <HAL_RCC_OscConfig+0x62>
 800763c:	4b90      	ldr	r3, [pc, #576]	; (8007880 <HAL_RCC_OscConfig+0x280>)
 800763e:	685b      	ldr	r3, [r3, #4]
 8007640:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007644:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007648:	d10b      	bne.n	8007662 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800764a:	4b8d      	ldr	r3, [pc, #564]	; (8007880 <HAL_RCC_OscConfig+0x280>)
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007652:	2b00      	cmp	r3, #0
 8007654:	d06c      	beq.n	8007730 <HAL_RCC_OscConfig+0x130>
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	685b      	ldr	r3, [r3, #4]
 800765a:	2b00      	cmp	r3, #0
 800765c:	d168      	bne.n	8007730 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800765e:	2301      	movs	r3, #1
 8007660:	e275      	b.n	8007b4e <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	685b      	ldr	r3, [r3, #4]
 8007666:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800766a:	d106      	bne.n	800767a <HAL_RCC_OscConfig+0x7a>
 800766c:	4b84      	ldr	r3, [pc, #528]	; (8007880 <HAL_RCC_OscConfig+0x280>)
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	4a83      	ldr	r2, [pc, #524]	; (8007880 <HAL_RCC_OscConfig+0x280>)
 8007672:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007676:	6013      	str	r3, [r2, #0]
 8007678:	e02e      	b.n	80076d8 <HAL_RCC_OscConfig+0xd8>
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	685b      	ldr	r3, [r3, #4]
 800767e:	2b00      	cmp	r3, #0
 8007680:	d10c      	bne.n	800769c <HAL_RCC_OscConfig+0x9c>
 8007682:	4b7f      	ldr	r3, [pc, #508]	; (8007880 <HAL_RCC_OscConfig+0x280>)
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	4a7e      	ldr	r2, [pc, #504]	; (8007880 <HAL_RCC_OscConfig+0x280>)
 8007688:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800768c:	6013      	str	r3, [r2, #0]
 800768e:	4b7c      	ldr	r3, [pc, #496]	; (8007880 <HAL_RCC_OscConfig+0x280>)
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	4a7b      	ldr	r2, [pc, #492]	; (8007880 <HAL_RCC_OscConfig+0x280>)
 8007694:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007698:	6013      	str	r3, [r2, #0]
 800769a:	e01d      	b.n	80076d8 <HAL_RCC_OscConfig+0xd8>
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	685b      	ldr	r3, [r3, #4]
 80076a0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80076a4:	d10c      	bne.n	80076c0 <HAL_RCC_OscConfig+0xc0>
 80076a6:	4b76      	ldr	r3, [pc, #472]	; (8007880 <HAL_RCC_OscConfig+0x280>)
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	4a75      	ldr	r2, [pc, #468]	; (8007880 <HAL_RCC_OscConfig+0x280>)
 80076ac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80076b0:	6013      	str	r3, [r2, #0]
 80076b2:	4b73      	ldr	r3, [pc, #460]	; (8007880 <HAL_RCC_OscConfig+0x280>)
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	4a72      	ldr	r2, [pc, #456]	; (8007880 <HAL_RCC_OscConfig+0x280>)
 80076b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80076bc:	6013      	str	r3, [r2, #0]
 80076be:	e00b      	b.n	80076d8 <HAL_RCC_OscConfig+0xd8>
 80076c0:	4b6f      	ldr	r3, [pc, #444]	; (8007880 <HAL_RCC_OscConfig+0x280>)
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	4a6e      	ldr	r2, [pc, #440]	; (8007880 <HAL_RCC_OscConfig+0x280>)
 80076c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80076ca:	6013      	str	r3, [r2, #0]
 80076cc:	4b6c      	ldr	r3, [pc, #432]	; (8007880 <HAL_RCC_OscConfig+0x280>)
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	4a6b      	ldr	r2, [pc, #428]	; (8007880 <HAL_RCC_OscConfig+0x280>)
 80076d2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80076d6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	685b      	ldr	r3, [r3, #4]
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d013      	beq.n	8007708 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80076e0:	f7fd fec6 	bl	8005470 <HAL_GetTick>
 80076e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80076e6:	e008      	b.n	80076fa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80076e8:	f7fd fec2 	bl	8005470 <HAL_GetTick>
 80076ec:	4602      	mov	r2, r0
 80076ee:	693b      	ldr	r3, [r7, #16]
 80076f0:	1ad3      	subs	r3, r2, r3
 80076f2:	2b64      	cmp	r3, #100	; 0x64
 80076f4:	d901      	bls.n	80076fa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80076f6:	2303      	movs	r3, #3
 80076f8:	e229      	b.n	8007b4e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80076fa:	4b61      	ldr	r3, [pc, #388]	; (8007880 <HAL_RCC_OscConfig+0x280>)
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007702:	2b00      	cmp	r3, #0
 8007704:	d0f0      	beq.n	80076e8 <HAL_RCC_OscConfig+0xe8>
 8007706:	e014      	b.n	8007732 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007708:	f7fd feb2 	bl	8005470 <HAL_GetTick>
 800770c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800770e:	e008      	b.n	8007722 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007710:	f7fd feae 	bl	8005470 <HAL_GetTick>
 8007714:	4602      	mov	r2, r0
 8007716:	693b      	ldr	r3, [r7, #16]
 8007718:	1ad3      	subs	r3, r2, r3
 800771a:	2b64      	cmp	r3, #100	; 0x64
 800771c:	d901      	bls.n	8007722 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800771e:	2303      	movs	r3, #3
 8007720:	e215      	b.n	8007b4e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007722:	4b57      	ldr	r3, [pc, #348]	; (8007880 <HAL_RCC_OscConfig+0x280>)
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800772a:	2b00      	cmp	r3, #0
 800772c:	d1f0      	bne.n	8007710 <HAL_RCC_OscConfig+0x110>
 800772e:	e000      	b.n	8007732 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007730:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	f003 0302 	and.w	r3, r3, #2
 800773a:	2b00      	cmp	r3, #0
 800773c:	d069      	beq.n	8007812 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800773e:	4b50      	ldr	r3, [pc, #320]	; (8007880 <HAL_RCC_OscConfig+0x280>)
 8007740:	689b      	ldr	r3, [r3, #8]
 8007742:	f003 030c 	and.w	r3, r3, #12
 8007746:	2b00      	cmp	r3, #0
 8007748:	d00b      	beq.n	8007762 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800774a:	4b4d      	ldr	r3, [pc, #308]	; (8007880 <HAL_RCC_OscConfig+0x280>)
 800774c:	689b      	ldr	r3, [r3, #8]
 800774e:	f003 030c 	and.w	r3, r3, #12
 8007752:	2b08      	cmp	r3, #8
 8007754:	d11c      	bne.n	8007790 <HAL_RCC_OscConfig+0x190>
 8007756:	4b4a      	ldr	r3, [pc, #296]	; (8007880 <HAL_RCC_OscConfig+0x280>)
 8007758:	685b      	ldr	r3, [r3, #4]
 800775a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800775e:	2b00      	cmp	r3, #0
 8007760:	d116      	bne.n	8007790 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007762:	4b47      	ldr	r3, [pc, #284]	; (8007880 <HAL_RCC_OscConfig+0x280>)
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	f003 0302 	and.w	r3, r3, #2
 800776a:	2b00      	cmp	r3, #0
 800776c:	d005      	beq.n	800777a <HAL_RCC_OscConfig+0x17a>
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	68db      	ldr	r3, [r3, #12]
 8007772:	2b01      	cmp	r3, #1
 8007774:	d001      	beq.n	800777a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8007776:	2301      	movs	r3, #1
 8007778:	e1e9      	b.n	8007b4e <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800777a:	4b41      	ldr	r3, [pc, #260]	; (8007880 <HAL_RCC_OscConfig+0x280>)
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	691b      	ldr	r3, [r3, #16]
 8007786:	00db      	lsls	r3, r3, #3
 8007788:	493d      	ldr	r1, [pc, #244]	; (8007880 <HAL_RCC_OscConfig+0x280>)
 800778a:	4313      	orrs	r3, r2
 800778c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800778e:	e040      	b.n	8007812 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	68db      	ldr	r3, [r3, #12]
 8007794:	2b00      	cmp	r3, #0
 8007796:	d023      	beq.n	80077e0 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007798:	4b39      	ldr	r3, [pc, #228]	; (8007880 <HAL_RCC_OscConfig+0x280>)
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	4a38      	ldr	r2, [pc, #224]	; (8007880 <HAL_RCC_OscConfig+0x280>)
 800779e:	f043 0301 	orr.w	r3, r3, #1
 80077a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80077a4:	f7fd fe64 	bl	8005470 <HAL_GetTick>
 80077a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80077aa:	e008      	b.n	80077be <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80077ac:	f7fd fe60 	bl	8005470 <HAL_GetTick>
 80077b0:	4602      	mov	r2, r0
 80077b2:	693b      	ldr	r3, [r7, #16]
 80077b4:	1ad3      	subs	r3, r2, r3
 80077b6:	2b02      	cmp	r3, #2
 80077b8:	d901      	bls.n	80077be <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80077ba:	2303      	movs	r3, #3
 80077bc:	e1c7      	b.n	8007b4e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80077be:	4b30      	ldr	r3, [pc, #192]	; (8007880 <HAL_RCC_OscConfig+0x280>)
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	f003 0302 	and.w	r3, r3, #2
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d0f0      	beq.n	80077ac <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80077ca:	4b2d      	ldr	r3, [pc, #180]	; (8007880 <HAL_RCC_OscConfig+0x280>)
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	691b      	ldr	r3, [r3, #16]
 80077d6:	00db      	lsls	r3, r3, #3
 80077d8:	4929      	ldr	r1, [pc, #164]	; (8007880 <HAL_RCC_OscConfig+0x280>)
 80077da:	4313      	orrs	r3, r2
 80077dc:	600b      	str	r3, [r1, #0]
 80077de:	e018      	b.n	8007812 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80077e0:	4b27      	ldr	r3, [pc, #156]	; (8007880 <HAL_RCC_OscConfig+0x280>)
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	4a26      	ldr	r2, [pc, #152]	; (8007880 <HAL_RCC_OscConfig+0x280>)
 80077e6:	f023 0301 	bic.w	r3, r3, #1
 80077ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80077ec:	f7fd fe40 	bl	8005470 <HAL_GetTick>
 80077f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80077f2:	e008      	b.n	8007806 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80077f4:	f7fd fe3c 	bl	8005470 <HAL_GetTick>
 80077f8:	4602      	mov	r2, r0
 80077fa:	693b      	ldr	r3, [r7, #16]
 80077fc:	1ad3      	subs	r3, r2, r3
 80077fe:	2b02      	cmp	r3, #2
 8007800:	d901      	bls.n	8007806 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8007802:	2303      	movs	r3, #3
 8007804:	e1a3      	b.n	8007b4e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007806:	4b1e      	ldr	r3, [pc, #120]	; (8007880 <HAL_RCC_OscConfig+0x280>)
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	f003 0302 	and.w	r3, r3, #2
 800780e:	2b00      	cmp	r3, #0
 8007810:	d1f0      	bne.n	80077f4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	f003 0308 	and.w	r3, r3, #8
 800781a:	2b00      	cmp	r3, #0
 800781c:	d038      	beq.n	8007890 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	695b      	ldr	r3, [r3, #20]
 8007822:	2b00      	cmp	r3, #0
 8007824:	d019      	beq.n	800785a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007826:	4b16      	ldr	r3, [pc, #88]	; (8007880 <HAL_RCC_OscConfig+0x280>)
 8007828:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800782a:	4a15      	ldr	r2, [pc, #84]	; (8007880 <HAL_RCC_OscConfig+0x280>)
 800782c:	f043 0301 	orr.w	r3, r3, #1
 8007830:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007832:	f7fd fe1d 	bl	8005470 <HAL_GetTick>
 8007836:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007838:	e008      	b.n	800784c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800783a:	f7fd fe19 	bl	8005470 <HAL_GetTick>
 800783e:	4602      	mov	r2, r0
 8007840:	693b      	ldr	r3, [r7, #16]
 8007842:	1ad3      	subs	r3, r2, r3
 8007844:	2b02      	cmp	r3, #2
 8007846:	d901      	bls.n	800784c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007848:	2303      	movs	r3, #3
 800784a:	e180      	b.n	8007b4e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800784c:	4b0c      	ldr	r3, [pc, #48]	; (8007880 <HAL_RCC_OscConfig+0x280>)
 800784e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007850:	f003 0302 	and.w	r3, r3, #2
 8007854:	2b00      	cmp	r3, #0
 8007856:	d0f0      	beq.n	800783a <HAL_RCC_OscConfig+0x23a>
 8007858:	e01a      	b.n	8007890 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800785a:	4b09      	ldr	r3, [pc, #36]	; (8007880 <HAL_RCC_OscConfig+0x280>)
 800785c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800785e:	4a08      	ldr	r2, [pc, #32]	; (8007880 <HAL_RCC_OscConfig+0x280>)
 8007860:	f023 0301 	bic.w	r3, r3, #1
 8007864:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007866:	f7fd fe03 	bl	8005470 <HAL_GetTick>
 800786a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800786c:	e00a      	b.n	8007884 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800786e:	f7fd fdff 	bl	8005470 <HAL_GetTick>
 8007872:	4602      	mov	r2, r0
 8007874:	693b      	ldr	r3, [r7, #16]
 8007876:	1ad3      	subs	r3, r2, r3
 8007878:	2b02      	cmp	r3, #2
 800787a:	d903      	bls.n	8007884 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800787c:	2303      	movs	r3, #3
 800787e:	e166      	b.n	8007b4e <HAL_RCC_OscConfig+0x54e>
 8007880:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007884:	4b92      	ldr	r3, [pc, #584]	; (8007ad0 <HAL_RCC_OscConfig+0x4d0>)
 8007886:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007888:	f003 0302 	and.w	r3, r3, #2
 800788c:	2b00      	cmp	r3, #0
 800788e:	d1ee      	bne.n	800786e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	f003 0304 	and.w	r3, r3, #4
 8007898:	2b00      	cmp	r3, #0
 800789a:	f000 80a4 	beq.w	80079e6 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800789e:	4b8c      	ldr	r3, [pc, #560]	; (8007ad0 <HAL_RCC_OscConfig+0x4d0>)
 80078a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d10d      	bne.n	80078c6 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80078aa:	4b89      	ldr	r3, [pc, #548]	; (8007ad0 <HAL_RCC_OscConfig+0x4d0>)
 80078ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078ae:	4a88      	ldr	r2, [pc, #544]	; (8007ad0 <HAL_RCC_OscConfig+0x4d0>)
 80078b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80078b4:	6413      	str	r3, [r2, #64]	; 0x40
 80078b6:	4b86      	ldr	r3, [pc, #536]	; (8007ad0 <HAL_RCC_OscConfig+0x4d0>)
 80078b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80078be:	60bb      	str	r3, [r7, #8]
 80078c0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80078c2:	2301      	movs	r3, #1
 80078c4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80078c6:	4b83      	ldr	r3, [pc, #524]	; (8007ad4 <HAL_RCC_OscConfig+0x4d4>)
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d118      	bne.n	8007904 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80078d2:	4b80      	ldr	r3, [pc, #512]	; (8007ad4 <HAL_RCC_OscConfig+0x4d4>)
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	4a7f      	ldr	r2, [pc, #508]	; (8007ad4 <HAL_RCC_OscConfig+0x4d4>)
 80078d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80078dc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80078de:	f7fd fdc7 	bl	8005470 <HAL_GetTick>
 80078e2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80078e4:	e008      	b.n	80078f8 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80078e6:	f7fd fdc3 	bl	8005470 <HAL_GetTick>
 80078ea:	4602      	mov	r2, r0
 80078ec:	693b      	ldr	r3, [r7, #16]
 80078ee:	1ad3      	subs	r3, r2, r3
 80078f0:	2b64      	cmp	r3, #100	; 0x64
 80078f2:	d901      	bls.n	80078f8 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80078f4:	2303      	movs	r3, #3
 80078f6:	e12a      	b.n	8007b4e <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80078f8:	4b76      	ldr	r3, [pc, #472]	; (8007ad4 <HAL_RCC_OscConfig+0x4d4>)
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007900:	2b00      	cmp	r3, #0
 8007902:	d0f0      	beq.n	80078e6 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	689b      	ldr	r3, [r3, #8]
 8007908:	2b01      	cmp	r3, #1
 800790a:	d106      	bne.n	800791a <HAL_RCC_OscConfig+0x31a>
 800790c:	4b70      	ldr	r3, [pc, #448]	; (8007ad0 <HAL_RCC_OscConfig+0x4d0>)
 800790e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007910:	4a6f      	ldr	r2, [pc, #444]	; (8007ad0 <HAL_RCC_OscConfig+0x4d0>)
 8007912:	f043 0301 	orr.w	r3, r3, #1
 8007916:	6713      	str	r3, [r2, #112]	; 0x70
 8007918:	e02d      	b.n	8007976 <HAL_RCC_OscConfig+0x376>
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	689b      	ldr	r3, [r3, #8]
 800791e:	2b00      	cmp	r3, #0
 8007920:	d10c      	bne.n	800793c <HAL_RCC_OscConfig+0x33c>
 8007922:	4b6b      	ldr	r3, [pc, #428]	; (8007ad0 <HAL_RCC_OscConfig+0x4d0>)
 8007924:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007926:	4a6a      	ldr	r2, [pc, #424]	; (8007ad0 <HAL_RCC_OscConfig+0x4d0>)
 8007928:	f023 0301 	bic.w	r3, r3, #1
 800792c:	6713      	str	r3, [r2, #112]	; 0x70
 800792e:	4b68      	ldr	r3, [pc, #416]	; (8007ad0 <HAL_RCC_OscConfig+0x4d0>)
 8007930:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007932:	4a67      	ldr	r2, [pc, #412]	; (8007ad0 <HAL_RCC_OscConfig+0x4d0>)
 8007934:	f023 0304 	bic.w	r3, r3, #4
 8007938:	6713      	str	r3, [r2, #112]	; 0x70
 800793a:	e01c      	b.n	8007976 <HAL_RCC_OscConfig+0x376>
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	689b      	ldr	r3, [r3, #8]
 8007940:	2b05      	cmp	r3, #5
 8007942:	d10c      	bne.n	800795e <HAL_RCC_OscConfig+0x35e>
 8007944:	4b62      	ldr	r3, [pc, #392]	; (8007ad0 <HAL_RCC_OscConfig+0x4d0>)
 8007946:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007948:	4a61      	ldr	r2, [pc, #388]	; (8007ad0 <HAL_RCC_OscConfig+0x4d0>)
 800794a:	f043 0304 	orr.w	r3, r3, #4
 800794e:	6713      	str	r3, [r2, #112]	; 0x70
 8007950:	4b5f      	ldr	r3, [pc, #380]	; (8007ad0 <HAL_RCC_OscConfig+0x4d0>)
 8007952:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007954:	4a5e      	ldr	r2, [pc, #376]	; (8007ad0 <HAL_RCC_OscConfig+0x4d0>)
 8007956:	f043 0301 	orr.w	r3, r3, #1
 800795a:	6713      	str	r3, [r2, #112]	; 0x70
 800795c:	e00b      	b.n	8007976 <HAL_RCC_OscConfig+0x376>
 800795e:	4b5c      	ldr	r3, [pc, #368]	; (8007ad0 <HAL_RCC_OscConfig+0x4d0>)
 8007960:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007962:	4a5b      	ldr	r2, [pc, #364]	; (8007ad0 <HAL_RCC_OscConfig+0x4d0>)
 8007964:	f023 0301 	bic.w	r3, r3, #1
 8007968:	6713      	str	r3, [r2, #112]	; 0x70
 800796a:	4b59      	ldr	r3, [pc, #356]	; (8007ad0 <HAL_RCC_OscConfig+0x4d0>)
 800796c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800796e:	4a58      	ldr	r2, [pc, #352]	; (8007ad0 <HAL_RCC_OscConfig+0x4d0>)
 8007970:	f023 0304 	bic.w	r3, r3, #4
 8007974:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	689b      	ldr	r3, [r3, #8]
 800797a:	2b00      	cmp	r3, #0
 800797c:	d015      	beq.n	80079aa <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800797e:	f7fd fd77 	bl	8005470 <HAL_GetTick>
 8007982:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007984:	e00a      	b.n	800799c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007986:	f7fd fd73 	bl	8005470 <HAL_GetTick>
 800798a:	4602      	mov	r2, r0
 800798c:	693b      	ldr	r3, [r7, #16]
 800798e:	1ad3      	subs	r3, r2, r3
 8007990:	f241 3288 	movw	r2, #5000	; 0x1388
 8007994:	4293      	cmp	r3, r2
 8007996:	d901      	bls.n	800799c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8007998:	2303      	movs	r3, #3
 800799a:	e0d8      	b.n	8007b4e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800799c:	4b4c      	ldr	r3, [pc, #304]	; (8007ad0 <HAL_RCC_OscConfig+0x4d0>)
 800799e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80079a0:	f003 0302 	and.w	r3, r3, #2
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d0ee      	beq.n	8007986 <HAL_RCC_OscConfig+0x386>
 80079a8:	e014      	b.n	80079d4 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80079aa:	f7fd fd61 	bl	8005470 <HAL_GetTick>
 80079ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80079b0:	e00a      	b.n	80079c8 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80079b2:	f7fd fd5d 	bl	8005470 <HAL_GetTick>
 80079b6:	4602      	mov	r2, r0
 80079b8:	693b      	ldr	r3, [r7, #16]
 80079ba:	1ad3      	subs	r3, r2, r3
 80079bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80079c0:	4293      	cmp	r3, r2
 80079c2:	d901      	bls.n	80079c8 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80079c4:	2303      	movs	r3, #3
 80079c6:	e0c2      	b.n	8007b4e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80079c8:	4b41      	ldr	r3, [pc, #260]	; (8007ad0 <HAL_RCC_OscConfig+0x4d0>)
 80079ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80079cc:	f003 0302 	and.w	r3, r3, #2
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d1ee      	bne.n	80079b2 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80079d4:	7dfb      	ldrb	r3, [r7, #23]
 80079d6:	2b01      	cmp	r3, #1
 80079d8:	d105      	bne.n	80079e6 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80079da:	4b3d      	ldr	r3, [pc, #244]	; (8007ad0 <HAL_RCC_OscConfig+0x4d0>)
 80079dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079de:	4a3c      	ldr	r2, [pc, #240]	; (8007ad0 <HAL_RCC_OscConfig+0x4d0>)
 80079e0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80079e4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	699b      	ldr	r3, [r3, #24]
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	f000 80ae 	beq.w	8007b4c <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80079f0:	4b37      	ldr	r3, [pc, #220]	; (8007ad0 <HAL_RCC_OscConfig+0x4d0>)
 80079f2:	689b      	ldr	r3, [r3, #8]
 80079f4:	f003 030c 	and.w	r3, r3, #12
 80079f8:	2b08      	cmp	r3, #8
 80079fa:	d06d      	beq.n	8007ad8 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	699b      	ldr	r3, [r3, #24]
 8007a00:	2b02      	cmp	r3, #2
 8007a02:	d14b      	bne.n	8007a9c <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007a04:	4b32      	ldr	r3, [pc, #200]	; (8007ad0 <HAL_RCC_OscConfig+0x4d0>)
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	4a31      	ldr	r2, [pc, #196]	; (8007ad0 <HAL_RCC_OscConfig+0x4d0>)
 8007a0a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007a0e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a10:	f7fd fd2e 	bl	8005470 <HAL_GetTick>
 8007a14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007a16:	e008      	b.n	8007a2a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007a18:	f7fd fd2a 	bl	8005470 <HAL_GetTick>
 8007a1c:	4602      	mov	r2, r0
 8007a1e:	693b      	ldr	r3, [r7, #16]
 8007a20:	1ad3      	subs	r3, r2, r3
 8007a22:	2b02      	cmp	r3, #2
 8007a24:	d901      	bls.n	8007a2a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8007a26:	2303      	movs	r3, #3
 8007a28:	e091      	b.n	8007b4e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007a2a:	4b29      	ldr	r3, [pc, #164]	; (8007ad0 <HAL_RCC_OscConfig+0x4d0>)
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d1f0      	bne.n	8007a18 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	69da      	ldr	r2, [r3, #28]
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	6a1b      	ldr	r3, [r3, #32]
 8007a3e:	431a      	orrs	r2, r3
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a44:	019b      	lsls	r3, r3, #6
 8007a46:	431a      	orrs	r2, r3
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a4c:	085b      	lsrs	r3, r3, #1
 8007a4e:	3b01      	subs	r3, #1
 8007a50:	041b      	lsls	r3, r3, #16
 8007a52:	431a      	orrs	r2, r3
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a58:	061b      	lsls	r3, r3, #24
 8007a5a:	431a      	orrs	r2, r3
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a60:	071b      	lsls	r3, r3, #28
 8007a62:	491b      	ldr	r1, [pc, #108]	; (8007ad0 <HAL_RCC_OscConfig+0x4d0>)
 8007a64:	4313      	orrs	r3, r2
 8007a66:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007a68:	4b19      	ldr	r3, [pc, #100]	; (8007ad0 <HAL_RCC_OscConfig+0x4d0>)
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	4a18      	ldr	r2, [pc, #96]	; (8007ad0 <HAL_RCC_OscConfig+0x4d0>)
 8007a6e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007a72:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a74:	f7fd fcfc 	bl	8005470 <HAL_GetTick>
 8007a78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007a7a:	e008      	b.n	8007a8e <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007a7c:	f7fd fcf8 	bl	8005470 <HAL_GetTick>
 8007a80:	4602      	mov	r2, r0
 8007a82:	693b      	ldr	r3, [r7, #16]
 8007a84:	1ad3      	subs	r3, r2, r3
 8007a86:	2b02      	cmp	r3, #2
 8007a88:	d901      	bls.n	8007a8e <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8007a8a:	2303      	movs	r3, #3
 8007a8c:	e05f      	b.n	8007b4e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007a8e:	4b10      	ldr	r3, [pc, #64]	; (8007ad0 <HAL_RCC_OscConfig+0x4d0>)
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d0f0      	beq.n	8007a7c <HAL_RCC_OscConfig+0x47c>
 8007a9a:	e057      	b.n	8007b4c <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007a9c:	4b0c      	ldr	r3, [pc, #48]	; (8007ad0 <HAL_RCC_OscConfig+0x4d0>)
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	4a0b      	ldr	r2, [pc, #44]	; (8007ad0 <HAL_RCC_OscConfig+0x4d0>)
 8007aa2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007aa6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007aa8:	f7fd fce2 	bl	8005470 <HAL_GetTick>
 8007aac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007aae:	e008      	b.n	8007ac2 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007ab0:	f7fd fcde 	bl	8005470 <HAL_GetTick>
 8007ab4:	4602      	mov	r2, r0
 8007ab6:	693b      	ldr	r3, [r7, #16]
 8007ab8:	1ad3      	subs	r3, r2, r3
 8007aba:	2b02      	cmp	r3, #2
 8007abc:	d901      	bls.n	8007ac2 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8007abe:	2303      	movs	r3, #3
 8007ac0:	e045      	b.n	8007b4e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007ac2:	4b03      	ldr	r3, [pc, #12]	; (8007ad0 <HAL_RCC_OscConfig+0x4d0>)
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d1f0      	bne.n	8007ab0 <HAL_RCC_OscConfig+0x4b0>
 8007ace:	e03d      	b.n	8007b4c <HAL_RCC_OscConfig+0x54c>
 8007ad0:	40023800 	.word	0x40023800
 8007ad4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8007ad8:	4b1f      	ldr	r3, [pc, #124]	; (8007b58 <HAL_RCC_OscConfig+0x558>)
 8007ada:	685b      	ldr	r3, [r3, #4]
 8007adc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	699b      	ldr	r3, [r3, #24]
 8007ae2:	2b01      	cmp	r3, #1
 8007ae4:	d030      	beq.n	8007b48 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007af0:	429a      	cmp	r2, r3
 8007af2:	d129      	bne.n	8007b48 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007afe:	429a      	cmp	r2, r3
 8007b00:	d122      	bne.n	8007b48 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007b02:	68fa      	ldr	r2, [r7, #12]
 8007b04:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007b08:	4013      	ands	r3, r2
 8007b0a:	687a      	ldr	r2, [r7, #4]
 8007b0c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007b0e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007b10:	4293      	cmp	r3, r2
 8007b12:	d119      	bne.n	8007b48 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b1e:	085b      	lsrs	r3, r3, #1
 8007b20:	3b01      	subs	r3, #1
 8007b22:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007b24:	429a      	cmp	r2, r3
 8007b26:	d10f      	bne.n	8007b48 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b32:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8007b34:	429a      	cmp	r2, r3
 8007b36:	d107      	bne.n	8007b48 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b42:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007b44:	429a      	cmp	r2, r3
 8007b46:	d001      	beq.n	8007b4c <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8007b48:	2301      	movs	r3, #1
 8007b4a:	e000      	b.n	8007b4e <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8007b4c:	2300      	movs	r3, #0
}
 8007b4e:	4618      	mov	r0, r3
 8007b50:	3718      	adds	r7, #24
 8007b52:	46bd      	mov	sp, r7
 8007b54:	bd80      	pop	{r7, pc}
 8007b56:	bf00      	nop
 8007b58:	40023800 	.word	0x40023800

08007b5c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007b5c:	b580      	push	{r7, lr}
 8007b5e:	b084      	sub	sp, #16
 8007b60:	af00      	add	r7, sp, #0
 8007b62:	6078      	str	r0, [r7, #4]
 8007b64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8007b66:	2300      	movs	r3, #0
 8007b68:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d101      	bne.n	8007b74 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007b70:	2301      	movs	r3, #1
 8007b72:	e0d0      	b.n	8007d16 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007b74:	4b6a      	ldr	r3, [pc, #424]	; (8007d20 <HAL_RCC_ClockConfig+0x1c4>)
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	f003 030f 	and.w	r3, r3, #15
 8007b7c:	683a      	ldr	r2, [r7, #0]
 8007b7e:	429a      	cmp	r2, r3
 8007b80:	d910      	bls.n	8007ba4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007b82:	4b67      	ldr	r3, [pc, #412]	; (8007d20 <HAL_RCC_ClockConfig+0x1c4>)
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	f023 020f 	bic.w	r2, r3, #15
 8007b8a:	4965      	ldr	r1, [pc, #404]	; (8007d20 <HAL_RCC_ClockConfig+0x1c4>)
 8007b8c:	683b      	ldr	r3, [r7, #0]
 8007b8e:	4313      	orrs	r3, r2
 8007b90:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007b92:	4b63      	ldr	r3, [pc, #396]	; (8007d20 <HAL_RCC_ClockConfig+0x1c4>)
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	f003 030f 	and.w	r3, r3, #15
 8007b9a:	683a      	ldr	r2, [r7, #0]
 8007b9c:	429a      	cmp	r2, r3
 8007b9e:	d001      	beq.n	8007ba4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007ba0:	2301      	movs	r3, #1
 8007ba2:	e0b8      	b.n	8007d16 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	f003 0302 	and.w	r3, r3, #2
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d020      	beq.n	8007bf2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	f003 0304 	and.w	r3, r3, #4
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d005      	beq.n	8007bc8 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007bbc:	4b59      	ldr	r3, [pc, #356]	; (8007d24 <HAL_RCC_ClockConfig+0x1c8>)
 8007bbe:	689b      	ldr	r3, [r3, #8]
 8007bc0:	4a58      	ldr	r2, [pc, #352]	; (8007d24 <HAL_RCC_ClockConfig+0x1c8>)
 8007bc2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007bc6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	f003 0308 	and.w	r3, r3, #8
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d005      	beq.n	8007be0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007bd4:	4b53      	ldr	r3, [pc, #332]	; (8007d24 <HAL_RCC_ClockConfig+0x1c8>)
 8007bd6:	689b      	ldr	r3, [r3, #8]
 8007bd8:	4a52      	ldr	r2, [pc, #328]	; (8007d24 <HAL_RCC_ClockConfig+0x1c8>)
 8007bda:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8007bde:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007be0:	4b50      	ldr	r3, [pc, #320]	; (8007d24 <HAL_RCC_ClockConfig+0x1c8>)
 8007be2:	689b      	ldr	r3, [r3, #8]
 8007be4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	689b      	ldr	r3, [r3, #8]
 8007bec:	494d      	ldr	r1, [pc, #308]	; (8007d24 <HAL_RCC_ClockConfig+0x1c8>)
 8007bee:	4313      	orrs	r3, r2
 8007bf0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	f003 0301 	and.w	r3, r3, #1
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d040      	beq.n	8007c80 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	685b      	ldr	r3, [r3, #4]
 8007c02:	2b01      	cmp	r3, #1
 8007c04:	d107      	bne.n	8007c16 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007c06:	4b47      	ldr	r3, [pc, #284]	; (8007d24 <HAL_RCC_ClockConfig+0x1c8>)
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d115      	bne.n	8007c3e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007c12:	2301      	movs	r3, #1
 8007c14:	e07f      	b.n	8007d16 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	685b      	ldr	r3, [r3, #4]
 8007c1a:	2b02      	cmp	r3, #2
 8007c1c:	d107      	bne.n	8007c2e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007c1e:	4b41      	ldr	r3, [pc, #260]	; (8007d24 <HAL_RCC_ClockConfig+0x1c8>)
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d109      	bne.n	8007c3e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007c2a:	2301      	movs	r3, #1
 8007c2c:	e073      	b.n	8007d16 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007c2e:	4b3d      	ldr	r3, [pc, #244]	; (8007d24 <HAL_RCC_ClockConfig+0x1c8>)
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	f003 0302 	and.w	r3, r3, #2
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d101      	bne.n	8007c3e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007c3a:	2301      	movs	r3, #1
 8007c3c:	e06b      	b.n	8007d16 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007c3e:	4b39      	ldr	r3, [pc, #228]	; (8007d24 <HAL_RCC_ClockConfig+0x1c8>)
 8007c40:	689b      	ldr	r3, [r3, #8]
 8007c42:	f023 0203 	bic.w	r2, r3, #3
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	685b      	ldr	r3, [r3, #4]
 8007c4a:	4936      	ldr	r1, [pc, #216]	; (8007d24 <HAL_RCC_ClockConfig+0x1c8>)
 8007c4c:	4313      	orrs	r3, r2
 8007c4e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007c50:	f7fd fc0e 	bl	8005470 <HAL_GetTick>
 8007c54:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007c56:	e00a      	b.n	8007c6e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007c58:	f7fd fc0a 	bl	8005470 <HAL_GetTick>
 8007c5c:	4602      	mov	r2, r0
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	1ad3      	subs	r3, r2, r3
 8007c62:	f241 3288 	movw	r2, #5000	; 0x1388
 8007c66:	4293      	cmp	r3, r2
 8007c68:	d901      	bls.n	8007c6e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8007c6a:	2303      	movs	r3, #3
 8007c6c:	e053      	b.n	8007d16 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007c6e:	4b2d      	ldr	r3, [pc, #180]	; (8007d24 <HAL_RCC_ClockConfig+0x1c8>)
 8007c70:	689b      	ldr	r3, [r3, #8]
 8007c72:	f003 020c 	and.w	r2, r3, #12
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	685b      	ldr	r3, [r3, #4]
 8007c7a:	009b      	lsls	r3, r3, #2
 8007c7c:	429a      	cmp	r2, r3
 8007c7e:	d1eb      	bne.n	8007c58 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007c80:	4b27      	ldr	r3, [pc, #156]	; (8007d20 <HAL_RCC_ClockConfig+0x1c4>)
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	f003 030f 	and.w	r3, r3, #15
 8007c88:	683a      	ldr	r2, [r7, #0]
 8007c8a:	429a      	cmp	r2, r3
 8007c8c:	d210      	bcs.n	8007cb0 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007c8e:	4b24      	ldr	r3, [pc, #144]	; (8007d20 <HAL_RCC_ClockConfig+0x1c4>)
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	f023 020f 	bic.w	r2, r3, #15
 8007c96:	4922      	ldr	r1, [pc, #136]	; (8007d20 <HAL_RCC_ClockConfig+0x1c4>)
 8007c98:	683b      	ldr	r3, [r7, #0]
 8007c9a:	4313      	orrs	r3, r2
 8007c9c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007c9e:	4b20      	ldr	r3, [pc, #128]	; (8007d20 <HAL_RCC_ClockConfig+0x1c4>)
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	f003 030f 	and.w	r3, r3, #15
 8007ca6:	683a      	ldr	r2, [r7, #0]
 8007ca8:	429a      	cmp	r2, r3
 8007caa:	d001      	beq.n	8007cb0 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8007cac:	2301      	movs	r3, #1
 8007cae:	e032      	b.n	8007d16 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	f003 0304 	and.w	r3, r3, #4
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d008      	beq.n	8007cce <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007cbc:	4b19      	ldr	r3, [pc, #100]	; (8007d24 <HAL_RCC_ClockConfig+0x1c8>)
 8007cbe:	689b      	ldr	r3, [r3, #8]
 8007cc0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	68db      	ldr	r3, [r3, #12]
 8007cc8:	4916      	ldr	r1, [pc, #88]	; (8007d24 <HAL_RCC_ClockConfig+0x1c8>)
 8007cca:	4313      	orrs	r3, r2
 8007ccc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	f003 0308 	and.w	r3, r3, #8
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d009      	beq.n	8007cee <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8007cda:	4b12      	ldr	r3, [pc, #72]	; (8007d24 <HAL_RCC_ClockConfig+0x1c8>)
 8007cdc:	689b      	ldr	r3, [r3, #8]
 8007cde:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	691b      	ldr	r3, [r3, #16]
 8007ce6:	00db      	lsls	r3, r3, #3
 8007ce8:	490e      	ldr	r1, [pc, #56]	; (8007d24 <HAL_RCC_ClockConfig+0x1c8>)
 8007cea:	4313      	orrs	r3, r2
 8007cec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007cee:	f000 f821 	bl	8007d34 <HAL_RCC_GetSysClockFreq>
 8007cf2:	4602      	mov	r2, r0
 8007cf4:	4b0b      	ldr	r3, [pc, #44]	; (8007d24 <HAL_RCC_ClockConfig+0x1c8>)
 8007cf6:	689b      	ldr	r3, [r3, #8]
 8007cf8:	091b      	lsrs	r3, r3, #4
 8007cfa:	f003 030f 	and.w	r3, r3, #15
 8007cfe:	490a      	ldr	r1, [pc, #40]	; (8007d28 <HAL_RCC_ClockConfig+0x1cc>)
 8007d00:	5ccb      	ldrb	r3, [r1, r3]
 8007d02:	fa22 f303 	lsr.w	r3, r2, r3
 8007d06:	4a09      	ldr	r2, [pc, #36]	; (8007d2c <HAL_RCC_ClockConfig+0x1d0>)
 8007d08:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8007d0a:	4b09      	ldr	r3, [pc, #36]	; (8007d30 <HAL_RCC_ClockConfig+0x1d4>)
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	4618      	mov	r0, r3
 8007d10:	f7fd fb6a 	bl	80053e8 <HAL_InitTick>

  return HAL_OK;
 8007d14:	2300      	movs	r3, #0
}
 8007d16:	4618      	mov	r0, r3
 8007d18:	3710      	adds	r7, #16
 8007d1a:	46bd      	mov	sp, r7
 8007d1c:	bd80      	pop	{r7, pc}
 8007d1e:	bf00      	nop
 8007d20:	40023c00 	.word	0x40023c00
 8007d24:	40023800 	.word	0x40023800
 8007d28:	0800ea90 	.word	0x0800ea90
 8007d2c:	200000c8 	.word	0x200000c8
 8007d30:	200000d0 	.word	0x200000d0

08007d34 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007d34:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007d38:	b094      	sub	sp, #80	; 0x50
 8007d3a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8007d3c:	2300      	movs	r3, #0
 8007d3e:	647b      	str	r3, [r7, #68]	; 0x44
 8007d40:	2300      	movs	r3, #0
 8007d42:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007d44:	2300      	movs	r3, #0
 8007d46:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8007d48:	2300      	movs	r3, #0
 8007d4a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007d4c:	4b79      	ldr	r3, [pc, #484]	; (8007f34 <HAL_RCC_GetSysClockFreq+0x200>)
 8007d4e:	689b      	ldr	r3, [r3, #8]
 8007d50:	f003 030c 	and.w	r3, r3, #12
 8007d54:	2b08      	cmp	r3, #8
 8007d56:	d00d      	beq.n	8007d74 <HAL_RCC_GetSysClockFreq+0x40>
 8007d58:	2b08      	cmp	r3, #8
 8007d5a:	f200 80e1 	bhi.w	8007f20 <HAL_RCC_GetSysClockFreq+0x1ec>
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d002      	beq.n	8007d68 <HAL_RCC_GetSysClockFreq+0x34>
 8007d62:	2b04      	cmp	r3, #4
 8007d64:	d003      	beq.n	8007d6e <HAL_RCC_GetSysClockFreq+0x3a>
 8007d66:	e0db      	b.n	8007f20 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007d68:	4b73      	ldr	r3, [pc, #460]	; (8007f38 <HAL_RCC_GetSysClockFreq+0x204>)
 8007d6a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007d6c:	e0db      	b.n	8007f26 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007d6e:	4b73      	ldr	r3, [pc, #460]	; (8007f3c <HAL_RCC_GetSysClockFreq+0x208>)
 8007d70:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007d72:	e0d8      	b.n	8007f26 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007d74:	4b6f      	ldr	r3, [pc, #444]	; (8007f34 <HAL_RCC_GetSysClockFreq+0x200>)
 8007d76:	685b      	ldr	r3, [r3, #4]
 8007d78:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007d7c:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8007d7e:	4b6d      	ldr	r3, [pc, #436]	; (8007f34 <HAL_RCC_GetSysClockFreq+0x200>)
 8007d80:	685b      	ldr	r3, [r3, #4]
 8007d82:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d063      	beq.n	8007e52 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007d8a:	4b6a      	ldr	r3, [pc, #424]	; (8007f34 <HAL_RCC_GetSysClockFreq+0x200>)
 8007d8c:	685b      	ldr	r3, [r3, #4]
 8007d8e:	099b      	lsrs	r3, r3, #6
 8007d90:	2200      	movs	r2, #0
 8007d92:	63bb      	str	r3, [r7, #56]	; 0x38
 8007d94:	63fa      	str	r2, [r7, #60]	; 0x3c
 8007d96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d98:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d9c:	633b      	str	r3, [r7, #48]	; 0x30
 8007d9e:	2300      	movs	r3, #0
 8007da0:	637b      	str	r3, [r7, #52]	; 0x34
 8007da2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8007da6:	4622      	mov	r2, r4
 8007da8:	462b      	mov	r3, r5
 8007daa:	f04f 0000 	mov.w	r0, #0
 8007dae:	f04f 0100 	mov.w	r1, #0
 8007db2:	0159      	lsls	r1, r3, #5
 8007db4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007db8:	0150      	lsls	r0, r2, #5
 8007dba:	4602      	mov	r2, r0
 8007dbc:	460b      	mov	r3, r1
 8007dbe:	4621      	mov	r1, r4
 8007dc0:	1a51      	subs	r1, r2, r1
 8007dc2:	6139      	str	r1, [r7, #16]
 8007dc4:	4629      	mov	r1, r5
 8007dc6:	eb63 0301 	sbc.w	r3, r3, r1
 8007dca:	617b      	str	r3, [r7, #20]
 8007dcc:	f04f 0200 	mov.w	r2, #0
 8007dd0:	f04f 0300 	mov.w	r3, #0
 8007dd4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007dd8:	4659      	mov	r1, fp
 8007dda:	018b      	lsls	r3, r1, #6
 8007ddc:	4651      	mov	r1, sl
 8007dde:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007de2:	4651      	mov	r1, sl
 8007de4:	018a      	lsls	r2, r1, #6
 8007de6:	4651      	mov	r1, sl
 8007de8:	ebb2 0801 	subs.w	r8, r2, r1
 8007dec:	4659      	mov	r1, fp
 8007dee:	eb63 0901 	sbc.w	r9, r3, r1
 8007df2:	f04f 0200 	mov.w	r2, #0
 8007df6:	f04f 0300 	mov.w	r3, #0
 8007dfa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007dfe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007e02:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007e06:	4690      	mov	r8, r2
 8007e08:	4699      	mov	r9, r3
 8007e0a:	4623      	mov	r3, r4
 8007e0c:	eb18 0303 	adds.w	r3, r8, r3
 8007e10:	60bb      	str	r3, [r7, #8]
 8007e12:	462b      	mov	r3, r5
 8007e14:	eb49 0303 	adc.w	r3, r9, r3
 8007e18:	60fb      	str	r3, [r7, #12]
 8007e1a:	f04f 0200 	mov.w	r2, #0
 8007e1e:	f04f 0300 	mov.w	r3, #0
 8007e22:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8007e26:	4629      	mov	r1, r5
 8007e28:	024b      	lsls	r3, r1, #9
 8007e2a:	4621      	mov	r1, r4
 8007e2c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007e30:	4621      	mov	r1, r4
 8007e32:	024a      	lsls	r2, r1, #9
 8007e34:	4610      	mov	r0, r2
 8007e36:	4619      	mov	r1, r3
 8007e38:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007e3a:	2200      	movs	r2, #0
 8007e3c:	62bb      	str	r3, [r7, #40]	; 0x28
 8007e3e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007e40:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007e44:	f7f8 fa54 	bl	80002f0 <__aeabi_uldivmod>
 8007e48:	4602      	mov	r2, r0
 8007e4a:	460b      	mov	r3, r1
 8007e4c:	4613      	mov	r3, r2
 8007e4e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007e50:	e058      	b.n	8007f04 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007e52:	4b38      	ldr	r3, [pc, #224]	; (8007f34 <HAL_RCC_GetSysClockFreq+0x200>)
 8007e54:	685b      	ldr	r3, [r3, #4]
 8007e56:	099b      	lsrs	r3, r3, #6
 8007e58:	2200      	movs	r2, #0
 8007e5a:	4618      	mov	r0, r3
 8007e5c:	4611      	mov	r1, r2
 8007e5e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8007e62:	623b      	str	r3, [r7, #32]
 8007e64:	2300      	movs	r3, #0
 8007e66:	627b      	str	r3, [r7, #36]	; 0x24
 8007e68:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8007e6c:	4642      	mov	r2, r8
 8007e6e:	464b      	mov	r3, r9
 8007e70:	f04f 0000 	mov.w	r0, #0
 8007e74:	f04f 0100 	mov.w	r1, #0
 8007e78:	0159      	lsls	r1, r3, #5
 8007e7a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007e7e:	0150      	lsls	r0, r2, #5
 8007e80:	4602      	mov	r2, r0
 8007e82:	460b      	mov	r3, r1
 8007e84:	4641      	mov	r1, r8
 8007e86:	ebb2 0a01 	subs.w	sl, r2, r1
 8007e8a:	4649      	mov	r1, r9
 8007e8c:	eb63 0b01 	sbc.w	fp, r3, r1
 8007e90:	f04f 0200 	mov.w	r2, #0
 8007e94:	f04f 0300 	mov.w	r3, #0
 8007e98:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8007e9c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8007ea0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8007ea4:	ebb2 040a 	subs.w	r4, r2, sl
 8007ea8:	eb63 050b 	sbc.w	r5, r3, fp
 8007eac:	f04f 0200 	mov.w	r2, #0
 8007eb0:	f04f 0300 	mov.w	r3, #0
 8007eb4:	00eb      	lsls	r3, r5, #3
 8007eb6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007eba:	00e2      	lsls	r2, r4, #3
 8007ebc:	4614      	mov	r4, r2
 8007ebe:	461d      	mov	r5, r3
 8007ec0:	4643      	mov	r3, r8
 8007ec2:	18e3      	adds	r3, r4, r3
 8007ec4:	603b      	str	r3, [r7, #0]
 8007ec6:	464b      	mov	r3, r9
 8007ec8:	eb45 0303 	adc.w	r3, r5, r3
 8007ecc:	607b      	str	r3, [r7, #4]
 8007ece:	f04f 0200 	mov.w	r2, #0
 8007ed2:	f04f 0300 	mov.w	r3, #0
 8007ed6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007eda:	4629      	mov	r1, r5
 8007edc:	028b      	lsls	r3, r1, #10
 8007ede:	4621      	mov	r1, r4
 8007ee0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007ee4:	4621      	mov	r1, r4
 8007ee6:	028a      	lsls	r2, r1, #10
 8007ee8:	4610      	mov	r0, r2
 8007eea:	4619      	mov	r1, r3
 8007eec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007eee:	2200      	movs	r2, #0
 8007ef0:	61bb      	str	r3, [r7, #24]
 8007ef2:	61fa      	str	r2, [r7, #28]
 8007ef4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007ef8:	f7f8 f9fa 	bl	80002f0 <__aeabi_uldivmod>
 8007efc:	4602      	mov	r2, r0
 8007efe:	460b      	mov	r3, r1
 8007f00:	4613      	mov	r3, r2
 8007f02:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8007f04:	4b0b      	ldr	r3, [pc, #44]	; (8007f34 <HAL_RCC_GetSysClockFreq+0x200>)
 8007f06:	685b      	ldr	r3, [r3, #4]
 8007f08:	0c1b      	lsrs	r3, r3, #16
 8007f0a:	f003 0303 	and.w	r3, r3, #3
 8007f0e:	3301      	adds	r3, #1
 8007f10:	005b      	lsls	r3, r3, #1
 8007f12:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8007f14:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007f16:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007f18:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f1c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007f1e:	e002      	b.n	8007f26 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007f20:	4b05      	ldr	r3, [pc, #20]	; (8007f38 <HAL_RCC_GetSysClockFreq+0x204>)
 8007f22:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007f24:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007f26:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8007f28:	4618      	mov	r0, r3
 8007f2a:	3750      	adds	r7, #80	; 0x50
 8007f2c:	46bd      	mov	sp, r7
 8007f2e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007f32:	bf00      	nop
 8007f34:	40023800 	.word	0x40023800
 8007f38:	00f42400 	.word	0x00f42400
 8007f3c:	007a1200 	.word	0x007a1200

08007f40 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007f40:	b480      	push	{r7}
 8007f42:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007f44:	4b03      	ldr	r3, [pc, #12]	; (8007f54 <HAL_RCC_GetHCLKFreq+0x14>)
 8007f46:	681b      	ldr	r3, [r3, #0]
}
 8007f48:	4618      	mov	r0, r3
 8007f4a:	46bd      	mov	sp, r7
 8007f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f50:	4770      	bx	lr
 8007f52:	bf00      	nop
 8007f54:	200000c8 	.word	0x200000c8

08007f58 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007f58:	b580      	push	{r7, lr}
 8007f5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007f5c:	f7ff fff0 	bl	8007f40 <HAL_RCC_GetHCLKFreq>
 8007f60:	4602      	mov	r2, r0
 8007f62:	4b05      	ldr	r3, [pc, #20]	; (8007f78 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007f64:	689b      	ldr	r3, [r3, #8]
 8007f66:	0a9b      	lsrs	r3, r3, #10
 8007f68:	f003 0307 	and.w	r3, r3, #7
 8007f6c:	4903      	ldr	r1, [pc, #12]	; (8007f7c <HAL_RCC_GetPCLK1Freq+0x24>)
 8007f6e:	5ccb      	ldrb	r3, [r1, r3]
 8007f70:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007f74:	4618      	mov	r0, r3
 8007f76:	bd80      	pop	{r7, pc}
 8007f78:	40023800 	.word	0x40023800
 8007f7c:	0800eaa0 	.word	0x0800eaa0

08007f80 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007f80:	b580      	push	{r7, lr}
 8007f82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007f84:	f7ff ffdc 	bl	8007f40 <HAL_RCC_GetHCLKFreq>
 8007f88:	4602      	mov	r2, r0
 8007f8a:	4b05      	ldr	r3, [pc, #20]	; (8007fa0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007f8c:	689b      	ldr	r3, [r3, #8]
 8007f8e:	0b5b      	lsrs	r3, r3, #13
 8007f90:	f003 0307 	and.w	r3, r3, #7
 8007f94:	4903      	ldr	r1, [pc, #12]	; (8007fa4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007f96:	5ccb      	ldrb	r3, [r1, r3]
 8007f98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007f9c:	4618      	mov	r0, r3
 8007f9e:	bd80      	pop	{r7, pc}
 8007fa0:	40023800 	.word	0x40023800
 8007fa4:	0800eaa0 	.word	0x0800eaa0

08007fa8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007fa8:	b580      	push	{r7, lr}
 8007faa:	b088      	sub	sp, #32
 8007fac:	af00      	add	r7, sp, #0
 8007fae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8007fb0:	2300      	movs	r3, #0
 8007fb2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8007fb4:	2300      	movs	r3, #0
 8007fb6:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8007fb8:	2300      	movs	r3, #0
 8007fba:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8007fbc:	2300      	movs	r3, #0
 8007fbe:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8007fc0:	2300      	movs	r3, #0
 8007fc2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	f003 0301 	and.w	r3, r3, #1
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d012      	beq.n	8007ff6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007fd0:	4b69      	ldr	r3, [pc, #420]	; (8008178 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007fd2:	689b      	ldr	r3, [r3, #8]
 8007fd4:	4a68      	ldr	r2, [pc, #416]	; (8008178 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007fd6:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8007fda:	6093      	str	r3, [r2, #8]
 8007fdc:	4b66      	ldr	r3, [pc, #408]	; (8008178 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007fde:	689a      	ldr	r2, [r3, #8]
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007fe4:	4964      	ldr	r1, [pc, #400]	; (8008178 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007fe6:	4313      	orrs	r3, r2
 8007fe8:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d101      	bne.n	8007ff6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8007ff2:	2301      	movs	r3, #1
 8007ff4:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d017      	beq.n	8008032 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008002:	4b5d      	ldr	r3, [pc, #372]	; (8008178 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008004:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008008:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008010:	4959      	ldr	r1, [pc, #356]	; (8008178 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008012:	4313      	orrs	r3, r2
 8008014:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800801c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008020:	d101      	bne.n	8008026 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8008022:	2301      	movs	r3, #1
 8008024:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800802a:	2b00      	cmp	r3, #0
 800802c:	d101      	bne.n	8008032 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800802e:	2301      	movs	r3, #1
 8008030:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800803a:	2b00      	cmp	r3, #0
 800803c:	d017      	beq.n	800806e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800803e:	4b4e      	ldr	r3, [pc, #312]	; (8008178 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008040:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008044:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800804c:	494a      	ldr	r1, [pc, #296]	; (8008178 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800804e:	4313      	orrs	r3, r2
 8008050:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008058:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800805c:	d101      	bne.n	8008062 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800805e:	2301      	movs	r3, #1
 8008060:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008066:	2b00      	cmp	r3, #0
 8008068:	d101      	bne.n	800806e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800806a:	2301      	movs	r3, #1
 800806c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008076:	2b00      	cmp	r3, #0
 8008078:	d001      	beq.n	800807e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800807a:	2301      	movs	r3, #1
 800807c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	f003 0320 	and.w	r3, r3, #32
 8008086:	2b00      	cmp	r3, #0
 8008088:	f000 808b 	beq.w	80081a2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800808c:	4b3a      	ldr	r3, [pc, #232]	; (8008178 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800808e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008090:	4a39      	ldr	r2, [pc, #228]	; (8008178 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008092:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008096:	6413      	str	r3, [r2, #64]	; 0x40
 8008098:	4b37      	ldr	r3, [pc, #220]	; (8008178 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800809a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800809c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80080a0:	60bb      	str	r3, [r7, #8]
 80080a2:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80080a4:	4b35      	ldr	r3, [pc, #212]	; (800817c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	4a34      	ldr	r2, [pc, #208]	; (800817c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80080aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80080ae:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80080b0:	f7fd f9de 	bl	8005470 <HAL_GetTick>
 80080b4:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80080b6:	e008      	b.n	80080ca <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80080b8:	f7fd f9da 	bl	8005470 <HAL_GetTick>
 80080bc:	4602      	mov	r2, r0
 80080be:	697b      	ldr	r3, [r7, #20]
 80080c0:	1ad3      	subs	r3, r2, r3
 80080c2:	2b64      	cmp	r3, #100	; 0x64
 80080c4:	d901      	bls.n	80080ca <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80080c6:	2303      	movs	r3, #3
 80080c8:	e38f      	b.n	80087ea <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80080ca:	4b2c      	ldr	r3, [pc, #176]	; (800817c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d0f0      	beq.n	80080b8 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80080d6:	4b28      	ldr	r3, [pc, #160]	; (8008178 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80080d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80080da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80080de:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80080e0:	693b      	ldr	r3, [r7, #16]
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d035      	beq.n	8008152 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80080ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80080ee:	693a      	ldr	r2, [r7, #16]
 80080f0:	429a      	cmp	r2, r3
 80080f2:	d02e      	beq.n	8008152 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80080f4:	4b20      	ldr	r3, [pc, #128]	; (8008178 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80080f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80080f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80080fc:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80080fe:	4b1e      	ldr	r3, [pc, #120]	; (8008178 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008100:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008102:	4a1d      	ldr	r2, [pc, #116]	; (8008178 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008104:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008108:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800810a:	4b1b      	ldr	r3, [pc, #108]	; (8008178 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800810c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800810e:	4a1a      	ldr	r2, [pc, #104]	; (8008178 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008110:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008114:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8008116:	4a18      	ldr	r2, [pc, #96]	; (8008178 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008118:	693b      	ldr	r3, [r7, #16]
 800811a:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800811c:	4b16      	ldr	r3, [pc, #88]	; (8008178 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800811e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008120:	f003 0301 	and.w	r3, r3, #1
 8008124:	2b01      	cmp	r3, #1
 8008126:	d114      	bne.n	8008152 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008128:	f7fd f9a2 	bl	8005470 <HAL_GetTick>
 800812c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800812e:	e00a      	b.n	8008146 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008130:	f7fd f99e 	bl	8005470 <HAL_GetTick>
 8008134:	4602      	mov	r2, r0
 8008136:	697b      	ldr	r3, [r7, #20]
 8008138:	1ad3      	subs	r3, r2, r3
 800813a:	f241 3288 	movw	r2, #5000	; 0x1388
 800813e:	4293      	cmp	r3, r2
 8008140:	d901      	bls.n	8008146 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8008142:	2303      	movs	r3, #3
 8008144:	e351      	b.n	80087ea <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008146:	4b0c      	ldr	r3, [pc, #48]	; (8008178 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008148:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800814a:	f003 0302 	and.w	r3, r3, #2
 800814e:	2b00      	cmp	r3, #0
 8008150:	d0ee      	beq.n	8008130 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008156:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800815a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800815e:	d111      	bne.n	8008184 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8008160:	4b05      	ldr	r3, [pc, #20]	; (8008178 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008162:	689b      	ldr	r3, [r3, #8]
 8008164:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800816c:	4b04      	ldr	r3, [pc, #16]	; (8008180 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800816e:	400b      	ands	r3, r1
 8008170:	4901      	ldr	r1, [pc, #4]	; (8008178 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008172:	4313      	orrs	r3, r2
 8008174:	608b      	str	r3, [r1, #8]
 8008176:	e00b      	b.n	8008190 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8008178:	40023800 	.word	0x40023800
 800817c:	40007000 	.word	0x40007000
 8008180:	0ffffcff 	.word	0x0ffffcff
 8008184:	4bac      	ldr	r3, [pc, #688]	; (8008438 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008186:	689b      	ldr	r3, [r3, #8]
 8008188:	4aab      	ldr	r2, [pc, #684]	; (8008438 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800818a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800818e:	6093      	str	r3, [r2, #8]
 8008190:	4ba9      	ldr	r3, [pc, #676]	; (8008438 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008192:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008198:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800819c:	49a6      	ldr	r1, [pc, #664]	; (8008438 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800819e:	4313      	orrs	r3, r2
 80081a0:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	f003 0310 	and.w	r3, r3, #16
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d010      	beq.n	80081d0 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80081ae:	4ba2      	ldr	r3, [pc, #648]	; (8008438 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80081b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80081b4:	4aa0      	ldr	r2, [pc, #640]	; (8008438 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80081b6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80081ba:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80081be:	4b9e      	ldr	r3, [pc, #632]	; (8008438 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80081c0:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081c8:	499b      	ldr	r1, [pc, #620]	; (8008438 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80081ca:	4313      	orrs	r3, r2
 80081cc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d00a      	beq.n	80081f2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80081dc:	4b96      	ldr	r3, [pc, #600]	; (8008438 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80081de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80081e2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80081ea:	4993      	ldr	r1, [pc, #588]	; (8008438 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80081ec:	4313      	orrs	r3, r2
 80081ee:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d00a      	beq.n	8008214 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80081fe:	4b8e      	ldr	r3, [pc, #568]	; (8008438 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008200:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008204:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800820c:	498a      	ldr	r1, [pc, #552]	; (8008438 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800820e:	4313      	orrs	r3, r2
 8008210:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800821c:	2b00      	cmp	r3, #0
 800821e:	d00a      	beq.n	8008236 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8008220:	4b85      	ldr	r3, [pc, #532]	; (8008438 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008222:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008226:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800822e:	4982      	ldr	r1, [pc, #520]	; (8008438 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008230:	4313      	orrs	r3, r2
 8008232:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800823e:	2b00      	cmp	r3, #0
 8008240:	d00a      	beq.n	8008258 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8008242:	4b7d      	ldr	r3, [pc, #500]	; (8008438 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008244:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008248:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008250:	4979      	ldr	r1, [pc, #484]	; (8008438 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008252:	4313      	orrs	r3, r2
 8008254:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008260:	2b00      	cmp	r3, #0
 8008262:	d00a      	beq.n	800827a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008264:	4b74      	ldr	r3, [pc, #464]	; (8008438 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008266:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800826a:	f023 0203 	bic.w	r2, r3, #3
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008272:	4971      	ldr	r1, [pc, #452]	; (8008438 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008274:	4313      	orrs	r3, r2
 8008276:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008282:	2b00      	cmp	r3, #0
 8008284:	d00a      	beq.n	800829c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8008286:	4b6c      	ldr	r3, [pc, #432]	; (8008438 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008288:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800828c:	f023 020c 	bic.w	r2, r3, #12
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008294:	4968      	ldr	r1, [pc, #416]	; (8008438 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008296:	4313      	orrs	r3, r2
 8008298:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d00a      	beq.n	80082be <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80082a8:	4b63      	ldr	r3, [pc, #396]	; (8008438 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80082aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80082ae:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80082b6:	4960      	ldr	r1, [pc, #384]	; (8008438 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80082b8:	4313      	orrs	r3, r2
 80082ba:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d00a      	beq.n	80082e0 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80082ca:	4b5b      	ldr	r3, [pc, #364]	; (8008438 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80082cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80082d0:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80082d8:	4957      	ldr	r1, [pc, #348]	; (8008438 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80082da:	4313      	orrs	r3, r2
 80082dc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d00a      	beq.n	8008302 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80082ec:	4b52      	ldr	r3, [pc, #328]	; (8008438 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80082ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80082f2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80082fa:	494f      	ldr	r1, [pc, #316]	; (8008438 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80082fc:	4313      	orrs	r3, r2
 80082fe:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800830a:	2b00      	cmp	r3, #0
 800830c:	d00a      	beq.n	8008324 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800830e:	4b4a      	ldr	r3, [pc, #296]	; (8008438 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008310:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008314:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800831c:	4946      	ldr	r1, [pc, #280]	; (8008438 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800831e:	4313      	orrs	r3, r2
 8008320:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800832c:	2b00      	cmp	r3, #0
 800832e:	d00a      	beq.n	8008346 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8008330:	4b41      	ldr	r3, [pc, #260]	; (8008438 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008332:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008336:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800833e:	493e      	ldr	r1, [pc, #248]	; (8008438 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008340:	4313      	orrs	r3, r2
 8008342:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800834e:	2b00      	cmp	r3, #0
 8008350:	d00a      	beq.n	8008368 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8008352:	4b39      	ldr	r3, [pc, #228]	; (8008438 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008354:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008358:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008360:	4935      	ldr	r1, [pc, #212]	; (8008438 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008362:	4313      	orrs	r3, r2
 8008364:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008370:	2b00      	cmp	r3, #0
 8008372:	d00a      	beq.n	800838a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008374:	4b30      	ldr	r3, [pc, #192]	; (8008438 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008376:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800837a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008382:	492d      	ldr	r1, [pc, #180]	; (8008438 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008384:	4313      	orrs	r3, r2
 8008386:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008392:	2b00      	cmp	r3, #0
 8008394:	d011      	beq.n	80083ba <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8008396:	4b28      	ldr	r3, [pc, #160]	; (8008438 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008398:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800839c:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80083a4:	4924      	ldr	r1, [pc, #144]	; (8008438 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80083a6:	4313      	orrs	r3, r2
 80083a8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80083b0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80083b4:	d101      	bne.n	80083ba <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80083b6:	2301      	movs	r3, #1
 80083b8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	f003 0308 	and.w	r3, r3, #8
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d001      	beq.n	80083ca <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80083c6:	2301      	movs	r3, #1
 80083c8:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d00a      	beq.n	80083ec <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80083d6:	4b18      	ldr	r3, [pc, #96]	; (8008438 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80083d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80083dc:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80083e4:	4914      	ldr	r1, [pc, #80]	; (8008438 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80083e6:	4313      	orrs	r3, r2
 80083e8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d00b      	beq.n	8008410 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80083f8:	4b0f      	ldr	r3, [pc, #60]	; (8008438 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80083fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80083fe:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008408:	490b      	ldr	r1, [pc, #44]	; (8008438 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800840a:	4313      	orrs	r3, r2
 800840c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8008418:	2b00      	cmp	r3, #0
 800841a:	d00f      	beq.n	800843c <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 800841c:	4b06      	ldr	r3, [pc, #24]	; (8008438 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800841e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008422:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800842c:	4902      	ldr	r1, [pc, #8]	; (8008438 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800842e:	4313      	orrs	r3, r2
 8008430:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8008434:	e002      	b.n	800843c <HAL_RCCEx_PeriphCLKConfig+0x494>
 8008436:	bf00      	nop
 8008438:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008444:	2b00      	cmp	r3, #0
 8008446:	d00b      	beq.n	8008460 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8008448:	4b8a      	ldr	r3, [pc, #552]	; (8008674 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800844a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800844e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008458:	4986      	ldr	r1, [pc, #536]	; (8008674 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800845a:	4313      	orrs	r3, r2
 800845c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008468:	2b00      	cmp	r3, #0
 800846a:	d00b      	beq.n	8008484 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800846c:	4b81      	ldr	r3, [pc, #516]	; (8008674 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800846e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008472:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800847c:	497d      	ldr	r1, [pc, #500]	; (8008674 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800847e:	4313      	orrs	r3, r2
 8008480:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8008484:	69fb      	ldr	r3, [r7, #28]
 8008486:	2b01      	cmp	r3, #1
 8008488:	d006      	beq.n	8008498 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008492:	2b00      	cmp	r3, #0
 8008494:	f000 80d6 	beq.w	8008644 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8008498:	4b76      	ldr	r3, [pc, #472]	; (8008674 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	4a75      	ldr	r2, [pc, #468]	; (8008674 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800849e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80084a2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80084a4:	f7fc ffe4 	bl	8005470 <HAL_GetTick>
 80084a8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80084aa:	e008      	b.n	80084be <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80084ac:	f7fc ffe0 	bl	8005470 <HAL_GetTick>
 80084b0:	4602      	mov	r2, r0
 80084b2:	697b      	ldr	r3, [r7, #20]
 80084b4:	1ad3      	subs	r3, r2, r3
 80084b6:	2b64      	cmp	r3, #100	; 0x64
 80084b8:	d901      	bls.n	80084be <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80084ba:	2303      	movs	r3, #3
 80084bc:	e195      	b.n	80087ea <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80084be:	4b6d      	ldr	r3, [pc, #436]	; (8008674 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d1f0      	bne.n	80084ac <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	f003 0301 	and.w	r3, r3, #1
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d021      	beq.n	800851a <HAL_RCCEx_PeriphCLKConfig+0x572>
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d11d      	bne.n	800851a <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80084de:	4b65      	ldr	r3, [pc, #404]	; (8008674 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80084e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80084e4:	0c1b      	lsrs	r3, r3, #16
 80084e6:	f003 0303 	and.w	r3, r3, #3
 80084ea:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80084ec:	4b61      	ldr	r3, [pc, #388]	; (8008674 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80084ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80084f2:	0e1b      	lsrs	r3, r3, #24
 80084f4:	f003 030f 	and.w	r3, r3, #15
 80084f8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	685b      	ldr	r3, [r3, #4]
 80084fe:	019a      	lsls	r2, r3, #6
 8008500:	693b      	ldr	r3, [r7, #16]
 8008502:	041b      	lsls	r3, r3, #16
 8008504:	431a      	orrs	r2, r3
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	061b      	lsls	r3, r3, #24
 800850a:	431a      	orrs	r2, r3
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	689b      	ldr	r3, [r3, #8]
 8008510:	071b      	lsls	r3, r3, #28
 8008512:	4958      	ldr	r1, [pc, #352]	; (8008674 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8008514:	4313      	orrs	r3, r2
 8008516:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008522:	2b00      	cmp	r3, #0
 8008524:	d004      	beq.n	8008530 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800852a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800852e:	d00a      	beq.n	8008546 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8008538:	2b00      	cmp	r3, #0
 800853a:	d02e      	beq.n	800859a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008540:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008544:	d129      	bne.n	800859a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8008546:	4b4b      	ldr	r3, [pc, #300]	; (8008674 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8008548:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800854c:	0c1b      	lsrs	r3, r3, #16
 800854e:	f003 0303 	and.w	r3, r3, #3
 8008552:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8008554:	4b47      	ldr	r3, [pc, #284]	; (8008674 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8008556:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800855a:	0f1b      	lsrs	r3, r3, #28
 800855c:	f003 0307 	and.w	r3, r3, #7
 8008560:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	685b      	ldr	r3, [r3, #4]
 8008566:	019a      	lsls	r2, r3, #6
 8008568:	693b      	ldr	r3, [r7, #16]
 800856a:	041b      	lsls	r3, r3, #16
 800856c:	431a      	orrs	r2, r3
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	68db      	ldr	r3, [r3, #12]
 8008572:	061b      	lsls	r3, r3, #24
 8008574:	431a      	orrs	r2, r3
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	071b      	lsls	r3, r3, #28
 800857a:	493e      	ldr	r1, [pc, #248]	; (8008674 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800857c:	4313      	orrs	r3, r2
 800857e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8008582:	4b3c      	ldr	r3, [pc, #240]	; (8008674 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8008584:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008588:	f023 021f 	bic.w	r2, r3, #31
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008590:	3b01      	subs	r3, #1
 8008592:	4938      	ldr	r1, [pc, #224]	; (8008674 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8008594:	4313      	orrs	r3, r2
 8008596:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d01d      	beq.n	80085e2 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80085a6:	4b33      	ldr	r3, [pc, #204]	; (8008674 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80085a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80085ac:	0e1b      	lsrs	r3, r3, #24
 80085ae:	f003 030f 	and.w	r3, r3, #15
 80085b2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80085b4:	4b2f      	ldr	r3, [pc, #188]	; (8008674 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80085b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80085ba:	0f1b      	lsrs	r3, r3, #28
 80085bc:	f003 0307 	and.w	r3, r3, #7
 80085c0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	685b      	ldr	r3, [r3, #4]
 80085c6:	019a      	lsls	r2, r3, #6
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	691b      	ldr	r3, [r3, #16]
 80085cc:	041b      	lsls	r3, r3, #16
 80085ce:	431a      	orrs	r2, r3
 80085d0:	693b      	ldr	r3, [r7, #16]
 80085d2:	061b      	lsls	r3, r3, #24
 80085d4:	431a      	orrs	r2, r3
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	071b      	lsls	r3, r3, #28
 80085da:	4926      	ldr	r1, [pc, #152]	; (8008674 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80085dc:	4313      	orrs	r3, r2
 80085de:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d011      	beq.n	8008612 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	685b      	ldr	r3, [r3, #4]
 80085f2:	019a      	lsls	r2, r3, #6
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	691b      	ldr	r3, [r3, #16]
 80085f8:	041b      	lsls	r3, r3, #16
 80085fa:	431a      	orrs	r2, r3
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	68db      	ldr	r3, [r3, #12]
 8008600:	061b      	lsls	r3, r3, #24
 8008602:	431a      	orrs	r2, r3
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	689b      	ldr	r3, [r3, #8]
 8008608:	071b      	lsls	r3, r3, #28
 800860a:	491a      	ldr	r1, [pc, #104]	; (8008674 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800860c:	4313      	orrs	r3, r2
 800860e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8008612:	4b18      	ldr	r3, [pc, #96]	; (8008674 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	4a17      	ldr	r2, [pc, #92]	; (8008674 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8008618:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800861c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800861e:	f7fc ff27 	bl	8005470 <HAL_GetTick>
 8008622:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008624:	e008      	b.n	8008638 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8008626:	f7fc ff23 	bl	8005470 <HAL_GetTick>
 800862a:	4602      	mov	r2, r0
 800862c:	697b      	ldr	r3, [r7, #20]
 800862e:	1ad3      	subs	r3, r2, r3
 8008630:	2b64      	cmp	r3, #100	; 0x64
 8008632:	d901      	bls.n	8008638 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008634:	2303      	movs	r3, #3
 8008636:	e0d8      	b.n	80087ea <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008638:	4b0e      	ldr	r3, [pc, #56]	; (8008674 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008640:	2b00      	cmp	r3, #0
 8008642:	d0f0      	beq.n	8008626 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8008644:	69bb      	ldr	r3, [r7, #24]
 8008646:	2b01      	cmp	r3, #1
 8008648:	f040 80ce 	bne.w	80087e8 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800864c:	4b09      	ldr	r3, [pc, #36]	; (8008674 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	4a08      	ldr	r2, [pc, #32]	; (8008674 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8008652:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008656:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008658:	f7fc ff0a 	bl	8005470 <HAL_GetTick>
 800865c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800865e:	e00b      	b.n	8008678 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8008660:	f7fc ff06 	bl	8005470 <HAL_GetTick>
 8008664:	4602      	mov	r2, r0
 8008666:	697b      	ldr	r3, [r7, #20]
 8008668:	1ad3      	subs	r3, r2, r3
 800866a:	2b64      	cmp	r3, #100	; 0x64
 800866c:	d904      	bls.n	8008678 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800866e:	2303      	movs	r3, #3
 8008670:	e0bb      	b.n	80087ea <HAL_RCCEx_PeriphCLKConfig+0x842>
 8008672:	bf00      	nop
 8008674:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008678:	4b5e      	ldr	r3, [pc, #376]	; (80087f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008680:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008684:	d0ec      	beq.n	8008660 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800868e:	2b00      	cmp	r3, #0
 8008690:	d003      	beq.n	800869a <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008696:	2b00      	cmp	r3, #0
 8008698:	d009      	beq.n	80086ae <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d02e      	beq.n	8008704 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d12a      	bne.n	8008704 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80086ae:	4b51      	ldr	r3, [pc, #324]	; (80087f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80086b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80086b4:	0c1b      	lsrs	r3, r3, #16
 80086b6:	f003 0303 	and.w	r3, r3, #3
 80086ba:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80086bc:	4b4d      	ldr	r3, [pc, #308]	; (80087f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80086be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80086c2:	0f1b      	lsrs	r3, r3, #28
 80086c4:	f003 0307 	and.w	r3, r3, #7
 80086c8:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	695b      	ldr	r3, [r3, #20]
 80086ce:	019a      	lsls	r2, r3, #6
 80086d0:	693b      	ldr	r3, [r7, #16]
 80086d2:	041b      	lsls	r3, r3, #16
 80086d4:	431a      	orrs	r2, r3
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	699b      	ldr	r3, [r3, #24]
 80086da:	061b      	lsls	r3, r3, #24
 80086dc:	431a      	orrs	r2, r3
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	071b      	lsls	r3, r3, #28
 80086e2:	4944      	ldr	r1, [pc, #272]	; (80087f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80086e4:	4313      	orrs	r3, r2
 80086e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80086ea:	4b42      	ldr	r3, [pc, #264]	; (80087f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80086ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80086f0:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80086f8:	3b01      	subs	r3, #1
 80086fa:	021b      	lsls	r3, r3, #8
 80086fc:	493d      	ldr	r1, [pc, #244]	; (80087f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80086fe:	4313      	orrs	r3, r2
 8008700:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800870c:	2b00      	cmp	r3, #0
 800870e:	d022      	beq.n	8008756 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008714:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008718:	d11d      	bne.n	8008756 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800871a:	4b36      	ldr	r3, [pc, #216]	; (80087f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800871c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008720:	0e1b      	lsrs	r3, r3, #24
 8008722:	f003 030f 	and.w	r3, r3, #15
 8008726:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8008728:	4b32      	ldr	r3, [pc, #200]	; (80087f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800872a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800872e:	0f1b      	lsrs	r3, r3, #28
 8008730:	f003 0307 	and.w	r3, r3, #7
 8008734:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	695b      	ldr	r3, [r3, #20]
 800873a:	019a      	lsls	r2, r3, #6
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	6a1b      	ldr	r3, [r3, #32]
 8008740:	041b      	lsls	r3, r3, #16
 8008742:	431a      	orrs	r2, r3
 8008744:	693b      	ldr	r3, [r7, #16]
 8008746:	061b      	lsls	r3, r3, #24
 8008748:	431a      	orrs	r2, r3
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	071b      	lsls	r3, r3, #28
 800874e:	4929      	ldr	r1, [pc, #164]	; (80087f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8008750:	4313      	orrs	r3, r2
 8008752:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	f003 0308 	and.w	r3, r3, #8
 800875e:	2b00      	cmp	r3, #0
 8008760:	d028      	beq.n	80087b4 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8008762:	4b24      	ldr	r3, [pc, #144]	; (80087f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8008764:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008768:	0e1b      	lsrs	r3, r3, #24
 800876a:	f003 030f 	and.w	r3, r3, #15
 800876e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8008770:	4b20      	ldr	r3, [pc, #128]	; (80087f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8008772:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008776:	0c1b      	lsrs	r3, r3, #16
 8008778:	f003 0303 	and.w	r3, r3, #3
 800877c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	695b      	ldr	r3, [r3, #20]
 8008782:	019a      	lsls	r2, r3, #6
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	041b      	lsls	r3, r3, #16
 8008788:	431a      	orrs	r2, r3
 800878a:	693b      	ldr	r3, [r7, #16]
 800878c:	061b      	lsls	r3, r3, #24
 800878e:	431a      	orrs	r2, r3
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	69db      	ldr	r3, [r3, #28]
 8008794:	071b      	lsls	r3, r3, #28
 8008796:	4917      	ldr	r1, [pc, #92]	; (80087f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8008798:	4313      	orrs	r3, r2
 800879a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800879e:	4b15      	ldr	r3, [pc, #84]	; (80087f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80087a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80087a4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087ac:	4911      	ldr	r1, [pc, #68]	; (80087f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80087ae:	4313      	orrs	r3, r2
 80087b0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80087b4:	4b0f      	ldr	r3, [pc, #60]	; (80087f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	4a0e      	ldr	r2, [pc, #56]	; (80087f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80087ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80087be:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80087c0:	f7fc fe56 	bl	8005470 <HAL_GetTick>
 80087c4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80087c6:	e008      	b.n	80087da <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80087c8:	f7fc fe52 	bl	8005470 <HAL_GetTick>
 80087cc:	4602      	mov	r2, r0
 80087ce:	697b      	ldr	r3, [r7, #20]
 80087d0:	1ad3      	subs	r3, r2, r3
 80087d2:	2b64      	cmp	r3, #100	; 0x64
 80087d4:	d901      	bls.n	80087da <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80087d6:	2303      	movs	r3, #3
 80087d8:	e007      	b.n	80087ea <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80087da:	4b06      	ldr	r3, [pc, #24]	; (80087f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80087e2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80087e6:	d1ef      	bne.n	80087c8 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 80087e8:	2300      	movs	r3, #0
}
 80087ea:	4618      	mov	r0, r3
 80087ec:	3720      	adds	r7, #32
 80087ee:	46bd      	mov	sp, r7
 80087f0:	bd80      	pop	{r7, pc}
 80087f2:	bf00      	nop
 80087f4:	40023800 	.word	0x40023800

080087f8 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 80087f8:	b580      	push	{r7, lr}
 80087fa:	b082      	sub	sp, #8
 80087fc:	af00      	add	r7, sp, #0
 80087fe:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	2b00      	cmp	r3, #0
 8008804:	d101      	bne.n	800880a <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8008806:	2301      	movs	r3, #1
 8008808:	e01c      	b.n	8008844 <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	795b      	ldrb	r3, [r3, #5]
 800880e:	b2db      	uxtb	r3, r3
 8008810:	2b00      	cmp	r3, #0
 8008812:	d105      	bne.n	8008820 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	2200      	movs	r2, #0
 8008818:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 800881a:	6878      	ldr	r0, [r7, #4]
 800881c:	f7fb f948 	bl	8003ab0 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	2202      	movs	r2, #2
 8008824:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	681a      	ldr	r2, [r3, #0]
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	f042 0204 	orr.w	r2, r2, #4
 8008834:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	2201      	movs	r2, #1
 800883a:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	2200      	movs	r2, #0
 8008840:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 8008842:	2300      	movs	r3, #0
}
 8008844:	4618      	mov	r0, r3
 8008846:	3708      	adds	r7, #8
 8008848:	46bd      	mov	sp, r7
 800884a:	bd80      	pop	{r7, pc}

0800884c <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 800884c:	b580      	push	{r7, lr}
 800884e:	b084      	sub	sp, #16
 8008850:	af00      	add	r7, sp, #0
 8008852:	6078      	str	r0, [r7, #4]
 8008854:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008856:	2300      	movs	r3, #0
 8008858:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hrng);
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	791b      	ldrb	r3, [r3, #4]
 800885e:	2b01      	cmp	r3, #1
 8008860:	d101      	bne.n	8008866 <HAL_RNG_GenerateRandomNumber+0x1a>
 8008862:	2302      	movs	r3, #2
 8008864:	e044      	b.n	80088f0 <HAL_RNG_GenerateRandomNumber+0xa4>
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	2201      	movs	r2, #1
 800886a:	711a      	strb	r2, [r3, #4]

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	795b      	ldrb	r3, [r3, #5]
 8008870:	b2db      	uxtb	r3, r3
 8008872:	2b01      	cmp	r3, #1
 8008874:	d133      	bne.n	80088de <HAL_RNG_GenerateRandomNumber+0x92>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_BUSY;
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	2202      	movs	r2, #2
 800887a:	715a      	strb	r2, [r3, #5]

    /* Get tick */
    tickstart = HAL_GetTick();
 800887c:	f7fc fdf8 	bl	8005470 <HAL_GetTick>
 8008880:	60b8      	str	r0, [r7, #8]

    /* Check if data register contains valid random data */
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8008882:	e018      	b.n	80088b6 <HAL_RNG_GenerateRandomNumber+0x6a>
    {
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8008884:	f7fc fdf4 	bl	8005470 <HAL_GetTick>
 8008888:	4602      	mov	r2, r0
 800888a:	68bb      	ldr	r3, [r7, #8]
 800888c:	1ad3      	subs	r3, r2, r3
 800888e:	2b02      	cmp	r3, #2
 8008890:	d911      	bls.n	80088b6 <HAL_RNG_GenerateRandomNumber+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	685b      	ldr	r3, [r3, #4]
 8008898:	f003 0301 	and.w	r3, r3, #1
 800889c:	2b01      	cmp	r3, #1
 800889e:	d00a      	beq.n	80088b6 <HAL_RNG_GenerateRandomNumber+0x6a>
        {
          hrng->State = HAL_RNG_STATE_READY;
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	2201      	movs	r2, #1
 80088a4:	715a      	strb	r2, [r3, #5]
          hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	2202      	movs	r2, #2
 80088aa:	609a      	str	r2, [r3, #8]
          /* Process Unlocked */
          __HAL_UNLOCK(hrng);
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	2200      	movs	r2, #0
 80088b0:	711a      	strb	r2, [r3, #4]
          return HAL_ERROR;
 80088b2:	2301      	movs	r3, #1
 80088b4:	e01c      	b.n	80088f0 <HAL_RNG_GenerateRandomNumber+0xa4>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	685b      	ldr	r3, [r3, #4]
 80088bc:	f003 0301 	and.w	r3, r3, #1
 80088c0:	2b01      	cmp	r3, #1
 80088c2:	d1df      	bne.n	8008884 <HAL_RNG_GenerateRandomNumber+0x38>
        }
      }
    }

    /* Get a 32bit Random number */
    hrng->RandomNumber = hrng->Instance->DR;
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	689a      	ldr	r2, [r3, #8]
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	60da      	str	r2, [r3, #12]
    *random32bit = hrng->RandomNumber;
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	68da      	ldr	r2, [r3, #12]
 80088d2:	683b      	ldr	r3, [r7, #0]
 80088d4:	601a      	str	r2, [r3, #0]

    hrng->State = HAL_RNG_STATE_READY;
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	2201      	movs	r2, #1
 80088da:	715a      	strb	r2, [r3, #5]
 80088dc:	e004      	b.n	80088e8 <HAL_RNG_GenerateRandomNumber+0x9c>
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	2204      	movs	r2, #4
 80088e2:	609a      	str	r2, [r3, #8]
    status = HAL_ERROR;
 80088e4:	2301      	movs	r3, #1
 80088e6:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	2200      	movs	r2, #0
 80088ec:	711a      	strb	r2, [r3, #4]

  return status;
 80088ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80088f0:	4618      	mov	r0, r3
 80088f2:	3710      	adds	r7, #16
 80088f4:	46bd      	mov	sp, r7
 80088f6:	bd80      	pop	{r7, pc}

080088f8 <HAL_RNG_GetRandomNumber>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval Random value
  */
uint32_t HAL_RNG_GetRandomNumber(RNG_HandleTypeDef *hrng)
{
 80088f8:	b580      	push	{r7, lr}
 80088fa:	b082      	sub	sp, #8
 80088fc:	af00      	add	r7, sp, #0
 80088fe:	6078      	str	r0, [r7, #4]
  if (HAL_RNG_GenerateRandomNumber(hrng, &(hrng->RandomNumber)) == HAL_OK)
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	330c      	adds	r3, #12
 8008904:	4619      	mov	r1, r3
 8008906:	6878      	ldr	r0, [r7, #4]
 8008908:	f7ff ffa0 	bl	800884c <HAL_RNG_GenerateRandomNumber>
 800890c:	4603      	mov	r3, r0
 800890e:	2b00      	cmp	r3, #0
 8008910:	d102      	bne.n	8008918 <HAL_RNG_GetRandomNumber+0x20>
  {
    return hrng->RandomNumber;
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	68db      	ldr	r3, [r3, #12]
 8008916:	e000      	b.n	800891a <HAL_RNG_GetRandomNumber+0x22>
  }
  else
  {
    return 0U;
 8008918:	2300      	movs	r3, #0
  }
}
 800891a:	4618      	mov	r0, r3
 800891c:	3708      	adds	r7, #8
 800891e:	46bd      	mov	sp, r7
 8008920:	bd80      	pop	{r7, pc}

08008922 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008922:	b580      	push	{r7, lr}
 8008924:	b084      	sub	sp, #16
 8008926:	af00      	add	r7, sp, #0
 8008928:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	2b00      	cmp	r3, #0
 800892e:	d101      	bne.n	8008934 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008930:	2301      	movs	r3, #1
 8008932:	e09d      	b.n	8008a70 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008938:	2b00      	cmp	r3, #0
 800893a:	d108      	bne.n	800894e <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	685b      	ldr	r3, [r3, #4]
 8008940:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008944:	d009      	beq.n	800895a <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	2200      	movs	r2, #0
 800894a:	61da      	str	r2, [r3, #28]
 800894c:	e005      	b.n	800895a <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	2200      	movs	r2, #0
 8008952:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	2200      	movs	r2, #0
 8008958:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	2200      	movs	r2, #0
 800895e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008966:	b2db      	uxtb	r3, r3
 8008968:	2b00      	cmp	r3, #0
 800896a:	d106      	bne.n	800897a <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	2200      	movs	r2, #0
 8008970:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008974:	6878      	ldr	r0, [r7, #4]
 8008976:	f7fb f90d 	bl	8003b94 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	2202      	movs	r2, #2
 800897e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	681a      	ldr	r2, [r3, #0]
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008990:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	68db      	ldr	r3, [r3, #12]
 8008996:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800899a:	d902      	bls.n	80089a2 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800899c:	2300      	movs	r3, #0
 800899e:	60fb      	str	r3, [r7, #12]
 80089a0:	e002      	b.n	80089a8 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80089a2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80089a6:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	68db      	ldr	r3, [r3, #12]
 80089ac:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80089b0:	d007      	beq.n	80089c2 <HAL_SPI_Init+0xa0>
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	68db      	ldr	r3, [r3, #12]
 80089b6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80089ba:	d002      	beq.n	80089c2 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	2200      	movs	r2, #0
 80089c0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	685b      	ldr	r3, [r3, #4]
 80089c6:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	689b      	ldr	r3, [r3, #8]
 80089ce:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80089d2:	431a      	orrs	r2, r3
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	691b      	ldr	r3, [r3, #16]
 80089d8:	f003 0302 	and.w	r3, r3, #2
 80089dc:	431a      	orrs	r2, r3
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	695b      	ldr	r3, [r3, #20]
 80089e2:	f003 0301 	and.w	r3, r3, #1
 80089e6:	431a      	orrs	r2, r3
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	699b      	ldr	r3, [r3, #24]
 80089ec:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80089f0:	431a      	orrs	r2, r3
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	69db      	ldr	r3, [r3, #28]
 80089f6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80089fa:	431a      	orrs	r2, r3
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	6a1b      	ldr	r3, [r3, #32]
 8008a00:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008a04:	ea42 0103 	orr.w	r1, r2, r3
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a0c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	430a      	orrs	r2, r1
 8008a16:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	699b      	ldr	r3, [r3, #24]
 8008a1c:	0c1b      	lsrs	r3, r3, #16
 8008a1e:	f003 0204 	and.w	r2, r3, #4
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a26:	f003 0310 	and.w	r3, r3, #16
 8008a2a:	431a      	orrs	r2, r3
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a30:	f003 0308 	and.w	r3, r3, #8
 8008a34:	431a      	orrs	r2, r3
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	68db      	ldr	r3, [r3, #12]
 8008a3a:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8008a3e:	ea42 0103 	orr.w	r1, r2, r3
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	430a      	orrs	r2, r1
 8008a4e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	69da      	ldr	r2, [r3, #28]
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008a5e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	2200      	movs	r2, #0
 8008a64:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	2201      	movs	r2, #1
 8008a6a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8008a6e:	2300      	movs	r3, #0
}
 8008a70:	4618      	mov	r0, r3
 8008a72:	3710      	adds	r7, #16
 8008a74:	46bd      	mov	sp, r7
 8008a76:	bd80      	pop	{r7, pc}

08008a78 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008a78:	b580      	push	{r7, lr}
 8008a7a:	b088      	sub	sp, #32
 8008a7c:	af00      	add	r7, sp, #0
 8008a7e:	60f8      	str	r0, [r7, #12]
 8008a80:	60b9      	str	r1, [r7, #8]
 8008a82:	603b      	str	r3, [r7, #0]
 8008a84:	4613      	mov	r3, r2
 8008a86:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008a88:	2300      	movs	r3, #0
 8008a8a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8008a92:	2b01      	cmp	r3, #1
 8008a94:	d101      	bne.n	8008a9a <HAL_SPI_Transmit+0x22>
 8008a96:	2302      	movs	r3, #2
 8008a98:	e158      	b.n	8008d4c <HAL_SPI_Transmit+0x2d4>
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	2201      	movs	r2, #1
 8008a9e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008aa2:	f7fc fce5 	bl	8005470 <HAL_GetTick>
 8008aa6:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8008aa8:	88fb      	ldrh	r3, [r7, #6]
 8008aaa:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008ab2:	b2db      	uxtb	r3, r3
 8008ab4:	2b01      	cmp	r3, #1
 8008ab6:	d002      	beq.n	8008abe <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8008ab8:	2302      	movs	r3, #2
 8008aba:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008abc:	e13d      	b.n	8008d3a <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8008abe:	68bb      	ldr	r3, [r7, #8]
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d002      	beq.n	8008aca <HAL_SPI_Transmit+0x52>
 8008ac4:	88fb      	ldrh	r3, [r7, #6]
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d102      	bne.n	8008ad0 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8008aca:	2301      	movs	r3, #1
 8008acc:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008ace:	e134      	b.n	8008d3a <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	2203      	movs	r2, #3
 8008ad4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	2200      	movs	r2, #0
 8008adc:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	68ba      	ldr	r2, [r7, #8]
 8008ae2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	88fa      	ldrh	r2, [r7, #6]
 8008ae8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	88fa      	ldrh	r2, [r7, #6]
 8008aee:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	2200      	movs	r2, #0
 8008af4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	2200      	movs	r2, #0
 8008afa:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	2200      	movs	r2, #0
 8008b02:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	2200      	movs	r2, #0
 8008b0a:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	2200      	movs	r2, #0
 8008b10:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	689b      	ldr	r3, [r3, #8]
 8008b16:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008b1a:	d10f      	bne.n	8008b3c <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	681a      	ldr	r2, [r3, #0]
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008b2a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	681a      	ldr	r2, [r3, #0]
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008b3a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b46:	2b40      	cmp	r3, #64	; 0x40
 8008b48:	d007      	beq.n	8008b5a <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	681a      	ldr	r2, [r3, #0]
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008b58:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	68db      	ldr	r3, [r3, #12]
 8008b5e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008b62:	d94b      	bls.n	8008bfc <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	685b      	ldr	r3, [r3, #4]
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d002      	beq.n	8008b72 <HAL_SPI_Transmit+0xfa>
 8008b6c:	8afb      	ldrh	r3, [r7, #22]
 8008b6e:	2b01      	cmp	r3, #1
 8008b70:	d13e      	bne.n	8008bf0 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b76:	881a      	ldrh	r2, [r3, #0]
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b82:	1c9a      	adds	r2, r3, #2
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008b8c:	b29b      	uxth	r3, r3
 8008b8e:	3b01      	subs	r3, #1
 8008b90:	b29a      	uxth	r2, r3
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8008b96:	e02b      	b.n	8008bf0 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	689b      	ldr	r3, [r3, #8]
 8008b9e:	f003 0302 	and.w	r3, r3, #2
 8008ba2:	2b02      	cmp	r3, #2
 8008ba4:	d112      	bne.n	8008bcc <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008baa:	881a      	ldrh	r2, [r3, #0]
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bb6:	1c9a      	adds	r2, r3, #2
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008bc0:	b29b      	uxth	r3, r3
 8008bc2:	3b01      	subs	r3, #1
 8008bc4:	b29a      	uxth	r2, r3
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008bca:	e011      	b.n	8008bf0 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008bcc:	f7fc fc50 	bl	8005470 <HAL_GetTick>
 8008bd0:	4602      	mov	r2, r0
 8008bd2:	69bb      	ldr	r3, [r7, #24]
 8008bd4:	1ad3      	subs	r3, r2, r3
 8008bd6:	683a      	ldr	r2, [r7, #0]
 8008bd8:	429a      	cmp	r2, r3
 8008bda:	d803      	bhi.n	8008be4 <HAL_SPI_Transmit+0x16c>
 8008bdc:	683b      	ldr	r3, [r7, #0]
 8008bde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008be2:	d102      	bne.n	8008bea <HAL_SPI_Transmit+0x172>
 8008be4:	683b      	ldr	r3, [r7, #0]
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d102      	bne.n	8008bf0 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8008bea:	2303      	movs	r3, #3
 8008bec:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008bee:	e0a4      	b.n	8008d3a <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008bf4:	b29b      	uxth	r3, r3
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d1ce      	bne.n	8008b98 <HAL_SPI_Transmit+0x120>
 8008bfa:	e07c      	b.n	8008cf6 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	685b      	ldr	r3, [r3, #4]
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d002      	beq.n	8008c0a <HAL_SPI_Transmit+0x192>
 8008c04:	8afb      	ldrh	r3, [r7, #22]
 8008c06:	2b01      	cmp	r3, #1
 8008c08:	d170      	bne.n	8008cec <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008c0e:	b29b      	uxth	r3, r3
 8008c10:	2b01      	cmp	r3, #1
 8008c12:	d912      	bls.n	8008c3a <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c18:	881a      	ldrh	r2, [r3, #0]
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c24:	1c9a      	adds	r2, r3, #2
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008c2e:	b29b      	uxth	r3, r3
 8008c30:	3b02      	subs	r3, #2
 8008c32:	b29a      	uxth	r2, r3
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008c38:	e058      	b.n	8008cec <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	330c      	adds	r3, #12
 8008c44:	7812      	ldrb	r2, [r2, #0]
 8008c46:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c4c:	1c5a      	adds	r2, r3, #1
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008c56:	b29b      	uxth	r3, r3
 8008c58:	3b01      	subs	r3, #1
 8008c5a:	b29a      	uxth	r2, r3
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8008c60:	e044      	b.n	8008cec <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	689b      	ldr	r3, [r3, #8]
 8008c68:	f003 0302 	and.w	r3, r3, #2
 8008c6c:	2b02      	cmp	r3, #2
 8008c6e:	d12b      	bne.n	8008cc8 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008c74:	b29b      	uxth	r3, r3
 8008c76:	2b01      	cmp	r3, #1
 8008c78:	d912      	bls.n	8008ca0 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c7e:	881a      	ldrh	r2, [r3, #0]
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c8a:	1c9a      	adds	r2, r3, #2
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008c94:	b29b      	uxth	r3, r3
 8008c96:	3b02      	subs	r3, #2
 8008c98:	b29a      	uxth	r2, r3
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008c9e:	e025      	b.n	8008cec <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	330c      	adds	r3, #12
 8008caa:	7812      	ldrb	r2, [r2, #0]
 8008cac:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008cb2:	1c5a      	adds	r2, r3, #1
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008cbc:	b29b      	uxth	r3, r3
 8008cbe:	3b01      	subs	r3, #1
 8008cc0:	b29a      	uxth	r2, r3
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008cc6:	e011      	b.n	8008cec <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008cc8:	f7fc fbd2 	bl	8005470 <HAL_GetTick>
 8008ccc:	4602      	mov	r2, r0
 8008cce:	69bb      	ldr	r3, [r7, #24]
 8008cd0:	1ad3      	subs	r3, r2, r3
 8008cd2:	683a      	ldr	r2, [r7, #0]
 8008cd4:	429a      	cmp	r2, r3
 8008cd6:	d803      	bhi.n	8008ce0 <HAL_SPI_Transmit+0x268>
 8008cd8:	683b      	ldr	r3, [r7, #0]
 8008cda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008cde:	d102      	bne.n	8008ce6 <HAL_SPI_Transmit+0x26e>
 8008ce0:	683b      	ldr	r3, [r7, #0]
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d102      	bne.n	8008cec <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8008ce6:	2303      	movs	r3, #3
 8008ce8:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008cea:	e026      	b.n	8008d3a <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008cf0:	b29b      	uxth	r3, r3
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d1b5      	bne.n	8008c62 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008cf6:	69ba      	ldr	r2, [r7, #24]
 8008cf8:	6839      	ldr	r1, [r7, #0]
 8008cfa:	68f8      	ldr	r0, [r7, #12]
 8008cfc:	f000 f948 	bl	8008f90 <SPI_EndRxTxTransaction>
 8008d00:	4603      	mov	r3, r0
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d002      	beq.n	8008d0c <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	2220      	movs	r2, #32
 8008d0a:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	689b      	ldr	r3, [r3, #8]
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d10a      	bne.n	8008d2a <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008d14:	2300      	movs	r3, #0
 8008d16:	613b      	str	r3, [r7, #16]
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	68db      	ldr	r3, [r3, #12]
 8008d1e:	613b      	str	r3, [r7, #16]
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	689b      	ldr	r3, [r3, #8]
 8008d26:	613b      	str	r3, [r7, #16]
 8008d28:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d002      	beq.n	8008d38 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8008d32:	2301      	movs	r3, #1
 8008d34:	77fb      	strb	r3, [r7, #31]
 8008d36:	e000      	b.n	8008d3a <HAL_SPI_Transmit+0x2c2>
  }

error:
 8008d38:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	2201      	movs	r2, #1
 8008d3e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	2200      	movs	r2, #0
 8008d46:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8008d4a:	7ffb      	ldrb	r3, [r7, #31]
}
 8008d4c:	4618      	mov	r0, r3
 8008d4e:	3720      	adds	r7, #32
 8008d50:	46bd      	mov	sp, r7
 8008d52:	bd80      	pop	{r7, pc}

08008d54 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008d54:	b580      	push	{r7, lr}
 8008d56:	b088      	sub	sp, #32
 8008d58:	af00      	add	r7, sp, #0
 8008d5a:	60f8      	str	r0, [r7, #12]
 8008d5c:	60b9      	str	r1, [r7, #8]
 8008d5e:	603b      	str	r3, [r7, #0]
 8008d60:	4613      	mov	r3, r2
 8008d62:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008d64:	f7fc fb84 	bl	8005470 <HAL_GetTick>
 8008d68:	4602      	mov	r2, r0
 8008d6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d6c:	1a9b      	subs	r3, r3, r2
 8008d6e:	683a      	ldr	r2, [r7, #0]
 8008d70:	4413      	add	r3, r2
 8008d72:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008d74:	f7fc fb7c 	bl	8005470 <HAL_GetTick>
 8008d78:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008d7a:	4b39      	ldr	r3, [pc, #228]	; (8008e60 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	015b      	lsls	r3, r3, #5
 8008d80:	0d1b      	lsrs	r3, r3, #20
 8008d82:	69fa      	ldr	r2, [r7, #28]
 8008d84:	fb02 f303 	mul.w	r3, r2, r3
 8008d88:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008d8a:	e054      	b.n	8008e36 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008d8c:	683b      	ldr	r3, [r7, #0]
 8008d8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d92:	d050      	beq.n	8008e36 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008d94:	f7fc fb6c 	bl	8005470 <HAL_GetTick>
 8008d98:	4602      	mov	r2, r0
 8008d9a:	69bb      	ldr	r3, [r7, #24]
 8008d9c:	1ad3      	subs	r3, r2, r3
 8008d9e:	69fa      	ldr	r2, [r7, #28]
 8008da0:	429a      	cmp	r2, r3
 8008da2:	d902      	bls.n	8008daa <SPI_WaitFlagStateUntilTimeout+0x56>
 8008da4:	69fb      	ldr	r3, [r7, #28]
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d13d      	bne.n	8008e26 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	685a      	ldr	r2, [r3, #4]
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008db8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	685b      	ldr	r3, [r3, #4]
 8008dbe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008dc2:	d111      	bne.n	8008de8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	689b      	ldr	r3, [r3, #8]
 8008dc8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008dcc:	d004      	beq.n	8008dd8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	689b      	ldr	r3, [r3, #8]
 8008dd2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008dd6:	d107      	bne.n	8008de8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	681a      	ldr	r2, [r3, #0]
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008de6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008dec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008df0:	d10f      	bne.n	8008e12 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	681a      	ldr	r2, [r3, #0]
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008e00:	601a      	str	r2, [r3, #0]
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	681a      	ldr	r2, [r3, #0]
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008e10:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	2201      	movs	r2, #1
 8008e16:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	2200      	movs	r2, #0
 8008e1e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8008e22:	2303      	movs	r3, #3
 8008e24:	e017      	b.n	8008e56 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008e26:	697b      	ldr	r3, [r7, #20]
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d101      	bne.n	8008e30 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8008e2c:	2300      	movs	r3, #0
 8008e2e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008e30:	697b      	ldr	r3, [r7, #20]
 8008e32:	3b01      	subs	r3, #1
 8008e34:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	689a      	ldr	r2, [r3, #8]
 8008e3c:	68bb      	ldr	r3, [r7, #8]
 8008e3e:	4013      	ands	r3, r2
 8008e40:	68ba      	ldr	r2, [r7, #8]
 8008e42:	429a      	cmp	r2, r3
 8008e44:	bf0c      	ite	eq
 8008e46:	2301      	moveq	r3, #1
 8008e48:	2300      	movne	r3, #0
 8008e4a:	b2db      	uxtb	r3, r3
 8008e4c:	461a      	mov	r2, r3
 8008e4e:	79fb      	ldrb	r3, [r7, #7]
 8008e50:	429a      	cmp	r2, r3
 8008e52:	d19b      	bne.n	8008d8c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8008e54:	2300      	movs	r3, #0
}
 8008e56:	4618      	mov	r0, r3
 8008e58:	3720      	adds	r7, #32
 8008e5a:	46bd      	mov	sp, r7
 8008e5c:	bd80      	pop	{r7, pc}
 8008e5e:	bf00      	nop
 8008e60:	200000c8 	.word	0x200000c8

08008e64 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008e64:	b580      	push	{r7, lr}
 8008e66:	b08a      	sub	sp, #40	; 0x28
 8008e68:	af00      	add	r7, sp, #0
 8008e6a:	60f8      	str	r0, [r7, #12]
 8008e6c:	60b9      	str	r1, [r7, #8]
 8008e6e:	607a      	str	r2, [r7, #4]
 8008e70:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8008e72:	2300      	movs	r3, #0
 8008e74:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8008e76:	f7fc fafb 	bl	8005470 <HAL_GetTick>
 8008e7a:	4602      	mov	r2, r0
 8008e7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e7e:	1a9b      	subs	r3, r3, r2
 8008e80:	683a      	ldr	r2, [r7, #0]
 8008e82:	4413      	add	r3, r2
 8008e84:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8008e86:	f7fc faf3 	bl	8005470 <HAL_GetTick>
 8008e8a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	330c      	adds	r3, #12
 8008e92:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8008e94:	4b3d      	ldr	r3, [pc, #244]	; (8008f8c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8008e96:	681a      	ldr	r2, [r3, #0]
 8008e98:	4613      	mov	r3, r2
 8008e9a:	009b      	lsls	r3, r3, #2
 8008e9c:	4413      	add	r3, r2
 8008e9e:	00da      	lsls	r2, r3, #3
 8008ea0:	1ad3      	subs	r3, r2, r3
 8008ea2:	0d1b      	lsrs	r3, r3, #20
 8008ea4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008ea6:	fb02 f303 	mul.w	r3, r2, r3
 8008eaa:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8008eac:	e060      	b.n	8008f70 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8008eae:	68bb      	ldr	r3, [r7, #8]
 8008eb0:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8008eb4:	d107      	bne.n	8008ec6 <SPI_WaitFifoStateUntilTimeout+0x62>
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d104      	bne.n	8008ec6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8008ebc:	69fb      	ldr	r3, [r7, #28]
 8008ebe:	781b      	ldrb	r3, [r3, #0]
 8008ec0:	b2db      	uxtb	r3, r3
 8008ec2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8008ec4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8008ec6:	683b      	ldr	r3, [r7, #0]
 8008ec8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ecc:	d050      	beq.n	8008f70 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008ece:	f7fc facf 	bl	8005470 <HAL_GetTick>
 8008ed2:	4602      	mov	r2, r0
 8008ed4:	6a3b      	ldr	r3, [r7, #32]
 8008ed6:	1ad3      	subs	r3, r2, r3
 8008ed8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008eda:	429a      	cmp	r2, r3
 8008edc:	d902      	bls.n	8008ee4 <SPI_WaitFifoStateUntilTimeout+0x80>
 8008ede:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d13d      	bne.n	8008f60 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	685a      	ldr	r2, [r3, #4]
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008ef2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	685b      	ldr	r3, [r3, #4]
 8008ef8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008efc:	d111      	bne.n	8008f22 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	689b      	ldr	r3, [r3, #8]
 8008f02:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008f06:	d004      	beq.n	8008f12 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	689b      	ldr	r3, [r3, #8]
 8008f0c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008f10:	d107      	bne.n	8008f22 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	681a      	ldr	r2, [r3, #0]
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008f20:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f26:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008f2a:	d10f      	bne.n	8008f4c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	681a      	ldr	r2, [r3, #0]
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008f3a:	601a      	str	r2, [r3, #0]
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	681a      	ldr	r2, [r3, #0]
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008f4a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	2201      	movs	r2, #1
 8008f50:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	2200      	movs	r2, #0
 8008f58:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8008f5c:	2303      	movs	r3, #3
 8008f5e:	e010      	b.n	8008f82 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008f60:	69bb      	ldr	r3, [r7, #24]
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d101      	bne.n	8008f6a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8008f66:	2300      	movs	r3, #0
 8008f68:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8008f6a:	69bb      	ldr	r3, [r7, #24]
 8008f6c:	3b01      	subs	r3, #1
 8008f6e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	689a      	ldr	r2, [r3, #8]
 8008f76:	68bb      	ldr	r3, [r7, #8]
 8008f78:	4013      	ands	r3, r2
 8008f7a:	687a      	ldr	r2, [r7, #4]
 8008f7c:	429a      	cmp	r2, r3
 8008f7e:	d196      	bne.n	8008eae <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8008f80:	2300      	movs	r3, #0
}
 8008f82:	4618      	mov	r0, r3
 8008f84:	3728      	adds	r7, #40	; 0x28
 8008f86:	46bd      	mov	sp, r7
 8008f88:	bd80      	pop	{r7, pc}
 8008f8a:	bf00      	nop
 8008f8c:	200000c8 	.word	0x200000c8

08008f90 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008f90:	b580      	push	{r7, lr}
 8008f92:	b088      	sub	sp, #32
 8008f94:	af02      	add	r7, sp, #8
 8008f96:	60f8      	str	r0, [r7, #12]
 8008f98:	60b9      	str	r1, [r7, #8]
 8008f9a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	9300      	str	r3, [sp, #0]
 8008fa0:	68bb      	ldr	r3, [r7, #8]
 8008fa2:	2200      	movs	r2, #0
 8008fa4:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8008fa8:	68f8      	ldr	r0, [r7, #12]
 8008faa:	f7ff ff5b 	bl	8008e64 <SPI_WaitFifoStateUntilTimeout>
 8008fae:	4603      	mov	r3, r0
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d007      	beq.n	8008fc4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008fb8:	f043 0220 	orr.w	r2, r3, #32
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8008fc0:	2303      	movs	r3, #3
 8008fc2:	e046      	b.n	8009052 <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8008fc4:	4b25      	ldr	r3, [pc, #148]	; (800905c <SPI_EndRxTxTransaction+0xcc>)
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	4a25      	ldr	r2, [pc, #148]	; (8009060 <SPI_EndRxTxTransaction+0xd0>)
 8008fca:	fba2 2303 	umull	r2, r3, r2, r3
 8008fce:	0d5b      	lsrs	r3, r3, #21
 8008fd0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008fd4:	fb02 f303 	mul.w	r3, r2, r3
 8008fd8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	685b      	ldr	r3, [r3, #4]
 8008fde:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008fe2:	d112      	bne.n	800900a <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	9300      	str	r3, [sp, #0]
 8008fe8:	68bb      	ldr	r3, [r7, #8]
 8008fea:	2200      	movs	r2, #0
 8008fec:	2180      	movs	r1, #128	; 0x80
 8008fee:	68f8      	ldr	r0, [r7, #12]
 8008ff0:	f7ff feb0 	bl	8008d54 <SPI_WaitFlagStateUntilTimeout>
 8008ff4:	4603      	mov	r3, r0
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	d016      	beq.n	8009028 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008ffe:	f043 0220 	orr.w	r2, r3, #32
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8009006:	2303      	movs	r3, #3
 8009008:	e023      	b.n	8009052 <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800900a:	697b      	ldr	r3, [r7, #20]
 800900c:	2b00      	cmp	r3, #0
 800900e:	d00a      	beq.n	8009026 <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8009010:	697b      	ldr	r3, [r7, #20]
 8009012:	3b01      	subs	r3, #1
 8009014:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	689b      	ldr	r3, [r3, #8]
 800901c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009020:	2b80      	cmp	r3, #128	; 0x80
 8009022:	d0f2      	beq.n	800900a <SPI_EndRxTxTransaction+0x7a>
 8009024:	e000      	b.n	8009028 <SPI_EndRxTxTransaction+0x98>
        break;
 8009026:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	9300      	str	r3, [sp, #0]
 800902c:	68bb      	ldr	r3, [r7, #8]
 800902e:	2200      	movs	r2, #0
 8009030:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8009034:	68f8      	ldr	r0, [r7, #12]
 8009036:	f7ff ff15 	bl	8008e64 <SPI_WaitFifoStateUntilTimeout>
 800903a:	4603      	mov	r3, r0
 800903c:	2b00      	cmp	r3, #0
 800903e:	d007      	beq.n	8009050 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009044:	f043 0220 	orr.w	r2, r3, #32
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800904c:	2303      	movs	r3, #3
 800904e:	e000      	b.n	8009052 <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8009050:	2300      	movs	r3, #0
}
 8009052:	4618      	mov	r0, r3
 8009054:	3718      	adds	r7, #24
 8009056:	46bd      	mov	sp, r7
 8009058:	bd80      	pop	{r7, pc}
 800905a:	bf00      	nop
 800905c:	200000c8 	.word	0x200000c8
 8009060:	165e9f81 	.word	0x165e9f81

08009064 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009064:	b580      	push	{r7, lr}
 8009066:	b082      	sub	sp, #8
 8009068:	af00      	add	r7, sp, #0
 800906a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	2b00      	cmp	r3, #0
 8009070:	d101      	bne.n	8009076 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009072:	2301      	movs	r3, #1
 8009074:	e049      	b.n	800910a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800907c:	b2db      	uxtb	r3, r3
 800907e:	2b00      	cmp	r3, #0
 8009080:	d106      	bne.n	8009090 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	2200      	movs	r2, #0
 8009086:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800908a:	6878      	ldr	r0, [r7, #4]
 800908c:	f7fb f96c 	bl	8004368 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	2202      	movs	r2, #2
 8009094:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	681a      	ldr	r2, [r3, #0]
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	3304      	adds	r3, #4
 80090a0:	4619      	mov	r1, r3
 80090a2:	4610      	mov	r0, r2
 80090a4:	f000 fdb0 	bl	8009c08 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	2201      	movs	r2, #1
 80090ac:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	2201      	movs	r2, #1
 80090b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	2201      	movs	r2, #1
 80090bc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	2201      	movs	r2, #1
 80090c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	2201      	movs	r2, #1
 80090cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	2201      	movs	r2, #1
 80090d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	2201      	movs	r2, #1
 80090dc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	2201      	movs	r2, #1
 80090e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	2201      	movs	r2, #1
 80090ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	2201      	movs	r2, #1
 80090f4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	2201      	movs	r2, #1
 80090fc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	2201      	movs	r2, #1
 8009104:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009108:	2300      	movs	r3, #0
}
 800910a:	4618      	mov	r0, r3
 800910c:	3708      	adds	r7, #8
 800910e:	46bd      	mov	sp, r7
 8009110:	bd80      	pop	{r7, pc}
	...

08009114 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009114:	b480      	push	{r7}
 8009116:	b085      	sub	sp, #20
 8009118:	af00      	add	r7, sp, #0
 800911a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009122:	b2db      	uxtb	r3, r3
 8009124:	2b01      	cmp	r3, #1
 8009126:	d001      	beq.n	800912c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009128:	2301      	movs	r3, #1
 800912a:	e054      	b.n	80091d6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	2202      	movs	r2, #2
 8009130:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	68da      	ldr	r2, [r3, #12]
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	f042 0201 	orr.w	r2, r2, #1
 8009142:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	4a26      	ldr	r2, [pc, #152]	; (80091e4 <HAL_TIM_Base_Start_IT+0xd0>)
 800914a:	4293      	cmp	r3, r2
 800914c:	d022      	beq.n	8009194 <HAL_TIM_Base_Start_IT+0x80>
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009156:	d01d      	beq.n	8009194 <HAL_TIM_Base_Start_IT+0x80>
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	4a22      	ldr	r2, [pc, #136]	; (80091e8 <HAL_TIM_Base_Start_IT+0xd4>)
 800915e:	4293      	cmp	r3, r2
 8009160:	d018      	beq.n	8009194 <HAL_TIM_Base_Start_IT+0x80>
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	4a21      	ldr	r2, [pc, #132]	; (80091ec <HAL_TIM_Base_Start_IT+0xd8>)
 8009168:	4293      	cmp	r3, r2
 800916a:	d013      	beq.n	8009194 <HAL_TIM_Base_Start_IT+0x80>
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	4a1f      	ldr	r2, [pc, #124]	; (80091f0 <HAL_TIM_Base_Start_IT+0xdc>)
 8009172:	4293      	cmp	r3, r2
 8009174:	d00e      	beq.n	8009194 <HAL_TIM_Base_Start_IT+0x80>
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	4a1e      	ldr	r2, [pc, #120]	; (80091f4 <HAL_TIM_Base_Start_IT+0xe0>)
 800917c:	4293      	cmp	r3, r2
 800917e:	d009      	beq.n	8009194 <HAL_TIM_Base_Start_IT+0x80>
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	4a1c      	ldr	r2, [pc, #112]	; (80091f8 <HAL_TIM_Base_Start_IT+0xe4>)
 8009186:	4293      	cmp	r3, r2
 8009188:	d004      	beq.n	8009194 <HAL_TIM_Base_Start_IT+0x80>
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	4a1b      	ldr	r2, [pc, #108]	; (80091fc <HAL_TIM_Base_Start_IT+0xe8>)
 8009190:	4293      	cmp	r3, r2
 8009192:	d115      	bne.n	80091c0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	689a      	ldr	r2, [r3, #8]
 800919a:	4b19      	ldr	r3, [pc, #100]	; (8009200 <HAL_TIM_Base_Start_IT+0xec>)
 800919c:	4013      	ands	r3, r2
 800919e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	2b06      	cmp	r3, #6
 80091a4:	d015      	beq.n	80091d2 <HAL_TIM_Base_Start_IT+0xbe>
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80091ac:	d011      	beq.n	80091d2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	681a      	ldr	r2, [r3, #0]
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	f042 0201 	orr.w	r2, r2, #1
 80091bc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80091be:	e008      	b.n	80091d2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	681a      	ldr	r2, [r3, #0]
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	f042 0201 	orr.w	r2, r2, #1
 80091ce:	601a      	str	r2, [r3, #0]
 80091d0:	e000      	b.n	80091d4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80091d2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80091d4:	2300      	movs	r3, #0
}
 80091d6:	4618      	mov	r0, r3
 80091d8:	3714      	adds	r7, #20
 80091da:	46bd      	mov	sp, r7
 80091dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e0:	4770      	bx	lr
 80091e2:	bf00      	nop
 80091e4:	40010000 	.word	0x40010000
 80091e8:	40000400 	.word	0x40000400
 80091ec:	40000800 	.word	0x40000800
 80091f0:	40000c00 	.word	0x40000c00
 80091f4:	40010400 	.word	0x40010400
 80091f8:	40014000 	.word	0x40014000
 80091fc:	40001800 	.word	0x40001800
 8009200:	00010007 	.word	0x00010007

08009204 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009204:	b580      	push	{r7, lr}
 8009206:	b082      	sub	sp, #8
 8009208:	af00      	add	r7, sp, #0
 800920a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	2b00      	cmp	r3, #0
 8009210:	d101      	bne.n	8009216 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009212:	2301      	movs	r3, #1
 8009214:	e049      	b.n	80092aa <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800921c:	b2db      	uxtb	r3, r3
 800921e:	2b00      	cmp	r3, #0
 8009220:	d106      	bne.n	8009230 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	2200      	movs	r2, #0
 8009226:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800922a:	6878      	ldr	r0, [r7, #4]
 800922c:	f7fb f912 	bl	8004454 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	2202      	movs	r2, #2
 8009234:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	681a      	ldr	r2, [r3, #0]
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	3304      	adds	r3, #4
 8009240:	4619      	mov	r1, r3
 8009242:	4610      	mov	r0, r2
 8009244:	f000 fce0 	bl	8009c08 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	2201      	movs	r2, #1
 800924c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	2201      	movs	r2, #1
 8009254:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	2201      	movs	r2, #1
 800925c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	2201      	movs	r2, #1
 8009264:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	2201      	movs	r2, #1
 800926c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	2201      	movs	r2, #1
 8009274:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	2201      	movs	r2, #1
 800927c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	2201      	movs	r2, #1
 8009284:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	2201      	movs	r2, #1
 800928c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	2201      	movs	r2, #1
 8009294:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	2201      	movs	r2, #1
 800929c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	2201      	movs	r2, #1
 80092a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80092a8:	2300      	movs	r3, #0
}
 80092aa:	4618      	mov	r0, r3
 80092ac:	3708      	adds	r7, #8
 80092ae:	46bd      	mov	sp, r7
 80092b0:	bd80      	pop	{r7, pc}
	...

080092b4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80092b4:	b580      	push	{r7, lr}
 80092b6:	b084      	sub	sp, #16
 80092b8:	af00      	add	r7, sp, #0
 80092ba:	6078      	str	r0, [r7, #4]
 80092bc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80092be:	683b      	ldr	r3, [r7, #0]
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d109      	bne.n	80092d8 <HAL_TIM_PWM_Start+0x24>
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80092ca:	b2db      	uxtb	r3, r3
 80092cc:	2b01      	cmp	r3, #1
 80092ce:	bf14      	ite	ne
 80092d0:	2301      	movne	r3, #1
 80092d2:	2300      	moveq	r3, #0
 80092d4:	b2db      	uxtb	r3, r3
 80092d6:	e03c      	b.n	8009352 <HAL_TIM_PWM_Start+0x9e>
 80092d8:	683b      	ldr	r3, [r7, #0]
 80092da:	2b04      	cmp	r3, #4
 80092dc:	d109      	bne.n	80092f2 <HAL_TIM_PWM_Start+0x3e>
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80092e4:	b2db      	uxtb	r3, r3
 80092e6:	2b01      	cmp	r3, #1
 80092e8:	bf14      	ite	ne
 80092ea:	2301      	movne	r3, #1
 80092ec:	2300      	moveq	r3, #0
 80092ee:	b2db      	uxtb	r3, r3
 80092f0:	e02f      	b.n	8009352 <HAL_TIM_PWM_Start+0x9e>
 80092f2:	683b      	ldr	r3, [r7, #0]
 80092f4:	2b08      	cmp	r3, #8
 80092f6:	d109      	bne.n	800930c <HAL_TIM_PWM_Start+0x58>
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80092fe:	b2db      	uxtb	r3, r3
 8009300:	2b01      	cmp	r3, #1
 8009302:	bf14      	ite	ne
 8009304:	2301      	movne	r3, #1
 8009306:	2300      	moveq	r3, #0
 8009308:	b2db      	uxtb	r3, r3
 800930a:	e022      	b.n	8009352 <HAL_TIM_PWM_Start+0x9e>
 800930c:	683b      	ldr	r3, [r7, #0]
 800930e:	2b0c      	cmp	r3, #12
 8009310:	d109      	bne.n	8009326 <HAL_TIM_PWM_Start+0x72>
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009318:	b2db      	uxtb	r3, r3
 800931a:	2b01      	cmp	r3, #1
 800931c:	bf14      	ite	ne
 800931e:	2301      	movne	r3, #1
 8009320:	2300      	moveq	r3, #0
 8009322:	b2db      	uxtb	r3, r3
 8009324:	e015      	b.n	8009352 <HAL_TIM_PWM_Start+0x9e>
 8009326:	683b      	ldr	r3, [r7, #0]
 8009328:	2b10      	cmp	r3, #16
 800932a:	d109      	bne.n	8009340 <HAL_TIM_PWM_Start+0x8c>
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8009332:	b2db      	uxtb	r3, r3
 8009334:	2b01      	cmp	r3, #1
 8009336:	bf14      	ite	ne
 8009338:	2301      	movne	r3, #1
 800933a:	2300      	moveq	r3, #0
 800933c:	b2db      	uxtb	r3, r3
 800933e:	e008      	b.n	8009352 <HAL_TIM_PWM_Start+0x9e>
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8009346:	b2db      	uxtb	r3, r3
 8009348:	2b01      	cmp	r3, #1
 800934a:	bf14      	ite	ne
 800934c:	2301      	movne	r3, #1
 800934e:	2300      	moveq	r3, #0
 8009350:	b2db      	uxtb	r3, r3
 8009352:	2b00      	cmp	r3, #0
 8009354:	d001      	beq.n	800935a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8009356:	2301      	movs	r3, #1
 8009358:	e092      	b.n	8009480 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800935a:	683b      	ldr	r3, [r7, #0]
 800935c:	2b00      	cmp	r3, #0
 800935e:	d104      	bne.n	800936a <HAL_TIM_PWM_Start+0xb6>
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	2202      	movs	r2, #2
 8009364:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009368:	e023      	b.n	80093b2 <HAL_TIM_PWM_Start+0xfe>
 800936a:	683b      	ldr	r3, [r7, #0]
 800936c:	2b04      	cmp	r3, #4
 800936e:	d104      	bne.n	800937a <HAL_TIM_PWM_Start+0xc6>
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	2202      	movs	r2, #2
 8009374:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009378:	e01b      	b.n	80093b2 <HAL_TIM_PWM_Start+0xfe>
 800937a:	683b      	ldr	r3, [r7, #0]
 800937c:	2b08      	cmp	r3, #8
 800937e:	d104      	bne.n	800938a <HAL_TIM_PWM_Start+0xd6>
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	2202      	movs	r2, #2
 8009384:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009388:	e013      	b.n	80093b2 <HAL_TIM_PWM_Start+0xfe>
 800938a:	683b      	ldr	r3, [r7, #0]
 800938c:	2b0c      	cmp	r3, #12
 800938e:	d104      	bne.n	800939a <HAL_TIM_PWM_Start+0xe6>
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	2202      	movs	r2, #2
 8009394:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009398:	e00b      	b.n	80093b2 <HAL_TIM_PWM_Start+0xfe>
 800939a:	683b      	ldr	r3, [r7, #0]
 800939c:	2b10      	cmp	r3, #16
 800939e:	d104      	bne.n	80093aa <HAL_TIM_PWM_Start+0xf6>
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	2202      	movs	r2, #2
 80093a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80093a8:	e003      	b.n	80093b2 <HAL_TIM_PWM_Start+0xfe>
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	2202      	movs	r2, #2
 80093ae:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	2201      	movs	r2, #1
 80093b8:	6839      	ldr	r1, [r7, #0]
 80093ba:	4618      	mov	r0, r3
 80093bc:	f000 ffbc 	bl	800a338 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	4a30      	ldr	r2, [pc, #192]	; (8009488 <HAL_TIM_PWM_Start+0x1d4>)
 80093c6:	4293      	cmp	r3, r2
 80093c8:	d004      	beq.n	80093d4 <HAL_TIM_PWM_Start+0x120>
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	4a2f      	ldr	r2, [pc, #188]	; (800948c <HAL_TIM_PWM_Start+0x1d8>)
 80093d0:	4293      	cmp	r3, r2
 80093d2:	d101      	bne.n	80093d8 <HAL_TIM_PWM_Start+0x124>
 80093d4:	2301      	movs	r3, #1
 80093d6:	e000      	b.n	80093da <HAL_TIM_PWM_Start+0x126>
 80093d8:	2300      	movs	r3, #0
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d007      	beq.n	80093ee <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80093ec:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	4a25      	ldr	r2, [pc, #148]	; (8009488 <HAL_TIM_PWM_Start+0x1d4>)
 80093f4:	4293      	cmp	r3, r2
 80093f6:	d022      	beq.n	800943e <HAL_TIM_PWM_Start+0x18a>
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009400:	d01d      	beq.n	800943e <HAL_TIM_PWM_Start+0x18a>
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	4a22      	ldr	r2, [pc, #136]	; (8009490 <HAL_TIM_PWM_Start+0x1dc>)
 8009408:	4293      	cmp	r3, r2
 800940a:	d018      	beq.n	800943e <HAL_TIM_PWM_Start+0x18a>
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	4a20      	ldr	r2, [pc, #128]	; (8009494 <HAL_TIM_PWM_Start+0x1e0>)
 8009412:	4293      	cmp	r3, r2
 8009414:	d013      	beq.n	800943e <HAL_TIM_PWM_Start+0x18a>
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	4a1f      	ldr	r2, [pc, #124]	; (8009498 <HAL_TIM_PWM_Start+0x1e4>)
 800941c:	4293      	cmp	r3, r2
 800941e:	d00e      	beq.n	800943e <HAL_TIM_PWM_Start+0x18a>
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	4a19      	ldr	r2, [pc, #100]	; (800948c <HAL_TIM_PWM_Start+0x1d8>)
 8009426:	4293      	cmp	r3, r2
 8009428:	d009      	beq.n	800943e <HAL_TIM_PWM_Start+0x18a>
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	4a1b      	ldr	r2, [pc, #108]	; (800949c <HAL_TIM_PWM_Start+0x1e8>)
 8009430:	4293      	cmp	r3, r2
 8009432:	d004      	beq.n	800943e <HAL_TIM_PWM_Start+0x18a>
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	4a19      	ldr	r2, [pc, #100]	; (80094a0 <HAL_TIM_PWM_Start+0x1ec>)
 800943a:	4293      	cmp	r3, r2
 800943c:	d115      	bne.n	800946a <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	689a      	ldr	r2, [r3, #8]
 8009444:	4b17      	ldr	r3, [pc, #92]	; (80094a4 <HAL_TIM_PWM_Start+0x1f0>)
 8009446:	4013      	ands	r3, r2
 8009448:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	2b06      	cmp	r3, #6
 800944e:	d015      	beq.n	800947c <HAL_TIM_PWM_Start+0x1c8>
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009456:	d011      	beq.n	800947c <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	681a      	ldr	r2, [r3, #0]
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	f042 0201 	orr.w	r2, r2, #1
 8009466:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009468:	e008      	b.n	800947c <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	681a      	ldr	r2, [r3, #0]
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	f042 0201 	orr.w	r2, r2, #1
 8009478:	601a      	str	r2, [r3, #0]
 800947a:	e000      	b.n	800947e <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800947c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800947e:	2300      	movs	r3, #0
}
 8009480:	4618      	mov	r0, r3
 8009482:	3710      	adds	r7, #16
 8009484:	46bd      	mov	sp, r7
 8009486:	bd80      	pop	{r7, pc}
 8009488:	40010000 	.word	0x40010000
 800948c:	40010400 	.word	0x40010400
 8009490:	40000400 	.word	0x40000400
 8009494:	40000800 	.word	0x40000800
 8009498:	40000c00 	.word	0x40000c00
 800949c:	40014000 	.word	0x40014000
 80094a0:	40001800 	.word	0x40001800
 80094a4:	00010007 	.word	0x00010007

080094a8 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80094a8:	b580      	push	{r7, lr}
 80094aa:	b082      	sub	sp, #8
 80094ac:	af00      	add	r7, sp, #0
 80094ae:	6078      	str	r0, [r7, #4]
 80094b0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	2200      	movs	r2, #0
 80094b8:	6839      	ldr	r1, [r7, #0]
 80094ba:	4618      	mov	r0, r3
 80094bc:	f000 ff3c 	bl	800a338 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	4a36      	ldr	r2, [pc, #216]	; (80095a0 <HAL_TIM_PWM_Stop+0xf8>)
 80094c6:	4293      	cmp	r3, r2
 80094c8:	d004      	beq.n	80094d4 <HAL_TIM_PWM_Stop+0x2c>
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	4a35      	ldr	r2, [pc, #212]	; (80095a4 <HAL_TIM_PWM_Stop+0xfc>)
 80094d0:	4293      	cmp	r3, r2
 80094d2:	d101      	bne.n	80094d8 <HAL_TIM_PWM_Stop+0x30>
 80094d4:	2301      	movs	r3, #1
 80094d6:	e000      	b.n	80094da <HAL_TIM_PWM_Stop+0x32>
 80094d8:	2300      	movs	r3, #0
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d017      	beq.n	800950e <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	6a1a      	ldr	r2, [r3, #32]
 80094e4:	f241 1311 	movw	r3, #4369	; 0x1111
 80094e8:	4013      	ands	r3, r2
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d10f      	bne.n	800950e <HAL_TIM_PWM_Stop+0x66>
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	6a1a      	ldr	r2, [r3, #32]
 80094f4:	f240 4344 	movw	r3, #1092	; 0x444
 80094f8:	4013      	ands	r3, r2
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d107      	bne.n	800950e <HAL_TIM_PWM_Stop+0x66>
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800950c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	6a1a      	ldr	r2, [r3, #32]
 8009514:	f241 1311 	movw	r3, #4369	; 0x1111
 8009518:	4013      	ands	r3, r2
 800951a:	2b00      	cmp	r3, #0
 800951c:	d10f      	bne.n	800953e <HAL_TIM_PWM_Stop+0x96>
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	6a1a      	ldr	r2, [r3, #32]
 8009524:	f240 4344 	movw	r3, #1092	; 0x444
 8009528:	4013      	ands	r3, r2
 800952a:	2b00      	cmp	r3, #0
 800952c:	d107      	bne.n	800953e <HAL_TIM_PWM_Stop+0x96>
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	681a      	ldr	r2, [r3, #0]
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	f022 0201 	bic.w	r2, r2, #1
 800953c:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800953e:	683b      	ldr	r3, [r7, #0]
 8009540:	2b00      	cmp	r3, #0
 8009542:	d104      	bne.n	800954e <HAL_TIM_PWM_Stop+0xa6>
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	2201      	movs	r2, #1
 8009548:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800954c:	e023      	b.n	8009596 <HAL_TIM_PWM_Stop+0xee>
 800954e:	683b      	ldr	r3, [r7, #0]
 8009550:	2b04      	cmp	r3, #4
 8009552:	d104      	bne.n	800955e <HAL_TIM_PWM_Stop+0xb6>
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	2201      	movs	r2, #1
 8009558:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800955c:	e01b      	b.n	8009596 <HAL_TIM_PWM_Stop+0xee>
 800955e:	683b      	ldr	r3, [r7, #0]
 8009560:	2b08      	cmp	r3, #8
 8009562:	d104      	bne.n	800956e <HAL_TIM_PWM_Stop+0xc6>
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	2201      	movs	r2, #1
 8009568:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800956c:	e013      	b.n	8009596 <HAL_TIM_PWM_Stop+0xee>
 800956e:	683b      	ldr	r3, [r7, #0]
 8009570:	2b0c      	cmp	r3, #12
 8009572:	d104      	bne.n	800957e <HAL_TIM_PWM_Stop+0xd6>
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	2201      	movs	r2, #1
 8009578:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800957c:	e00b      	b.n	8009596 <HAL_TIM_PWM_Stop+0xee>
 800957e:	683b      	ldr	r3, [r7, #0]
 8009580:	2b10      	cmp	r3, #16
 8009582:	d104      	bne.n	800958e <HAL_TIM_PWM_Stop+0xe6>
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	2201      	movs	r2, #1
 8009588:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800958c:	e003      	b.n	8009596 <HAL_TIM_PWM_Stop+0xee>
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	2201      	movs	r2, #1
 8009592:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 8009596:	2300      	movs	r3, #0
}
 8009598:	4618      	mov	r0, r3
 800959a:	3708      	adds	r7, #8
 800959c:	46bd      	mov	sp, r7
 800959e:	bd80      	pop	{r7, pc}
 80095a0:	40010000 	.word	0x40010000
 80095a4:	40010400 	.word	0x40010400

080095a8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80095a8:	b580      	push	{r7, lr}
 80095aa:	b082      	sub	sp, #8
 80095ac:	af00      	add	r7, sp, #0
 80095ae:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	691b      	ldr	r3, [r3, #16]
 80095b6:	f003 0302 	and.w	r3, r3, #2
 80095ba:	2b02      	cmp	r3, #2
 80095bc:	d122      	bne.n	8009604 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	68db      	ldr	r3, [r3, #12]
 80095c4:	f003 0302 	and.w	r3, r3, #2
 80095c8:	2b02      	cmp	r3, #2
 80095ca:	d11b      	bne.n	8009604 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	f06f 0202 	mvn.w	r2, #2
 80095d4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	2201      	movs	r2, #1
 80095da:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	699b      	ldr	r3, [r3, #24]
 80095e2:	f003 0303 	and.w	r3, r3, #3
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d003      	beq.n	80095f2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80095ea:	6878      	ldr	r0, [r7, #4]
 80095ec:	f000 faee 	bl	8009bcc <HAL_TIM_IC_CaptureCallback>
 80095f0:	e005      	b.n	80095fe <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80095f2:	6878      	ldr	r0, [r7, #4]
 80095f4:	f000 fae0 	bl	8009bb8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80095f8:	6878      	ldr	r0, [r7, #4]
 80095fa:	f000 faf1 	bl	8009be0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	2200      	movs	r2, #0
 8009602:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	691b      	ldr	r3, [r3, #16]
 800960a:	f003 0304 	and.w	r3, r3, #4
 800960e:	2b04      	cmp	r3, #4
 8009610:	d122      	bne.n	8009658 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	68db      	ldr	r3, [r3, #12]
 8009618:	f003 0304 	and.w	r3, r3, #4
 800961c:	2b04      	cmp	r3, #4
 800961e:	d11b      	bne.n	8009658 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	f06f 0204 	mvn.w	r2, #4
 8009628:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	2202      	movs	r2, #2
 800962e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	699b      	ldr	r3, [r3, #24]
 8009636:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800963a:	2b00      	cmp	r3, #0
 800963c:	d003      	beq.n	8009646 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800963e:	6878      	ldr	r0, [r7, #4]
 8009640:	f000 fac4 	bl	8009bcc <HAL_TIM_IC_CaptureCallback>
 8009644:	e005      	b.n	8009652 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009646:	6878      	ldr	r0, [r7, #4]
 8009648:	f000 fab6 	bl	8009bb8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800964c:	6878      	ldr	r0, [r7, #4]
 800964e:	f000 fac7 	bl	8009be0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	2200      	movs	r2, #0
 8009656:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	691b      	ldr	r3, [r3, #16]
 800965e:	f003 0308 	and.w	r3, r3, #8
 8009662:	2b08      	cmp	r3, #8
 8009664:	d122      	bne.n	80096ac <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	68db      	ldr	r3, [r3, #12]
 800966c:	f003 0308 	and.w	r3, r3, #8
 8009670:	2b08      	cmp	r3, #8
 8009672:	d11b      	bne.n	80096ac <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	f06f 0208 	mvn.w	r2, #8
 800967c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	2204      	movs	r2, #4
 8009682:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	69db      	ldr	r3, [r3, #28]
 800968a:	f003 0303 	and.w	r3, r3, #3
 800968e:	2b00      	cmp	r3, #0
 8009690:	d003      	beq.n	800969a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009692:	6878      	ldr	r0, [r7, #4]
 8009694:	f000 fa9a 	bl	8009bcc <HAL_TIM_IC_CaptureCallback>
 8009698:	e005      	b.n	80096a6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800969a:	6878      	ldr	r0, [r7, #4]
 800969c:	f000 fa8c 	bl	8009bb8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80096a0:	6878      	ldr	r0, [r7, #4]
 80096a2:	f000 fa9d 	bl	8009be0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	2200      	movs	r2, #0
 80096aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	691b      	ldr	r3, [r3, #16]
 80096b2:	f003 0310 	and.w	r3, r3, #16
 80096b6:	2b10      	cmp	r3, #16
 80096b8:	d122      	bne.n	8009700 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	68db      	ldr	r3, [r3, #12]
 80096c0:	f003 0310 	and.w	r3, r3, #16
 80096c4:	2b10      	cmp	r3, #16
 80096c6:	d11b      	bne.n	8009700 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	f06f 0210 	mvn.w	r2, #16
 80096d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	2208      	movs	r2, #8
 80096d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	69db      	ldr	r3, [r3, #28]
 80096de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d003      	beq.n	80096ee <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80096e6:	6878      	ldr	r0, [r7, #4]
 80096e8:	f000 fa70 	bl	8009bcc <HAL_TIM_IC_CaptureCallback>
 80096ec:	e005      	b.n	80096fa <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80096ee:	6878      	ldr	r0, [r7, #4]
 80096f0:	f000 fa62 	bl	8009bb8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80096f4:	6878      	ldr	r0, [r7, #4]
 80096f6:	f000 fa73 	bl	8009be0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	2200      	movs	r2, #0
 80096fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	691b      	ldr	r3, [r3, #16]
 8009706:	f003 0301 	and.w	r3, r3, #1
 800970a:	2b01      	cmp	r3, #1
 800970c:	d10e      	bne.n	800972c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	68db      	ldr	r3, [r3, #12]
 8009714:	f003 0301 	and.w	r3, r3, #1
 8009718:	2b01      	cmp	r3, #1
 800971a:	d107      	bne.n	800972c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	f06f 0201 	mvn.w	r2, #1
 8009724:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009726:	6878      	ldr	r0, [r7, #4]
 8009728:	f000 fa3c 	bl	8009ba4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	691b      	ldr	r3, [r3, #16]
 8009732:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009736:	2b80      	cmp	r3, #128	; 0x80
 8009738:	d10e      	bne.n	8009758 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	68db      	ldr	r3, [r3, #12]
 8009740:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009744:	2b80      	cmp	r3, #128	; 0x80
 8009746:	d107      	bne.n	8009758 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009750:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009752:	6878      	ldr	r0, [r7, #4]
 8009754:	f000 ff2c 	bl	800a5b0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	691b      	ldr	r3, [r3, #16]
 800975e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009762:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009766:	d10e      	bne.n	8009786 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	68db      	ldr	r3, [r3, #12]
 800976e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009772:	2b80      	cmp	r3, #128	; 0x80
 8009774:	d107      	bne.n	8009786 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800977e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009780:	6878      	ldr	r0, [r7, #4]
 8009782:	f000 ff1f 	bl	800a5c4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	691b      	ldr	r3, [r3, #16]
 800978c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009790:	2b40      	cmp	r3, #64	; 0x40
 8009792:	d10e      	bne.n	80097b2 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	68db      	ldr	r3, [r3, #12]
 800979a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800979e:	2b40      	cmp	r3, #64	; 0x40
 80097a0:	d107      	bne.n	80097b2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80097aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80097ac:	6878      	ldr	r0, [r7, #4]
 80097ae:	f000 fa21 	bl	8009bf4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	691b      	ldr	r3, [r3, #16]
 80097b8:	f003 0320 	and.w	r3, r3, #32
 80097bc:	2b20      	cmp	r3, #32
 80097be:	d10e      	bne.n	80097de <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	68db      	ldr	r3, [r3, #12]
 80097c6:	f003 0320 	and.w	r3, r3, #32
 80097ca:	2b20      	cmp	r3, #32
 80097cc:	d107      	bne.n	80097de <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	f06f 0220 	mvn.w	r2, #32
 80097d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80097d8:	6878      	ldr	r0, [r7, #4]
 80097da:	f000 fedf 	bl	800a59c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80097de:	bf00      	nop
 80097e0:	3708      	adds	r7, #8
 80097e2:	46bd      	mov	sp, r7
 80097e4:	bd80      	pop	{r7, pc}
	...

080097e8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80097e8:	b580      	push	{r7, lr}
 80097ea:	b086      	sub	sp, #24
 80097ec:	af00      	add	r7, sp, #0
 80097ee:	60f8      	str	r0, [r7, #12]
 80097f0:	60b9      	str	r1, [r7, #8]
 80097f2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80097f4:	2300      	movs	r3, #0
 80097f6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80097fe:	2b01      	cmp	r3, #1
 8009800:	d101      	bne.n	8009806 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009802:	2302      	movs	r3, #2
 8009804:	e0ff      	b.n	8009a06 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	2201      	movs	r2, #1
 800980a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	2b14      	cmp	r3, #20
 8009812:	f200 80f0 	bhi.w	80099f6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8009816:	a201      	add	r2, pc, #4	; (adr r2, 800981c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009818:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800981c:	08009871 	.word	0x08009871
 8009820:	080099f7 	.word	0x080099f7
 8009824:	080099f7 	.word	0x080099f7
 8009828:	080099f7 	.word	0x080099f7
 800982c:	080098b1 	.word	0x080098b1
 8009830:	080099f7 	.word	0x080099f7
 8009834:	080099f7 	.word	0x080099f7
 8009838:	080099f7 	.word	0x080099f7
 800983c:	080098f3 	.word	0x080098f3
 8009840:	080099f7 	.word	0x080099f7
 8009844:	080099f7 	.word	0x080099f7
 8009848:	080099f7 	.word	0x080099f7
 800984c:	08009933 	.word	0x08009933
 8009850:	080099f7 	.word	0x080099f7
 8009854:	080099f7 	.word	0x080099f7
 8009858:	080099f7 	.word	0x080099f7
 800985c:	08009975 	.word	0x08009975
 8009860:	080099f7 	.word	0x080099f7
 8009864:	080099f7 	.word	0x080099f7
 8009868:	080099f7 	.word	0x080099f7
 800986c:	080099b5 	.word	0x080099b5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	68b9      	ldr	r1, [r7, #8]
 8009876:	4618      	mov	r0, r3
 8009878:	f000 fa66 	bl	8009d48 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	699a      	ldr	r2, [r3, #24]
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	f042 0208 	orr.w	r2, r2, #8
 800988a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	699a      	ldr	r2, [r3, #24]
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	f022 0204 	bic.w	r2, r2, #4
 800989a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	6999      	ldr	r1, [r3, #24]
 80098a2:	68bb      	ldr	r3, [r7, #8]
 80098a4:	691a      	ldr	r2, [r3, #16]
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	430a      	orrs	r2, r1
 80098ac:	619a      	str	r2, [r3, #24]
      break;
 80098ae:	e0a5      	b.n	80099fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	68b9      	ldr	r1, [r7, #8]
 80098b6:	4618      	mov	r0, r3
 80098b8:	f000 fab8 	bl	8009e2c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	699a      	ldr	r2, [r3, #24]
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80098ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	699a      	ldr	r2, [r3, #24]
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80098da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	6999      	ldr	r1, [r3, #24]
 80098e2:	68bb      	ldr	r3, [r7, #8]
 80098e4:	691b      	ldr	r3, [r3, #16]
 80098e6:	021a      	lsls	r2, r3, #8
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	430a      	orrs	r2, r1
 80098ee:	619a      	str	r2, [r3, #24]
      break;
 80098f0:	e084      	b.n	80099fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	68b9      	ldr	r1, [r7, #8]
 80098f8:	4618      	mov	r0, r3
 80098fa:	f000 fb0f 	bl	8009f1c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	69da      	ldr	r2, [r3, #28]
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	f042 0208 	orr.w	r2, r2, #8
 800990c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	69da      	ldr	r2, [r3, #28]
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	f022 0204 	bic.w	r2, r2, #4
 800991c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	69d9      	ldr	r1, [r3, #28]
 8009924:	68bb      	ldr	r3, [r7, #8]
 8009926:	691a      	ldr	r2, [r3, #16]
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	430a      	orrs	r2, r1
 800992e:	61da      	str	r2, [r3, #28]
      break;
 8009930:	e064      	b.n	80099fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	68b9      	ldr	r1, [r7, #8]
 8009938:	4618      	mov	r0, r3
 800993a:	f000 fb65 	bl	800a008 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800993e:	68fb      	ldr	r3, [r7, #12]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	69da      	ldr	r2, [r3, #28]
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800994c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	69da      	ldr	r2, [r3, #28]
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800995c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	69d9      	ldr	r1, [r3, #28]
 8009964:	68bb      	ldr	r3, [r7, #8]
 8009966:	691b      	ldr	r3, [r3, #16]
 8009968:	021a      	lsls	r2, r3, #8
 800996a:	68fb      	ldr	r3, [r7, #12]
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	430a      	orrs	r2, r1
 8009970:	61da      	str	r2, [r3, #28]
      break;
 8009972:	e043      	b.n	80099fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	68b9      	ldr	r1, [r7, #8]
 800997a:	4618      	mov	r0, r3
 800997c:	f000 fb9c 	bl	800a0b8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009986:	68fb      	ldr	r3, [r7, #12]
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	f042 0208 	orr.w	r2, r2, #8
 800998e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	f022 0204 	bic.w	r2, r2, #4
 800999e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80099a0:	68fb      	ldr	r3, [r7, #12]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80099a6:	68bb      	ldr	r3, [r7, #8]
 80099a8:	691a      	ldr	r2, [r3, #16]
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	430a      	orrs	r2, r1
 80099b0:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80099b2:	e023      	b.n	80099fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	68b9      	ldr	r1, [r7, #8]
 80099ba:	4618      	mov	r0, r3
 80099bc:	f000 fbce 	bl	800a15c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80099c6:	68fb      	ldr	r3, [r7, #12]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80099ce:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80099de:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80099e0:	68fb      	ldr	r3, [r7, #12]
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80099e6:	68bb      	ldr	r3, [r7, #8]
 80099e8:	691b      	ldr	r3, [r3, #16]
 80099ea:	021a      	lsls	r2, r3, #8
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	430a      	orrs	r2, r1
 80099f2:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80099f4:	e002      	b.n	80099fc <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80099f6:	2301      	movs	r3, #1
 80099f8:	75fb      	strb	r3, [r7, #23]
      break;
 80099fa:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	2200      	movs	r2, #0
 8009a00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009a04:	7dfb      	ldrb	r3, [r7, #23]
}
 8009a06:	4618      	mov	r0, r3
 8009a08:	3718      	adds	r7, #24
 8009a0a:	46bd      	mov	sp, r7
 8009a0c:	bd80      	pop	{r7, pc}
 8009a0e:	bf00      	nop

08009a10 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009a10:	b580      	push	{r7, lr}
 8009a12:	b084      	sub	sp, #16
 8009a14:	af00      	add	r7, sp, #0
 8009a16:	6078      	str	r0, [r7, #4]
 8009a18:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009a1a:	2300      	movs	r3, #0
 8009a1c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009a24:	2b01      	cmp	r3, #1
 8009a26:	d101      	bne.n	8009a2c <HAL_TIM_ConfigClockSource+0x1c>
 8009a28:	2302      	movs	r3, #2
 8009a2a:	e0b4      	b.n	8009b96 <HAL_TIM_ConfigClockSource+0x186>
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	2201      	movs	r2, #1
 8009a30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	2202      	movs	r2, #2
 8009a38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	689b      	ldr	r3, [r3, #8]
 8009a42:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009a44:	68ba      	ldr	r2, [r7, #8]
 8009a46:	4b56      	ldr	r3, [pc, #344]	; (8009ba0 <HAL_TIM_ConfigClockSource+0x190>)
 8009a48:	4013      	ands	r3, r2
 8009a4a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009a4c:	68bb      	ldr	r3, [r7, #8]
 8009a4e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009a52:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	68ba      	ldr	r2, [r7, #8]
 8009a5a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009a5c:	683b      	ldr	r3, [r7, #0]
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009a64:	d03e      	beq.n	8009ae4 <HAL_TIM_ConfigClockSource+0xd4>
 8009a66:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009a6a:	f200 8087 	bhi.w	8009b7c <HAL_TIM_ConfigClockSource+0x16c>
 8009a6e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009a72:	f000 8086 	beq.w	8009b82 <HAL_TIM_ConfigClockSource+0x172>
 8009a76:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009a7a:	d87f      	bhi.n	8009b7c <HAL_TIM_ConfigClockSource+0x16c>
 8009a7c:	2b70      	cmp	r3, #112	; 0x70
 8009a7e:	d01a      	beq.n	8009ab6 <HAL_TIM_ConfigClockSource+0xa6>
 8009a80:	2b70      	cmp	r3, #112	; 0x70
 8009a82:	d87b      	bhi.n	8009b7c <HAL_TIM_ConfigClockSource+0x16c>
 8009a84:	2b60      	cmp	r3, #96	; 0x60
 8009a86:	d050      	beq.n	8009b2a <HAL_TIM_ConfigClockSource+0x11a>
 8009a88:	2b60      	cmp	r3, #96	; 0x60
 8009a8a:	d877      	bhi.n	8009b7c <HAL_TIM_ConfigClockSource+0x16c>
 8009a8c:	2b50      	cmp	r3, #80	; 0x50
 8009a8e:	d03c      	beq.n	8009b0a <HAL_TIM_ConfigClockSource+0xfa>
 8009a90:	2b50      	cmp	r3, #80	; 0x50
 8009a92:	d873      	bhi.n	8009b7c <HAL_TIM_ConfigClockSource+0x16c>
 8009a94:	2b40      	cmp	r3, #64	; 0x40
 8009a96:	d058      	beq.n	8009b4a <HAL_TIM_ConfigClockSource+0x13a>
 8009a98:	2b40      	cmp	r3, #64	; 0x40
 8009a9a:	d86f      	bhi.n	8009b7c <HAL_TIM_ConfigClockSource+0x16c>
 8009a9c:	2b30      	cmp	r3, #48	; 0x30
 8009a9e:	d064      	beq.n	8009b6a <HAL_TIM_ConfigClockSource+0x15a>
 8009aa0:	2b30      	cmp	r3, #48	; 0x30
 8009aa2:	d86b      	bhi.n	8009b7c <HAL_TIM_ConfigClockSource+0x16c>
 8009aa4:	2b20      	cmp	r3, #32
 8009aa6:	d060      	beq.n	8009b6a <HAL_TIM_ConfigClockSource+0x15a>
 8009aa8:	2b20      	cmp	r3, #32
 8009aaa:	d867      	bhi.n	8009b7c <HAL_TIM_ConfigClockSource+0x16c>
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d05c      	beq.n	8009b6a <HAL_TIM_ConfigClockSource+0x15a>
 8009ab0:	2b10      	cmp	r3, #16
 8009ab2:	d05a      	beq.n	8009b6a <HAL_TIM_ConfigClockSource+0x15a>
 8009ab4:	e062      	b.n	8009b7c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009aba:	683b      	ldr	r3, [r7, #0]
 8009abc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009abe:	683b      	ldr	r3, [r7, #0]
 8009ac0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009ac2:	683b      	ldr	r3, [r7, #0]
 8009ac4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009ac6:	f000 fc17 	bl	800a2f8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	681b      	ldr	r3, [r3, #0]
 8009ace:	689b      	ldr	r3, [r3, #8]
 8009ad0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009ad2:	68bb      	ldr	r3, [r7, #8]
 8009ad4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8009ad8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	68ba      	ldr	r2, [r7, #8]
 8009ae0:	609a      	str	r2, [r3, #8]
      break;
 8009ae2:	e04f      	b.n	8009b84 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009ae8:	683b      	ldr	r3, [r7, #0]
 8009aea:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009aec:	683b      	ldr	r3, [r7, #0]
 8009aee:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009af0:	683b      	ldr	r3, [r7, #0]
 8009af2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009af4:	f000 fc00 	bl	800a2f8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	689a      	ldr	r2, [r3, #8]
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009b06:	609a      	str	r2, [r3, #8]
      break;
 8009b08:	e03c      	b.n	8009b84 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009b0e:	683b      	ldr	r3, [r7, #0]
 8009b10:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009b12:	683b      	ldr	r3, [r7, #0]
 8009b14:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009b16:	461a      	mov	r2, r3
 8009b18:	f000 fb74 	bl	800a204 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	2150      	movs	r1, #80	; 0x50
 8009b22:	4618      	mov	r0, r3
 8009b24:	f000 fbcd 	bl	800a2c2 <TIM_ITRx_SetConfig>
      break;
 8009b28:	e02c      	b.n	8009b84 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009b2e:	683b      	ldr	r3, [r7, #0]
 8009b30:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009b32:	683b      	ldr	r3, [r7, #0]
 8009b34:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009b36:	461a      	mov	r2, r3
 8009b38:	f000 fb93 	bl	800a262 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	2160      	movs	r1, #96	; 0x60
 8009b42:	4618      	mov	r0, r3
 8009b44:	f000 fbbd 	bl	800a2c2 <TIM_ITRx_SetConfig>
      break;
 8009b48:	e01c      	b.n	8009b84 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009b4e:	683b      	ldr	r3, [r7, #0]
 8009b50:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009b52:	683b      	ldr	r3, [r7, #0]
 8009b54:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009b56:	461a      	mov	r2, r3
 8009b58:	f000 fb54 	bl	800a204 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	2140      	movs	r1, #64	; 0x40
 8009b62:	4618      	mov	r0, r3
 8009b64:	f000 fbad 	bl	800a2c2 <TIM_ITRx_SetConfig>
      break;
 8009b68:	e00c      	b.n	8009b84 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	681a      	ldr	r2, [r3, #0]
 8009b6e:	683b      	ldr	r3, [r7, #0]
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	4619      	mov	r1, r3
 8009b74:	4610      	mov	r0, r2
 8009b76:	f000 fba4 	bl	800a2c2 <TIM_ITRx_SetConfig>
      break;
 8009b7a:	e003      	b.n	8009b84 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8009b7c:	2301      	movs	r3, #1
 8009b7e:	73fb      	strb	r3, [r7, #15]
      break;
 8009b80:	e000      	b.n	8009b84 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8009b82:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	2201      	movs	r2, #1
 8009b88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	2200      	movs	r2, #0
 8009b90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009b94:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b96:	4618      	mov	r0, r3
 8009b98:	3710      	adds	r7, #16
 8009b9a:	46bd      	mov	sp, r7
 8009b9c:	bd80      	pop	{r7, pc}
 8009b9e:	bf00      	nop
 8009ba0:	fffeff88 	.word	0xfffeff88

08009ba4 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009ba4:	b480      	push	{r7}
 8009ba6:	b083      	sub	sp, #12
 8009ba8:	af00      	add	r7, sp, #0
 8009baa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8009bac:	bf00      	nop
 8009bae:	370c      	adds	r7, #12
 8009bb0:	46bd      	mov	sp, r7
 8009bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bb6:	4770      	bx	lr

08009bb8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009bb8:	b480      	push	{r7}
 8009bba:	b083      	sub	sp, #12
 8009bbc:	af00      	add	r7, sp, #0
 8009bbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009bc0:	bf00      	nop
 8009bc2:	370c      	adds	r7, #12
 8009bc4:	46bd      	mov	sp, r7
 8009bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bca:	4770      	bx	lr

08009bcc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009bcc:	b480      	push	{r7}
 8009bce:	b083      	sub	sp, #12
 8009bd0:	af00      	add	r7, sp, #0
 8009bd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009bd4:	bf00      	nop
 8009bd6:	370c      	adds	r7, #12
 8009bd8:	46bd      	mov	sp, r7
 8009bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bde:	4770      	bx	lr

08009be0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009be0:	b480      	push	{r7}
 8009be2:	b083      	sub	sp, #12
 8009be4:	af00      	add	r7, sp, #0
 8009be6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009be8:	bf00      	nop
 8009bea:	370c      	adds	r7, #12
 8009bec:	46bd      	mov	sp, r7
 8009bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bf2:	4770      	bx	lr

08009bf4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009bf4:	b480      	push	{r7}
 8009bf6:	b083      	sub	sp, #12
 8009bf8:	af00      	add	r7, sp, #0
 8009bfa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009bfc:	bf00      	nop
 8009bfe:	370c      	adds	r7, #12
 8009c00:	46bd      	mov	sp, r7
 8009c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c06:	4770      	bx	lr

08009c08 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009c08:	b480      	push	{r7}
 8009c0a:	b085      	sub	sp, #20
 8009c0c:	af00      	add	r7, sp, #0
 8009c0e:	6078      	str	r0, [r7, #4]
 8009c10:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	4a40      	ldr	r2, [pc, #256]	; (8009d1c <TIM_Base_SetConfig+0x114>)
 8009c1c:	4293      	cmp	r3, r2
 8009c1e:	d013      	beq.n	8009c48 <TIM_Base_SetConfig+0x40>
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009c26:	d00f      	beq.n	8009c48 <TIM_Base_SetConfig+0x40>
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	4a3d      	ldr	r2, [pc, #244]	; (8009d20 <TIM_Base_SetConfig+0x118>)
 8009c2c:	4293      	cmp	r3, r2
 8009c2e:	d00b      	beq.n	8009c48 <TIM_Base_SetConfig+0x40>
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	4a3c      	ldr	r2, [pc, #240]	; (8009d24 <TIM_Base_SetConfig+0x11c>)
 8009c34:	4293      	cmp	r3, r2
 8009c36:	d007      	beq.n	8009c48 <TIM_Base_SetConfig+0x40>
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	4a3b      	ldr	r2, [pc, #236]	; (8009d28 <TIM_Base_SetConfig+0x120>)
 8009c3c:	4293      	cmp	r3, r2
 8009c3e:	d003      	beq.n	8009c48 <TIM_Base_SetConfig+0x40>
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	4a3a      	ldr	r2, [pc, #232]	; (8009d2c <TIM_Base_SetConfig+0x124>)
 8009c44:	4293      	cmp	r3, r2
 8009c46:	d108      	bne.n	8009c5a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009c48:	68fb      	ldr	r3, [r7, #12]
 8009c4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009c4e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009c50:	683b      	ldr	r3, [r7, #0]
 8009c52:	685b      	ldr	r3, [r3, #4]
 8009c54:	68fa      	ldr	r2, [r7, #12]
 8009c56:	4313      	orrs	r3, r2
 8009c58:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	4a2f      	ldr	r2, [pc, #188]	; (8009d1c <TIM_Base_SetConfig+0x114>)
 8009c5e:	4293      	cmp	r3, r2
 8009c60:	d02b      	beq.n	8009cba <TIM_Base_SetConfig+0xb2>
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009c68:	d027      	beq.n	8009cba <TIM_Base_SetConfig+0xb2>
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	4a2c      	ldr	r2, [pc, #176]	; (8009d20 <TIM_Base_SetConfig+0x118>)
 8009c6e:	4293      	cmp	r3, r2
 8009c70:	d023      	beq.n	8009cba <TIM_Base_SetConfig+0xb2>
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	4a2b      	ldr	r2, [pc, #172]	; (8009d24 <TIM_Base_SetConfig+0x11c>)
 8009c76:	4293      	cmp	r3, r2
 8009c78:	d01f      	beq.n	8009cba <TIM_Base_SetConfig+0xb2>
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	4a2a      	ldr	r2, [pc, #168]	; (8009d28 <TIM_Base_SetConfig+0x120>)
 8009c7e:	4293      	cmp	r3, r2
 8009c80:	d01b      	beq.n	8009cba <TIM_Base_SetConfig+0xb2>
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	4a29      	ldr	r2, [pc, #164]	; (8009d2c <TIM_Base_SetConfig+0x124>)
 8009c86:	4293      	cmp	r3, r2
 8009c88:	d017      	beq.n	8009cba <TIM_Base_SetConfig+0xb2>
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	4a28      	ldr	r2, [pc, #160]	; (8009d30 <TIM_Base_SetConfig+0x128>)
 8009c8e:	4293      	cmp	r3, r2
 8009c90:	d013      	beq.n	8009cba <TIM_Base_SetConfig+0xb2>
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	4a27      	ldr	r2, [pc, #156]	; (8009d34 <TIM_Base_SetConfig+0x12c>)
 8009c96:	4293      	cmp	r3, r2
 8009c98:	d00f      	beq.n	8009cba <TIM_Base_SetConfig+0xb2>
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	4a26      	ldr	r2, [pc, #152]	; (8009d38 <TIM_Base_SetConfig+0x130>)
 8009c9e:	4293      	cmp	r3, r2
 8009ca0:	d00b      	beq.n	8009cba <TIM_Base_SetConfig+0xb2>
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	4a25      	ldr	r2, [pc, #148]	; (8009d3c <TIM_Base_SetConfig+0x134>)
 8009ca6:	4293      	cmp	r3, r2
 8009ca8:	d007      	beq.n	8009cba <TIM_Base_SetConfig+0xb2>
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	4a24      	ldr	r2, [pc, #144]	; (8009d40 <TIM_Base_SetConfig+0x138>)
 8009cae:	4293      	cmp	r3, r2
 8009cb0:	d003      	beq.n	8009cba <TIM_Base_SetConfig+0xb2>
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	4a23      	ldr	r2, [pc, #140]	; (8009d44 <TIM_Base_SetConfig+0x13c>)
 8009cb6:	4293      	cmp	r3, r2
 8009cb8:	d108      	bne.n	8009ccc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009cc0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009cc2:	683b      	ldr	r3, [r7, #0]
 8009cc4:	68db      	ldr	r3, [r3, #12]
 8009cc6:	68fa      	ldr	r2, [r7, #12]
 8009cc8:	4313      	orrs	r3, r2
 8009cca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009cd2:	683b      	ldr	r3, [r7, #0]
 8009cd4:	695b      	ldr	r3, [r3, #20]
 8009cd6:	4313      	orrs	r3, r2
 8009cd8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	68fa      	ldr	r2, [r7, #12]
 8009cde:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009ce0:	683b      	ldr	r3, [r7, #0]
 8009ce2:	689a      	ldr	r2, [r3, #8]
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009ce8:	683b      	ldr	r3, [r7, #0]
 8009cea:	681a      	ldr	r2, [r3, #0]
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	4a0a      	ldr	r2, [pc, #40]	; (8009d1c <TIM_Base_SetConfig+0x114>)
 8009cf4:	4293      	cmp	r3, r2
 8009cf6:	d003      	beq.n	8009d00 <TIM_Base_SetConfig+0xf8>
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	4a0c      	ldr	r2, [pc, #48]	; (8009d2c <TIM_Base_SetConfig+0x124>)
 8009cfc:	4293      	cmp	r3, r2
 8009cfe:	d103      	bne.n	8009d08 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009d00:	683b      	ldr	r3, [r7, #0]
 8009d02:	691a      	ldr	r2, [r3, #16]
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	2201      	movs	r2, #1
 8009d0c:	615a      	str	r2, [r3, #20]
}
 8009d0e:	bf00      	nop
 8009d10:	3714      	adds	r7, #20
 8009d12:	46bd      	mov	sp, r7
 8009d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d18:	4770      	bx	lr
 8009d1a:	bf00      	nop
 8009d1c:	40010000 	.word	0x40010000
 8009d20:	40000400 	.word	0x40000400
 8009d24:	40000800 	.word	0x40000800
 8009d28:	40000c00 	.word	0x40000c00
 8009d2c:	40010400 	.word	0x40010400
 8009d30:	40014000 	.word	0x40014000
 8009d34:	40014400 	.word	0x40014400
 8009d38:	40014800 	.word	0x40014800
 8009d3c:	40001800 	.word	0x40001800
 8009d40:	40001c00 	.word	0x40001c00
 8009d44:	40002000 	.word	0x40002000

08009d48 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009d48:	b480      	push	{r7}
 8009d4a:	b087      	sub	sp, #28
 8009d4c:	af00      	add	r7, sp, #0
 8009d4e:	6078      	str	r0, [r7, #4]
 8009d50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	6a1b      	ldr	r3, [r3, #32]
 8009d56:	f023 0201 	bic.w	r2, r3, #1
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	6a1b      	ldr	r3, [r3, #32]
 8009d62:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	685b      	ldr	r3, [r3, #4]
 8009d68:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	699b      	ldr	r3, [r3, #24]
 8009d6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009d70:	68fa      	ldr	r2, [r7, #12]
 8009d72:	4b2b      	ldr	r3, [pc, #172]	; (8009e20 <TIM_OC1_SetConfig+0xd8>)
 8009d74:	4013      	ands	r3, r2
 8009d76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	f023 0303 	bic.w	r3, r3, #3
 8009d7e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009d80:	683b      	ldr	r3, [r7, #0]
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	68fa      	ldr	r2, [r7, #12]
 8009d86:	4313      	orrs	r3, r2
 8009d88:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009d8a:	697b      	ldr	r3, [r7, #20]
 8009d8c:	f023 0302 	bic.w	r3, r3, #2
 8009d90:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009d92:	683b      	ldr	r3, [r7, #0]
 8009d94:	689b      	ldr	r3, [r3, #8]
 8009d96:	697a      	ldr	r2, [r7, #20]
 8009d98:	4313      	orrs	r3, r2
 8009d9a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	4a21      	ldr	r2, [pc, #132]	; (8009e24 <TIM_OC1_SetConfig+0xdc>)
 8009da0:	4293      	cmp	r3, r2
 8009da2:	d003      	beq.n	8009dac <TIM_OC1_SetConfig+0x64>
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	4a20      	ldr	r2, [pc, #128]	; (8009e28 <TIM_OC1_SetConfig+0xe0>)
 8009da8:	4293      	cmp	r3, r2
 8009daa:	d10c      	bne.n	8009dc6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009dac:	697b      	ldr	r3, [r7, #20]
 8009dae:	f023 0308 	bic.w	r3, r3, #8
 8009db2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009db4:	683b      	ldr	r3, [r7, #0]
 8009db6:	68db      	ldr	r3, [r3, #12]
 8009db8:	697a      	ldr	r2, [r7, #20]
 8009dba:	4313      	orrs	r3, r2
 8009dbc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009dbe:	697b      	ldr	r3, [r7, #20]
 8009dc0:	f023 0304 	bic.w	r3, r3, #4
 8009dc4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	4a16      	ldr	r2, [pc, #88]	; (8009e24 <TIM_OC1_SetConfig+0xdc>)
 8009dca:	4293      	cmp	r3, r2
 8009dcc:	d003      	beq.n	8009dd6 <TIM_OC1_SetConfig+0x8e>
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	4a15      	ldr	r2, [pc, #84]	; (8009e28 <TIM_OC1_SetConfig+0xe0>)
 8009dd2:	4293      	cmp	r3, r2
 8009dd4:	d111      	bne.n	8009dfa <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009dd6:	693b      	ldr	r3, [r7, #16]
 8009dd8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009ddc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009dde:	693b      	ldr	r3, [r7, #16]
 8009de0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009de4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009de6:	683b      	ldr	r3, [r7, #0]
 8009de8:	695b      	ldr	r3, [r3, #20]
 8009dea:	693a      	ldr	r2, [r7, #16]
 8009dec:	4313      	orrs	r3, r2
 8009dee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009df0:	683b      	ldr	r3, [r7, #0]
 8009df2:	699b      	ldr	r3, [r3, #24]
 8009df4:	693a      	ldr	r2, [r7, #16]
 8009df6:	4313      	orrs	r3, r2
 8009df8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	693a      	ldr	r2, [r7, #16]
 8009dfe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	68fa      	ldr	r2, [r7, #12]
 8009e04:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009e06:	683b      	ldr	r3, [r7, #0]
 8009e08:	685a      	ldr	r2, [r3, #4]
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	697a      	ldr	r2, [r7, #20]
 8009e12:	621a      	str	r2, [r3, #32]
}
 8009e14:	bf00      	nop
 8009e16:	371c      	adds	r7, #28
 8009e18:	46bd      	mov	sp, r7
 8009e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e1e:	4770      	bx	lr
 8009e20:	fffeff8f 	.word	0xfffeff8f
 8009e24:	40010000 	.word	0x40010000
 8009e28:	40010400 	.word	0x40010400

08009e2c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009e2c:	b480      	push	{r7}
 8009e2e:	b087      	sub	sp, #28
 8009e30:	af00      	add	r7, sp, #0
 8009e32:	6078      	str	r0, [r7, #4]
 8009e34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	6a1b      	ldr	r3, [r3, #32]
 8009e3a:	f023 0210 	bic.w	r2, r3, #16
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	6a1b      	ldr	r3, [r3, #32]
 8009e46:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	685b      	ldr	r3, [r3, #4]
 8009e4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	699b      	ldr	r3, [r3, #24]
 8009e52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009e54:	68fa      	ldr	r2, [r7, #12]
 8009e56:	4b2e      	ldr	r3, [pc, #184]	; (8009f10 <TIM_OC2_SetConfig+0xe4>)
 8009e58:	4013      	ands	r3, r2
 8009e5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009e62:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009e64:	683b      	ldr	r3, [r7, #0]
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	021b      	lsls	r3, r3, #8
 8009e6a:	68fa      	ldr	r2, [r7, #12]
 8009e6c:	4313      	orrs	r3, r2
 8009e6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009e70:	697b      	ldr	r3, [r7, #20]
 8009e72:	f023 0320 	bic.w	r3, r3, #32
 8009e76:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009e78:	683b      	ldr	r3, [r7, #0]
 8009e7a:	689b      	ldr	r3, [r3, #8]
 8009e7c:	011b      	lsls	r3, r3, #4
 8009e7e:	697a      	ldr	r2, [r7, #20]
 8009e80:	4313      	orrs	r3, r2
 8009e82:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	4a23      	ldr	r2, [pc, #140]	; (8009f14 <TIM_OC2_SetConfig+0xe8>)
 8009e88:	4293      	cmp	r3, r2
 8009e8a:	d003      	beq.n	8009e94 <TIM_OC2_SetConfig+0x68>
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	4a22      	ldr	r2, [pc, #136]	; (8009f18 <TIM_OC2_SetConfig+0xec>)
 8009e90:	4293      	cmp	r3, r2
 8009e92:	d10d      	bne.n	8009eb0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009e94:	697b      	ldr	r3, [r7, #20]
 8009e96:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009e9a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009e9c:	683b      	ldr	r3, [r7, #0]
 8009e9e:	68db      	ldr	r3, [r3, #12]
 8009ea0:	011b      	lsls	r3, r3, #4
 8009ea2:	697a      	ldr	r2, [r7, #20]
 8009ea4:	4313      	orrs	r3, r2
 8009ea6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009ea8:	697b      	ldr	r3, [r7, #20]
 8009eaa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009eae:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	4a18      	ldr	r2, [pc, #96]	; (8009f14 <TIM_OC2_SetConfig+0xe8>)
 8009eb4:	4293      	cmp	r3, r2
 8009eb6:	d003      	beq.n	8009ec0 <TIM_OC2_SetConfig+0x94>
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	4a17      	ldr	r2, [pc, #92]	; (8009f18 <TIM_OC2_SetConfig+0xec>)
 8009ebc:	4293      	cmp	r3, r2
 8009ebe:	d113      	bne.n	8009ee8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009ec0:	693b      	ldr	r3, [r7, #16]
 8009ec2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009ec6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009ec8:	693b      	ldr	r3, [r7, #16]
 8009eca:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009ece:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009ed0:	683b      	ldr	r3, [r7, #0]
 8009ed2:	695b      	ldr	r3, [r3, #20]
 8009ed4:	009b      	lsls	r3, r3, #2
 8009ed6:	693a      	ldr	r2, [r7, #16]
 8009ed8:	4313      	orrs	r3, r2
 8009eda:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009edc:	683b      	ldr	r3, [r7, #0]
 8009ede:	699b      	ldr	r3, [r3, #24]
 8009ee0:	009b      	lsls	r3, r3, #2
 8009ee2:	693a      	ldr	r2, [r7, #16]
 8009ee4:	4313      	orrs	r3, r2
 8009ee6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	693a      	ldr	r2, [r7, #16]
 8009eec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	68fa      	ldr	r2, [r7, #12]
 8009ef2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009ef4:	683b      	ldr	r3, [r7, #0]
 8009ef6:	685a      	ldr	r2, [r3, #4]
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	697a      	ldr	r2, [r7, #20]
 8009f00:	621a      	str	r2, [r3, #32]
}
 8009f02:	bf00      	nop
 8009f04:	371c      	adds	r7, #28
 8009f06:	46bd      	mov	sp, r7
 8009f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f0c:	4770      	bx	lr
 8009f0e:	bf00      	nop
 8009f10:	feff8fff 	.word	0xfeff8fff
 8009f14:	40010000 	.word	0x40010000
 8009f18:	40010400 	.word	0x40010400

08009f1c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009f1c:	b480      	push	{r7}
 8009f1e:	b087      	sub	sp, #28
 8009f20:	af00      	add	r7, sp, #0
 8009f22:	6078      	str	r0, [r7, #4]
 8009f24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	6a1b      	ldr	r3, [r3, #32]
 8009f2a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	6a1b      	ldr	r3, [r3, #32]
 8009f36:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	685b      	ldr	r3, [r3, #4]
 8009f3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	69db      	ldr	r3, [r3, #28]
 8009f42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009f44:	68fa      	ldr	r2, [r7, #12]
 8009f46:	4b2d      	ldr	r3, [pc, #180]	; (8009ffc <TIM_OC3_SetConfig+0xe0>)
 8009f48:	4013      	ands	r3, r2
 8009f4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009f4c:	68fb      	ldr	r3, [r7, #12]
 8009f4e:	f023 0303 	bic.w	r3, r3, #3
 8009f52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009f54:	683b      	ldr	r3, [r7, #0]
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	68fa      	ldr	r2, [r7, #12]
 8009f5a:	4313      	orrs	r3, r2
 8009f5c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009f5e:	697b      	ldr	r3, [r7, #20]
 8009f60:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009f64:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009f66:	683b      	ldr	r3, [r7, #0]
 8009f68:	689b      	ldr	r3, [r3, #8]
 8009f6a:	021b      	lsls	r3, r3, #8
 8009f6c:	697a      	ldr	r2, [r7, #20]
 8009f6e:	4313      	orrs	r3, r2
 8009f70:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	4a22      	ldr	r2, [pc, #136]	; (800a000 <TIM_OC3_SetConfig+0xe4>)
 8009f76:	4293      	cmp	r3, r2
 8009f78:	d003      	beq.n	8009f82 <TIM_OC3_SetConfig+0x66>
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	4a21      	ldr	r2, [pc, #132]	; (800a004 <TIM_OC3_SetConfig+0xe8>)
 8009f7e:	4293      	cmp	r3, r2
 8009f80:	d10d      	bne.n	8009f9e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009f82:	697b      	ldr	r3, [r7, #20]
 8009f84:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009f88:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009f8a:	683b      	ldr	r3, [r7, #0]
 8009f8c:	68db      	ldr	r3, [r3, #12]
 8009f8e:	021b      	lsls	r3, r3, #8
 8009f90:	697a      	ldr	r2, [r7, #20]
 8009f92:	4313      	orrs	r3, r2
 8009f94:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009f96:	697b      	ldr	r3, [r7, #20]
 8009f98:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009f9c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	4a17      	ldr	r2, [pc, #92]	; (800a000 <TIM_OC3_SetConfig+0xe4>)
 8009fa2:	4293      	cmp	r3, r2
 8009fa4:	d003      	beq.n	8009fae <TIM_OC3_SetConfig+0x92>
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	4a16      	ldr	r2, [pc, #88]	; (800a004 <TIM_OC3_SetConfig+0xe8>)
 8009faa:	4293      	cmp	r3, r2
 8009fac:	d113      	bne.n	8009fd6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009fae:	693b      	ldr	r3, [r7, #16]
 8009fb0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009fb4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009fb6:	693b      	ldr	r3, [r7, #16]
 8009fb8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009fbc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009fbe:	683b      	ldr	r3, [r7, #0]
 8009fc0:	695b      	ldr	r3, [r3, #20]
 8009fc2:	011b      	lsls	r3, r3, #4
 8009fc4:	693a      	ldr	r2, [r7, #16]
 8009fc6:	4313      	orrs	r3, r2
 8009fc8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009fca:	683b      	ldr	r3, [r7, #0]
 8009fcc:	699b      	ldr	r3, [r3, #24]
 8009fce:	011b      	lsls	r3, r3, #4
 8009fd0:	693a      	ldr	r2, [r7, #16]
 8009fd2:	4313      	orrs	r3, r2
 8009fd4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	693a      	ldr	r2, [r7, #16]
 8009fda:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	68fa      	ldr	r2, [r7, #12]
 8009fe0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009fe2:	683b      	ldr	r3, [r7, #0]
 8009fe4:	685a      	ldr	r2, [r3, #4]
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	697a      	ldr	r2, [r7, #20]
 8009fee:	621a      	str	r2, [r3, #32]
}
 8009ff0:	bf00      	nop
 8009ff2:	371c      	adds	r7, #28
 8009ff4:	46bd      	mov	sp, r7
 8009ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ffa:	4770      	bx	lr
 8009ffc:	fffeff8f 	.word	0xfffeff8f
 800a000:	40010000 	.word	0x40010000
 800a004:	40010400 	.word	0x40010400

0800a008 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a008:	b480      	push	{r7}
 800a00a:	b087      	sub	sp, #28
 800a00c:	af00      	add	r7, sp, #0
 800a00e:	6078      	str	r0, [r7, #4]
 800a010:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	6a1b      	ldr	r3, [r3, #32]
 800a016:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	6a1b      	ldr	r3, [r3, #32]
 800a022:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	685b      	ldr	r3, [r3, #4]
 800a028:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	69db      	ldr	r3, [r3, #28]
 800a02e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a030:	68fa      	ldr	r2, [r7, #12]
 800a032:	4b1e      	ldr	r3, [pc, #120]	; (800a0ac <TIM_OC4_SetConfig+0xa4>)
 800a034:	4013      	ands	r3, r2
 800a036:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a03e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a040:	683b      	ldr	r3, [r7, #0]
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	021b      	lsls	r3, r3, #8
 800a046:	68fa      	ldr	r2, [r7, #12]
 800a048:	4313      	orrs	r3, r2
 800a04a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a04c:	693b      	ldr	r3, [r7, #16]
 800a04e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a052:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a054:	683b      	ldr	r3, [r7, #0]
 800a056:	689b      	ldr	r3, [r3, #8]
 800a058:	031b      	lsls	r3, r3, #12
 800a05a:	693a      	ldr	r2, [r7, #16]
 800a05c:	4313      	orrs	r3, r2
 800a05e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	4a13      	ldr	r2, [pc, #76]	; (800a0b0 <TIM_OC4_SetConfig+0xa8>)
 800a064:	4293      	cmp	r3, r2
 800a066:	d003      	beq.n	800a070 <TIM_OC4_SetConfig+0x68>
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	4a12      	ldr	r2, [pc, #72]	; (800a0b4 <TIM_OC4_SetConfig+0xac>)
 800a06c:	4293      	cmp	r3, r2
 800a06e:	d109      	bne.n	800a084 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a070:	697b      	ldr	r3, [r7, #20]
 800a072:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a076:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a078:	683b      	ldr	r3, [r7, #0]
 800a07a:	695b      	ldr	r3, [r3, #20]
 800a07c:	019b      	lsls	r3, r3, #6
 800a07e:	697a      	ldr	r2, [r7, #20]
 800a080:	4313      	orrs	r3, r2
 800a082:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	697a      	ldr	r2, [r7, #20]
 800a088:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	68fa      	ldr	r2, [r7, #12]
 800a08e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a090:	683b      	ldr	r3, [r7, #0]
 800a092:	685a      	ldr	r2, [r3, #4]
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	693a      	ldr	r2, [r7, #16]
 800a09c:	621a      	str	r2, [r3, #32]
}
 800a09e:	bf00      	nop
 800a0a0:	371c      	adds	r7, #28
 800a0a2:	46bd      	mov	sp, r7
 800a0a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0a8:	4770      	bx	lr
 800a0aa:	bf00      	nop
 800a0ac:	feff8fff 	.word	0xfeff8fff
 800a0b0:	40010000 	.word	0x40010000
 800a0b4:	40010400 	.word	0x40010400

0800a0b8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a0b8:	b480      	push	{r7}
 800a0ba:	b087      	sub	sp, #28
 800a0bc:	af00      	add	r7, sp, #0
 800a0be:	6078      	str	r0, [r7, #4]
 800a0c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	6a1b      	ldr	r3, [r3, #32]
 800a0c6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	6a1b      	ldr	r3, [r3, #32]
 800a0d2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	685b      	ldr	r3, [r3, #4]
 800a0d8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a0de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800a0e0:	68fa      	ldr	r2, [r7, #12]
 800a0e2:	4b1b      	ldr	r3, [pc, #108]	; (800a150 <TIM_OC5_SetConfig+0x98>)
 800a0e4:	4013      	ands	r3, r2
 800a0e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a0e8:	683b      	ldr	r3, [r7, #0]
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	68fa      	ldr	r2, [r7, #12]
 800a0ee:	4313      	orrs	r3, r2
 800a0f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800a0f2:	693b      	ldr	r3, [r7, #16]
 800a0f4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800a0f8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800a0fa:	683b      	ldr	r3, [r7, #0]
 800a0fc:	689b      	ldr	r3, [r3, #8]
 800a0fe:	041b      	lsls	r3, r3, #16
 800a100:	693a      	ldr	r2, [r7, #16]
 800a102:	4313      	orrs	r3, r2
 800a104:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	4a12      	ldr	r2, [pc, #72]	; (800a154 <TIM_OC5_SetConfig+0x9c>)
 800a10a:	4293      	cmp	r3, r2
 800a10c:	d003      	beq.n	800a116 <TIM_OC5_SetConfig+0x5e>
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	4a11      	ldr	r2, [pc, #68]	; (800a158 <TIM_OC5_SetConfig+0xa0>)
 800a112:	4293      	cmp	r3, r2
 800a114:	d109      	bne.n	800a12a <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800a116:	697b      	ldr	r3, [r7, #20]
 800a118:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a11c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800a11e:	683b      	ldr	r3, [r7, #0]
 800a120:	695b      	ldr	r3, [r3, #20]
 800a122:	021b      	lsls	r3, r3, #8
 800a124:	697a      	ldr	r2, [r7, #20]
 800a126:	4313      	orrs	r3, r2
 800a128:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	697a      	ldr	r2, [r7, #20]
 800a12e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	68fa      	ldr	r2, [r7, #12]
 800a134:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800a136:	683b      	ldr	r3, [r7, #0]
 800a138:	685a      	ldr	r2, [r3, #4]
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	693a      	ldr	r2, [r7, #16]
 800a142:	621a      	str	r2, [r3, #32]
}
 800a144:	bf00      	nop
 800a146:	371c      	adds	r7, #28
 800a148:	46bd      	mov	sp, r7
 800a14a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a14e:	4770      	bx	lr
 800a150:	fffeff8f 	.word	0xfffeff8f
 800a154:	40010000 	.word	0x40010000
 800a158:	40010400 	.word	0x40010400

0800a15c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a15c:	b480      	push	{r7}
 800a15e:	b087      	sub	sp, #28
 800a160:	af00      	add	r7, sp, #0
 800a162:	6078      	str	r0, [r7, #4]
 800a164:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	6a1b      	ldr	r3, [r3, #32]
 800a16a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	6a1b      	ldr	r3, [r3, #32]
 800a176:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	685b      	ldr	r3, [r3, #4]
 800a17c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a182:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800a184:	68fa      	ldr	r2, [r7, #12]
 800a186:	4b1c      	ldr	r3, [pc, #112]	; (800a1f8 <TIM_OC6_SetConfig+0x9c>)
 800a188:	4013      	ands	r3, r2
 800a18a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a18c:	683b      	ldr	r3, [r7, #0]
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	021b      	lsls	r3, r3, #8
 800a192:	68fa      	ldr	r2, [r7, #12]
 800a194:	4313      	orrs	r3, r2
 800a196:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800a198:	693b      	ldr	r3, [r7, #16]
 800a19a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800a19e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800a1a0:	683b      	ldr	r3, [r7, #0]
 800a1a2:	689b      	ldr	r3, [r3, #8]
 800a1a4:	051b      	lsls	r3, r3, #20
 800a1a6:	693a      	ldr	r2, [r7, #16]
 800a1a8:	4313      	orrs	r3, r2
 800a1aa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	4a13      	ldr	r2, [pc, #76]	; (800a1fc <TIM_OC6_SetConfig+0xa0>)
 800a1b0:	4293      	cmp	r3, r2
 800a1b2:	d003      	beq.n	800a1bc <TIM_OC6_SetConfig+0x60>
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	4a12      	ldr	r2, [pc, #72]	; (800a200 <TIM_OC6_SetConfig+0xa4>)
 800a1b8:	4293      	cmp	r3, r2
 800a1ba:	d109      	bne.n	800a1d0 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800a1bc:	697b      	ldr	r3, [r7, #20]
 800a1be:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a1c2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800a1c4:	683b      	ldr	r3, [r7, #0]
 800a1c6:	695b      	ldr	r3, [r3, #20]
 800a1c8:	029b      	lsls	r3, r3, #10
 800a1ca:	697a      	ldr	r2, [r7, #20]
 800a1cc:	4313      	orrs	r3, r2
 800a1ce:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	697a      	ldr	r2, [r7, #20]
 800a1d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	68fa      	ldr	r2, [r7, #12]
 800a1da:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800a1dc:	683b      	ldr	r3, [r7, #0]
 800a1de:	685a      	ldr	r2, [r3, #4]
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	693a      	ldr	r2, [r7, #16]
 800a1e8:	621a      	str	r2, [r3, #32]
}
 800a1ea:	bf00      	nop
 800a1ec:	371c      	adds	r7, #28
 800a1ee:	46bd      	mov	sp, r7
 800a1f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1f4:	4770      	bx	lr
 800a1f6:	bf00      	nop
 800a1f8:	feff8fff 	.word	0xfeff8fff
 800a1fc:	40010000 	.word	0x40010000
 800a200:	40010400 	.word	0x40010400

0800a204 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a204:	b480      	push	{r7}
 800a206:	b087      	sub	sp, #28
 800a208:	af00      	add	r7, sp, #0
 800a20a:	60f8      	str	r0, [r7, #12]
 800a20c:	60b9      	str	r1, [r7, #8]
 800a20e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	6a1b      	ldr	r3, [r3, #32]
 800a214:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a216:	68fb      	ldr	r3, [r7, #12]
 800a218:	6a1b      	ldr	r3, [r3, #32]
 800a21a:	f023 0201 	bic.w	r2, r3, #1
 800a21e:	68fb      	ldr	r3, [r7, #12]
 800a220:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a222:	68fb      	ldr	r3, [r7, #12]
 800a224:	699b      	ldr	r3, [r3, #24]
 800a226:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a228:	693b      	ldr	r3, [r7, #16]
 800a22a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a22e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	011b      	lsls	r3, r3, #4
 800a234:	693a      	ldr	r2, [r7, #16]
 800a236:	4313      	orrs	r3, r2
 800a238:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a23a:	697b      	ldr	r3, [r7, #20]
 800a23c:	f023 030a 	bic.w	r3, r3, #10
 800a240:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a242:	697a      	ldr	r2, [r7, #20]
 800a244:	68bb      	ldr	r3, [r7, #8]
 800a246:	4313      	orrs	r3, r2
 800a248:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	693a      	ldr	r2, [r7, #16]
 800a24e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	697a      	ldr	r2, [r7, #20]
 800a254:	621a      	str	r2, [r3, #32]
}
 800a256:	bf00      	nop
 800a258:	371c      	adds	r7, #28
 800a25a:	46bd      	mov	sp, r7
 800a25c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a260:	4770      	bx	lr

0800a262 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a262:	b480      	push	{r7}
 800a264:	b087      	sub	sp, #28
 800a266:	af00      	add	r7, sp, #0
 800a268:	60f8      	str	r0, [r7, #12]
 800a26a:	60b9      	str	r1, [r7, #8]
 800a26c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a26e:	68fb      	ldr	r3, [r7, #12]
 800a270:	6a1b      	ldr	r3, [r3, #32]
 800a272:	f023 0210 	bic.w	r2, r3, #16
 800a276:	68fb      	ldr	r3, [r7, #12]
 800a278:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a27a:	68fb      	ldr	r3, [r7, #12]
 800a27c:	699b      	ldr	r3, [r3, #24]
 800a27e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a280:	68fb      	ldr	r3, [r7, #12]
 800a282:	6a1b      	ldr	r3, [r3, #32]
 800a284:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a286:	697b      	ldr	r3, [r7, #20]
 800a288:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a28c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	031b      	lsls	r3, r3, #12
 800a292:	697a      	ldr	r2, [r7, #20]
 800a294:	4313      	orrs	r3, r2
 800a296:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a298:	693b      	ldr	r3, [r7, #16]
 800a29a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a29e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a2a0:	68bb      	ldr	r3, [r7, #8]
 800a2a2:	011b      	lsls	r3, r3, #4
 800a2a4:	693a      	ldr	r2, [r7, #16]
 800a2a6:	4313      	orrs	r3, r2
 800a2a8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a2aa:	68fb      	ldr	r3, [r7, #12]
 800a2ac:	697a      	ldr	r2, [r7, #20]
 800a2ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a2b0:	68fb      	ldr	r3, [r7, #12]
 800a2b2:	693a      	ldr	r2, [r7, #16]
 800a2b4:	621a      	str	r2, [r3, #32]
}
 800a2b6:	bf00      	nop
 800a2b8:	371c      	adds	r7, #28
 800a2ba:	46bd      	mov	sp, r7
 800a2bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2c0:	4770      	bx	lr

0800a2c2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a2c2:	b480      	push	{r7}
 800a2c4:	b085      	sub	sp, #20
 800a2c6:	af00      	add	r7, sp, #0
 800a2c8:	6078      	str	r0, [r7, #4]
 800a2ca:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	689b      	ldr	r3, [r3, #8]
 800a2d0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a2d2:	68fb      	ldr	r3, [r7, #12]
 800a2d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a2d8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a2da:	683a      	ldr	r2, [r7, #0]
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	4313      	orrs	r3, r2
 800a2e0:	f043 0307 	orr.w	r3, r3, #7
 800a2e4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	68fa      	ldr	r2, [r7, #12]
 800a2ea:	609a      	str	r2, [r3, #8]
}
 800a2ec:	bf00      	nop
 800a2ee:	3714      	adds	r7, #20
 800a2f0:	46bd      	mov	sp, r7
 800a2f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2f6:	4770      	bx	lr

0800a2f8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a2f8:	b480      	push	{r7}
 800a2fa:	b087      	sub	sp, #28
 800a2fc:	af00      	add	r7, sp, #0
 800a2fe:	60f8      	str	r0, [r7, #12]
 800a300:	60b9      	str	r1, [r7, #8]
 800a302:	607a      	str	r2, [r7, #4]
 800a304:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a306:	68fb      	ldr	r3, [r7, #12]
 800a308:	689b      	ldr	r3, [r3, #8]
 800a30a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a30c:	697b      	ldr	r3, [r7, #20]
 800a30e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a312:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a314:	683b      	ldr	r3, [r7, #0]
 800a316:	021a      	lsls	r2, r3, #8
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	431a      	orrs	r2, r3
 800a31c:	68bb      	ldr	r3, [r7, #8]
 800a31e:	4313      	orrs	r3, r2
 800a320:	697a      	ldr	r2, [r7, #20]
 800a322:	4313      	orrs	r3, r2
 800a324:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a326:	68fb      	ldr	r3, [r7, #12]
 800a328:	697a      	ldr	r2, [r7, #20]
 800a32a:	609a      	str	r2, [r3, #8]
}
 800a32c:	bf00      	nop
 800a32e:	371c      	adds	r7, #28
 800a330:	46bd      	mov	sp, r7
 800a332:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a336:	4770      	bx	lr

0800a338 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a338:	b480      	push	{r7}
 800a33a:	b087      	sub	sp, #28
 800a33c:	af00      	add	r7, sp, #0
 800a33e:	60f8      	str	r0, [r7, #12]
 800a340:	60b9      	str	r1, [r7, #8]
 800a342:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a344:	68bb      	ldr	r3, [r7, #8]
 800a346:	f003 031f 	and.w	r3, r3, #31
 800a34a:	2201      	movs	r2, #1
 800a34c:	fa02 f303 	lsl.w	r3, r2, r3
 800a350:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a352:	68fb      	ldr	r3, [r7, #12]
 800a354:	6a1a      	ldr	r2, [r3, #32]
 800a356:	697b      	ldr	r3, [r7, #20]
 800a358:	43db      	mvns	r3, r3
 800a35a:	401a      	ands	r2, r3
 800a35c:	68fb      	ldr	r3, [r7, #12]
 800a35e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	6a1a      	ldr	r2, [r3, #32]
 800a364:	68bb      	ldr	r3, [r7, #8]
 800a366:	f003 031f 	and.w	r3, r3, #31
 800a36a:	6879      	ldr	r1, [r7, #4]
 800a36c:	fa01 f303 	lsl.w	r3, r1, r3
 800a370:	431a      	orrs	r2, r3
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	621a      	str	r2, [r3, #32]
}
 800a376:	bf00      	nop
 800a378:	371c      	adds	r7, #28
 800a37a:	46bd      	mov	sp, r7
 800a37c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a380:	4770      	bx	lr
	...

0800a384 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a384:	b480      	push	{r7}
 800a386:	b085      	sub	sp, #20
 800a388:	af00      	add	r7, sp, #0
 800a38a:	6078      	str	r0, [r7, #4]
 800a38c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a394:	2b01      	cmp	r3, #1
 800a396:	d101      	bne.n	800a39c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a398:	2302      	movs	r3, #2
 800a39a:	e06d      	b.n	800a478 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	2201      	movs	r2, #1
 800a3a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	2202      	movs	r2, #2
 800a3a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	685b      	ldr	r3, [r3, #4]
 800a3b2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	689b      	ldr	r3, [r3, #8]
 800a3ba:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	4a30      	ldr	r2, [pc, #192]	; (800a484 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a3c2:	4293      	cmp	r3, r2
 800a3c4:	d004      	beq.n	800a3d0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	681b      	ldr	r3, [r3, #0]
 800a3ca:	4a2f      	ldr	r2, [pc, #188]	; (800a488 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a3cc:	4293      	cmp	r3, r2
 800a3ce:	d108      	bne.n	800a3e2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a3d0:	68fb      	ldr	r3, [r7, #12]
 800a3d2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800a3d6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a3d8:	683b      	ldr	r3, [r7, #0]
 800a3da:	685b      	ldr	r3, [r3, #4]
 800a3dc:	68fa      	ldr	r2, [r7, #12]
 800a3de:	4313      	orrs	r3, r2
 800a3e0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a3e8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a3ea:	683b      	ldr	r3, [r7, #0]
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	68fa      	ldr	r2, [r7, #12]
 800a3f0:	4313      	orrs	r3, r2
 800a3f2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	68fa      	ldr	r2, [r7, #12]
 800a3fa:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	4a20      	ldr	r2, [pc, #128]	; (800a484 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a402:	4293      	cmp	r3, r2
 800a404:	d022      	beq.n	800a44c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a40e:	d01d      	beq.n	800a44c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	4a1d      	ldr	r2, [pc, #116]	; (800a48c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800a416:	4293      	cmp	r3, r2
 800a418:	d018      	beq.n	800a44c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	4a1c      	ldr	r2, [pc, #112]	; (800a490 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800a420:	4293      	cmp	r3, r2
 800a422:	d013      	beq.n	800a44c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	4a1a      	ldr	r2, [pc, #104]	; (800a494 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800a42a:	4293      	cmp	r3, r2
 800a42c:	d00e      	beq.n	800a44c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	4a15      	ldr	r2, [pc, #84]	; (800a488 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a434:	4293      	cmp	r3, r2
 800a436:	d009      	beq.n	800a44c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	4a16      	ldr	r2, [pc, #88]	; (800a498 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800a43e:	4293      	cmp	r3, r2
 800a440:	d004      	beq.n	800a44c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	4a15      	ldr	r2, [pc, #84]	; (800a49c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800a448:	4293      	cmp	r3, r2
 800a44a:	d10c      	bne.n	800a466 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a44c:	68bb      	ldr	r3, [r7, #8]
 800a44e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a452:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a454:	683b      	ldr	r3, [r7, #0]
 800a456:	689b      	ldr	r3, [r3, #8]
 800a458:	68ba      	ldr	r2, [r7, #8]
 800a45a:	4313      	orrs	r3, r2
 800a45c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	68ba      	ldr	r2, [r7, #8]
 800a464:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	2201      	movs	r2, #1
 800a46a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	2200      	movs	r2, #0
 800a472:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a476:	2300      	movs	r3, #0
}
 800a478:	4618      	mov	r0, r3
 800a47a:	3714      	adds	r7, #20
 800a47c:	46bd      	mov	sp, r7
 800a47e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a482:	4770      	bx	lr
 800a484:	40010000 	.word	0x40010000
 800a488:	40010400 	.word	0x40010400
 800a48c:	40000400 	.word	0x40000400
 800a490:	40000800 	.word	0x40000800
 800a494:	40000c00 	.word	0x40000c00
 800a498:	40014000 	.word	0x40014000
 800a49c:	40001800 	.word	0x40001800

0800a4a0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800a4a0:	b480      	push	{r7}
 800a4a2:	b085      	sub	sp, #20
 800a4a4:	af00      	add	r7, sp, #0
 800a4a6:	6078      	str	r0, [r7, #4]
 800a4a8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800a4aa:	2300      	movs	r3, #0
 800a4ac:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a4b4:	2b01      	cmp	r3, #1
 800a4b6:	d101      	bne.n	800a4bc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800a4b8:	2302      	movs	r3, #2
 800a4ba:	e065      	b.n	800a588 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	2201      	movs	r2, #1
 800a4c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800a4c4:	68fb      	ldr	r3, [r7, #12]
 800a4c6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800a4ca:	683b      	ldr	r3, [r7, #0]
 800a4cc:	68db      	ldr	r3, [r3, #12]
 800a4ce:	4313      	orrs	r3, r2
 800a4d0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800a4d2:	68fb      	ldr	r3, [r7, #12]
 800a4d4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a4d8:	683b      	ldr	r3, [r7, #0]
 800a4da:	689b      	ldr	r3, [r3, #8]
 800a4dc:	4313      	orrs	r3, r2
 800a4de:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a4e0:	68fb      	ldr	r3, [r7, #12]
 800a4e2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800a4e6:	683b      	ldr	r3, [r7, #0]
 800a4e8:	685b      	ldr	r3, [r3, #4]
 800a4ea:	4313      	orrs	r3, r2
 800a4ec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a4ee:	68fb      	ldr	r3, [r7, #12]
 800a4f0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800a4f4:	683b      	ldr	r3, [r7, #0]
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	4313      	orrs	r3, r2
 800a4fa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a4fc:	68fb      	ldr	r3, [r7, #12]
 800a4fe:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a502:	683b      	ldr	r3, [r7, #0]
 800a504:	691b      	ldr	r3, [r3, #16]
 800a506:	4313      	orrs	r3, r2
 800a508:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800a50a:	68fb      	ldr	r3, [r7, #12]
 800a50c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800a510:	683b      	ldr	r3, [r7, #0]
 800a512:	695b      	ldr	r3, [r3, #20]
 800a514:	4313      	orrs	r3, r2
 800a516:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800a518:	68fb      	ldr	r3, [r7, #12]
 800a51a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800a51e:	683b      	ldr	r3, [r7, #0]
 800a520:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a522:	4313      	orrs	r3, r2
 800a524:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800a526:	68fb      	ldr	r3, [r7, #12]
 800a528:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800a52c:	683b      	ldr	r3, [r7, #0]
 800a52e:	699b      	ldr	r3, [r3, #24]
 800a530:	041b      	lsls	r3, r3, #16
 800a532:	4313      	orrs	r3, r2
 800a534:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	681b      	ldr	r3, [r3, #0]
 800a53a:	4a16      	ldr	r2, [pc, #88]	; (800a594 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800a53c:	4293      	cmp	r3, r2
 800a53e:	d004      	beq.n	800a54a <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	4a14      	ldr	r2, [pc, #80]	; (800a598 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800a546:	4293      	cmp	r3, r2
 800a548:	d115      	bne.n	800a576 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800a54a:	68fb      	ldr	r3, [r7, #12]
 800a54c:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800a550:	683b      	ldr	r3, [r7, #0]
 800a552:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a554:	051b      	lsls	r3, r3, #20
 800a556:	4313      	orrs	r3, r2
 800a558:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800a55a:	68fb      	ldr	r3, [r7, #12]
 800a55c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800a560:	683b      	ldr	r3, [r7, #0]
 800a562:	69db      	ldr	r3, [r3, #28]
 800a564:	4313      	orrs	r3, r2
 800a566:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800a568:	68fb      	ldr	r3, [r7, #12]
 800a56a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800a56e:	683b      	ldr	r3, [r7, #0]
 800a570:	6a1b      	ldr	r3, [r3, #32]
 800a572:	4313      	orrs	r3, r2
 800a574:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	68fa      	ldr	r2, [r7, #12]
 800a57c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	2200      	movs	r2, #0
 800a582:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a586:	2300      	movs	r3, #0
}
 800a588:	4618      	mov	r0, r3
 800a58a:	3714      	adds	r7, #20
 800a58c:	46bd      	mov	sp, r7
 800a58e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a592:	4770      	bx	lr
 800a594:	40010000 	.word	0x40010000
 800a598:	40010400 	.word	0x40010400

0800a59c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a59c:	b480      	push	{r7}
 800a59e:	b083      	sub	sp, #12
 800a5a0:	af00      	add	r7, sp, #0
 800a5a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a5a4:	bf00      	nop
 800a5a6:	370c      	adds	r7, #12
 800a5a8:	46bd      	mov	sp, r7
 800a5aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ae:	4770      	bx	lr

0800a5b0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a5b0:	b480      	push	{r7}
 800a5b2:	b083      	sub	sp, #12
 800a5b4:	af00      	add	r7, sp, #0
 800a5b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a5b8:	bf00      	nop
 800a5ba:	370c      	adds	r7, #12
 800a5bc:	46bd      	mov	sp, r7
 800a5be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5c2:	4770      	bx	lr

0800a5c4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800a5c4:	b480      	push	{r7}
 800a5c6:	b083      	sub	sp, #12
 800a5c8:	af00      	add	r7, sp, #0
 800a5ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800a5cc:	bf00      	nop
 800a5ce:	370c      	adds	r7, #12
 800a5d0:	46bd      	mov	sp, r7
 800a5d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5d6:	4770      	bx	lr

0800a5d8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a5d8:	b580      	push	{r7, lr}
 800a5da:	b082      	sub	sp, #8
 800a5dc:	af00      	add	r7, sp, #0
 800a5de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	d101      	bne.n	800a5ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a5e6:	2301      	movs	r3, #1
 800a5e8:	e040      	b.n	800a66c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	d106      	bne.n	800a600 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	2200      	movs	r2, #0
 800a5f6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a5fa:	6878      	ldr	r0, [r7, #4]
 800a5fc:	f7fa f828 	bl	8004650 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	2224      	movs	r2, #36	; 0x24
 800a604:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	681a      	ldr	r2, [r3, #0]
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	f022 0201 	bic.w	r2, r2, #1
 800a614:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a616:	6878      	ldr	r0, [r7, #4]
 800a618:	f000 f8b0 	bl	800a77c <UART_SetConfig>
 800a61c:	4603      	mov	r3, r0
 800a61e:	2b01      	cmp	r3, #1
 800a620:	d101      	bne.n	800a626 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800a622:	2301      	movs	r3, #1
 800a624:	e022      	b.n	800a66c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	d002      	beq.n	800a634 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800a62e:	6878      	ldr	r0, [r7, #4]
 800a630:	f000 fb08 	bl	800ac44 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	685a      	ldr	r2, [r3, #4]
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a642:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	689a      	ldr	r2, [r3, #8]
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a652:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	681a      	ldr	r2, [r3, #0]
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	f042 0201 	orr.w	r2, r2, #1
 800a662:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a664:	6878      	ldr	r0, [r7, #4]
 800a666:	f000 fb8f 	bl	800ad88 <UART_CheckIdleState>
 800a66a:	4603      	mov	r3, r0
}
 800a66c:	4618      	mov	r0, r3
 800a66e:	3708      	adds	r7, #8
 800a670:	46bd      	mov	sp, r7
 800a672:	bd80      	pop	{r7, pc}

0800a674 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a674:	b580      	push	{r7, lr}
 800a676:	b08a      	sub	sp, #40	; 0x28
 800a678:	af02      	add	r7, sp, #8
 800a67a:	60f8      	str	r0, [r7, #12]
 800a67c:	60b9      	str	r1, [r7, #8]
 800a67e:	603b      	str	r3, [r7, #0]
 800a680:	4613      	mov	r3, r2
 800a682:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a684:	68fb      	ldr	r3, [r7, #12]
 800a686:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a688:	2b20      	cmp	r3, #32
 800a68a:	d171      	bne.n	800a770 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 800a68c:	68bb      	ldr	r3, [r7, #8]
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d002      	beq.n	800a698 <HAL_UART_Transmit+0x24>
 800a692:	88fb      	ldrh	r3, [r7, #6]
 800a694:	2b00      	cmp	r3, #0
 800a696:	d101      	bne.n	800a69c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800a698:	2301      	movs	r3, #1
 800a69a:	e06a      	b.n	800a772 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	2200      	movs	r2, #0
 800a6a0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a6a4:	68fb      	ldr	r3, [r7, #12]
 800a6a6:	2221      	movs	r2, #33	; 0x21
 800a6a8:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a6aa:	f7fa fee1 	bl	8005470 <HAL_GetTick>
 800a6ae:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800a6b0:	68fb      	ldr	r3, [r7, #12]
 800a6b2:	88fa      	ldrh	r2, [r7, #6]
 800a6b4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800a6b8:	68fb      	ldr	r3, [r7, #12]
 800a6ba:	88fa      	ldrh	r2, [r7, #6]
 800a6bc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a6c0:	68fb      	ldr	r3, [r7, #12]
 800a6c2:	689b      	ldr	r3, [r3, #8]
 800a6c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a6c8:	d108      	bne.n	800a6dc <HAL_UART_Transmit+0x68>
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	691b      	ldr	r3, [r3, #16]
 800a6ce:	2b00      	cmp	r3, #0
 800a6d0:	d104      	bne.n	800a6dc <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800a6d2:	2300      	movs	r3, #0
 800a6d4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a6d6:	68bb      	ldr	r3, [r7, #8]
 800a6d8:	61bb      	str	r3, [r7, #24]
 800a6da:	e003      	b.n	800a6e4 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800a6dc:	68bb      	ldr	r3, [r7, #8]
 800a6de:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a6e0:	2300      	movs	r3, #0
 800a6e2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800a6e4:	e02c      	b.n	800a740 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a6e6:	683b      	ldr	r3, [r7, #0]
 800a6e8:	9300      	str	r3, [sp, #0]
 800a6ea:	697b      	ldr	r3, [r7, #20]
 800a6ec:	2200      	movs	r2, #0
 800a6ee:	2180      	movs	r1, #128	; 0x80
 800a6f0:	68f8      	ldr	r0, [r7, #12]
 800a6f2:	f000 fb96 	bl	800ae22 <UART_WaitOnFlagUntilTimeout>
 800a6f6:	4603      	mov	r3, r0
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d001      	beq.n	800a700 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 800a6fc:	2303      	movs	r3, #3
 800a6fe:	e038      	b.n	800a772 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 800a700:	69fb      	ldr	r3, [r7, #28]
 800a702:	2b00      	cmp	r3, #0
 800a704:	d10b      	bne.n	800a71e <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a706:	69bb      	ldr	r3, [r7, #24]
 800a708:	881b      	ldrh	r3, [r3, #0]
 800a70a:	461a      	mov	r2, r3
 800a70c:	68fb      	ldr	r3, [r7, #12]
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a714:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800a716:	69bb      	ldr	r3, [r7, #24]
 800a718:	3302      	adds	r3, #2
 800a71a:	61bb      	str	r3, [r7, #24]
 800a71c:	e007      	b.n	800a72e <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800a71e:	69fb      	ldr	r3, [r7, #28]
 800a720:	781a      	ldrb	r2, [r3, #0]
 800a722:	68fb      	ldr	r3, [r7, #12]
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800a728:	69fb      	ldr	r3, [r7, #28]
 800a72a:	3301      	adds	r3, #1
 800a72c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a72e:	68fb      	ldr	r3, [r7, #12]
 800a730:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800a734:	b29b      	uxth	r3, r3
 800a736:	3b01      	subs	r3, #1
 800a738:	b29a      	uxth	r2, r3
 800a73a:	68fb      	ldr	r3, [r7, #12]
 800a73c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800a740:	68fb      	ldr	r3, [r7, #12]
 800a742:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800a746:	b29b      	uxth	r3, r3
 800a748:	2b00      	cmp	r3, #0
 800a74a:	d1cc      	bne.n	800a6e6 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a74c:	683b      	ldr	r3, [r7, #0]
 800a74e:	9300      	str	r3, [sp, #0]
 800a750:	697b      	ldr	r3, [r7, #20]
 800a752:	2200      	movs	r2, #0
 800a754:	2140      	movs	r1, #64	; 0x40
 800a756:	68f8      	ldr	r0, [r7, #12]
 800a758:	f000 fb63 	bl	800ae22 <UART_WaitOnFlagUntilTimeout>
 800a75c:	4603      	mov	r3, r0
 800a75e:	2b00      	cmp	r3, #0
 800a760:	d001      	beq.n	800a766 <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 800a762:	2303      	movs	r3, #3
 800a764:	e005      	b.n	800a772 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	2220      	movs	r2, #32
 800a76a:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 800a76c:	2300      	movs	r3, #0
 800a76e:	e000      	b.n	800a772 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 800a770:	2302      	movs	r3, #2
  }
}
 800a772:	4618      	mov	r0, r3
 800a774:	3720      	adds	r7, #32
 800a776:	46bd      	mov	sp, r7
 800a778:	bd80      	pop	{r7, pc}
	...

0800a77c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a77c:	b580      	push	{r7, lr}
 800a77e:	b088      	sub	sp, #32
 800a780:	af00      	add	r7, sp, #0
 800a782:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a784:	2300      	movs	r3, #0
 800a786:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	689a      	ldr	r2, [r3, #8]
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	691b      	ldr	r3, [r3, #16]
 800a790:	431a      	orrs	r2, r3
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	695b      	ldr	r3, [r3, #20]
 800a796:	431a      	orrs	r2, r3
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	69db      	ldr	r3, [r3, #28]
 800a79c:	4313      	orrs	r3, r2
 800a79e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	681a      	ldr	r2, [r3, #0]
 800a7a6:	4ba6      	ldr	r3, [pc, #664]	; (800aa40 <UART_SetConfig+0x2c4>)
 800a7a8:	4013      	ands	r3, r2
 800a7aa:	687a      	ldr	r2, [r7, #4]
 800a7ac:	6812      	ldr	r2, [r2, #0]
 800a7ae:	6979      	ldr	r1, [r7, #20]
 800a7b0:	430b      	orrs	r3, r1
 800a7b2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	685b      	ldr	r3, [r3, #4]
 800a7ba:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	68da      	ldr	r2, [r3, #12]
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	430a      	orrs	r2, r1
 800a7c8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	699b      	ldr	r3, [r3, #24]
 800a7ce:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	6a1b      	ldr	r3, [r3, #32]
 800a7d4:	697a      	ldr	r2, [r7, #20]
 800a7d6:	4313      	orrs	r3, r2
 800a7d8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	689b      	ldr	r3, [r3, #8]
 800a7e0:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	697a      	ldr	r2, [r7, #20]
 800a7ea:	430a      	orrs	r2, r1
 800a7ec:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	4a94      	ldr	r2, [pc, #592]	; (800aa44 <UART_SetConfig+0x2c8>)
 800a7f4:	4293      	cmp	r3, r2
 800a7f6:	d120      	bne.n	800a83a <UART_SetConfig+0xbe>
 800a7f8:	4b93      	ldr	r3, [pc, #588]	; (800aa48 <UART_SetConfig+0x2cc>)
 800a7fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a7fe:	f003 0303 	and.w	r3, r3, #3
 800a802:	2b03      	cmp	r3, #3
 800a804:	d816      	bhi.n	800a834 <UART_SetConfig+0xb8>
 800a806:	a201      	add	r2, pc, #4	; (adr r2, 800a80c <UART_SetConfig+0x90>)
 800a808:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a80c:	0800a81d 	.word	0x0800a81d
 800a810:	0800a829 	.word	0x0800a829
 800a814:	0800a823 	.word	0x0800a823
 800a818:	0800a82f 	.word	0x0800a82f
 800a81c:	2301      	movs	r3, #1
 800a81e:	77fb      	strb	r3, [r7, #31]
 800a820:	e150      	b.n	800aac4 <UART_SetConfig+0x348>
 800a822:	2302      	movs	r3, #2
 800a824:	77fb      	strb	r3, [r7, #31]
 800a826:	e14d      	b.n	800aac4 <UART_SetConfig+0x348>
 800a828:	2304      	movs	r3, #4
 800a82a:	77fb      	strb	r3, [r7, #31]
 800a82c:	e14a      	b.n	800aac4 <UART_SetConfig+0x348>
 800a82e:	2308      	movs	r3, #8
 800a830:	77fb      	strb	r3, [r7, #31]
 800a832:	e147      	b.n	800aac4 <UART_SetConfig+0x348>
 800a834:	2310      	movs	r3, #16
 800a836:	77fb      	strb	r3, [r7, #31]
 800a838:	e144      	b.n	800aac4 <UART_SetConfig+0x348>
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	681b      	ldr	r3, [r3, #0]
 800a83e:	4a83      	ldr	r2, [pc, #524]	; (800aa4c <UART_SetConfig+0x2d0>)
 800a840:	4293      	cmp	r3, r2
 800a842:	d132      	bne.n	800a8aa <UART_SetConfig+0x12e>
 800a844:	4b80      	ldr	r3, [pc, #512]	; (800aa48 <UART_SetConfig+0x2cc>)
 800a846:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a84a:	f003 030c 	and.w	r3, r3, #12
 800a84e:	2b0c      	cmp	r3, #12
 800a850:	d828      	bhi.n	800a8a4 <UART_SetConfig+0x128>
 800a852:	a201      	add	r2, pc, #4	; (adr r2, 800a858 <UART_SetConfig+0xdc>)
 800a854:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a858:	0800a88d 	.word	0x0800a88d
 800a85c:	0800a8a5 	.word	0x0800a8a5
 800a860:	0800a8a5 	.word	0x0800a8a5
 800a864:	0800a8a5 	.word	0x0800a8a5
 800a868:	0800a899 	.word	0x0800a899
 800a86c:	0800a8a5 	.word	0x0800a8a5
 800a870:	0800a8a5 	.word	0x0800a8a5
 800a874:	0800a8a5 	.word	0x0800a8a5
 800a878:	0800a893 	.word	0x0800a893
 800a87c:	0800a8a5 	.word	0x0800a8a5
 800a880:	0800a8a5 	.word	0x0800a8a5
 800a884:	0800a8a5 	.word	0x0800a8a5
 800a888:	0800a89f 	.word	0x0800a89f
 800a88c:	2300      	movs	r3, #0
 800a88e:	77fb      	strb	r3, [r7, #31]
 800a890:	e118      	b.n	800aac4 <UART_SetConfig+0x348>
 800a892:	2302      	movs	r3, #2
 800a894:	77fb      	strb	r3, [r7, #31]
 800a896:	e115      	b.n	800aac4 <UART_SetConfig+0x348>
 800a898:	2304      	movs	r3, #4
 800a89a:	77fb      	strb	r3, [r7, #31]
 800a89c:	e112      	b.n	800aac4 <UART_SetConfig+0x348>
 800a89e:	2308      	movs	r3, #8
 800a8a0:	77fb      	strb	r3, [r7, #31]
 800a8a2:	e10f      	b.n	800aac4 <UART_SetConfig+0x348>
 800a8a4:	2310      	movs	r3, #16
 800a8a6:	77fb      	strb	r3, [r7, #31]
 800a8a8:	e10c      	b.n	800aac4 <UART_SetConfig+0x348>
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	4a68      	ldr	r2, [pc, #416]	; (800aa50 <UART_SetConfig+0x2d4>)
 800a8b0:	4293      	cmp	r3, r2
 800a8b2:	d120      	bne.n	800a8f6 <UART_SetConfig+0x17a>
 800a8b4:	4b64      	ldr	r3, [pc, #400]	; (800aa48 <UART_SetConfig+0x2cc>)
 800a8b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a8ba:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800a8be:	2b30      	cmp	r3, #48	; 0x30
 800a8c0:	d013      	beq.n	800a8ea <UART_SetConfig+0x16e>
 800a8c2:	2b30      	cmp	r3, #48	; 0x30
 800a8c4:	d814      	bhi.n	800a8f0 <UART_SetConfig+0x174>
 800a8c6:	2b20      	cmp	r3, #32
 800a8c8:	d009      	beq.n	800a8de <UART_SetConfig+0x162>
 800a8ca:	2b20      	cmp	r3, #32
 800a8cc:	d810      	bhi.n	800a8f0 <UART_SetConfig+0x174>
 800a8ce:	2b00      	cmp	r3, #0
 800a8d0:	d002      	beq.n	800a8d8 <UART_SetConfig+0x15c>
 800a8d2:	2b10      	cmp	r3, #16
 800a8d4:	d006      	beq.n	800a8e4 <UART_SetConfig+0x168>
 800a8d6:	e00b      	b.n	800a8f0 <UART_SetConfig+0x174>
 800a8d8:	2300      	movs	r3, #0
 800a8da:	77fb      	strb	r3, [r7, #31]
 800a8dc:	e0f2      	b.n	800aac4 <UART_SetConfig+0x348>
 800a8de:	2302      	movs	r3, #2
 800a8e0:	77fb      	strb	r3, [r7, #31]
 800a8e2:	e0ef      	b.n	800aac4 <UART_SetConfig+0x348>
 800a8e4:	2304      	movs	r3, #4
 800a8e6:	77fb      	strb	r3, [r7, #31]
 800a8e8:	e0ec      	b.n	800aac4 <UART_SetConfig+0x348>
 800a8ea:	2308      	movs	r3, #8
 800a8ec:	77fb      	strb	r3, [r7, #31]
 800a8ee:	e0e9      	b.n	800aac4 <UART_SetConfig+0x348>
 800a8f0:	2310      	movs	r3, #16
 800a8f2:	77fb      	strb	r3, [r7, #31]
 800a8f4:	e0e6      	b.n	800aac4 <UART_SetConfig+0x348>
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	4a56      	ldr	r2, [pc, #344]	; (800aa54 <UART_SetConfig+0x2d8>)
 800a8fc:	4293      	cmp	r3, r2
 800a8fe:	d120      	bne.n	800a942 <UART_SetConfig+0x1c6>
 800a900:	4b51      	ldr	r3, [pc, #324]	; (800aa48 <UART_SetConfig+0x2cc>)
 800a902:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a906:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800a90a:	2bc0      	cmp	r3, #192	; 0xc0
 800a90c:	d013      	beq.n	800a936 <UART_SetConfig+0x1ba>
 800a90e:	2bc0      	cmp	r3, #192	; 0xc0
 800a910:	d814      	bhi.n	800a93c <UART_SetConfig+0x1c0>
 800a912:	2b80      	cmp	r3, #128	; 0x80
 800a914:	d009      	beq.n	800a92a <UART_SetConfig+0x1ae>
 800a916:	2b80      	cmp	r3, #128	; 0x80
 800a918:	d810      	bhi.n	800a93c <UART_SetConfig+0x1c0>
 800a91a:	2b00      	cmp	r3, #0
 800a91c:	d002      	beq.n	800a924 <UART_SetConfig+0x1a8>
 800a91e:	2b40      	cmp	r3, #64	; 0x40
 800a920:	d006      	beq.n	800a930 <UART_SetConfig+0x1b4>
 800a922:	e00b      	b.n	800a93c <UART_SetConfig+0x1c0>
 800a924:	2300      	movs	r3, #0
 800a926:	77fb      	strb	r3, [r7, #31]
 800a928:	e0cc      	b.n	800aac4 <UART_SetConfig+0x348>
 800a92a:	2302      	movs	r3, #2
 800a92c:	77fb      	strb	r3, [r7, #31]
 800a92e:	e0c9      	b.n	800aac4 <UART_SetConfig+0x348>
 800a930:	2304      	movs	r3, #4
 800a932:	77fb      	strb	r3, [r7, #31]
 800a934:	e0c6      	b.n	800aac4 <UART_SetConfig+0x348>
 800a936:	2308      	movs	r3, #8
 800a938:	77fb      	strb	r3, [r7, #31]
 800a93a:	e0c3      	b.n	800aac4 <UART_SetConfig+0x348>
 800a93c:	2310      	movs	r3, #16
 800a93e:	77fb      	strb	r3, [r7, #31]
 800a940:	e0c0      	b.n	800aac4 <UART_SetConfig+0x348>
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	4a44      	ldr	r2, [pc, #272]	; (800aa58 <UART_SetConfig+0x2dc>)
 800a948:	4293      	cmp	r3, r2
 800a94a:	d125      	bne.n	800a998 <UART_SetConfig+0x21c>
 800a94c:	4b3e      	ldr	r3, [pc, #248]	; (800aa48 <UART_SetConfig+0x2cc>)
 800a94e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a952:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a956:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a95a:	d017      	beq.n	800a98c <UART_SetConfig+0x210>
 800a95c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a960:	d817      	bhi.n	800a992 <UART_SetConfig+0x216>
 800a962:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a966:	d00b      	beq.n	800a980 <UART_SetConfig+0x204>
 800a968:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a96c:	d811      	bhi.n	800a992 <UART_SetConfig+0x216>
 800a96e:	2b00      	cmp	r3, #0
 800a970:	d003      	beq.n	800a97a <UART_SetConfig+0x1fe>
 800a972:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a976:	d006      	beq.n	800a986 <UART_SetConfig+0x20a>
 800a978:	e00b      	b.n	800a992 <UART_SetConfig+0x216>
 800a97a:	2300      	movs	r3, #0
 800a97c:	77fb      	strb	r3, [r7, #31]
 800a97e:	e0a1      	b.n	800aac4 <UART_SetConfig+0x348>
 800a980:	2302      	movs	r3, #2
 800a982:	77fb      	strb	r3, [r7, #31]
 800a984:	e09e      	b.n	800aac4 <UART_SetConfig+0x348>
 800a986:	2304      	movs	r3, #4
 800a988:	77fb      	strb	r3, [r7, #31]
 800a98a:	e09b      	b.n	800aac4 <UART_SetConfig+0x348>
 800a98c:	2308      	movs	r3, #8
 800a98e:	77fb      	strb	r3, [r7, #31]
 800a990:	e098      	b.n	800aac4 <UART_SetConfig+0x348>
 800a992:	2310      	movs	r3, #16
 800a994:	77fb      	strb	r3, [r7, #31]
 800a996:	e095      	b.n	800aac4 <UART_SetConfig+0x348>
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	4a2f      	ldr	r2, [pc, #188]	; (800aa5c <UART_SetConfig+0x2e0>)
 800a99e:	4293      	cmp	r3, r2
 800a9a0:	d125      	bne.n	800a9ee <UART_SetConfig+0x272>
 800a9a2:	4b29      	ldr	r3, [pc, #164]	; (800aa48 <UART_SetConfig+0x2cc>)
 800a9a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a9a8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800a9ac:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a9b0:	d017      	beq.n	800a9e2 <UART_SetConfig+0x266>
 800a9b2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a9b6:	d817      	bhi.n	800a9e8 <UART_SetConfig+0x26c>
 800a9b8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a9bc:	d00b      	beq.n	800a9d6 <UART_SetConfig+0x25a>
 800a9be:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a9c2:	d811      	bhi.n	800a9e8 <UART_SetConfig+0x26c>
 800a9c4:	2b00      	cmp	r3, #0
 800a9c6:	d003      	beq.n	800a9d0 <UART_SetConfig+0x254>
 800a9c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a9cc:	d006      	beq.n	800a9dc <UART_SetConfig+0x260>
 800a9ce:	e00b      	b.n	800a9e8 <UART_SetConfig+0x26c>
 800a9d0:	2301      	movs	r3, #1
 800a9d2:	77fb      	strb	r3, [r7, #31]
 800a9d4:	e076      	b.n	800aac4 <UART_SetConfig+0x348>
 800a9d6:	2302      	movs	r3, #2
 800a9d8:	77fb      	strb	r3, [r7, #31]
 800a9da:	e073      	b.n	800aac4 <UART_SetConfig+0x348>
 800a9dc:	2304      	movs	r3, #4
 800a9de:	77fb      	strb	r3, [r7, #31]
 800a9e0:	e070      	b.n	800aac4 <UART_SetConfig+0x348>
 800a9e2:	2308      	movs	r3, #8
 800a9e4:	77fb      	strb	r3, [r7, #31]
 800a9e6:	e06d      	b.n	800aac4 <UART_SetConfig+0x348>
 800a9e8:	2310      	movs	r3, #16
 800a9ea:	77fb      	strb	r3, [r7, #31]
 800a9ec:	e06a      	b.n	800aac4 <UART_SetConfig+0x348>
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	681b      	ldr	r3, [r3, #0]
 800a9f2:	4a1b      	ldr	r2, [pc, #108]	; (800aa60 <UART_SetConfig+0x2e4>)
 800a9f4:	4293      	cmp	r3, r2
 800a9f6:	d138      	bne.n	800aa6a <UART_SetConfig+0x2ee>
 800a9f8:	4b13      	ldr	r3, [pc, #76]	; (800aa48 <UART_SetConfig+0x2cc>)
 800a9fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a9fe:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800aa02:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800aa06:	d017      	beq.n	800aa38 <UART_SetConfig+0x2bc>
 800aa08:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800aa0c:	d82a      	bhi.n	800aa64 <UART_SetConfig+0x2e8>
 800aa0e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800aa12:	d00b      	beq.n	800aa2c <UART_SetConfig+0x2b0>
 800aa14:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800aa18:	d824      	bhi.n	800aa64 <UART_SetConfig+0x2e8>
 800aa1a:	2b00      	cmp	r3, #0
 800aa1c:	d003      	beq.n	800aa26 <UART_SetConfig+0x2aa>
 800aa1e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800aa22:	d006      	beq.n	800aa32 <UART_SetConfig+0x2b6>
 800aa24:	e01e      	b.n	800aa64 <UART_SetConfig+0x2e8>
 800aa26:	2300      	movs	r3, #0
 800aa28:	77fb      	strb	r3, [r7, #31]
 800aa2a:	e04b      	b.n	800aac4 <UART_SetConfig+0x348>
 800aa2c:	2302      	movs	r3, #2
 800aa2e:	77fb      	strb	r3, [r7, #31]
 800aa30:	e048      	b.n	800aac4 <UART_SetConfig+0x348>
 800aa32:	2304      	movs	r3, #4
 800aa34:	77fb      	strb	r3, [r7, #31]
 800aa36:	e045      	b.n	800aac4 <UART_SetConfig+0x348>
 800aa38:	2308      	movs	r3, #8
 800aa3a:	77fb      	strb	r3, [r7, #31]
 800aa3c:	e042      	b.n	800aac4 <UART_SetConfig+0x348>
 800aa3e:	bf00      	nop
 800aa40:	efff69f3 	.word	0xefff69f3
 800aa44:	40011000 	.word	0x40011000
 800aa48:	40023800 	.word	0x40023800
 800aa4c:	40004400 	.word	0x40004400
 800aa50:	40004800 	.word	0x40004800
 800aa54:	40004c00 	.word	0x40004c00
 800aa58:	40005000 	.word	0x40005000
 800aa5c:	40011400 	.word	0x40011400
 800aa60:	40007800 	.word	0x40007800
 800aa64:	2310      	movs	r3, #16
 800aa66:	77fb      	strb	r3, [r7, #31]
 800aa68:	e02c      	b.n	800aac4 <UART_SetConfig+0x348>
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	4a72      	ldr	r2, [pc, #456]	; (800ac38 <UART_SetConfig+0x4bc>)
 800aa70:	4293      	cmp	r3, r2
 800aa72:	d125      	bne.n	800aac0 <UART_SetConfig+0x344>
 800aa74:	4b71      	ldr	r3, [pc, #452]	; (800ac3c <UART_SetConfig+0x4c0>)
 800aa76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800aa7a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800aa7e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800aa82:	d017      	beq.n	800aab4 <UART_SetConfig+0x338>
 800aa84:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800aa88:	d817      	bhi.n	800aaba <UART_SetConfig+0x33e>
 800aa8a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800aa8e:	d00b      	beq.n	800aaa8 <UART_SetConfig+0x32c>
 800aa90:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800aa94:	d811      	bhi.n	800aaba <UART_SetConfig+0x33e>
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	d003      	beq.n	800aaa2 <UART_SetConfig+0x326>
 800aa9a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800aa9e:	d006      	beq.n	800aaae <UART_SetConfig+0x332>
 800aaa0:	e00b      	b.n	800aaba <UART_SetConfig+0x33e>
 800aaa2:	2300      	movs	r3, #0
 800aaa4:	77fb      	strb	r3, [r7, #31]
 800aaa6:	e00d      	b.n	800aac4 <UART_SetConfig+0x348>
 800aaa8:	2302      	movs	r3, #2
 800aaaa:	77fb      	strb	r3, [r7, #31]
 800aaac:	e00a      	b.n	800aac4 <UART_SetConfig+0x348>
 800aaae:	2304      	movs	r3, #4
 800aab0:	77fb      	strb	r3, [r7, #31]
 800aab2:	e007      	b.n	800aac4 <UART_SetConfig+0x348>
 800aab4:	2308      	movs	r3, #8
 800aab6:	77fb      	strb	r3, [r7, #31]
 800aab8:	e004      	b.n	800aac4 <UART_SetConfig+0x348>
 800aaba:	2310      	movs	r3, #16
 800aabc:	77fb      	strb	r3, [r7, #31]
 800aabe:	e001      	b.n	800aac4 <UART_SetConfig+0x348>
 800aac0:	2310      	movs	r3, #16
 800aac2:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	69db      	ldr	r3, [r3, #28]
 800aac8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800aacc:	d15b      	bne.n	800ab86 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800aace:	7ffb      	ldrb	r3, [r7, #31]
 800aad0:	2b08      	cmp	r3, #8
 800aad2:	d828      	bhi.n	800ab26 <UART_SetConfig+0x3aa>
 800aad4:	a201      	add	r2, pc, #4	; (adr r2, 800aadc <UART_SetConfig+0x360>)
 800aad6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aada:	bf00      	nop
 800aadc:	0800ab01 	.word	0x0800ab01
 800aae0:	0800ab09 	.word	0x0800ab09
 800aae4:	0800ab11 	.word	0x0800ab11
 800aae8:	0800ab27 	.word	0x0800ab27
 800aaec:	0800ab17 	.word	0x0800ab17
 800aaf0:	0800ab27 	.word	0x0800ab27
 800aaf4:	0800ab27 	.word	0x0800ab27
 800aaf8:	0800ab27 	.word	0x0800ab27
 800aafc:	0800ab1f 	.word	0x0800ab1f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ab00:	f7fd fa2a 	bl	8007f58 <HAL_RCC_GetPCLK1Freq>
 800ab04:	61b8      	str	r0, [r7, #24]
        break;
 800ab06:	e013      	b.n	800ab30 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ab08:	f7fd fa3a 	bl	8007f80 <HAL_RCC_GetPCLK2Freq>
 800ab0c:	61b8      	str	r0, [r7, #24]
        break;
 800ab0e:	e00f      	b.n	800ab30 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ab10:	4b4b      	ldr	r3, [pc, #300]	; (800ac40 <UART_SetConfig+0x4c4>)
 800ab12:	61bb      	str	r3, [r7, #24]
        break;
 800ab14:	e00c      	b.n	800ab30 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ab16:	f7fd f90d 	bl	8007d34 <HAL_RCC_GetSysClockFreq>
 800ab1a:	61b8      	str	r0, [r7, #24]
        break;
 800ab1c:	e008      	b.n	800ab30 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ab1e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ab22:	61bb      	str	r3, [r7, #24]
        break;
 800ab24:	e004      	b.n	800ab30 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800ab26:	2300      	movs	r3, #0
 800ab28:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800ab2a:	2301      	movs	r3, #1
 800ab2c:	77bb      	strb	r3, [r7, #30]
        break;
 800ab2e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800ab30:	69bb      	ldr	r3, [r7, #24]
 800ab32:	2b00      	cmp	r3, #0
 800ab34:	d074      	beq.n	800ac20 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800ab36:	69bb      	ldr	r3, [r7, #24]
 800ab38:	005a      	lsls	r2, r3, #1
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	685b      	ldr	r3, [r3, #4]
 800ab3e:	085b      	lsrs	r3, r3, #1
 800ab40:	441a      	add	r2, r3
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	685b      	ldr	r3, [r3, #4]
 800ab46:	fbb2 f3f3 	udiv	r3, r2, r3
 800ab4a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ab4c:	693b      	ldr	r3, [r7, #16]
 800ab4e:	2b0f      	cmp	r3, #15
 800ab50:	d916      	bls.n	800ab80 <UART_SetConfig+0x404>
 800ab52:	693b      	ldr	r3, [r7, #16]
 800ab54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ab58:	d212      	bcs.n	800ab80 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800ab5a:	693b      	ldr	r3, [r7, #16]
 800ab5c:	b29b      	uxth	r3, r3
 800ab5e:	f023 030f 	bic.w	r3, r3, #15
 800ab62:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800ab64:	693b      	ldr	r3, [r7, #16]
 800ab66:	085b      	lsrs	r3, r3, #1
 800ab68:	b29b      	uxth	r3, r3
 800ab6a:	f003 0307 	and.w	r3, r3, #7
 800ab6e:	b29a      	uxth	r2, r3
 800ab70:	89fb      	ldrh	r3, [r7, #14]
 800ab72:	4313      	orrs	r3, r2
 800ab74:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	681b      	ldr	r3, [r3, #0]
 800ab7a:	89fa      	ldrh	r2, [r7, #14]
 800ab7c:	60da      	str	r2, [r3, #12]
 800ab7e:	e04f      	b.n	800ac20 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800ab80:	2301      	movs	r3, #1
 800ab82:	77bb      	strb	r3, [r7, #30]
 800ab84:	e04c      	b.n	800ac20 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800ab86:	7ffb      	ldrb	r3, [r7, #31]
 800ab88:	2b08      	cmp	r3, #8
 800ab8a:	d828      	bhi.n	800abde <UART_SetConfig+0x462>
 800ab8c:	a201      	add	r2, pc, #4	; (adr r2, 800ab94 <UART_SetConfig+0x418>)
 800ab8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab92:	bf00      	nop
 800ab94:	0800abb9 	.word	0x0800abb9
 800ab98:	0800abc1 	.word	0x0800abc1
 800ab9c:	0800abc9 	.word	0x0800abc9
 800aba0:	0800abdf 	.word	0x0800abdf
 800aba4:	0800abcf 	.word	0x0800abcf
 800aba8:	0800abdf 	.word	0x0800abdf
 800abac:	0800abdf 	.word	0x0800abdf
 800abb0:	0800abdf 	.word	0x0800abdf
 800abb4:	0800abd7 	.word	0x0800abd7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800abb8:	f7fd f9ce 	bl	8007f58 <HAL_RCC_GetPCLK1Freq>
 800abbc:	61b8      	str	r0, [r7, #24]
        break;
 800abbe:	e013      	b.n	800abe8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800abc0:	f7fd f9de 	bl	8007f80 <HAL_RCC_GetPCLK2Freq>
 800abc4:	61b8      	str	r0, [r7, #24]
        break;
 800abc6:	e00f      	b.n	800abe8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800abc8:	4b1d      	ldr	r3, [pc, #116]	; (800ac40 <UART_SetConfig+0x4c4>)
 800abca:	61bb      	str	r3, [r7, #24]
        break;
 800abcc:	e00c      	b.n	800abe8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800abce:	f7fd f8b1 	bl	8007d34 <HAL_RCC_GetSysClockFreq>
 800abd2:	61b8      	str	r0, [r7, #24]
        break;
 800abd4:	e008      	b.n	800abe8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800abd6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800abda:	61bb      	str	r3, [r7, #24]
        break;
 800abdc:	e004      	b.n	800abe8 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800abde:	2300      	movs	r3, #0
 800abe0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800abe2:	2301      	movs	r3, #1
 800abe4:	77bb      	strb	r3, [r7, #30]
        break;
 800abe6:	bf00      	nop
    }

    if (pclk != 0U)
 800abe8:	69bb      	ldr	r3, [r7, #24]
 800abea:	2b00      	cmp	r3, #0
 800abec:	d018      	beq.n	800ac20 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	685b      	ldr	r3, [r3, #4]
 800abf2:	085a      	lsrs	r2, r3, #1
 800abf4:	69bb      	ldr	r3, [r7, #24]
 800abf6:	441a      	add	r2, r3
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	685b      	ldr	r3, [r3, #4]
 800abfc:	fbb2 f3f3 	udiv	r3, r2, r3
 800ac00:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ac02:	693b      	ldr	r3, [r7, #16]
 800ac04:	2b0f      	cmp	r3, #15
 800ac06:	d909      	bls.n	800ac1c <UART_SetConfig+0x4a0>
 800ac08:	693b      	ldr	r3, [r7, #16]
 800ac0a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ac0e:	d205      	bcs.n	800ac1c <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800ac10:	693b      	ldr	r3, [r7, #16]
 800ac12:	b29a      	uxth	r2, r3
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	681b      	ldr	r3, [r3, #0]
 800ac18:	60da      	str	r2, [r3, #12]
 800ac1a:	e001      	b.n	800ac20 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800ac1c:	2301      	movs	r3, #1
 800ac1e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	2200      	movs	r2, #0
 800ac24:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	2200      	movs	r2, #0
 800ac2a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800ac2c:	7fbb      	ldrb	r3, [r7, #30]
}
 800ac2e:	4618      	mov	r0, r3
 800ac30:	3720      	adds	r7, #32
 800ac32:	46bd      	mov	sp, r7
 800ac34:	bd80      	pop	{r7, pc}
 800ac36:	bf00      	nop
 800ac38:	40007c00 	.word	0x40007c00
 800ac3c:	40023800 	.word	0x40023800
 800ac40:	00f42400 	.word	0x00f42400

0800ac44 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800ac44:	b480      	push	{r7}
 800ac46:	b083      	sub	sp, #12
 800ac48:	af00      	add	r7, sp, #0
 800ac4a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac50:	f003 0301 	and.w	r3, r3, #1
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	d00a      	beq.n	800ac6e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	685b      	ldr	r3, [r3, #4]
 800ac5e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	681b      	ldr	r3, [r3, #0]
 800ac6a:	430a      	orrs	r2, r1
 800ac6c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac72:	f003 0302 	and.w	r3, r3, #2
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	d00a      	beq.n	800ac90 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	681b      	ldr	r3, [r3, #0]
 800ac7e:	685b      	ldr	r3, [r3, #4]
 800ac80:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	430a      	orrs	r2, r1
 800ac8e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac94:	f003 0304 	and.w	r3, r3, #4
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	d00a      	beq.n	800acb2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	685b      	ldr	r3, [r3, #4]
 800aca2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	681b      	ldr	r3, [r3, #0]
 800acae:	430a      	orrs	r2, r1
 800acb0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800acb6:	f003 0308 	and.w	r3, r3, #8
 800acba:	2b00      	cmp	r3, #0
 800acbc:	d00a      	beq.n	800acd4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	685b      	ldr	r3, [r3, #4]
 800acc4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	430a      	orrs	r2, r1
 800acd2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800acd8:	f003 0310 	and.w	r3, r3, #16
 800acdc:	2b00      	cmp	r3, #0
 800acde:	d00a      	beq.n	800acf6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	689b      	ldr	r3, [r3, #8]
 800ace6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	681b      	ldr	r3, [r3, #0]
 800acf2:	430a      	orrs	r2, r1
 800acf4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800acfa:	f003 0320 	and.w	r3, r3, #32
 800acfe:	2b00      	cmp	r3, #0
 800ad00:	d00a      	beq.n	800ad18 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	681b      	ldr	r3, [r3, #0]
 800ad06:	689b      	ldr	r3, [r3, #8]
 800ad08:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	681b      	ldr	r3, [r3, #0]
 800ad14:	430a      	orrs	r2, r1
 800ad16:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ad20:	2b00      	cmp	r3, #0
 800ad22:	d01a      	beq.n	800ad5a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	685b      	ldr	r3, [r3, #4]
 800ad2a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	430a      	orrs	r2, r1
 800ad38:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad3e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ad42:	d10a      	bne.n	800ad5a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	685b      	ldr	r3, [r3, #4]
 800ad4a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	430a      	orrs	r2, r1
 800ad58:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ad62:	2b00      	cmp	r3, #0
 800ad64:	d00a      	beq.n	800ad7c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	681b      	ldr	r3, [r3, #0]
 800ad6a:	685b      	ldr	r3, [r3, #4]
 800ad6c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	681b      	ldr	r3, [r3, #0]
 800ad78:	430a      	orrs	r2, r1
 800ad7a:	605a      	str	r2, [r3, #4]
  }
}
 800ad7c:	bf00      	nop
 800ad7e:	370c      	adds	r7, #12
 800ad80:	46bd      	mov	sp, r7
 800ad82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad86:	4770      	bx	lr

0800ad88 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800ad88:	b580      	push	{r7, lr}
 800ad8a:	b086      	sub	sp, #24
 800ad8c:	af02      	add	r7, sp, #8
 800ad8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	2200      	movs	r2, #0
 800ad94:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ad98:	f7fa fb6a 	bl	8005470 <HAL_GetTick>
 800ad9c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	681b      	ldr	r3, [r3, #0]
 800ada2:	681b      	ldr	r3, [r3, #0]
 800ada4:	f003 0308 	and.w	r3, r3, #8
 800ada8:	2b08      	cmp	r3, #8
 800adaa:	d10e      	bne.n	800adca <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800adac:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800adb0:	9300      	str	r3, [sp, #0]
 800adb2:	68fb      	ldr	r3, [r7, #12]
 800adb4:	2200      	movs	r2, #0
 800adb6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800adba:	6878      	ldr	r0, [r7, #4]
 800adbc:	f000 f831 	bl	800ae22 <UART_WaitOnFlagUntilTimeout>
 800adc0:	4603      	mov	r3, r0
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	d001      	beq.n	800adca <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800adc6:	2303      	movs	r3, #3
 800adc8:	e027      	b.n	800ae1a <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	681b      	ldr	r3, [r3, #0]
 800adce:	681b      	ldr	r3, [r3, #0]
 800add0:	f003 0304 	and.w	r3, r3, #4
 800add4:	2b04      	cmp	r3, #4
 800add6:	d10e      	bne.n	800adf6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800add8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800addc:	9300      	str	r3, [sp, #0]
 800adde:	68fb      	ldr	r3, [r7, #12]
 800ade0:	2200      	movs	r2, #0
 800ade2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800ade6:	6878      	ldr	r0, [r7, #4]
 800ade8:	f000 f81b 	bl	800ae22 <UART_WaitOnFlagUntilTimeout>
 800adec:	4603      	mov	r3, r0
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d001      	beq.n	800adf6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800adf2:	2303      	movs	r3, #3
 800adf4:	e011      	b.n	800ae1a <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	2220      	movs	r2, #32
 800adfa:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	2220      	movs	r2, #32
 800ae00:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	2200      	movs	r2, #0
 800ae08:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	2200      	movs	r2, #0
 800ae0e:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	2200      	movs	r2, #0
 800ae14:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800ae18:	2300      	movs	r3, #0
}
 800ae1a:	4618      	mov	r0, r3
 800ae1c:	3710      	adds	r7, #16
 800ae1e:	46bd      	mov	sp, r7
 800ae20:	bd80      	pop	{r7, pc}

0800ae22 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800ae22:	b580      	push	{r7, lr}
 800ae24:	b09c      	sub	sp, #112	; 0x70
 800ae26:	af00      	add	r7, sp, #0
 800ae28:	60f8      	str	r0, [r7, #12]
 800ae2a:	60b9      	str	r1, [r7, #8]
 800ae2c:	603b      	str	r3, [r7, #0]
 800ae2e:	4613      	mov	r3, r2
 800ae30:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ae32:	e0a7      	b.n	800af84 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ae34:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ae36:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae3a:	f000 80a3 	beq.w	800af84 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ae3e:	f7fa fb17 	bl	8005470 <HAL_GetTick>
 800ae42:	4602      	mov	r2, r0
 800ae44:	683b      	ldr	r3, [r7, #0]
 800ae46:	1ad3      	subs	r3, r2, r3
 800ae48:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800ae4a:	429a      	cmp	r2, r3
 800ae4c:	d302      	bcc.n	800ae54 <UART_WaitOnFlagUntilTimeout+0x32>
 800ae4e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	d13f      	bne.n	800aed4 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800ae54:	68fb      	ldr	r3, [r7, #12]
 800ae56:	681b      	ldr	r3, [r3, #0]
 800ae58:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae5a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ae5c:	e853 3f00 	ldrex	r3, [r3]
 800ae60:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800ae62:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ae64:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800ae68:	667b      	str	r3, [r7, #100]	; 0x64
 800ae6a:	68fb      	ldr	r3, [r7, #12]
 800ae6c:	681b      	ldr	r3, [r3, #0]
 800ae6e:	461a      	mov	r2, r3
 800ae70:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ae72:	65fb      	str	r3, [r7, #92]	; 0x5c
 800ae74:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae76:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800ae78:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800ae7a:	e841 2300 	strex	r3, r2, [r1]
 800ae7e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800ae80:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	d1e6      	bne.n	800ae54 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ae86:	68fb      	ldr	r3, [r7, #12]
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	3308      	adds	r3, #8
 800ae8c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae8e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ae90:	e853 3f00 	ldrex	r3, [r3]
 800ae94:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800ae96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae98:	f023 0301 	bic.w	r3, r3, #1
 800ae9c:	663b      	str	r3, [r7, #96]	; 0x60
 800ae9e:	68fb      	ldr	r3, [r7, #12]
 800aea0:	681b      	ldr	r3, [r3, #0]
 800aea2:	3308      	adds	r3, #8
 800aea4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800aea6:	64ba      	str	r2, [r7, #72]	; 0x48
 800aea8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aeaa:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800aeac:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800aeae:	e841 2300 	strex	r3, r2, [r1]
 800aeb2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800aeb4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800aeb6:	2b00      	cmp	r3, #0
 800aeb8:	d1e5      	bne.n	800ae86 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800aeba:	68fb      	ldr	r3, [r7, #12]
 800aebc:	2220      	movs	r2, #32
 800aebe:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 800aec0:	68fb      	ldr	r3, [r7, #12]
 800aec2:	2220      	movs	r2, #32
 800aec4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 800aec8:	68fb      	ldr	r3, [r7, #12]
 800aeca:	2200      	movs	r2, #0
 800aecc:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 800aed0:	2303      	movs	r3, #3
 800aed2:	e068      	b.n	800afa6 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800aed4:	68fb      	ldr	r3, [r7, #12]
 800aed6:	681b      	ldr	r3, [r3, #0]
 800aed8:	681b      	ldr	r3, [r3, #0]
 800aeda:	f003 0304 	and.w	r3, r3, #4
 800aede:	2b00      	cmp	r3, #0
 800aee0:	d050      	beq.n	800af84 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800aee2:	68fb      	ldr	r3, [r7, #12]
 800aee4:	681b      	ldr	r3, [r3, #0]
 800aee6:	69db      	ldr	r3, [r3, #28]
 800aee8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800aeec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800aef0:	d148      	bne.n	800af84 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800aef2:	68fb      	ldr	r3, [r7, #12]
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800aefa:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800aefc:	68fb      	ldr	r3, [r7, #12]
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af04:	e853 3f00 	ldrex	r3, [r3]
 800af08:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800af0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af0c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800af10:	66fb      	str	r3, [r7, #108]	; 0x6c
 800af12:	68fb      	ldr	r3, [r7, #12]
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	461a      	mov	r2, r3
 800af18:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800af1a:	637b      	str	r3, [r7, #52]	; 0x34
 800af1c:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af1e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800af20:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800af22:	e841 2300 	strex	r3, r2, [r1]
 800af26:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800af28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	d1e6      	bne.n	800aefc <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800af2e:	68fb      	ldr	r3, [r7, #12]
 800af30:	681b      	ldr	r3, [r3, #0]
 800af32:	3308      	adds	r3, #8
 800af34:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af36:	697b      	ldr	r3, [r7, #20]
 800af38:	e853 3f00 	ldrex	r3, [r3]
 800af3c:	613b      	str	r3, [r7, #16]
   return(result);
 800af3e:	693b      	ldr	r3, [r7, #16]
 800af40:	f023 0301 	bic.w	r3, r3, #1
 800af44:	66bb      	str	r3, [r7, #104]	; 0x68
 800af46:	68fb      	ldr	r3, [r7, #12]
 800af48:	681b      	ldr	r3, [r3, #0]
 800af4a:	3308      	adds	r3, #8
 800af4c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800af4e:	623a      	str	r2, [r7, #32]
 800af50:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af52:	69f9      	ldr	r1, [r7, #28]
 800af54:	6a3a      	ldr	r2, [r7, #32]
 800af56:	e841 2300 	strex	r3, r2, [r1]
 800af5a:	61bb      	str	r3, [r7, #24]
   return(result);
 800af5c:	69bb      	ldr	r3, [r7, #24]
 800af5e:	2b00      	cmp	r3, #0
 800af60:	d1e5      	bne.n	800af2e <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 800af62:	68fb      	ldr	r3, [r7, #12]
 800af64:	2220      	movs	r2, #32
 800af66:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	2220      	movs	r2, #32
 800af6c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800af70:	68fb      	ldr	r3, [r7, #12]
 800af72:	2220      	movs	r2, #32
 800af74:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800af78:	68fb      	ldr	r3, [r7, #12]
 800af7a:	2200      	movs	r2, #0
 800af7c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800af80:	2303      	movs	r3, #3
 800af82:	e010      	b.n	800afa6 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800af84:	68fb      	ldr	r3, [r7, #12]
 800af86:	681b      	ldr	r3, [r3, #0]
 800af88:	69da      	ldr	r2, [r3, #28]
 800af8a:	68bb      	ldr	r3, [r7, #8]
 800af8c:	4013      	ands	r3, r2
 800af8e:	68ba      	ldr	r2, [r7, #8]
 800af90:	429a      	cmp	r2, r3
 800af92:	bf0c      	ite	eq
 800af94:	2301      	moveq	r3, #1
 800af96:	2300      	movne	r3, #0
 800af98:	b2db      	uxtb	r3, r3
 800af9a:	461a      	mov	r2, r3
 800af9c:	79fb      	ldrb	r3, [r7, #7]
 800af9e:	429a      	cmp	r2, r3
 800afa0:	f43f af48 	beq.w	800ae34 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800afa4:	2300      	movs	r3, #0
}
 800afa6:	4618      	mov	r0, r3
 800afa8:	3770      	adds	r7, #112	; 0x70
 800afaa:	46bd      	mov	sp, r7
 800afac:	bd80      	pop	{r7, pc}

0800afae <__cvt>:
 800afae:	b5f0      	push	{r4, r5, r6, r7, lr}
 800afb0:	ed2d 8b02 	vpush	{d8}
 800afb4:	eeb0 8b40 	vmov.f64	d8, d0
 800afb8:	b085      	sub	sp, #20
 800afba:	4617      	mov	r7, r2
 800afbc:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800afbe:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800afc0:	ee18 2a90 	vmov	r2, s17
 800afc4:	f025 0520 	bic.w	r5, r5, #32
 800afc8:	2a00      	cmp	r2, #0
 800afca:	bfb6      	itet	lt
 800afcc:	222d      	movlt	r2, #45	; 0x2d
 800afce:	2200      	movge	r2, #0
 800afd0:	eeb1 8b40 	vneglt.f64	d8, d0
 800afd4:	2d46      	cmp	r5, #70	; 0x46
 800afd6:	460c      	mov	r4, r1
 800afd8:	701a      	strb	r2, [r3, #0]
 800afda:	d004      	beq.n	800afe6 <__cvt+0x38>
 800afdc:	2d45      	cmp	r5, #69	; 0x45
 800afde:	d100      	bne.n	800afe2 <__cvt+0x34>
 800afe0:	3401      	adds	r4, #1
 800afe2:	2102      	movs	r1, #2
 800afe4:	e000      	b.n	800afe8 <__cvt+0x3a>
 800afe6:	2103      	movs	r1, #3
 800afe8:	ab03      	add	r3, sp, #12
 800afea:	9301      	str	r3, [sp, #4]
 800afec:	ab02      	add	r3, sp, #8
 800afee:	9300      	str	r3, [sp, #0]
 800aff0:	4622      	mov	r2, r4
 800aff2:	4633      	mov	r3, r6
 800aff4:	eeb0 0b48 	vmov.f64	d0, d8
 800aff8:	f000 fe76 	bl	800bce8 <_dtoa_r>
 800affc:	2d47      	cmp	r5, #71	; 0x47
 800affe:	d101      	bne.n	800b004 <__cvt+0x56>
 800b000:	07fb      	lsls	r3, r7, #31
 800b002:	d51a      	bpl.n	800b03a <__cvt+0x8c>
 800b004:	2d46      	cmp	r5, #70	; 0x46
 800b006:	eb00 0204 	add.w	r2, r0, r4
 800b00a:	d10c      	bne.n	800b026 <__cvt+0x78>
 800b00c:	7803      	ldrb	r3, [r0, #0]
 800b00e:	2b30      	cmp	r3, #48	; 0x30
 800b010:	d107      	bne.n	800b022 <__cvt+0x74>
 800b012:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800b016:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b01a:	bf1c      	itt	ne
 800b01c:	f1c4 0401 	rsbne	r4, r4, #1
 800b020:	6034      	strne	r4, [r6, #0]
 800b022:	6833      	ldr	r3, [r6, #0]
 800b024:	441a      	add	r2, r3
 800b026:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800b02a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b02e:	bf08      	it	eq
 800b030:	9203      	streq	r2, [sp, #12]
 800b032:	2130      	movs	r1, #48	; 0x30
 800b034:	9b03      	ldr	r3, [sp, #12]
 800b036:	4293      	cmp	r3, r2
 800b038:	d307      	bcc.n	800b04a <__cvt+0x9c>
 800b03a:	9b03      	ldr	r3, [sp, #12]
 800b03c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b03e:	1a1b      	subs	r3, r3, r0
 800b040:	6013      	str	r3, [r2, #0]
 800b042:	b005      	add	sp, #20
 800b044:	ecbd 8b02 	vpop	{d8}
 800b048:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b04a:	1c5c      	adds	r4, r3, #1
 800b04c:	9403      	str	r4, [sp, #12]
 800b04e:	7019      	strb	r1, [r3, #0]
 800b050:	e7f0      	b.n	800b034 <__cvt+0x86>

0800b052 <__exponent>:
 800b052:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b054:	4603      	mov	r3, r0
 800b056:	2900      	cmp	r1, #0
 800b058:	bfb8      	it	lt
 800b05a:	4249      	neglt	r1, r1
 800b05c:	f803 2b02 	strb.w	r2, [r3], #2
 800b060:	bfb4      	ite	lt
 800b062:	222d      	movlt	r2, #45	; 0x2d
 800b064:	222b      	movge	r2, #43	; 0x2b
 800b066:	2909      	cmp	r1, #9
 800b068:	7042      	strb	r2, [r0, #1]
 800b06a:	dd2a      	ble.n	800b0c2 <__exponent+0x70>
 800b06c:	f10d 0207 	add.w	r2, sp, #7
 800b070:	4617      	mov	r7, r2
 800b072:	260a      	movs	r6, #10
 800b074:	4694      	mov	ip, r2
 800b076:	fb91 f5f6 	sdiv	r5, r1, r6
 800b07a:	fb06 1415 	mls	r4, r6, r5, r1
 800b07e:	3430      	adds	r4, #48	; 0x30
 800b080:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800b084:	460c      	mov	r4, r1
 800b086:	2c63      	cmp	r4, #99	; 0x63
 800b088:	f102 32ff 	add.w	r2, r2, #4294967295
 800b08c:	4629      	mov	r1, r5
 800b08e:	dcf1      	bgt.n	800b074 <__exponent+0x22>
 800b090:	3130      	adds	r1, #48	; 0x30
 800b092:	f1ac 0402 	sub.w	r4, ip, #2
 800b096:	f802 1c01 	strb.w	r1, [r2, #-1]
 800b09a:	1c41      	adds	r1, r0, #1
 800b09c:	4622      	mov	r2, r4
 800b09e:	42ba      	cmp	r2, r7
 800b0a0:	d30a      	bcc.n	800b0b8 <__exponent+0x66>
 800b0a2:	f10d 0209 	add.w	r2, sp, #9
 800b0a6:	eba2 020c 	sub.w	r2, r2, ip
 800b0aa:	42bc      	cmp	r4, r7
 800b0ac:	bf88      	it	hi
 800b0ae:	2200      	movhi	r2, #0
 800b0b0:	4413      	add	r3, r2
 800b0b2:	1a18      	subs	r0, r3, r0
 800b0b4:	b003      	add	sp, #12
 800b0b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b0b8:	f812 5b01 	ldrb.w	r5, [r2], #1
 800b0bc:	f801 5f01 	strb.w	r5, [r1, #1]!
 800b0c0:	e7ed      	b.n	800b09e <__exponent+0x4c>
 800b0c2:	2330      	movs	r3, #48	; 0x30
 800b0c4:	3130      	adds	r1, #48	; 0x30
 800b0c6:	7083      	strb	r3, [r0, #2]
 800b0c8:	70c1      	strb	r1, [r0, #3]
 800b0ca:	1d03      	adds	r3, r0, #4
 800b0cc:	e7f1      	b.n	800b0b2 <__exponent+0x60>
	...

0800b0d0 <_printf_float>:
 800b0d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0d4:	b08b      	sub	sp, #44	; 0x2c
 800b0d6:	460c      	mov	r4, r1
 800b0d8:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 800b0dc:	4616      	mov	r6, r2
 800b0de:	461f      	mov	r7, r3
 800b0e0:	4605      	mov	r5, r0
 800b0e2:	f000 fd01 	bl	800bae8 <_localeconv_r>
 800b0e6:	f8d0 b000 	ldr.w	fp, [r0]
 800b0ea:	4658      	mov	r0, fp
 800b0ec:	f7f5 f8f8 	bl	80002e0 <strlen>
 800b0f0:	2300      	movs	r3, #0
 800b0f2:	9308      	str	r3, [sp, #32]
 800b0f4:	f8d8 3000 	ldr.w	r3, [r8]
 800b0f8:	f894 9018 	ldrb.w	r9, [r4, #24]
 800b0fc:	6822      	ldr	r2, [r4, #0]
 800b0fe:	3307      	adds	r3, #7
 800b100:	f023 0307 	bic.w	r3, r3, #7
 800b104:	f103 0108 	add.w	r1, r3, #8
 800b108:	f8c8 1000 	str.w	r1, [r8]
 800b10c:	ed93 0b00 	vldr	d0, [r3]
 800b110:	ed9f 6b97 	vldr	d6, [pc, #604]	; 800b370 <_printf_float+0x2a0>
 800b114:	eeb0 7bc0 	vabs.f64	d7, d0
 800b118:	eeb4 7b46 	vcmp.f64	d7, d6
 800b11c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b120:	ed84 0b12 	vstr	d0, [r4, #72]	; 0x48
 800b124:	4682      	mov	sl, r0
 800b126:	dd24      	ble.n	800b172 <_printf_float+0xa2>
 800b128:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800b12c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b130:	d502      	bpl.n	800b138 <_printf_float+0x68>
 800b132:	232d      	movs	r3, #45	; 0x2d
 800b134:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b138:	498f      	ldr	r1, [pc, #572]	; (800b378 <_printf_float+0x2a8>)
 800b13a:	4b90      	ldr	r3, [pc, #576]	; (800b37c <_printf_float+0x2ac>)
 800b13c:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800b140:	bf94      	ite	ls
 800b142:	4688      	movls	r8, r1
 800b144:	4698      	movhi	r8, r3
 800b146:	2303      	movs	r3, #3
 800b148:	6123      	str	r3, [r4, #16]
 800b14a:	f022 0204 	bic.w	r2, r2, #4
 800b14e:	2300      	movs	r3, #0
 800b150:	6022      	str	r2, [r4, #0]
 800b152:	9304      	str	r3, [sp, #16]
 800b154:	9700      	str	r7, [sp, #0]
 800b156:	4633      	mov	r3, r6
 800b158:	aa09      	add	r2, sp, #36	; 0x24
 800b15a:	4621      	mov	r1, r4
 800b15c:	4628      	mov	r0, r5
 800b15e:	f000 f9d1 	bl	800b504 <_printf_common>
 800b162:	3001      	adds	r0, #1
 800b164:	f040 808a 	bne.w	800b27c <_printf_float+0x1ac>
 800b168:	f04f 30ff 	mov.w	r0, #4294967295
 800b16c:	b00b      	add	sp, #44	; 0x2c
 800b16e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b172:	eeb4 0b40 	vcmp.f64	d0, d0
 800b176:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b17a:	d709      	bvc.n	800b190 <_printf_float+0xc0>
 800b17c:	ee10 3a90 	vmov	r3, s1
 800b180:	2b00      	cmp	r3, #0
 800b182:	bfbc      	itt	lt
 800b184:	232d      	movlt	r3, #45	; 0x2d
 800b186:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800b18a:	497d      	ldr	r1, [pc, #500]	; (800b380 <_printf_float+0x2b0>)
 800b18c:	4b7d      	ldr	r3, [pc, #500]	; (800b384 <_printf_float+0x2b4>)
 800b18e:	e7d5      	b.n	800b13c <_printf_float+0x6c>
 800b190:	6863      	ldr	r3, [r4, #4]
 800b192:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800b196:	9104      	str	r1, [sp, #16]
 800b198:	1c59      	adds	r1, r3, #1
 800b19a:	d13c      	bne.n	800b216 <_printf_float+0x146>
 800b19c:	2306      	movs	r3, #6
 800b19e:	6063      	str	r3, [r4, #4]
 800b1a0:	2300      	movs	r3, #0
 800b1a2:	9303      	str	r3, [sp, #12]
 800b1a4:	ab08      	add	r3, sp, #32
 800b1a6:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800b1aa:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800b1ae:	ab07      	add	r3, sp, #28
 800b1b0:	6861      	ldr	r1, [r4, #4]
 800b1b2:	9300      	str	r3, [sp, #0]
 800b1b4:	6022      	str	r2, [r4, #0]
 800b1b6:	f10d 031b 	add.w	r3, sp, #27
 800b1ba:	4628      	mov	r0, r5
 800b1bc:	f7ff fef7 	bl	800afae <__cvt>
 800b1c0:	9b04      	ldr	r3, [sp, #16]
 800b1c2:	9907      	ldr	r1, [sp, #28]
 800b1c4:	2b47      	cmp	r3, #71	; 0x47
 800b1c6:	4680      	mov	r8, r0
 800b1c8:	d108      	bne.n	800b1dc <_printf_float+0x10c>
 800b1ca:	1cc8      	adds	r0, r1, #3
 800b1cc:	db02      	blt.n	800b1d4 <_printf_float+0x104>
 800b1ce:	6863      	ldr	r3, [r4, #4]
 800b1d0:	4299      	cmp	r1, r3
 800b1d2:	dd41      	ble.n	800b258 <_printf_float+0x188>
 800b1d4:	f1a9 0902 	sub.w	r9, r9, #2
 800b1d8:	fa5f f989 	uxtb.w	r9, r9
 800b1dc:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800b1e0:	d820      	bhi.n	800b224 <_printf_float+0x154>
 800b1e2:	3901      	subs	r1, #1
 800b1e4:	464a      	mov	r2, r9
 800b1e6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b1ea:	9107      	str	r1, [sp, #28]
 800b1ec:	f7ff ff31 	bl	800b052 <__exponent>
 800b1f0:	9a08      	ldr	r2, [sp, #32]
 800b1f2:	9004      	str	r0, [sp, #16]
 800b1f4:	1813      	adds	r3, r2, r0
 800b1f6:	2a01      	cmp	r2, #1
 800b1f8:	6123      	str	r3, [r4, #16]
 800b1fa:	dc02      	bgt.n	800b202 <_printf_float+0x132>
 800b1fc:	6822      	ldr	r2, [r4, #0]
 800b1fe:	07d2      	lsls	r2, r2, #31
 800b200:	d501      	bpl.n	800b206 <_printf_float+0x136>
 800b202:	3301      	adds	r3, #1
 800b204:	6123      	str	r3, [r4, #16]
 800b206:	f89d 301b 	ldrb.w	r3, [sp, #27]
 800b20a:	2b00      	cmp	r3, #0
 800b20c:	d0a2      	beq.n	800b154 <_printf_float+0x84>
 800b20e:	232d      	movs	r3, #45	; 0x2d
 800b210:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b214:	e79e      	b.n	800b154 <_printf_float+0x84>
 800b216:	9904      	ldr	r1, [sp, #16]
 800b218:	2947      	cmp	r1, #71	; 0x47
 800b21a:	d1c1      	bne.n	800b1a0 <_printf_float+0xd0>
 800b21c:	2b00      	cmp	r3, #0
 800b21e:	d1bf      	bne.n	800b1a0 <_printf_float+0xd0>
 800b220:	2301      	movs	r3, #1
 800b222:	e7bc      	b.n	800b19e <_printf_float+0xce>
 800b224:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800b228:	d118      	bne.n	800b25c <_printf_float+0x18c>
 800b22a:	2900      	cmp	r1, #0
 800b22c:	6863      	ldr	r3, [r4, #4]
 800b22e:	dd0b      	ble.n	800b248 <_printf_float+0x178>
 800b230:	6121      	str	r1, [r4, #16]
 800b232:	b913      	cbnz	r3, 800b23a <_printf_float+0x16a>
 800b234:	6822      	ldr	r2, [r4, #0]
 800b236:	07d0      	lsls	r0, r2, #31
 800b238:	d502      	bpl.n	800b240 <_printf_float+0x170>
 800b23a:	3301      	adds	r3, #1
 800b23c:	440b      	add	r3, r1
 800b23e:	6123      	str	r3, [r4, #16]
 800b240:	2300      	movs	r3, #0
 800b242:	65a1      	str	r1, [r4, #88]	; 0x58
 800b244:	9304      	str	r3, [sp, #16]
 800b246:	e7de      	b.n	800b206 <_printf_float+0x136>
 800b248:	b913      	cbnz	r3, 800b250 <_printf_float+0x180>
 800b24a:	6822      	ldr	r2, [r4, #0]
 800b24c:	07d2      	lsls	r2, r2, #31
 800b24e:	d501      	bpl.n	800b254 <_printf_float+0x184>
 800b250:	3302      	adds	r3, #2
 800b252:	e7f4      	b.n	800b23e <_printf_float+0x16e>
 800b254:	2301      	movs	r3, #1
 800b256:	e7f2      	b.n	800b23e <_printf_float+0x16e>
 800b258:	f04f 0967 	mov.w	r9, #103	; 0x67
 800b25c:	9b08      	ldr	r3, [sp, #32]
 800b25e:	4299      	cmp	r1, r3
 800b260:	db05      	blt.n	800b26e <_printf_float+0x19e>
 800b262:	6823      	ldr	r3, [r4, #0]
 800b264:	6121      	str	r1, [r4, #16]
 800b266:	07d8      	lsls	r0, r3, #31
 800b268:	d5ea      	bpl.n	800b240 <_printf_float+0x170>
 800b26a:	1c4b      	adds	r3, r1, #1
 800b26c:	e7e7      	b.n	800b23e <_printf_float+0x16e>
 800b26e:	2900      	cmp	r1, #0
 800b270:	bfd4      	ite	le
 800b272:	f1c1 0202 	rsble	r2, r1, #2
 800b276:	2201      	movgt	r2, #1
 800b278:	4413      	add	r3, r2
 800b27a:	e7e0      	b.n	800b23e <_printf_float+0x16e>
 800b27c:	6823      	ldr	r3, [r4, #0]
 800b27e:	055a      	lsls	r2, r3, #21
 800b280:	d407      	bmi.n	800b292 <_printf_float+0x1c2>
 800b282:	6923      	ldr	r3, [r4, #16]
 800b284:	4642      	mov	r2, r8
 800b286:	4631      	mov	r1, r6
 800b288:	4628      	mov	r0, r5
 800b28a:	47b8      	blx	r7
 800b28c:	3001      	adds	r0, #1
 800b28e:	d12a      	bne.n	800b2e6 <_printf_float+0x216>
 800b290:	e76a      	b.n	800b168 <_printf_float+0x98>
 800b292:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800b296:	f240 80e0 	bls.w	800b45a <_printf_float+0x38a>
 800b29a:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800b29e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800b2a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b2a6:	d133      	bne.n	800b310 <_printf_float+0x240>
 800b2a8:	4a37      	ldr	r2, [pc, #220]	; (800b388 <_printf_float+0x2b8>)
 800b2aa:	2301      	movs	r3, #1
 800b2ac:	4631      	mov	r1, r6
 800b2ae:	4628      	mov	r0, r5
 800b2b0:	47b8      	blx	r7
 800b2b2:	3001      	adds	r0, #1
 800b2b4:	f43f af58 	beq.w	800b168 <_printf_float+0x98>
 800b2b8:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800b2bc:	429a      	cmp	r2, r3
 800b2be:	db02      	blt.n	800b2c6 <_printf_float+0x1f6>
 800b2c0:	6823      	ldr	r3, [r4, #0]
 800b2c2:	07d8      	lsls	r0, r3, #31
 800b2c4:	d50f      	bpl.n	800b2e6 <_printf_float+0x216>
 800b2c6:	4653      	mov	r3, sl
 800b2c8:	465a      	mov	r2, fp
 800b2ca:	4631      	mov	r1, r6
 800b2cc:	4628      	mov	r0, r5
 800b2ce:	47b8      	blx	r7
 800b2d0:	3001      	adds	r0, #1
 800b2d2:	f43f af49 	beq.w	800b168 <_printf_float+0x98>
 800b2d6:	f04f 0800 	mov.w	r8, #0
 800b2da:	f104 091a 	add.w	r9, r4, #26
 800b2de:	9b08      	ldr	r3, [sp, #32]
 800b2e0:	3b01      	subs	r3, #1
 800b2e2:	4543      	cmp	r3, r8
 800b2e4:	dc09      	bgt.n	800b2fa <_printf_float+0x22a>
 800b2e6:	6823      	ldr	r3, [r4, #0]
 800b2e8:	079b      	lsls	r3, r3, #30
 800b2ea:	f100 8106 	bmi.w	800b4fa <_printf_float+0x42a>
 800b2ee:	68e0      	ldr	r0, [r4, #12]
 800b2f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b2f2:	4298      	cmp	r0, r3
 800b2f4:	bfb8      	it	lt
 800b2f6:	4618      	movlt	r0, r3
 800b2f8:	e738      	b.n	800b16c <_printf_float+0x9c>
 800b2fa:	2301      	movs	r3, #1
 800b2fc:	464a      	mov	r2, r9
 800b2fe:	4631      	mov	r1, r6
 800b300:	4628      	mov	r0, r5
 800b302:	47b8      	blx	r7
 800b304:	3001      	adds	r0, #1
 800b306:	f43f af2f 	beq.w	800b168 <_printf_float+0x98>
 800b30a:	f108 0801 	add.w	r8, r8, #1
 800b30e:	e7e6      	b.n	800b2de <_printf_float+0x20e>
 800b310:	9b07      	ldr	r3, [sp, #28]
 800b312:	2b00      	cmp	r3, #0
 800b314:	dc3a      	bgt.n	800b38c <_printf_float+0x2bc>
 800b316:	4a1c      	ldr	r2, [pc, #112]	; (800b388 <_printf_float+0x2b8>)
 800b318:	2301      	movs	r3, #1
 800b31a:	4631      	mov	r1, r6
 800b31c:	4628      	mov	r0, r5
 800b31e:	47b8      	blx	r7
 800b320:	3001      	adds	r0, #1
 800b322:	f43f af21 	beq.w	800b168 <_printf_float+0x98>
 800b326:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 800b32a:	4313      	orrs	r3, r2
 800b32c:	d102      	bne.n	800b334 <_printf_float+0x264>
 800b32e:	6823      	ldr	r3, [r4, #0]
 800b330:	07d9      	lsls	r1, r3, #31
 800b332:	d5d8      	bpl.n	800b2e6 <_printf_float+0x216>
 800b334:	4653      	mov	r3, sl
 800b336:	465a      	mov	r2, fp
 800b338:	4631      	mov	r1, r6
 800b33a:	4628      	mov	r0, r5
 800b33c:	47b8      	blx	r7
 800b33e:	3001      	adds	r0, #1
 800b340:	f43f af12 	beq.w	800b168 <_printf_float+0x98>
 800b344:	f04f 0900 	mov.w	r9, #0
 800b348:	f104 0a1a 	add.w	sl, r4, #26
 800b34c:	9b07      	ldr	r3, [sp, #28]
 800b34e:	425b      	negs	r3, r3
 800b350:	454b      	cmp	r3, r9
 800b352:	dc01      	bgt.n	800b358 <_printf_float+0x288>
 800b354:	9b08      	ldr	r3, [sp, #32]
 800b356:	e795      	b.n	800b284 <_printf_float+0x1b4>
 800b358:	2301      	movs	r3, #1
 800b35a:	4652      	mov	r2, sl
 800b35c:	4631      	mov	r1, r6
 800b35e:	4628      	mov	r0, r5
 800b360:	47b8      	blx	r7
 800b362:	3001      	adds	r0, #1
 800b364:	f43f af00 	beq.w	800b168 <_printf_float+0x98>
 800b368:	f109 0901 	add.w	r9, r9, #1
 800b36c:	e7ee      	b.n	800b34c <_printf_float+0x27c>
 800b36e:	bf00      	nop
 800b370:	ffffffff 	.word	0xffffffff
 800b374:	7fefffff 	.word	0x7fefffff
 800b378:	0800ecf0 	.word	0x0800ecf0
 800b37c:	0800ecf4 	.word	0x0800ecf4
 800b380:	0800ecf8 	.word	0x0800ecf8
 800b384:	0800ecfc 	.word	0x0800ecfc
 800b388:	0800ed00 	.word	0x0800ed00
 800b38c:	9a08      	ldr	r2, [sp, #32]
 800b38e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b390:	429a      	cmp	r2, r3
 800b392:	bfa8      	it	ge
 800b394:	461a      	movge	r2, r3
 800b396:	2a00      	cmp	r2, #0
 800b398:	4691      	mov	r9, r2
 800b39a:	dc38      	bgt.n	800b40e <_printf_float+0x33e>
 800b39c:	2300      	movs	r3, #0
 800b39e:	9305      	str	r3, [sp, #20]
 800b3a0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b3a4:	f104 021a 	add.w	r2, r4, #26
 800b3a8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b3aa:	9905      	ldr	r1, [sp, #20]
 800b3ac:	9304      	str	r3, [sp, #16]
 800b3ae:	eba3 0309 	sub.w	r3, r3, r9
 800b3b2:	428b      	cmp	r3, r1
 800b3b4:	dc33      	bgt.n	800b41e <_printf_float+0x34e>
 800b3b6:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800b3ba:	429a      	cmp	r2, r3
 800b3bc:	db3c      	blt.n	800b438 <_printf_float+0x368>
 800b3be:	6823      	ldr	r3, [r4, #0]
 800b3c0:	07da      	lsls	r2, r3, #31
 800b3c2:	d439      	bmi.n	800b438 <_printf_float+0x368>
 800b3c4:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 800b3c8:	eba2 0903 	sub.w	r9, r2, r3
 800b3cc:	9b04      	ldr	r3, [sp, #16]
 800b3ce:	1ad2      	subs	r2, r2, r3
 800b3d0:	4591      	cmp	r9, r2
 800b3d2:	bfa8      	it	ge
 800b3d4:	4691      	movge	r9, r2
 800b3d6:	f1b9 0f00 	cmp.w	r9, #0
 800b3da:	dc35      	bgt.n	800b448 <_printf_float+0x378>
 800b3dc:	f04f 0800 	mov.w	r8, #0
 800b3e0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b3e4:	f104 0a1a 	add.w	sl, r4, #26
 800b3e8:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800b3ec:	1a9b      	subs	r3, r3, r2
 800b3ee:	eba3 0309 	sub.w	r3, r3, r9
 800b3f2:	4543      	cmp	r3, r8
 800b3f4:	f77f af77 	ble.w	800b2e6 <_printf_float+0x216>
 800b3f8:	2301      	movs	r3, #1
 800b3fa:	4652      	mov	r2, sl
 800b3fc:	4631      	mov	r1, r6
 800b3fe:	4628      	mov	r0, r5
 800b400:	47b8      	blx	r7
 800b402:	3001      	adds	r0, #1
 800b404:	f43f aeb0 	beq.w	800b168 <_printf_float+0x98>
 800b408:	f108 0801 	add.w	r8, r8, #1
 800b40c:	e7ec      	b.n	800b3e8 <_printf_float+0x318>
 800b40e:	4613      	mov	r3, r2
 800b410:	4631      	mov	r1, r6
 800b412:	4642      	mov	r2, r8
 800b414:	4628      	mov	r0, r5
 800b416:	47b8      	blx	r7
 800b418:	3001      	adds	r0, #1
 800b41a:	d1bf      	bne.n	800b39c <_printf_float+0x2cc>
 800b41c:	e6a4      	b.n	800b168 <_printf_float+0x98>
 800b41e:	2301      	movs	r3, #1
 800b420:	4631      	mov	r1, r6
 800b422:	4628      	mov	r0, r5
 800b424:	9204      	str	r2, [sp, #16]
 800b426:	47b8      	blx	r7
 800b428:	3001      	adds	r0, #1
 800b42a:	f43f ae9d 	beq.w	800b168 <_printf_float+0x98>
 800b42e:	9b05      	ldr	r3, [sp, #20]
 800b430:	9a04      	ldr	r2, [sp, #16]
 800b432:	3301      	adds	r3, #1
 800b434:	9305      	str	r3, [sp, #20]
 800b436:	e7b7      	b.n	800b3a8 <_printf_float+0x2d8>
 800b438:	4653      	mov	r3, sl
 800b43a:	465a      	mov	r2, fp
 800b43c:	4631      	mov	r1, r6
 800b43e:	4628      	mov	r0, r5
 800b440:	47b8      	blx	r7
 800b442:	3001      	adds	r0, #1
 800b444:	d1be      	bne.n	800b3c4 <_printf_float+0x2f4>
 800b446:	e68f      	b.n	800b168 <_printf_float+0x98>
 800b448:	9a04      	ldr	r2, [sp, #16]
 800b44a:	464b      	mov	r3, r9
 800b44c:	4442      	add	r2, r8
 800b44e:	4631      	mov	r1, r6
 800b450:	4628      	mov	r0, r5
 800b452:	47b8      	blx	r7
 800b454:	3001      	adds	r0, #1
 800b456:	d1c1      	bne.n	800b3dc <_printf_float+0x30c>
 800b458:	e686      	b.n	800b168 <_printf_float+0x98>
 800b45a:	9a08      	ldr	r2, [sp, #32]
 800b45c:	2a01      	cmp	r2, #1
 800b45e:	dc01      	bgt.n	800b464 <_printf_float+0x394>
 800b460:	07db      	lsls	r3, r3, #31
 800b462:	d537      	bpl.n	800b4d4 <_printf_float+0x404>
 800b464:	2301      	movs	r3, #1
 800b466:	4642      	mov	r2, r8
 800b468:	4631      	mov	r1, r6
 800b46a:	4628      	mov	r0, r5
 800b46c:	47b8      	blx	r7
 800b46e:	3001      	adds	r0, #1
 800b470:	f43f ae7a 	beq.w	800b168 <_printf_float+0x98>
 800b474:	4653      	mov	r3, sl
 800b476:	465a      	mov	r2, fp
 800b478:	4631      	mov	r1, r6
 800b47a:	4628      	mov	r0, r5
 800b47c:	47b8      	blx	r7
 800b47e:	3001      	adds	r0, #1
 800b480:	f43f ae72 	beq.w	800b168 <_printf_float+0x98>
 800b484:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800b488:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800b48c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b490:	9b08      	ldr	r3, [sp, #32]
 800b492:	d01a      	beq.n	800b4ca <_printf_float+0x3fa>
 800b494:	3b01      	subs	r3, #1
 800b496:	f108 0201 	add.w	r2, r8, #1
 800b49a:	4631      	mov	r1, r6
 800b49c:	4628      	mov	r0, r5
 800b49e:	47b8      	blx	r7
 800b4a0:	3001      	adds	r0, #1
 800b4a2:	d10e      	bne.n	800b4c2 <_printf_float+0x3f2>
 800b4a4:	e660      	b.n	800b168 <_printf_float+0x98>
 800b4a6:	2301      	movs	r3, #1
 800b4a8:	464a      	mov	r2, r9
 800b4aa:	4631      	mov	r1, r6
 800b4ac:	4628      	mov	r0, r5
 800b4ae:	47b8      	blx	r7
 800b4b0:	3001      	adds	r0, #1
 800b4b2:	f43f ae59 	beq.w	800b168 <_printf_float+0x98>
 800b4b6:	f108 0801 	add.w	r8, r8, #1
 800b4ba:	9b08      	ldr	r3, [sp, #32]
 800b4bc:	3b01      	subs	r3, #1
 800b4be:	4543      	cmp	r3, r8
 800b4c0:	dcf1      	bgt.n	800b4a6 <_printf_float+0x3d6>
 800b4c2:	9b04      	ldr	r3, [sp, #16]
 800b4c4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b4c8:	e6dd      	b.n	800b286 <_printf_float+0x1b6>
 800b4ca:	f04f 0800 	mov.w	r8, #0
 800b4ce:	f104 091a 	add.w	r9, r4, #26
 800b4d2:	e7f2      	b.n	800b4ba <_printf_float+0x3ea>
 800b4d4:	2301      	movs	r3, #1
 800b4d6:	4642      	mov	r2, r8
 800b4d8:	e7df      	b.n	800b49a <_printf_float+0x3ca>
 800b4da:	2301      	movs	r3, #1
 800b4dc:	464a      	mov	r2, r9
 800b4de:	4631      	mov	r1, r6
 800b4e0:	4628      	mov	r0, r5
 800b4e2:	47b8      	blx	r7
 800b4e4:	3001      	adds	r0, #1
 800b4e6:	f43f ae3f 	beq.w	800b168 <_printf_float+0x98>
 800b4ea:	f108 0801 	add.w	r8, r8, #1
 800b4ee:	68e3      	ldr	r3, [r4, #12]
 800b4f0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b4f2:	1a5b      	subs	r3, r3, r1
 800b4f4:	4543      	cmp	r3, r8
 800b4f6:	dcf0      	bgt.n	800b4da <_printf_float+0x40a>
 800b4f8:	e6f9      	b.n	800b2ee <_printf_float+0x21e>
 800b4fa:	f04f 0800 	mov.w	r8, #0
 800b4fe:	f104 0919 	add.w	r9, r4, #25
 800b502:	e7f4      	b.n	800b4ee <_printf_float+0x41e>

0800b504 <_printf_common>:
 800b504:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b508:	4616      	mov	r6, r2
 800b50a:	4699      	mov	r9, r3
 800b50c:	688a      	ldr	r2, [r1, #8]
 800b50e:	690b      	ldr	r3, [r1, #16]
 800b510:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b514:	4293      	cmp	r3, r2
 800b516:	bfb8      	it	lt
 800b518:	4613      	movlt	r3, r2
 800b51a:	6033      	str	r3, [r6, #0]
 800b51c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b520:	4607      	mov	r7, r0
 800b522:	460c      	mov	r4, r1
 800b524:	b10a      	cbz	r2, 800b52a <_printf_common+0x26>
 800b526:	3301      	adds	r3, #1
 800b528:	6033      	str	r3, [r6, #0]
 800b52a:	6823      	ldr	r3, [r4, #0]
 800b52c:	0699      	lsls	r1, r3, #26
 800b52e:	bf42      	ittt	mi
 800b530:	6833      	ldrmi	r3, [r6, #0]
 800b532:	3302      	addmi	r3, #2
 800b534:	6033      	strmi	r3, [r6, #0]
 800b536:	6825      	ldr	r5, [r4, #0]
 800b538:	f015 0506 	ands.w	r5, r5, #6
 800b53c:	d106      	bne.n	800b54c <_printf_common+0x48>
 800b53e:	f104 0a19 	add.w	sl, r4, #25
 800b542:	68e3      	ldr	r3, [r4, #12]
 800b544:	6832      	ldr	r2, [r6, #0]
 800b546:	1a9b      	subs	r3, r3, r2
 800b548:	42ab      	cmp	r3, r5
 800b54a:	dc26      	bgt.n	800b59a <_printf_common+0x96>
 800b54c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b550:	1e13      	subs	r3, r2, #0
 800b552:	6822      	ldr	r2, [r4, #0]
 800b554:	bf18      	it	ne
 800b556:	2301      	movne	r3, #1
 800b558:	0692      	lsls	r2, r2, #26
 800b55a:	d42b      	bmi.n	800b5b4 <_printf_common+0xb0>
 800b55c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b560:	4649      	mov	r1, r9
 800b562:	4638      	mov	r0, r7
 800b564:	47c0      	blx	r8
 800b566:	3001      	adds	r0, #1
 800b568:	d01e      	beq.n	800b5a8 <_printf_common+0xa4>
 800b56a:	6823      	ldr	r3, [r4, #0]
 800b56c:	6922      	ldr	r2, [r4, #16]
 800b56e:	f003 0306 	and.w	r3, r3, #6
 800b572:	2b04      	cmp	r3, #4
 800b574:	bf02      	ittt	eq
 800b576:	68e5      	ldreq	r5, [r4, #12]
 800b578:	6833      	ldreq	r3, [r6, #0]
 800b57a:	1aed      	subeq	r5, r5, r3
 800b57c:	68a3      	ldr	r3, [r4, #8]
 800b57e:	bf0c      	ite	eq
 800b580:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b584:	2500      	movne	r5, #0
 800b586:	4293      	cmp	r3, r2
 800b588:	bfc4      	itt	gt
 800b58a:	1a9b      	subgt	r3, r3, r2
 800b58c:	18ed      	addgt	r5, r5, r3
 800b58e:	2600      	movs	r6, #0
 800b590:	341a      	adds	r4, #26
 800b592:	42b5      	cmp	r5, r6
 800b594:	d11a      	bne.n	800b5cc <_printf_common+0xc8>
 800b596:	2000      	movs	r0, #0
 800b598:	e008      	b.n	800b5ac <_printf_common+0xa8>
 800b59a:	2301      	movs	r3, #1
 800b59c:	4652      	mov	r2, sl
 800b59e:	4649      	mov	r1, r9
 800b5a0:	4638      	mov	r0, r7
 800b5a2:	47c0      	blx	r8
 800b5a4:	3001      	adds	r0, #1
 800b5a6:	d103      	bne.n	800b5b0 <_printf_common+0xac>
 800b5a8:	f04f 30ff 	mov.w	r0, #4294967295
 800b5ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b5b0:	3501      	adds	r5, #1
 800b5b2:	e7c6      	b.n	800b542 <_printf_common+0x3e>
 800b5b4:	18e1      	adds	r1, r4, r3
 800b5b6:	1c5a      	adds	r2, r3, #1
 800b5b8:	2030      	movs	r0, #48	; 0x30
 800b5ba:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b5be:	4422      	add	r2, r4
 800b5c0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b5c4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b5c8:	3302      	adds	r3, #2
 800b5ca:	e7c7      	b.n	800b55c <_printf_common+0x58>
 800b5cc:	2301      	movs	r3, #1
 800b5ce:	4622      	mov	r2, r4
 800b5d0:	4649      	mov	r1, r9
 800b5d2:	4638      	mov	r0, r7
 800b5d4:	47c0      	blx	r8
 800b5d6:	3001      	adds	r0, #1
 800b5d8:	d0e6      	beq.n	800b5a8 <_printf_common+0xa4>
 800b5da:	3601      	adds	r6, #1
 800b5dc:	e7d9      	b.n	800b592 <_printf_common+0x8e>
	...

0800b5e0 <_printf_i>:
 800b5e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b5e4:	7e0f      	ldrb	r7, [r1, #24]
 800b5e6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b5e8:	2f78      	cmp	r7, #120	; 0x78
 800b5ea:	4691      	mov	r9, r2
 800b5ec:	4680      	mov	r8, r0
 800b5ee:	460c      	mov	r4, r1
 800b5f0:	469a      	mov	sl, r3
 800b5f2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b5f6:	d807      	bhi.n	800b608 <_printf_i+0x28>
 800b5f8:	2f62      	cmp	r7, #98	; 0x62
 800b5fa:	d80a      	bhi.n	800b612 <_printf_i+0x32>
 800b5fc:	2f00      	cmp	r7, #0
 800b5fe:	f000 80d4 	beq.w	800b7aa <_printf_i+0x1ca>
 800b602:	2f58      	cmp	r7, #88	; 0x58
 800b604:	f000 80c0 	beq.w	800b788 <_printf_i+0x1a8>
 800b608:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b60c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b610:	e03a      	b.n	800b688 <_printf_i+0xa8>
 800b612:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b616:	2b15      	cmp	r3, #21
 800b618:	d8f6      	bhi.n	800b608 <_printf_i+0x28>
 800b61a:	a101      	add	r1, pc, #4	; (adr r1, 800b620 <_printf_i+0x40>)
 800b61c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b620:	0800b679 	.word	0x0800b679
 800b624:	0800b68d 	.word	0x0800b68d
 800b628:	0800b609 	.word	0x0800b609
 800b62c:	0800b609 	.word	0x0800b609
 800b630:	0800b609 	.word	0x0800b609
 800b634:	0800b609 	.word	0x0800b609
 800b638:	0800b68d 	.word	0x0800b68d
 800b63c:	0800b609 	.word	0x0800b609
 800b640:	0800b609 	.word	0x0800b609
 800b644:	0800b609 	.word	0x0800b609
 800b648:	0800b609 	.word	0x0800b609
 800b64c:	0800b791 	.word	0x0800b791
 800b650:	0800b6b9 	.word	0x0800b6b9
 800b654:	0800b74b 	.word	0x0800b74b
 800b658:	0800b609 	.word	0x0800b609
 800b65c:	0800b609 	.word	0x0800b609
 800b660:	0800b7b3 	.word	0x0800b7b3
 800b664:	0800b609 	.word	0x0800b609
 800b668:	0800b6b9 	.word	0x0800b6b9
 800b66c:	0800b609 	.word	0x0800b609
 800b670:	0800b609 	.word	0x0800b609
 800b674:	0800b753 	.word	0x0800b753
 800b678:	682b      	ldr	r3, [r5, #0]
 800b67a:	1d1a      	adds	r2, r3, #4
 800b67c:	681b      	ldr	r3, [r3, #0]
 800b67e:	602a      	str	r2, [r5, #0]
 800b680:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b684:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b688:	2301      	movs	r3, #1
 800b68a:	e09f      	b.n	800b7cc <_printf_i+0x1ec>
 800b68c:	6820      	ldr	r0, [r4, #0]
 800b68e:	682b      	ldr	r3, [r5, #0]
 800b690:	0607      	lsls	r7, r0, #24
 800b692:	f103 0104 	add.w	r1, r3, #4
 800b696:	6029      	str	r1, [r5, #0]
 800b698:	d501      	bpl.n	800b69e <_printf_i+0xbe>
 800b69a:	681e      	ldr	r6, [r3, #0]
 800b69c:	e003      	b.n	800b6a6 <_printf_i+0xc6>
 800b69e:	0646      	lsls	r6, r0, #25
 800b6a0:	d5fb      	bpl.n	800b69a <_printf_i+0xba>
 800b6a2:	f9b3 6000 	ldrsh.w	r6, [r3]
 800b6a6:	2e00      	cmp	r6, #0
 800b6a8:	da03      	bge.n	800b6b2 <_printf_i+0xd2>
 800b6aa:	232d      	movs	r3, #45	; 0x2d
 800b6ac:	4276      	negs	r6, r6
 800b6ae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b6b2:	485a      	ldr	r0, [pc, #360]	; (800b81c <_printf_i+0x23c>)
 800b6b4:	230a      	movs	r3, #10
 800b6b6:	e012      	b.n	800b6de <_printf_i+0xfe>
 800b6b8:	682b      	ldr	r3, [r5, #0]
 800b6ba:	6820      	ldr	r0, [r4, #0]
 800b6bc:	1d19      	adds	r1, r3, #4
 800b6be:	6029      	str	r1, [r5, #0]
 800b6c0:	0605      	lsls	r5, r0, #24
 800b6c2:	d501      	bpl.n	800b6c8 <_printf_i+0xe8>
 800b6c4:	681e      	ldr	r6, [r3, #0]
 800b6c6:	e002      	b.n	800b6ce <_printf_i+0xee>
 800b6c8:	0641      	lsls	r1, r0, #25
 800b6ca:	d5fb      	bpl.n	800b6c4 <_printf_i+0xe4>
 800b6cc:	881e      	ldrh	r6, [r3, #0]
 800b6ce:	4853      	ldr	r0, [pc, #332]	; (800b81c <_printf_i+0x23c>)
 800b6d0:	2f6f      	cmp	r7, #111	; 0x6f
 800b6d2:	bf0c      	ite	eq
 800b6d4:	2308      	moveq	r3, #8
 800b6d6:	230a      	movne	r3, #10
 800b6d8:	2100      	movs	r1, #0
 800b6da:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b6de:	6865      	ldr	r5, [r4, #4]
 800b6e0:	60a5      	str	r5, [r4, #8]
 800b6e2:	2d00      	cmp	r5, #0
 800b6e4:	bfa2      	ittt	ge
 800b6e6:	6821      	ldrge	r1, [r4, #0]
 800b6e8:	f021 0104 	bicge.w	r1, r1, #4
 800b6ec:	6021      	strge	r1, [r4, #0]
 800b6ee:	b90e      	cbnz	r6, 800b6f4 <_printf_i+0x114>
 800b6f0:	2d00      	cmp	r5, #0
 800b6f2:	d04b      	beq.n	800b78c <_printf_i+0x1ac>
 800b6f4:	4615      	mov	r5, r2
 800b6f6:	fbb6 f1f3 	udiv	r1, r6, r3
 800b6fa:	fb03 6711 	mls	r7, r3, r1, r6
 800b6fe:	5dc7      	ldrb	r7, [r0, r7]
 800b700:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b704:	4637      	mov	r7, r6
 800b706:	42bb      	cmp	r3, r7
 800b708:	460e      	mov	r6, r1
 800b70a:	d9f4      	bls.n	800b6f6 <_printf_i+0x116>
 800b70c:	2b08      	cmp	r3, #8
 800b70e:	d10b      	bne.n	800b728 <_printf_i+0x148>
 800b710:	6823      	ldr	r3, [r4, #0]
 800b712:	07de      	lsls	r6, r3, #31
 800b714:	d508      	bpl.n	800b728 <_printf_i+0x148>
 800b716:	6923      	ldr	r3, [r4, #16]
 800b718:	6861      	ldr	r1, [r4, #4]
 800b71a:	4299      	cmp	r1, r3
 800b71c:	bfde      	ittt	le
 800b71e:	2330      	movle	r3, #48	; 0x30
 800b720:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b724:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b728:	1b52      	subs	r2, r2, r5
 800b72a:	6122      	str	r2, [r4, #16]
 800b72c:	f8cd a000 	str.w	sl, [sp]
 800b730:	464b      	mov	r3, r9
 800b732:	aa03      	add	r2, sp, #12
 800b734:	4621      	mov	r1, r4
 800b736:	4640      	mov	r0, r8
 800b738:	f7ff fee4 	bl	800b504 <_printf_common>
 800b73c:	3001      	adds	r0, #1
 800b73e:	d14a      	bne.n	800b7d6 <_printf_i+0x1f6>
 800b740:	f04f 30ff 	mov.w	r0, #4294967295
 800b744:	b004      	add	sp, #16
 800b746:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b74a:	6823      	ldr	r3, [r4, #0]
 800b74c:	f043 0320 	orr.w	r3, r3, #32
 800b750:	6023      	str	r3, [r4, #0]
 800b752:	4833      	ldr	r0, [pc, #204]	; (800b820 <_printf_i+0x240>)
 800b754:	2778      	movs	r7, #120	; 0x78
 800b756:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800b75a:	6823      	ldr	r3, [r4, #0]
 800b75c:	6829      	ldr	r1, [r5, #0]
 800b75e:	061f      	lsls	r7, r3, #24
 800b760:	f851 6b04 	ldr.w	r6, [r1], #4
 800b764:	d402      	bmi.n	800b76c <_printf_i+0x18c>
 800b766:	065f      	lsls	r7, r3, #25
 800b768:	bf48      	it	mi
 800b76a:	b2b6      	uxthmi	r6, r6
 800b76c:	07df      	lsls	r7, r3, #31
 800b76e:	bf48      	it	mi
 800b770:	f043 0320 	orrmi.w	r3, r3, #32
 800b774:	6029      	str	r1, [r5, #0]
 800b776:	bf48      	it	mi
 800b778:	6023      	strmi	r3, [r4, #0]
 800b77a:	b91e      	cbnz	r6, 800b784 <_printf_i+0x1a4>
 800b77c:	6823      	ldr	r3, [r4, #0]
 800b77e:	f023 0320 	bic.w	r3, r3, #32
 800b782:	6023      	str	r3, [r4, #0]
 800b784:	2310      	movs	r3, #16
 800b786:	e7a7      	b.n	800b6d8 <_printf_i+0xf8>
 800b788:	4824      	ldr	r0, [pc, #144]	; (800b81c <_printf_i+0x23c>)
 800b78a:	e7e4      	b.n	800b756 <_printf_i+0x176>
 800b78c:	4615      	mov	r5, r2
 800b78e:	e7bd      	b.n	800b70c <_printf_i+0x12c>
 800b790:	682b      	ldr	r3, [r5, #0]
 800b792:	6826      	ldr	r6, [r4, #0]
 800b794:	6961      	ldr	r1, [r4, #20]
 800b796:	1d18      	adds	r0, r3, #4
 800b798:	6028      	str	r0, [r5, #0]
 800b79a:	0635      	lsls	r5, r6, #24
 800b79c:	681b      	ldr	r3, [r3, #0]
 800b79e:	d501      	bpl.n	800b7a4 <_printf_i+0x1c4>
 800b7a0:	6019      	str	r1, [r3, #0]
 800b7a2:	e002      	b.n	800b7aa <_printf_i+0x1ca>
 800b7a4:	0670      	lsls	r0, r6, #25
 800b7a6:	d5fb      	bpl.n	800b7a0 <_printf_i+0x1c0>
 800b7a8:	8019      	strh	r1, [r3, #0]
 800b7aa:	2300      	movs	r3, #0
 800b7ac:	6123      	str	r3, [r4, #16]
 800b7ae:	4615      	mov	r5, r2
 800b7b0:	e7bc      	b.n	800b72c <_printf_i+0x14c>
 800b7b2:	682b      	ldr	r3, [r5, #0]
 800b7b4:	1d1a      	adds	r2, r3, #4
 800b7b6:	602a      	str	r2, [r5, #0]
 800b7b8:	681d      	ldr	r5, [r3, #0]
 800b7ba:	6862      	ldr	r2, [r4, #4]
 800b7bc:	2100      	movs	r1, #0
 800b7be:	4628      	mov	r0, r5
 800b7c0:	f7f4 fd3e 	bl	8000240 <memchr>
 800b7c4:	b108      	cbz	r0, 800b7ca <_printf_i+0x1ea>
 800b7c6:	1b40      	subs	r0, r0, r5
 800b7c8:	6060      	str	r0, [r4, #4]
 800b7ca:	6863      	ldr	r3, [r4, #4]
 800b7cc:	6123      	str	r3, [r4, #16]
 800b7ce:	2300      	movs	r3, #0
 800b7d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b7d4:	e7aa      	b.n	800b72c <_printf_i+0x14c>
 800b7d6:	6923      	ldr	r3, [r4, #16]
 800b7d8:	462a      	mov	r2, r5
 800b7da:	4649      	mov	r1, r9
 800b7dc:	4640      	mov	r0, r8
 800b7de:	47d0      	blx	sl
 800b7e0:	3001      	adds	r0, #1
 800b7e2:	d0ad      	beq.n	800b740 <_printf_i+0x160>
 800b7e4:	6823      	ldr	r3, [r4, #0]
 800b7e6:	079b      	lsls	r3, r3, #30
 800b7e8:	d413      	bmi.n	800b812 <_printf_i+0x232>
 800b7ea:	68e0      	ldr	r0, [r4, #12]
 800b7ec:	9b03      	ldr	r3, [sp, #12]
 800b7ee:	4298      	cmp	r0, r3
 800b7f0:	bfb8      	it	lt
 800b7f2:	4618      	movlt	r0, r3
 800b7f4:	e7a6      	b.n	800b744 <_printf_i+0x164>
 800b7f6:	2301      	movs	r3, #1
 800b7f8:	4632      	mov	r2, r6
 800b7fa:	4649      	mov	r1, r9
 800b7fc:	4640      	mov	r0, r8
 800b7fe:	47d0      	blx	sl
 800b800:	3001      	adds	r0, #1
 800b802:	d09d      	beq.n	800b740 <_printf_i+0x160>
 800b804:	3501      	adds	r5, #1
 800b806:	68e3      	ldr	r3, [r4, #12]
 800b808:	9903      	ldr	r1, [sp, #12]
 800b80a:	1a5b      	subs	r3, r3, r1
 800b80c:	42ab      	cmp	r3, r5
 800b80e:	dcf2      	bgt.n	800b7f6 <_printf_i+0x216>
 800b810:	e7eb      	b.n	800b7ea <_printf_i+0x20a>
 800b812:	2500      	movs	r5, #0
 800b814:	f104 0619 	add.w	r6, r4, #25
 800b818:	e7f5      	b.n	800b806 <_printf_i+0x226>
 800b81a:	bf00      	nop
 800b81c:	0800ed02 	.word	0x0800ed02
 800b820:	0800ed13 	.word	0x0800ed13

0800b824 <std>:
 800b824:	2300      	movs	r3, #0
 800b826:	b510      	push	{r4, lr}
 800b828:	4604      	mov	r4, r0
 800b82a:	e9c0 3300 	strd	r3, r3, [r0]
 800b82e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b832:	6083      	str	r3, [r0, #8]
 800b834:	8181      	strh	r1, [r0, #12]
 800b836:	6643      	str	r3, [r0, #100]	; 0x64
 800b838:	81c2      	strh	r2, [r0, #14]
 800b83a:	6183      	str	r3, [r0, #24]
 800b83c:	4619      	mov	r1, r3
 800b83e:	2208      	movs	r2, #8
 800b840:	305c      	adds	r0, #92	; 0x5c
 800b842:	f000 f948 	bl	800bad6 <memset>
 800b846:	4b0d      	ldr	r3, [pc, #52]	; (800b87c <std+0x58>)
 800b848:	6263      	str	r3, [r4, #36]	; 0x24
 800b84a:	4b0d      	ldr	r3, [pc, #52]	; (800b880 <std+0x5c>)
 800b84c:	62a3      	str	r3, [r4, #40]	; 0x28
 800b84e:	4b0d      	ldr	r3, [pc, #52]	; (800b884 <std+0x60>)
 800b850:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b852:	4b0d      	ldr	r3, [pc, #52]	; (800b888 <std+0x64>)
 800b854:	6323      	str	r3, [r4, #48]	; 0x30
 800b856:	4b0d      	ldr	r3, [pc, #52]	; (800b88c <std+0x68>)
 800b858:	6224      	str	r4, [r4, #32]
 800b85a:	429c      	cmp	r4, r3
 800b85c:	d006      	beq.n	800b86c <std+0x48>
 800b85e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800b862:	4294      	cmp	r4, r2
 800b864:	d002      	beq.n	800b86c <std+0x48>
 800b866:	33d0      	adds	r3, #208	; 0xd0
 800b868:	429c      	cmp	r4, r3
 800b86a:	d105      	bne.n	800b878 <std+0x54>
 800b86c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b870:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b874:	f000 b9ac 	b.w	800bbd0 <__retarget_lock_init_recursive>
 800b878:	bd10      	pop	{r4, pc}
 800b87a:	bf00      	nop
 800b87c:	0800ba51 	.word	0x0800ba51
 800b880:	0800ba73 	.word	0x0800ba73
 800b884:	0800baab 	.word	0x0800baab
 800b888:	0800bacf 	.word	0x0800bacf
 800b88c:	200008e0 	.word	0x200008e0

0800b890 <stdio_exit_handler>:
 800b890:	4a02      	ldr	r2, [pc, #8]	; (800b89c <stdio_exit_handler+0xc>)
 800b892:	4903      	ldr	r1, [pc, #12]	; (800b8a0 <stdio_exit_handler+0x10>)
 800b894:	4803      	ldr	r0, [pc, #12]	; (800b8a4 <stdio_exit_handler+0x14>)
 800b896:	f000 b869 	b.w	800b96c <_fwalk_sglue>
 800b89a:	bf00      	nop
 800b89c:	200000d8 	.word	0x200000d8
 800b8a0:	0800d475 	.word	0x0800d475
 800b8a4:	200000e4 	.word	0x200000e4

0800b8a8 <cleanup_stdio>:
 800b8a8:	6841      	ldr	r1, [r0, #4]
 800b8aa:	4b0c      	ldr	r3, [pc, #48]	; (800b8dc <cleanup_stdio+0x34>)
 800b8ac:	4299      	cmp	r1, r3
 800b8ae:	b510      	push	{r4, lr}
 800b8b0:	4604      	mov	r4, r0
 800b8b2:	d001      	beq.n	800b8b8 <cleanup_stdio+0x10>
 800b8b4:	f001 fdde 	bl	800d474 <_fflush_r>
 800b8b8:	68a1      	ldr	r1, [r4, #8]
 800b8ba:	4b09      	ldr	r3, [pc, #36]	; (800b8e0 <cleanup_stdio+0x38>)
 800b8bc:	4299      	cmp	r1, r3
 800b8be:	d002      	beq.n	800b8c6 <cleanup_stdio+0x1e>
 800b8c0:	4620      	mov	r0, r4
 800b8c2:	f001 fdd7 	bl	800d474 <_fflush_r>
 800b8c6:	68e1      	ldr	r1, [r4, #12]
 800b8c8:	4b06      	ldr	r3, [pc, #24]	; (800b8e4 <cleanup_stdio+0x3c>)
 800b8ca:	4299      	cmp	r1, r3
 800b8cc:	d004      	beq.n	800b8d8 <cleanup_stdio+0x30>
 800b8ce:	4620      	mov	r0, r4
 800b8d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b8d4:	f001 bdce 	b.w	800d474 <_fflush_r>
 800b8d8:	bd10      	pop	{r4, pc}
 800b8da:	bf00      	nop
 800b8dc:	200008e0 	.word	0x200008e0
 800b8e0:	20000948 	.word	0x20000948
 800b8e4:	200009b0 	.word	0x200009b0

0800b8e8 <global_stdio_init.part.0>:
 800b8e8:	b510      	push	{r4, lr}
 800b8ea:	4b0b      	ldr	r3, [pc, #44]	; (800b918 <global_stdio_init.part.0+0x30>)
 800b8ec:	4c0b      	ldr	r4, [pc, #44]	; (800b91c <global_stdio_init.part.0+0x34>)
 800b8ee:	4a0c      	ldr	r2, [pc, #48]	; (800b920 <global_stdio_init.part.0+0x38>)
 800b8f0:	601a      	str	r2, [r3, #0]
 800b8f2:	4620      	mov	r0, r4
 800b8f4:	2200      	movs	r2, #0
 800b8f6:	2104      	movs	r1, #4
 800b8f8:	f7ff ff94 	bl	800b824 <std>
 800b8fc:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800b900:	2201      	movs	r2, #1
 800b902:	2109      	movs	r1, #9
 800b904:	f7ff ff8e 	bl	800b824 <std>
 800b908:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800b90c:	2202      	movs	r2, #2
 800b90e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b912:	2112      	movs	r1, #18
 800b914:	f7ff bf86 	b.w	800b824 <std>
 800b918:	20000a18 	.word	0x20000a18
 800b91c:	200008e0 	.word	0x200008e0
 800b920:	0800b891 	.word	0x0800b891

0800b924 <__sfp_lock_acquire>:
 800b924:	4801      	ldr	r0, [pc, #4]	; (800b92c <__sfp_lock_acquire+0x8>)
 800b926:	f000 b954 	b.w	800bbd2 <__retarget_lock_acquire_recursive>
 800b92a:	bf00      	nop
 800b92c:	20000a21 	.word	0x20000a21

0800b930 <__sfp_lock_release>:
 800b930:	4801      	ldr	r0, [pc, #4]	; (800b938 <__sfp_lock_release+0x8>)
 800b932:	f000 b94f 	b.w	800bbd4 <__retarget_lock_release_recursive>
 800b936:	bf00      	nop
 800b938:	20000a21 	.word	0x20000a21

0800b93c <__sinit>:
 800b93c:	b510      	push	{r4, lr}
 800b93e:	4604      	mov	r4, r0
 800b940:	f7ff fff0 	bl	800b924 <__sfp_lock_acquire>
 800b944:	6a23      	ldr	r3, [r4, #32]
 800b946:	b11b      	cbz	r3, 800b950 <__sinit+0x14>
 800b948:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b94c:	f7ff bff0 	b.w	800b930 <__sfp_lock_release>
 800b950:	4b04      	ldr	r3, [pc, #16]	; (800b964 <__sinit+0x28>)
 800b952:	6223      	str	r3, [r4, #32]
 800b954:	4b04      	ldr	r3, [pc, #16]	; (800b968 <__sinit+0x2c>)
 800b956:	681b      	ldr	r3, [r3, #0]
 800b958:	2b00      	cmp	r3, #0
 800b95a:	d1f5      	bne.n	800b948 <__sinit+0xc>
 800b95c:	f7ff ffc4 	bl	800b8e8 <global_stdio_init.part.0>
 800b960:	e7f2      	b.n	800b948 <__sinit+0xc>
 800b962:	bf00      	nop
 800b964:	0800b8a9 	.word	0x0800b8a9
 800b968:	20000a18 	.word	0x20000a18

0800b96c <_fwalk_sglue>:
 800b96c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b970:	4607      	mov	r7, r0
 800b972:	4688      	mov	r8, r1
 800b974:	4614      	mov	r4, r2
 800b976:	2600      	movs	r6, #0
 800b978:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b97c:	f1b9 0901 	subs.w	r9, r9, #1
 800b980:	d505      	bpl.n	800b98e <_fwalk_sglue+0x22>
 800b982:	6824      	ldr	r4, [r4, #0]
 800b984:	2c00      	cmp	r4, #0
 800b986:	d1f7      	bne.n	800b978 <_fwalk_sglue+0xc>
 800b988:	4630      	mov	r0, r6
 800b98a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b98e:	89ab      	ldrh	r3, [r5, #12]
 800b990:	2b01      	cmp	r3, #1
 800b992:	d907      	bls.n	800b9a4 <_fwalk_sglue+0x38>
 800b994:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b998:	3301      	adds	r3, #1
 800b99a:	d003      	beq.n	800b9a4 <_fwalk_sglue+0x38>
 800b99c:	4629      	mov	r1, r5
 800b99e:	4638      	mov	r0, r7
 800b9a0:	47c0      	blx	r8
 800b9a2:	4306      	orrs	r6, r0
 800b9a4:	3568      	adds	r5, #104	; 0x68
 800b9a6:	e7e9      	b.n	800b97c <_fwalk_sglue+0x10>

0800b9a8 <sniprintf>:
 800b9a8:	b40c      	push	{r2, r3}
 800b9aa:	b530      	push	{r4, r5, lr}
 800b9ac:	4b17      	ldr	r3, [pc, #92]	; (800ba0c <sniprintf+0x64>)
 800b9ae:	1e0c      	subs	r4, r1, #0
 800b9b0:	681d      	ldr	r5, [r3, #0]
 800b9b2:	b09d      	sub	sp, #116	; 0x74
 800b9b4:	da08      	bge.n	800b9c8 <sniprintf+0x20>
 800b9b6:	238b      	movs	r3, #139	; 0x8b
 800b9b8:	602b      	str	r3, [r5, #0]
 800b9ba:	f04f 30ff 	mov.w	r0, #4294967295
 800b9be:	b01d      	add	sp, #116	; 0x74
 800b9c0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b9c4:	b002      	add	sp, #8
 800b9c6:	4770      	bx	lr
 800b9c8:	f44f 7302 	mov.w	r3, #520	; 0x208
 800b9cc:	f8ad 3014 	strh.w	r3, [sp, #20]
 800b9d0:	bf14      	ite	ne
 800b9d2:	f104 33ff 	addne.w	r3, r4, #4294967295
 800b9d6:	4623      	moveq	r3, r4
 800b9d8:	9304      	str	r3, [sp, #16]
 800b9da:	9307      	str	r3, [sp, #28]
 800b9dc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800b9e0:	9002      	str	r0, [sp, #8]
 800b9e2:	9006      	str	r0, [sp, #24]
 800b9e4:	f8ad 3016 	strh.w	r3, [sp, #22]
 800b9e8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800b9ea:	ab21      	add	r3, sp, #132	; 0x84
 800b9ec:	a902      	add	r1, sp, #8
 800b9ee:	4628      	mov	r0, r5
 800b9f0:	9301      	str	r3, [sp, #4]
 800b9f2:	f001 fbbb 	bl	800d16c <_svfiprintf_r>
 800b9f6:	1c43      	adds	r3, r0, #1
 800b9f8:	bfbc      	itt	lt
 800b9fa:	238b      	movlt	r3, #139	; 0x8b
 800b9fc:	602b      	strlt	r3, [r5, #0]
 800b9fe:	2c00      	cmp	r4, #0
 800ba00:	d0dd      	beq.n	800b9be <sniprintf+0x16>
 800ba02:	9b02      	ldr	r3, [sp, #8]
 800ba04:	2200      	movs	r2, #0
 800ba06:	701a      	strb	r2, [r3, #0]
 800ba08:	e7d9      	b.n	800b9be <sniprintf+0x16>
 800ba0a:	bf00      	nop
 800ba0c:	20000130 	.word	0x20000130

0800ba10 <siprintf>:
 800ba10:	b40e      	push	{r1, r2, r3}
 800ba12:	b500      	push	{lr}
 800ba14:	b09c      	sub	sp, #112	; 0x70
 800ba16:	ab1d      	add	r3, sp, #116	; 0x74
 800ba18:	9002      	str	r0, [sp, #8]
 800ba1a:	9006      	str	r0, [sp, #24]
 800ba1c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800ba20:	4809      	ldr	r0, [pc, #36]	; (800ba48 <siprintf+0x38>)
 800ba22:	9107      	str	r1, [sp, #28]
 800ba24:	9104      	str	r1, [sp, #16]
 800ba26:	4909      	ldr	r1, [pc, #36]	; (800ba4c <siprintf+0x3c>)
 800ba28:	f853 2b04 	ldr.w	r2, [r3], #4
 800ba2c:	9105      	str	r1, [sp, #20]
 800ba2e:	6800      	ldr	r0, [r0, #0]
 800ba30:	9301      	str	r3, [sp, #4]
 800ba32:	a902      	add	r1, sp, #8
 800ba34:	f001 fb9a 	bl	800d16c <_svfiprintf_r>
 800ba38:	9b02      	ldr	r3, [sp, #8]
 800ba3a:	2200      	movs	r2, #0
 800ba3c:	701a      	strb	r2, [r3, #0]
 800ba3e:	b01c      	add	sp, #112	; 0x70
 800ba40:	f85d eb04 	ldr.w	lr, [sp], #4
 800ba44:	b003      	add	sp, #12
 800ba46:	4770      	bx	lr
 800ba48:	20000130 	.word	0x20000130
 800ba4c:	ffff0208 	.word	0xffff0208

0800ba50 <__sread>:
 800ba50:	b510      	push	{r4, lr}
 800ba52:	460c      	mov	r4, r1
 800ba54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ba58:	f000 f86c 	bl	800bb34 <_read_r>
 800ba5c:	2800      	cmp	r0, #0
 800ba5e:	bfab      	itete	ge
 800ba60:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800ba62:	89a3      	ldrhlt	r3, [r4, #12]
 800ba64:	181b      	addge	r3, r3, r0
 800ba66:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800ba6a:	bfac      	ite	ge
 800ba6c:	6563      	strge	r3, [r4, #84]	; 0x54
 800ba6e:	81a3      	strhlt	r3, [r4, #12]
 800ba70:	bd10      	pop	{r4, pc}

0800ba72 <__swrite>:
 800ba72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba76:	461f      	mov	r7, r3
 800ba78:	898b      	ldrh	r3, [r1, #12]
 800ba7a:	05db      	lsls	r3, r3, #23
 800ba7c:	4605      	mov	r5, r0
 800ba7e:	460c      	mov	r4, r1
 800ba80:	4616      	mov	r6, r2
 800ba82:	d505      	bpl.n	800ba90 <__swrite+0x1e>
 800ba84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ba88:	2302      	movs	r3, #2
 800ba8a:	2200      	movs	r2, #0
 800ba8c:	f000 f840 	bl	800bb10 <_lseek_r>
 800ba90:	89a3      	ldrh	r3, [r4, #12]
 800ba92:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ba96:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ba9a:	81a3      	strh	r3, [r4, #12]
 800ba9c:	4632      	mov	r2, r6
 800ba9e:	463b      	mov	r3, r7
 800baa0:	4628      	mov	r0, r5
 800baa2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800baa6:	f000 b857 	b.w	800bb58 <_write_r>

0800baaa <__sseek>:
 800baaa:	b510      	push	{r4, lr}
 800baac:	460c      	mov	r4, r1
 800baae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bab2:	f000 f82d 	bl	800bb10 <_lseek_r>
 800bab6:	1c43      	adds	r3, r0, #1
 800bab8:	89a3      	ldrh	r3, [r4, #12]
 800baba:	bf15      	itete	ne
 800babc:	6560      	strne	r0, [r4, #84]	; 0x54
 800babe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800bac2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800bac6:	81a3      	strheq	r3, [r4, #12]
 800bac8:	bf18      	it	ne
 800baca:	81a3      	strhne	r3, [r4, #12]
 800bacc:	bd10      	pop	{r4, pc}

0800bace <__sclose>:
 800bace:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bad2:	f000 b80d 	b.w	800baf0 <_close_r>

0800bad6 <memset>:
 800bad6:	4402      	add	r2, r0
 800bad8:	4603      	mov	r3, r0
 800bada:	4293      	cmp	r3, r2
 800badc:	d100      	bne.n	800bae0 <memset+0xa>
 800bade:	4770      	bx	lr
 800bae0:	f803 1b01 	strb.w	r1, [r3], #1
 800bae4:	e7f9      	b.n	800bada <memset+0x4>
	...

0800bae8 <_localeconv_r>:
 800bae8:	4800      	ldr	r0, [pc, #0]	; (800baec <_localeconv_r+0x4>)
 800baea:	4770      	bx	lr
 800baec:	20000224 	.word	0x20000224

0800baf0 <_close_r>:
 800baf0:	b538      	push	{r3, r4, r5, lr}
 800baf2:	4d06      	ldr	r5, [pc, #24]	; (800bb0c <_close_r+0x1c>)
 800baf4:	2300      	movs	r3, #0
 800baf6:	4604      	mov	r4, r0
 800baf8:	4608      	mov	r0, r1
 800bafa:	602b      	str	r3, [r5, #0]
 800bafc:	f7f8 f941 	bl	8003d82 <_close>
 800bb00:	1c43      	adds	r3, r0, #1
 800bb02:	d102      	bne.n	800bb0a <_close_r+0x1a>
 800bb04:	682b      	ldr	r3, [r5, #0]
 800bb06:	b103      	cbz	r3, 800bb0a <_close_r+0x1a>
 800bb08:	6023      	str	r3, [r4, #0]
 800bb0a:	bd38      	pop	{r3, r4, r5, pc}
 800bb0c:	20000a1c 	.word	0x20000a1c

0800bb10 <_lseek_r>:
 800bb10:	b538      	push	{r3, r4, r5, lr}
 800bb12:	4d07      	ldr	r5, [pc, #28]	; (800bb30 <_lseek_r+0x20>)
 800bb14:	4604      	mov	r4, r0
 800bb16:	4608      	mov	r0, r1
 800bb18:	4611      	mov	r1, r2
 800bb1a:	2200      	movs	r2, #0
 800bb1c:	602a      	str	r2, [r5, #0]
 800bb1e:	461a      	mov	r2, r3
 800bb20:	f7f8 f956 	bl	8003dd0 <_lseek>
 800bb24:	1c43      	adds	r3, r0, #1
 800bb26:	d102      	bne.n	800bb2e <_lseek_r+0x1e>
 800bb28:	682b      	ldr	r3, [r5, #0]
 800bb2a:	b103      	cbz	r3, 800bb2e <_lseek_r+0x1e>
 800bb2c:	6023      	str	r3, [r4, #0]
 800bb2e:	bd38      	pop	{r3, r4, r5, pc}
 800bb30:	20000a1c 	.word	0x20000a1c

0800bb34 <_read_r>:
 800bb34:	b538      	push	{r3, r4, r5, lr}
 800bb36:	4d07      	ldr	r5, [pc, #28]	; (800bb54 <_read_r+0x20>)
 800bb38:	4604      	mov	r4, r0
 800bb3a:	4608      	mov	r0, r1
 800bb3c:	4611      	mov	r1, r2
 800bb3e:	2200      	movs	r2, #0
 800bb40:	602a      	str	r2, [r5, #0]
 800bb42:	461a      	mov	r2, r3
 800bb44:	f7f8 f8e4 	bl	8003d10 <_read>
 800bb48:	1c43      	adds	r3, r0, #1
 800bb4a:	d102      	bne.n	800bb52 <_read_r+0x1e>
 800bb4c:	682b      	ldr	r3, [r5, #0]
 800bb4e:	b103      	cbz	r3, 800bb52 <_read_r+0x1e>
 800bb50:	6023      	str	r3, [r4, #0]
 800bb52:	bd38      	pop	{r3, r4, r5, pc}
 800bb54:	20000a1c 	.word	0x20000a1c

0800bb58 <_write_r>:
 800bb58:	b538      	push	{r3, r4, r5, lr}
 800bb5a:	4d07      	ldr	r5, [pc, #28]	; (800bb78 <_write_r+0x20>)
 800bb5c:	4604      	mov	r4, r0
 800bb5e:	4608      	mov	r0, r1
 800bb60:	4611      	mov	r1, r2
 800bb62:	2200      	movs	r2, #0
 800bb64:	602a      	str	r2, [r5, #0]
 800bb66:	461a      	mov	r2, r3
 800bb68:	f7f8 f8ef 	bl	8003d4a <_write>
 800bb6c:	1c43      	adds	r3, r0, #1
 800bb6e:	d102      	bne.n	800bb76 <_write_r+0x1e>
 800bb70:	682b      	ldr	r3, [r5, #0]
 800bb72:	b103      	cbz	r3, 800bb76 <_write_r+0x1e>
 800bb74:	6023      	str	r3, [r4, #0]
 800bb76:	bd38      	pop	{r3, r4, r5, pc}
 800bb78:	20000a1c 	.word	0x20000a1c

0800bb7c <__errno>:
 800bb7c:	4b01      	ldr	r3, [pc, #4]	; (800bb84 <__errno+0x8>)
 800bb7e:	6818      	ldr	r0, [r3, #0]
 800bb80:	4770      	bx	lr
 800bb82:	bf00      	nop
 800bb84:	20000130 	.word	0x20000130

0800bb88 <__libc_init_array>:
 800bb88:	b570      	push	{r4, r5, r6, lr}
 800bb8a:	4d0d      	ldr	r5, [pc, #52]	; (800bbc0 <__libc_init_array+0x38>)
 800bb8c:	4c0d      	ldr	r4, [pc, #52]	; (800bbc4 <__libc_init_array+0x3c>)
 800bb8e:	1b64      	subs	r4, r4, r5
 800bb90:	10a4      	asrs	r4, r4, #2
 800bb92:	2600      	movs	r6, #0
 800bb94:	42a6      	cmp	r6, r4
 800bb96:	d109      	bne.n	800bbac <__libc_init_array+0x24>
 800bb98:	4d0b      	ldr	r5, [pc, #44]	; (800bbc8 <__libc_init_array+0x40>)
 800bb9a:	4c0c      	ldr	r4, [pc, #48]	; (800bbcc <__libc_init_array+0x44>)
 800bb9c:	f002 fe48 	bl	800e830 <_init>
 800bba0:	1b64      	subs	r4, r4, r5
 800bba2:	10a4      	asrs	r4, r4, #2
 800bba4:	2600      	movs	r6, #0
 800bba6:	42a6      	cmp	r6, r4
 800bba8:	d105      	bne.n	800bbb6 <__libc_init_array+0x2e>
 800bbaa:	bd70      	pop	{r4, r5, r6, pc}
 800bbac:	f855 3b04 	ldr.w	r3, [r5], #4
 800bbb0:	4798      	blx	r3
 800bbb2:	3601      	adds	r6, #1
 800bbb4:	e7ee      	b.n	800bb94 <__libc_init_array+0xc>
 800bbb6:	f855 3b04 	ldr.w	r3, [r5], #4
 800bbba:	4798      	blx	r3
 800bbbc:	3601      	adds	r6, #1
 800bbbe:	e7f2      	b.n	800bba6 <__libc_init_array+0x1e>
 800bbc0:	0800f248 	.word	0x0800f248
 800bbc4:	0800f248 	.word	0x0800f248
 800bbc8:	0800f248 	.word	0x0800f248
 800bbcc:	0800f24c 	.word	0x0800f24c

0800bbd0 <__retarget_lock_init_recursive>:
 800bbd0:	4770      	bx	lr

0800bbd2 <__retarget_lock_acquire_recursive>:
 800bbd2:	4770      	bx	lr

0800bbd4 <__retarget_lock_release_recursive>:
 800bbd4:	4770      	bx	lr

0800bbd6 <quorem>:
 800bbd6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbda:	6903      	ldr	r3, [r0, #16]
 800bbdc:	690c      	ldr	r4, [r1, #16]
 800bbde:	42a3      	cmp	r3, r4
 800bbe0:	4607      	mov	r7, r0
 800bbe2:	db7e      	blt.n	800bce2 <quorem+0x10c>
 800bbe4:	3c01      	subs	r4, #1
 800bbe6:	f101 0814 	add.w	r8, r1, #20
 800bbea:	f100 0514 	add.w	r5, r0, #20
 800bbee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bbf2:	9301      	str	r3, [sp, #4]
 800bbf4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800bbf8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bbfc:	3301      	adds	r3, #1
 800bbfe:	429a      	cmp	r2, r3
 800bc00:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800bc04:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800bc08:	fbb2 f6f3 	udiv	r6, r2, r3
 800bc0c:	d331      	bcc.n	800bc72 <quorem+0x9c>
 800bc0e:	f04f 0e00 	mov.w	lr, #0
 800bc12:	4640      	mov	r0, r8
 800bc14:	46ac      	mov	ip, r5
 800bc16:	46f2      	mov	sl, lr
 800bc18:	f850 2b04 	ldr.w	r2, [r0], #4
 800bc1c:	b293      	uxth	r3, r2
 800bc1e:	fb06 e303 	mla	r3, r6, r3, lr
 800bc22:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800bc26:	0c1a      	lsrs	r2, r3, #16
 800bc28:	b29b      	uxth	r3, r3
 800bc2a:	ebaa 0303 	sub.w	r3, sl, r3
 800bc2e:	f8dc a000 	ldr.w	sl, [ip]
 800bc32:	fa13 f38a 	uxtah	r3, r3, sl
 800bc36:	fb06 220e 	mla	r2, r6, lr, r2
 800bc3a:	9300      	str	r3, [sp, #0]
 800bc3c:	9b00      	ldr	r3, [sp, #0]
 800bc3e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800bc42:	b292      	uxth	r2, r2
 800bc44:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800bc48:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800bc4c:	f8bd 3000 	ldrh.w	r3, [sp]
 800bc50:	4581      	cmp	r9, r0
 800bc52:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bc56:	f84c 3b04 	str.w	r3, [ip], #4
 800bc5a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800bc5e:	d2db      	bcs.n	800bc18 <quorem+0x42>
 800bc60:	f855 300b 	ldr.w	r3, [r5, fp]
 800bc64:	b92b      	cbnz	r3, 800bc72 <quorem+0x9c>
 800bc66:	9b01      	ldr	r3, [sp, #4]
 800bc68:	3b04      	subs	r3, #4
 800bc6a:	429d      	cmp	r5, r3
 800bc6c:	461a      	mov	r2, r3
 800bc6e:	d32c      	bcc.n	800bcca <quorem+0xf4>
 800bc70:	613c      	str	r4, [r7, #16]
 800bc72:	4638      	mov	r0, r7
 800bc74:	f001 f920 	bl	800ceb8 <__mcmp>
 800bc78:	2800      	cmp	r0, #0
 800bc7a:	db22      	blt.n	800bcc2 <quorem+0xec>
 800bc7c:	3601      	adds	r6, #1
 800bc7e:	4629      	mov	r1, r5
 800bc80:	2000      	movs	r0, #0
 800bc82:	f858 2b04 	ldr.w	r2, [r8], #4
 800bc86:	f8d1 c000 	ldr.w	ip, [r1]
 800bc8a:	b293      	uxth	r3, r2
 800bc8c:	1ac3      	subs	r3, r0, r3
 800bc8e:	0c12      	lsrs	r2, r2, #16
 800bc90:	fa13 f38c 	uxtah	r3, r3, ip
 800bc94:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800bc98:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800bc9c:	b29b      	uxth	r3, r3
 800bc9e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bca2:	45c1      	cmp	r9, r8
 800bca4:	f841 3b04 	str.w	r3, [r1], #4
 800bca8:	ea4f 4022 	mov.w	r0, r2, asr #16
 800bcac:	d2e9      	bcs.n	800bc82 <quorem+0xac>
 800bcae:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bcb2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bcb6:	b922      	cbnz	r2, 800bcc2 <quorem+0xec>
 800bcb8:	3b04      	subs	r3, #4
 800bcba:	429d      	cmp	r5, r3
 800bcbc:	461a      	mov	r2, r3
 800bcbe:	d30a      	bcc.n	800bcd6 <quorem+0x100>
 800bcc0:	613c      	str	r4, [r7, #16]
 800bcc2:	4630      	mov	r0, r6
 800bcc4:	b003      	add	sp, #12
 800bcc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bcca:	6812      	ldr	r2, [r2, #0]
 800bccc:	3b04      	subs	r3, #4
 800bcce:	2a00      	cmp	r2, #0
 800bcd0:	d1ce      	bne.n	800bc70 <quorem+0x9a>
 800bcd2:	3c01      	subs	r4, #1
 800bcd4:	e7c9      	b.n	800bc6a <quorem+0x94>
 800bcd6:	6812      	ldr	r2, [r2, #0]
 800bcd8:	3b04      	subs	r3, #4
 800bcda:	2a00      	cmp	r2, #0
 800bcdc:	d1f0      	bne.n	800bcc0 <quorem+0xea>
 800bcde:	3c01      	subs	r4, #1
 800bce0:	e7eb      	b.n	800bcba <quorem+0xe4>
 800bce2:	2000      	movs	r0, #0
 800bce4:	e7ee      	b.n	800bcc4 <quorem+0xee>
	...

0800bce8 <_dtoa_r>:
 800bce8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcec:	ed2d 8b02 	vpush	{d8}
 800bcf0:	69c5      	ldr	r5, [r0, #28]
 800bcf2:	b091      	sub	sp, #68	; 0x44
 800bcf4:	ed8d 0b02 	vstr	d0, [sp, #8]
 800bcf8:	ec59 8b10 	vmov	r8, r9, d0
 800bcfc:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 800bcfe:	9106      	str	r1, [sp, #24]
 800bd00:	4606      	mov	r6, r0
 800bd02:	9208      	str	r2, [sp, #32]
 800bd04:	930c      	str	r3, [sp, #48]	; 0x30
 800bd06:	b975      	cbnz	r5, 800bd26 <_dtoa_r+0x3e>
 800bd08:	2010      	movs	r0, #16
 800bd0a:	f000 fda5 	bl	800c858 <malloc>
 800bd0e:	4602      	mov	r2, r0
 800bd10:	61f0      	str	r0, [r6, #28]
 800bd12:	b920      	cbnz	r0, 800bd1e <_dtoa_r+0x36>
 800bd14:	4ba6      	ldr	r3, [pc, #664]	; (800bfb0 <_dtoa_r+0x2c8>)
 800bd16:	21ef      	movs	r1, #239	; 0xef
 800bd18:	48a6      	ldr	r0, [pc, #664]	; (800bfb4 <_dtoa_r+0x2cc>)
 800bd1a:	f001 fc0b 	bl	800d534 <__assert_func>
 800bd1e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800bd22:	6005      	str	r5, [r0, #0]
 800bd24:	60c5      	str	r5, [r0, #12]
 800bd26:	69f3      	ldr	r3, [r6, #28]
 800bd28:	6819      	ldr	r1, [r3, #0]
 800bd2a:	b151      	cbz	r1, 800bd42 <_dtoa_r+0x5a>
 800bd2c:	685a      	ldr	r2, [r3, #4]
 800bd2e:	604a      	str	r2, [r1, #4]
 800bd30:	2301      	movs	r3, #1
 800bd32:	4093      	lsls	r3, r2
 800bd34:	608b      	str	r3, [r1, #8]
 800bd36:	4630      	mov	r0, r6
 800bd38:	f000 fe82 	bl	800ca40 <_Bfree>
 800bd3c:	69f3      	ldr	r3, [r6, #28]
 800bd3e:	2200      	movs	r2, #0
 800bd40:	601a      	str	r2, [r3, #0]
 800bd42:	f1b9 0300 	subs.w	r3, r9, #0
 800bd46:	bfbb      	ittet	lt
 800bd48:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800bd4c:	9303      	strlt	r3, [sp, #12]
 800bd4e:	2300      	movge	r3, #0
 800bd50:	2201      	movlt	r2, #1
 800bd52:	bfac      	ite	ge
 800bd54:	6023      	strge	r3, [r4, #0]
 800bd56:	6022      	strlt	r2, [r4, #0]
 800bd58:	4b97      	ldr	r3, [pc, #604]	; (800bfb8 <_dtoa_r+0x2d0>)
 800bd5a:	9c03      	ldr	r4, [sp, #12]
 800bd5c:	43a3      	bics	r3, r4
 800bd5e:	d11c      	bne.n	800bd9a <_dtoa_r+0xb2>
 800bd60:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bd62:	f242 730f 	movw	r3, #9999	; 0x270f
 800bd66:	6013      	str	r3, [r2, #0]
 800bd68:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800bd6c:	ea53 0308 	orrs.w	r3, r3, r8
 800bd70:	f000 84fb 	beq.w	800c76a <_dtoa_r+0xa82>
 800bd74:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800bd76:	b963      	cbnz	r3, 800bd92 <_dtoa_r+0xaa>
 800bd78:	4b90      	ldr	r3, [pc, #576]	; (800bfbc <_dtoa_r+0x2d4>)
 800bd7a:	e020      	b.n	800bdbe <_dtoa_r+0xd6>
 800bd7c:	4b90      	ldr	r3, [pc, #576]	; (800bfc0 <_dtoa_r+0x2d8>)
 800bd7e:	9301      	str	r3, [sp, #4]
 800bd80:	3308      	adds	r3, #8
 800bd82:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800bd84:	6013      	str	r3, [r2, #0]
 800bd86:	9801      	ldr	r0, [sp, #4]
 800bd88:	b011      	add	sp, #68	; 0x44
 800bd8a:	ecbd 8b02 	vpop	{d8}
 800bd8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd92:	4b8a      	ldr	r3, [pc, #552]	; (800bfbc <_dtoa_r+0x2d4>)
 800bd94:	9301      	str	r3, [sp, #4]
 800bd96:	3303      	adds	r3, #3
 800bd98:	e7f3      	b.n	800bd82 <_dtoa_r+0x9a>
 800bd9a:	ed9d 8b02 	vldr	d8, [sp, #8]
 800bd9e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800bda2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bda6:	d10c      	bne.n	800bdc2 <_dtoa_r+0xda>
 800bda8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bdaa:	2301      	movs	r3, #1
 800bdac:	6013      	str	r3, [r2, #0]
 800bdae:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800bdb0:	2b00      	cmp	r3, #0
 800bdb2:	f000 84d7 	beq.w	800c764 <_dtoa_r+0xa7c>
 800bdb6:	4b83      	ldr	r3, [pc, #524]	; (800bfc4 <_dtoa_r+0x2dc>)
 800bdb8:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800bdba:	6013      	str	r3, [r2, #0]
 800bdbc:	3b01      	subs	r3, #1
 800bdbe:	9301      	str	r3, [sp, #4]
 800bdc0:	e7e1      	b.n	800bd86 <_dtoa_r+0x9e>
 800bdc2:	aa0e      	add	r2, sp, #56	; 0x38
 800bdc4:	a90f      	add	r1, sp, #60	; 0x3c
 800bdc6:	4630      	mov	r0, r6
 800bdc8:	eeb0 0b48 	vmov.f64	d0, d8
 800bdcc:	f001 f91a 	bl	800d004 <__d2b>
 800bdd0:	f3c4 530a 	ubfx	r3, r4, #20, #11
 800bdd4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bdd6:	4605      	mov	r5, r0
 800bdd8:	2b00      	cmp	r3, #0
 800bdda:	d046      	beq.n	800be6a <_dtoa_r+0x182>
 800bddc:	eeb0 7b48 	vmov.f64	d7, d8
 800bde0:	ee18 1a90 	vmov	r1, s17
 800bde4:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800bde8:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 800bdec:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800bdf0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800bdf4:	2000      	movs	r0, #0
 800bdf6:	ee07 1a90 	vmov	s15, r1
 800bdfa:	eeb7 6b08 	vmov.f64	d6, #120	; 0x3fc00000  1.5
 800bdfe:	ed9f 5b66 	vldr	d5, [pc, #408]	; 800bf98 <_dtoa_r+0x2b0>
 800be02:	ee37 7b46 	vsub.f64	d7, d7, d6
 800be06:	ed9f 6b66 	vldr	d6, [pc, #408]	; 800bfa0 <_dtoa_r+0x2b8>
 800be0a:	eea7 6b05 	vfma.f64	d6, d7, d5
 800be0e:	ed9f 5b66 	vldr	d5, [pc, #408]	; 800bfa8 <_dtoa_r+0x2c0>
 800be12:	ee07 3a90 	vmov	s15, r3
 800be16:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800be1a:	eeb0 7b46 	vmov.f64	d7, d6
 800be1e:	eea4 7b05 	vfma.f64	d7, d4, d5
 800be22:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800be26:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800be2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800be2e:	ee16 ba90 	vmov	fp, s13
 800be32:	9009      	str	r0, [sp, #36]	; 0x24
 800be34:	d508      	bpl.n	800be48 <_dtoa_r+0x160>
 800be36:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800be3a:	eeb4 6b47 	vcmp.f64	d6, d7
 800be3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800be42:	bf18      	it	ne
 800be44:	f10b 3bff 	addne.w	fp, fp, #4294967295
 800be48:	f1bb 0f16 	cmp.w	fp, #22
 800be4c:	d82b      	bhi.n	800bea6 <_dtoa_r+0x1be>
 800be4e:	495e      	ldr	r1, [pc, #376]	; (800bfc8 <_dtoa_r+0x2e0>)
 800be50:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 800be54:	ed91 7b00 	vldr	d7, [r1]
 800be58:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800be5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800be60:	d501      	bpl.n	800be66 <_dtoa_r+0x17e>
 800be62:	f10b 3bff 	add.w	fp, fp, #4294967295
 800be66:	2100      	movs	r1, #0
 800be68:	e01e      	b.n	800bea8 <_dtoa_r+0x1c0>
 800be6a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800be6c:	4413      	add	r3, r2
 800be6e:	f203 4132 	addw	r1, r3, #1074	; 0x432
 800be72:	2920      	cmp	r1, #32
 800be74:	bfc1      	itttt	gt
 800be76:	f1c1 0140 	rsbgt	r1, r1, #64	; 0x40
 800be7a:	408c      	lslgt	r4, r1
 800be7c:	f203 4112 	addwgt	r1, r3, #1042	; 0x412
 800be80:	fa28 f101 	lsrgt.w	r1, r8, r1
 800be84:	bfd6      	itet	le
 800be86:	f1c1 0120 	rsble	r1, r1, #32
 800be8a:	4321      	orrgt	r1, r4
 800be8c:	fa08 f101 	lslle.w	r1, r8, r1
 800be90:	ee07 1a90 	vmov	s15, r1
 800be94:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800be98:	3b01      	subs	r3, #1
 800be9a:	ee17 1a90 	vmov	r1, s15
 800be9e:	2001      	movs	r0, #1
 800bea0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800bea4:	e7a7      	b.n	800bdf6 <_dtoa_r+0x10e>
 800bea6:	2101      	movs	r1, #1
 800bea8:	1ad2      	subs	r2, r2, r3
 800beaa:	1e53      	subs	r3, r2, #1
 800beac:	9305      	str	r3, [sp, #20]
 800beae:	bf45      	ittet	mi
 800beb0:	f1c2 0301 	rsbmi	r3, r2, #1
 800beb4:	9304      	strmi	r3, [sp, #16]
 800beb6:	2300      	movpl	r3, #0
 800beb8:	2300      	movmi	r3, #0
 800beba:	bf4c      	ite	mi
 800bebc:	9305      	strmi	r3, [sp, #20]
 800bebe:	9304      	strpl	r3, [sp, #16]
 800bec0:	f1bb 0f00 	cmp.w	fp, #0
 800bec4:	910b      	str	r1, [sp, #44]	; 0x2c
 800bec6:	db18      	blt.n	800befa <_dtoa_r+0x212>
 800bec8:	9b05      	ldr	r3, [sp, #20]
 800beca:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 800bece:	445b      	add	r3, fp
 800bed0:	9305      	str	r3, [sp, #20]
 800bed2:	2300      	movs	r3, #0
 800bed4:	9a06      	ldr	r2, [sp, #24]
 800bed6:	2a09      	cmp	r2, #9
 800bed8:	d848      	bhi.n	800bf6c <_dtoa_r+0x284>
 800beda:	2a05      	cmp	r2, #5
 800bedc:	bfc4      	itt	gt
 800bede:	3a04      	subgt	r2, #4
 800bee0:	9206      	strgt	r2, [sp, #24]
 800bee2:	9a06      	ldr	r2, [sp, #24]
 800bee4:	f1a2 0202 	sub.w	r2, r2, #2
 800bee8:	bfcc      	ite	gt
 800beea:	2400      	movgt	r4, #0
 800beec:	2401      	movle	r4, #1
 800beee:	2a03      	cmp	r2, #3
 800bef0:	d847      	bhi.n	800bf82 <_dtoa_r+0x29a>
 800bef2:	e8df f002 	tbb	[pc, r2]
 800bef6:	2d0b      	.short	0x2d0b
 800bef8:	392b      	.short	0x392b
 800befa:	9b04      	ldr	r3, [sp, #16]
 800befc:	2200      	movs	r2, #0
 800befe:	eba3 030b 	sub.w	r3, r3, fp
 800bf02:	9304      	str	r3, [sp, #16]
 800bf04:	920a      	str	r2, [sp, #40]	; 0x28
 800bf06:	f1cb 0300 	rsb	r3, fp, #0
 800bf0a:	e7e3      	b.n	800bed4 <_dtoa_r+0x1ec>
 800bf0c:	2200      	movs	r2, #0
 800bf0e:	9207      	str	r2, [sp, #28]
 800bf10:	9a08      	ldr	r2, [sp, #32]
 800bf12:	2a00      	cmp	r2, #0
 800bf14:	dc38      	bgt.n	800bf88 <_dtoa_r+0x2a0>
 800bf16:	f04f 0a01 	mov.w	sl, #1
 800bf1a:	46d1      	mov	r9, sl
 800bf1c:	4652      	mov	r2, sl
 800bf1e:	f8cd a020 	str.w	sl, [sp, #32]
 800bf22:	69f7      	ldr	r7, [r6, #28]
 800bf24:	2100      	movs	r1, #0
 800bf26:	2004      	movs	r0, #4
 800bf28:	f100 0c14 	add.w	ip, r0, #20
 800bf2c:	4594      	cmp	ip, r2
 800bf2e:	d930      	bls.n	800bf92 <_dtoa_r+0x2aa>
 800bf30:	6079      	str	r1, [r7, #4]
 800bf32:	4630      	mov	r0, r6
 800bf34:	930d      	str	r3, [sp, #52]	; 0x34
 800bf36:	f000 fd43 	bl	800c9c0 <_Balloc>
 800bf3a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bf3c:	9001      	str	r0, [sp, #4]
 800bf3e:	4602      	mov	r2, r0
 800bf40:	2800      	cmp	r0, #0
 800bf42:	d145      	bne.n	800bfd0 <_dtoa_r+0x2e8>
 800bf44:	4b21      	ldr	r3, [pc, #132]	; (800bfcc <_dtoa_r+0x2e4>)
 800bf46:	f240 11af 	movw	r1, #431	; 0x1af
 800bf4a:	e6e5      	b.n	800bd18 <_dtoa_r+0x30>
 800bf4c:	2201      	movs	r2, #1
 800bf4e:	e7de      	b.n	800bf0e <_dtoa_r+0x226>
 800bf50:	2200      	movs	r2, #0
 800bf52:	9207      	str	r2, [sp, #28]
 800bf54:	9a08      	ldr	r2, [sp, #32]
 800bf56:	eb0b 0a02 	add.w	sl, fp, r2
 800bf5a:	f10a 0901 	add.w	r9, sl, #1
 800bf5e:	464a      	mov	r2, r9
 800bf60:	2a01      	cmp	r2, #1
 800bf62:	bfb8      	it	lt
 800bf64:	2201      	movlt	r2, #1
 800bf66:	e7dc      	b.n	800bf22 <_dtoa_r+0x23a>
 800bf68:	2201      	movs	r2, #1
 800bf6a:	e7f2      	b.n	800bf52 <_dtoa_r+0x26a>
 800bf6c:	2401      	movs	r4, #1
 800bf6e:	2200      	movs	r2, #0
 800bf70:	e9cd 2406 	strd	r2, r4, [sp, #24]
 800bf74:	f04f 3aff 	mov.w	sl, #4294967295
 800bf78:	2100      	movs	r1, #0
 800bf7a:	46d1      	mov	r9, sl
 800bf7c:	2212      	movs	r2, #18
 800bf7e:	9108      	str	r1, [sp, #32]
 800bf80:	e7cf      	b.n	800bf22 <_dtoa_r+0x23a>
 800bf82:	2201      	movs	r2, #1
 800bf84:	9207      	str	r2, [sp, #28]
 800bf86:	e7f5      	b.n	800bf74 <_dtoa_r+0x28c>
 800bf88:	f8dd a020 	ldr.w	sl, [sp, #32]
 800bf8c:	46d1      	mov	r9, sl
 800bf8e:	4652      	mov	r2, sl
 800bf90:	e7c7      	b.n	800bf22 <_dtoa_r+0x23a>
 800bf92:	3101      	adds	r1, #1
 800bf94:	0040      	lsls	r0, r0, #1
 800bf96:	e7c7      	b.n	800bf28 <_dtoa_r+0x240>
 800bf98:	636f4361 	.word	0x636f4361
 800bf9c:	3fd287a7 	.word	0x3fd287a7
 800bfa0:	8b60c8b3 	.word	0x8b60c8b3
 800bfa4:	3fc68a28 	.word	0x3fc68a28
 800bfa8:	509f79fb 	.word	0x509f79fb
 800bfac:	3fd34413 	.word	0x3fd34413
 800bfb0:	0800ed31 	.word	0x0800ed31
 800bfb4:	0800ed48 	.word	0x0800ed48
 800bfb8:	7ff00000 	.word	0x7ff00000
 800bfbc:	0800ed2d 	.word	0x0800ed2d
 800bfc0:	0800ed24 	.word	0x0800ed24
 800bfc4:	0800ed01 	.word	0x0800ed01
 800bfc8:	0800ee38 	.word	0x0800ee38
 800bfcc:	0800eda0 	.word	0x0800eda0
 800bfd0:	69f2      	ldr	r2, [r6, #28]
 800bfd2:	9901      	ldr	r1, [sp, #4]
 800bfd4:	6011      	str	r1, [r2, #0]
 800bfd6:	f1b9 0f0e 	cmp.w	r9, #14
 800bfda:	d86c      	bhi.n	800c0b6 <_dtoa_r+0x3ce>
 800bfdc:	2c00      	cmp	r4, #0
 800bfde:	d06a      	beq.n	800c0b6 <_dtoa_r+0x3ce>
 800bfe0:	f1bb 0f00 	cmp.w	fp, #0
 800bfe4:	f340 80a0 	ble.w	800c128 <_dtoa_r+0x440>
 800bfe8:	4ac1      	ldr	r2, [pc, #772]	; (800c2f0 <_dtoa_r+0x608>)
 800bfea:	f00b 010f 	and.w	r1, fp, #15
 800bfee:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800bff2:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800bff6:	ed92 7b00 	vldr	d7, [r2]
 800bffa:	ea4f 122b 	mov.w	r2, fp, asr #4
 800bffe:	f000 8087 	beq.w	800c110 <_dtoa_r+0x428>
 800c002:	49bc      	ldr	r1, [pc, #752]	; (800c2f4 <_dtoa_r+0x60c>)
 800c004:	ed91 6b08 	vldr	d6, [r1, #32]
 800c008:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800c00c:	ed8d 6b02 	vstr	d6, [sp, #8]
 800c010:	f002 020f 	and.w	r2, r2, #15
 800c014:	2103      	movs	r1, #3
 800c016:	48b7      	ldr	r0, [pc, #732]	; (800c2f4 <_dtoa_r+0x60c>)
 800c018:	2a00      	cmp	r2, #0
 800c01a:	d17b      	bne.n	800c114 <_dtoa_r+0x42c>
 800c01c:	ed9d 6b02 	vldr	d6, [sp, #8]
 800c020:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800c024:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c028:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c02a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c02e:	2a00      	cmp	r2, #0
 800c030:	f000 80a0 	beq.w	800c174 <_dtoa_r+0x48c>
 800c034:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800c038:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800c03c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c040:	f140 8098 	bpl.w	800c174 <_dtoa_r+0x48c>
 800c044:	f1b9 0f00 	cmp.w	r9, #0
 800c048:	f000 8094 	beq.w	800c174 <_dtoa_r+0x48c>
 800c04c:	f1ba 0f00 	cmp.w	sl, #0
 800c050:	dd2f      	ble.n	800c0b2 <_dtoa_r+0x3ca>
 800c052:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 800c056:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c05a:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c05e:	f10b 32ff 	add.w	r2, fp, #4294967295
 800c062:	3101      	adds	r1, #1
 800c064:	4654      	mov	r4, sl
 800c066:	ed9d 6b02 	vldr	d6, [sp, #8]
 800c06a:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 800c06e:	ee07 1a90 	vmov	s15, r1
 800c072:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800c076:	eea7 5b06 	vfma.f64	d5, d7, d6
 800c07a:	ee15 7a90 	vmov	r7, s11
 800c07e:	ec51 0b15 	vmov	r0, r1, d5
 800c082:	f1a7 7150 	sub.w	r1, r7, #54525952	; 0x3400000
 800c086:	2c00      	cmp	r4, #0
 800c088:	d177      	bne.n	800c17a <_dtoa_r+0x492>
 800c08a:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800c08e:	ee36 6b47 	vsub.f64	d6, d6, d7
 800c092:	ec41 0b17 	vmov	d7, r0, r1
 800c096:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800c09a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c09e:	f300 826a 	bgt.w	800c576 <_dtoa_r+0x88e>
 800c0a2:	eeb1 7b47 	vneg.f64	d7, d7
 800c0a6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800c0aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c0ae:	f100 8260 	bmi.w	800c572 <_dtoa_r+0x88a>
 800c0b2:	ed8d 8b02 	vstr	d8, [sp, #8]
 800c0b6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800c0b8:	2a00      	cmp	r2, #0
 800c0ba:	f2c0 811d 	blt.w	800c2f8 <_dtoa_r+0x610>
 800c0be:	f1bb 0f0e 	cmp.w	fp, #14
 800c0c2:	f300 8119 	bgt.w	800c2f8 <_dtoa_r+0x610>
 800c0c6:	4b8a      	ldr	r3, [pc, #552]	; (800c2f0 <_dtoa_r+0x608>)
 800c0c8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800c0cc:	ed93 6b00 	vldr	d6, [r3]
 800c0d0:	9b08      	ldr	r3, [sp, #32]
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	f280 80b7 	bge.w	800c246 <_dtoa_r+0x55e>
 800c0d8:	f1b9 0f00 	cmp.w	r9, #0
 800c0dc:	f300 80b3 	bgt.w	800c246 <_dtoa_r+0x55e>
 800c0e0:	f040 8246 	bne.w	800c570 <_dtoa_r+0x888>
 800c0e4:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800c0e8:	ee26 6b07 	vmul.f64	d6, d6, d7
 800c0ec:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c0f0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800c0f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c0f8:	464c      	mov	r4, r9
 800c0fa:	464f      	mov	r7, r9
 800c0fc:	f280 821c 	bge.w	800c538 <_dtoa_r+0x850>
 800c100:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800c104:	2331      	movs	r3, #49	; 0x31
 800c106:	f808 3b01 	strb.w	r3, [r8], #1
 800c10a:	f10b 0b01 	add.w	fp, fp, #1
 800c10e:	e218      	b.n	800c542 <_dtoa_r+0x85a>
 800c110:	2102      	movs	r1, #2
 800c112:	e780      	b.n	800c016 <_dtoa_r+0x32e>
 800c114:	07d4      	lsls	r4, r2, #31
 800c116:	d504      	bpl.n	800c122 <_dtoa_r+0x43a>
 800c118:	ed90 6b00 	vldr	d6, [r0]
 800c11c:	3101      	adds	r1, #1
 800c11e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c122:	1052      	asrs	r2, r2, #1
 800c124:	3008      	adds	r0, #8
 800c126:	e777      	b.n	800c018 <_dtoa_r+0x330>
 800c128:	d022      	beq.n	800c170 <_dtoa_r+0x488>
 800c12a:	f1cb 0200 	rsb	r2, fp, #0
 800c12e:	4970      	ldr	r1, [pc, #448]	; (800c2f0 <_dtoa_r+0x608>)
 800c130:	f002 000f 	and.w	r0, r2, #15
 800c134:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800c138:	ed91 7b00 	vldr	d7, [r1]
 800c13c:	ee28 7b07 	vmul.f64	d7, d8, d7
 800c140:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c144:	486b      	ldr	r0, [pc, #428]	; (800c2f4 <_dtoa_r+0x60c>)
 800c146:	1112      	asrs	r2, r2, #4
 800c148:	2400      	movs	r4, #0
 800c14a:	2102      	movs	r1, #2
 800c14c:	b92a      	cbnz	r2, 800c15a <_dtoa_r+0x472>
 800c14e:	2c00      	cmp	r4, #0
 800c150:	f43f af6a 	beq.w	800c028 <_dtoa_r+0x340>
 800c154:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c158:	e766      	b.n	800c028 <_dtoa_r+0x340>
 800c15a:	07d7      	lsls	r7, r2, #31
 800c15c:	d505      	bpl.n	800c16a <_dtoa_r+0x482>
 800c15e:	ed90 6b00 	vldr	d6, [r0]
 800c162:	3101      	adds	r1, #1
 800c164:	2401      	movs	r4, #1
 800c166:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c16a:	1052      	asrs	r2, r2, #1
 800c16c:	3008      	adds	r0, #8
 800c16e:	e7ed      	b.n	800c14c <_dtoa_r+0x464>
 800c170:	2102      	movs	r1, #2
 800c172:	e759      	b.n	800c028 <_dtoa_r+0x340>
 800c174:	465a      	mov	r2, fp
 800c176:	464c      	mov	r4, r9
 800c178:	e775      	b.n	800c066 <_dtoa_r+0x37e>
 800c17a:	ec41 0b17 	vmov	d7, r0, r1
 800c17e:	495c      	ldr	r1, [pc, #368]	; (800c2f0 <_dtoa_r+0x608>)
 800c180:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 800c184:	ed11 4b02 	vldr	d4, [r1, #-8]
 800c188:	9901      	ldr	r1, [sp, #4]
 800c18a:	440c      	add	r4, r1
 800c18c:	9907      	ldr	r1, [sp, #28]
 800c18e:	b351      	cbz	r1, 800c1e6 <_dtoa_r+0x4fe>
 800c190:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 800c194:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 800c198:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800c19c:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800c1a0:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800c1a4:	ee35 7b47 	vsub.f64	d7, d5, d7
 800c1a8:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800c1ac:	ee14 1a90 	vmov	r1, s9
 800c1b0:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800c1b4:	3130      	adds	r1, #48	; 0x30
 800c1b6:	ee36 6b45 	vsub.f64	d6, d6, d5
 800c1ba:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800c1be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c1c2:	f808 1b01 	strb.w	r1, [r8], #1
 800c1c6:	d439      	bmi.n	800c23c <_dtoa_r+0x554>
 800c1c8:	ee32 5b46 	vsub.f64	d5, d2, d6
 800c1cc:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800c1d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c1d4:	d472      	bmi.n	800c2bc <_dtoa_r+0x5d4>
 800c1d6:	45a0      	cmp	r8, r4
 800c1d8:	f43f af6b 	beq.w	800c0b2 <_dtoa_r+0x3ca>
 800c1dc:	ee27 7b03 	vmul.f64	d7, d7, d3
 800c1e0:	ee26 6b03 	vmul.f64	d6, d6, d3
 800c1e4:	e7e0      	b.n	800c1a8 <_dtoa_r+0x4c0>
 800c1e6:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800c1ea:	ee27 7b04 	vmul.f64	d7, d7, d4
 800c1ee:	4620      	mov	r0, r4
 800c1f0:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800c1f4:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800c1f8:	ee14 1a90 	vmov	r1, s9
 800c1fc:	3130      	adds	r1, #48	; 0x30
 800c1fe:	f808 1b01 	strb.w	r1, [r8], #1
 800c202:	45a0      	cmp	r8, r4
 800c204:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800c208:	ee36 6b45 	vsub.f64	d6, d6, d5
 800c20c:	d118      	bne.n	800c240 <_dtoa_r+0x558>
 800c20e:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800c212:	ee37 4b05 	vadd.f64	d4, d7, d5
 800c216:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800c21a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c21e:	dc4d      	bgt.n	800c2bc <_dtoa_r+0x5d4>
 800c220:	ee35 5b47 	vsub.f64	d5, d5, d7
 800c224:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800c228:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c22c:	f57f af41 	bpl.w	800c0b2 <_dtoa_r+0x3ca>
 800c230:	4680      	mov	r8, r0
 800c232:	3801      	subs	r0, #1
 800c234:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 800c238:	2b30      	cmp	r3, #48	; 0x30
 800c23a:	d0f9      	beq.n	800c230 <_dtoa_r+0x548>
 800c23c:	4693      	mov	fp, r2
 800c23e:	e02a      	b.n	800c296 <_dtoa_r+0x5ae>
 800c240:	ee26 6b03 	vmul.f64	d6, d6, d3
 800c244:	e7d6      	b.n	800c1f4 <_dtoa_r+0x50c>
 800c246:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c24a:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 800c24e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800c252:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800c256:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800c25a:	ee15 3a10 	vmov	r3, s10
 800c25e:	3330      	adds	r3, #48	; 0x30
 800c260:	f808 3b01 	strb.w	r3, [r8], #1
 800c264:	9b01      	ldr	r3, [sp, #4]
 800c266:	eba8 0303 	sub.w	r3, r8, r3
 800c26a:	4599      	cmp	r9, r3
 800c26c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800c270:	eea3 7b46 	vfms.f64	d7, d3, d6
 800c274:	d133      	bne.n	800c2de <_dtoa_r+0x5f6>
 800c276:	ee37 7b07 	vadd.f64	d7, d7, d7
 800c27a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800c27e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c282:	dc1a      	bgt.n	800c2ba <_dtoa_r+0x5d2>
 800c284:	eeb4 7b46 	vcmp.f64	d7, d6
 800c288:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c28c:	d103      	bne.n	800c296 <_dtoa_r+0x5ae>
 800c28e:	ee15 3a10 	vmov	r3, s10
 800c292:	07d9      	lsls	r1, r3, #31
 800c294:	d411      	bmi.n	800c2ba <_dtoa_r+0x5d2>
 800c296:	4629      	mov	r1, r5
 800c298:	4630      	mov	r0, r6
 800c29a:	f000 fbd1 	bl	800ca40 <_Bfree>
 800c29e:	2300      	movs	r3, #0
 800c2a0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c2a2:	f888 3000 	strb.w	r3, [r8]
 800c2a6:	f10b 0301 	add.w	r3, fp, #1
 800c2aa:	6013      	str	r3, [r2, #0]
 800c2ac:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800c2ae:	2b00      	cmp	r3, #0
 800c2b0:	f43f ad69 	beq.w	800bd86 <_dtoa_r+0x9e>
 800c2b4:	f8c3 8000 	str.w	r8, [r3]
 800c2b8:	e565      	b.n	800bd86 <_dtoa_r+0x9e>
 800c2ba:	465a      	mov	r2, fp
 800c2bc:	4643      	mov	r3, r8
 800c2be:	4698      	mov	r8, r3
 800c2c0:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 800c2c4:	2939      	cmp	r1, #57	; 0x39
 800c2c6:	d106      	bne.n	800c2d6 <_dtoa_r+0x5ee>
 800c2c8:	9901      	ldr	r1, [sp, #4]
 800c2ca:	4299      	cmp	r1, r3
 800c2cc:	d1f7      	bne.n	800c2be <_dtoa_r+0x5d6>
 800c2ce:	9801      	ldr	r0, [sp, #4]
 800c2d0:	2130      	movs	r1, #48	; 0x30
 800c2d2:	3201      	adds	r2, #1
 800c2d4:	7001      	strb	r1, [r0, #0]
 800c2d6:	7819      	ldrb	r1, [r3, #0]
 800c2d8:	3101      	adds	r1, #1
 800c2da:	7019      	strb	r1, [r3, #0]
 800c2dc:	e7ae      	b.n	800c23c <_dtoa_r+0x554>
 800c2de:	ee27 7b04 	vmul.f64	d7, d7, d4
 800c2e2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800c2e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c2ea:	d1b2      	bne.n	800c252 <_dtoa_r+0x56a>
 800c2ec:	e7d3      	b.n	800c296 <_dtoa_r+0x5ae>
 800c2ee:	bf00      	nop
 800c2f0:	0800ee38 	.word	0x0800ee38
 800c2f4:	0800ee10 	.word	0x0800ee10
 800c2f8:	9907      	ldr	r1, [sp, #28]
 800c2fa:	2900      	cmp	r1, #0
 800c2fc:	f000 80d0 	beq.w	800c4a0 <_dtoa_r+0x7b8>
 800c300:	9906      	ldr	r1, [sp, #24]
 800c302:	2901      	cmp	r1, #1
 800c304:	f300 80b4 	bgt.w	800c470 <_dtoa_r+0x788>
 800c308:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c30a:	2900      	cmp	r1, #0
 800c30c:	f000 80ac 	beq.w	800c468 <_dtoa_r+0x780>
 800c310:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800c314:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800c318:	461c      	mov	r4, r3
 800c31a:	9309      	str	r3, [sp, #36]	; 0x24
 800c31c:	9b04      	ldr	r3, [sp, #16]
 800c31e:	4413      	add	r3, r2
 800c320:	9304      	str	r3, [sp, #16]
 800c322:	9b05      	ldr	r3, [sp, #20]
 800c324:	2101      	movs	r1, #1
 800c326:	4413      	add	r3, r2
 800c328:	4630      	mov	r0, r6
 800c32a:	9305      	str	r3, [sp, #20]
 800c32c:	f000 fc3e 	bl	800cbac <__i2b>
 800c330:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c332:	4607      	mov	r7, r0
 800c334:	f1b8 0f00 	cmp.w	r8, #0
 800c338:	d00d      	beq.n	800c356 <_dtoa_r+0x66e>
 800c33a:	9a05      	ldr	r2, [sp, #20]
 800c33c:	2a00      	cmp	r2, #0
 800c33e:	dd0a      	ble.n	800c356 <_dtoa_r+0x66e>
 800c340:	4542      	cmp	r2, r8
 800c342:	9904      	ldr	r1, [sp, #16]
 800c344:	bfa8      	it	ge
 800c346:	4642      	movge	r2, r8
 800c348:	1a89      	subs	r1, r1, r2
 800c34a:	9104      	str	r1, [sp, #16]
 800c34c:	9905      	ldr	r1, [sp, #20]
 800c34e:	eba8 0802 	sub.w	r8, r8, r2
 800c352:	1a8a      	subs	r2, r1, r2
 800c354:	9205      	str	r2, [sp, #20]
 800c356:	b303      	cbz	r3, 800c39a <_dtoa_r+0x6b2>
 800c358:	9a07      	ldr	r2, [sp, #28]
 800c35a:	2a00      	cmp	r2, #0
 800c35c:	f000 80a5 	beq.w	800c4aa <_dtoa_r+0x7c2>
 800c360:	2c00      	cmp	r4, #0
 800c362:	dd13      	ble.n	800c38c <_dtoa_r+0x6a4>
 800c364:	4639      	mov	r1, r7
 800c366:	4622      	mov	r2, r4
 800c368:	4630      	mov	r0, r6
 800c36a:	930d      	str	r3, [sp, #52]	; 0x34
 800c36c:	f000 fcde 	bl	800cd2c <__pow5mult>
 800c370:	462a      	mov	r2, r5
 800c372:	4601      	mov	r1, r0
 800c374:	4607      	mov	r7, r0
 800c376:	4630      	mov	r0, r6
 800c378:	f000 fc2e 	bl	800cbd8 <__multiply>
 800c37c:	4629      	mov	r1, r5
 800c37e:	9009      	str	r0, [sp, #36]	; 0x24
 800c380:	4630      	mov	r0, r6
 800c382:	f000 fb5d 	bl	800ca40 <_Bfree>
 800c386:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c388:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c38a:	4615      	mov	r5, r2
 800c38c:	1b1a      	subs	r2, r3, r4
 800c38e:	d004      	beq.n	800c39a <_dtoa_r+0x6b2>
 800c390:	4629      	mov	r1, r5
 800c392:	4630      	mov	r0, r6
 800c394:	f000 fcca 	bl	800cd2c <__pow5mult>
 800c398:	4605      	mov	r5, r0
 800c39a:	2101      	movs	r1, #1
 800c39c:	4630      	mov	r0, r6
 800c39e:	f000 fc05 	bl	800cbac <__i2b>
 800c3a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c3a4:	2b00      	cmp	r3, #0
 800c3a6:	4604      	mov	r4, r0
 800c3a8:	f340 8081 	ble.w	800c4ae <_dtoa_r+0x7c6>
 800c3ac:	461a      	mov	r2, r3
 800c3ae:	4601      	mov	r1, r0
 800c3b0:	4630      	mov	r0, r6
 800c3b2:	f000 fcbb 	bl	800cd2c <__pow5mult>
 800c3b6:	9b06      	ldr	r3, [sp, #24]
 800c3b8:	2b01      	cmp	r3, #1
 800c3ba:	4604      	mov	r4, r0
 800c3bc:	dd7a      	ble.n	800c4b4 <_dtoa_r+0x7cc>
 800c3be:	2300      	movs	r3, #0
 800c3c0:	9309      	str	r3, [sp, #36]	; 0x24
 800c3c2:	6922      	ldr	r2, [r4, #16]
 800c3c4:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800c3c8:	6910      	ldr	r0, [r2, #16]
 800c3ca:	f000 fba1 	bl	800cb10 <__hi0bits>
 800c3ce:	f1c0 0020 	rsb	r0, r0, #32
 800c3d2:	9b05      	ldr	r3, [sp, #20]
 800c3d4:	4418      	add	r0, r3
 800c3d6:	f010 001f 	ands.w	r0, r0, #31
 800c3da:	f000 8093 	beq.w	800c504 <_dtoa_r+0x81c>
 800c3de:	f1c0 0220 	rsb	r2, r0, #32
 800c3e2:	2a04      	cmp	r2, #4
 800c3e4:	f340 8085 	ble.w	800c4f2 <_dtoa_r+0x80a>
 800c3e8:	9b04      	ldr	r3, [sp, #16]
 800c3ea:	f1c0 001c 	rsb	r0, r0, #28
 800c3ee:	4403      	add	r3, r0
 800c3f0:	9304      	str	r3, [sp, #16]
 800c3f2:	9b05      	ldr	r3, [sp, #20]
 800c3f4:	4480      	add	r8, r0
 800c3f6:	4403      	add	r3, r0
 800c3f8:	9305      	str	r3, [sp, #20]
 800c3fa:	9b04      	ldr	r3, [sp, #16]
 800c3fc:	2b00      	cmp	r3, #0
 800c3fe:	dd05      	ble.n	800c40c <_dtoa_r+0x724>
 800c400:	4629      	mov	r1, r5
 800c402:	461a      	mov	r2, r3
 800c404:	4630      	mov	r0, r6
 800c406:	f000 fceb 	bl	800cde0 <__lshift>
 800c40a:	4605      	mov	r5, r0
 800c40c:	9b05      	ldr	r3, [sp, #20]
 800c40e:	2b00      	cmp	r3, #0
 800c410:	dd05      	ble.n	800c41e <_dtoa_r+0x736>
 800c412:	4621      	mov	r1, r4
 800c414:	461a      	mov	r2, r3
 800c416:	4630      	mov	r0, r6
 800c418:	f000 fce2 	bl	800cde0 <__lshift>
 800c41c:	4604      	mov	r4, r0
 800c41e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c420:	2b00      	cmp	r3, #0
 800c422:	d071      	beq.n	800c508 <_dtoa_r+0x820>
 800c424:	4621      	mov	r1, r4
 800c426:	4628      	mov	r0, r5
 800c428:	f000 fd46 	bl	800ceb8 <__mcmp>
 800c42c:	2800      	cmp	r0, #0
 800c42e:	da6b      	bge.n	800c508 <_dtoa_r+0x820>
 800c430:	2300      	movs	r3, #0
 800c432:	4629      	mov	r1, r5
 800c434:	220a      	movs	r2, #10
 800c436:	4630      	mov	r0, r6
 800c438:	f000 fb24 	bl	800ca84 <__multadd>
 800c43c:	9b07      	ldr	r3, [sp, #28]
 800c43e:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c442:	4605      	mov	r5, r0
 800c444:	2b00      	cmp	r3, #0
 800c446:	f000 8197 	beq.w	800c778 <_dtoa_r+0xa90>
 800c44a:	4639      	mov	r1, r7
 800c44c:	2300      	movs	r3, #0
 800c44e:	220a      	movs	r2, #10
 800c450:	4630      	mov	r0, r6
 800c452:	f000 fb17 	bl	800ca84 <__multadd>
 800c456:	f1ba 0f00 	cmp.w	sl, #0
 800c45a:	4607      	mov	r7, r0
 800c45c:	f300 8093 	bgt.w	800c586 <_dtoa_r+0x89e>
 800c460:	9b06      	ldr	r3, [sp, #24]
 800c462:	2b02      	cmp	r3, #2
 800c464:	dc57      	bgt.n	800c516 <_dtoa_r+0x82e>
 800c466:	e08e      	b.n	800c586 <_dtoa_r+0x89e>
 800c468:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c46a:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800c46e:	e751      	b.n	800c314 <_dtoa_r+0x62c>
 800c470:	f109 34ff 	add.w	r4, r9, #4294967295
 800c474:	42a3      	cmp	r3, r4
 800c476:	bfbf      	itttt	lt
 800c478:	1ae2      	sublt	r2, r4, r3
 800c47a:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800c47c:	189b      	addlt	r3, r3, r2
 800c47e:	930a      	strlt	r3, [sp, #40]	; 0x28
 800c480:	bfae      	itee	ge
 800c482:	1b1c      	subge	r4, r3, r4
 800c484:	4623      	movlt	r3, r4
 800c486:	2400      	movlt	r4, #0
 800c488:	f1b9 0f00 	cmp.w	r9, #0
 800c48c:	bfb5      	itete	lt
 800c48e:	9a04      	ldrlt	r2, [sp, #16]
 800c490:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 800c494:	eba2 0809 	sublt.w	r8, r2, r9
 800c498:	464a      	movge	r2, r9
 800c49a:	bfb8      	it	lt
 800c49c:	2200      	movlt	r2, #0
 800c49e:	e73c      	b.n	800c31a <_dtoa_r+0x632>
 800c4a0:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800c4a4:	9f07      	ldr	r7, [sp, #28]
 800c4a6:	461c      	mov	r4, r3
 800c4a8:	e744      	b.n	800c334 <_dtoa_r+0x64c>
 800c4aa:	461a      	mov	r2, r3
 800c4ac:	e770      	b.n	800c390 <_dtoa_r+0x6a8>
 800c4ae:	9b06      	ldr	r3, [sp, #24]
 800c4b0:	2b01      	cmp	r3, #1
 800c4b2:	dc18      	bgt.n	800c4e6 <_dtoa_r+0x7fe>
 800c4b4:	9b02      	ldr	r3, [sp, #8]
 800c4b6:	b9b3      	cbnz	r3, 800c4e6 <_dtoa_r+0x7fe>
 800c4b8:	9b03      	ldr	r3, [sp, #12]
 800c4ba:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800c4be:	b9a2      	cbnz	r2, 800c4ea <_dtoa_r+0x802>
 800c4c0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800c4c4:	0d12      	lsrs	r2, r2, #20
 800c4c6:	0512      	lsls	r2, r2, #20
 800c4c8:	b18a      	cbz	r2, 800c4ee <_dtoa_r+0x806>
 800c4ca:	9b04      	ldr	r3, [sp, #16]
 800c4cc:	3301      	adds	r3, #1
 800c4ce:	9304      	str	r3, [sp, #16]
 800c4d0:	9b05      	ldr	r3, [sp, #20]
 800c4d2:	3301      	adds	r3, #1
 800c4d4:	9305      	str	r3, [sp, #20]
 800c4d6:	2301      	movs	r3, #1
 800c4d8:	9309      	str	r3, [sp, #36]	; 0x24
 800c4da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c4dc:	2b00      	cmp	r3, #0
 800c4de:	f47f af70 	bne.w	800c3c2 <_dtoa_r+0x6da>
 800c4e2:	2001      	movs	r0, #1
 800c4e4:	e775      	b.n	800c3d2 <_dtoa_r+0x6ea>
 800c4e6:	2300      	movs	r3, #0
 800c4e8:	e7f6      	b.n	800c4d8 <_dtoa_r+0x7f0>
 800c4ea:	9b02      	ldr	r3, [sp, #8]
 800c4ec:	e7f4      	b.n	800c4d8 <_dtoa_r+0x7f0>
 800c4ee:	9209      	str	r2, [sp, #36]	; 0x24
 800c4f0:	e7f3      	b.n	800c4da <_dtoa_r+0x7f2>
 800c4f2:	d082      	beq.n	800c3fa <_dtoa_r+0x712>
 800c4f4:	9b04      	ldr	r3, [sp, #16]
 800c4f6:	321c      	adds	r2, #28
 800c4f8:	4413      	add	r3, r2
 800c4fa:	9304      	str	r3, [sp, #16]
 800c4fc:	9b05      	ldr	r3, [sp, #20]
 800c4fe:	4490      	add	r8, r2
 800c500:	4413      	add	r3, r2
 800c502:	e779      	b.n	800c3f8 <_dtoa_r+0x710>
 800c504:	4602      	mov	r2, r0
 800c506:	e7f5      	b.n	800c4f4 <_dtoa_r+0x80c>
 800c508:	f1b9 0f00 	cmp.w	r9, #0
 800c50c:	dc36      	bgt.n	800c57c <_dtoa_r+0x894>
 800c50e:	9b06      	ldr	r3, [sp, #24]
 800c510:	2b02      	cmp	r3, #2
 800c512:	dd33      	ble.n	800c57c <_dtoa_r+0x894>
 800c514:	46ca      	mov	sl, r9
 800c516:	f1ba 0f00 	cmp.w	sl, #0
 800c51a:	d10d      	bne.n	800c538 <_dtoa_r+0x850>
 800c51c:	4621      	mov	r1, r4
 800c51e:	4653      	mov	r3, sl
 800c520:	2205      	movs	r2, #5
 800c522:	4630      	mov	r0, r6
 800c524:	f000 faae 	bl	800ca84 <__multadd>
 800c528:	4601      	mov	r1, r0
 800c52a:	4604      	mov	r4, r0
 800c52c:	4628      	mov	r0, r5
 800c52e:	f000 fcc3 	bl	800ceb8 <__mcmp>
 800c532:	2800      	cmp	r0, #0
 800c534:	f73f ade4 	bgt.w	800c100 <_dtoa_r+0x418>
 800c538:	9b08      	ldr	r3, [sp, #32]
 800c53a:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800c53e:	ea6f 0b03 	mvn.w	fp, r3
 800c542:	f04f 0900 	mov.w	r9, #0
 800c546:	4621      	mov	r1, r4
 800c548:	4630      	mov	r0, r6
 800c54a:	f000 fa79 	bl	800ca40 <_Bfree>
 800c54e:	2f00      	cmp	r7, #0
 800c550:	f43f aea1 	beq.w	800c296 <_dtoa_r+0x5ae>
 800c554:	f1b9 0f00 	cmp.w	r9, #0
 800c558:	d005      	beq.n	800c566 <_dtoa_r+0x87e>
 800c55a:	45b9      	cmp	r9, r7
 800c55c:	d003      	beq.n	800c566 <_dtoa_r+0x87e>
 800c55e:	4649      	mov	r1, r9
 800c560:	4630      	mov	r0, r6
 800c562:	f000 fa6d 	bl	800ca40 <_Bfree>
 800c566:	4639      	mov	r1, r7
 800c568:	4630      	mov	r0, r6
 800c56a:	f000 fa69 	bl	800ca40 <_Bfree>
 800c56e:	e692      	b.n	800c296 <_dtoa_r+0x5ae>
 800c570:	2400      	movs	r4, #0
 800c572:	4627      	mov	r7, r4
 800c574:	e7e0      	b.n	800c538 <_dtoa_r+0x850>
 800c576:	4693      	mov	fp, r2
 800c578:	4627      	mov	r7, r4
 800c57a:	e5c1      	b.n	800c100 <_dtoa_r+0x418>
 800c57c:	9b07      	ldr	r3, [sp, #28]
 800c57e:	46ca      	mov	sl, r9
 800c580:	2b00      	cmp	r3, #0
 800c582:	f000 8100 	beq.w	800c786 <_dtoa_r+0xa9e>
 800c586:	f1b8 0f00 	cmp.w	r8, #0
 800c58a:	dd05      	ble.n	800c598 <_dtoa_r+0x8b0>
 800c58c:	4639      	mov	r1, r7
 800c58e:	4642      	mov	r2, r8
 800c590:	4630      	mov	r0, r6
 800c592:	f000 fc25 	bl	800cde0 <__lshift>
 800c596:	4607      	mov	r7, r0
 800c598:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c59a:	2b00      	cmp	r3, #0
 800c59c:	d05d      	beq.n	800c65a <_dtoa_r+0x972>
 800c59e:	6879      	ldr	r1, [r7, #4]
 800c5a0:	4630      	mov	r0, r6
 800c5a2:	f000 fa0d 	bl	800c9c0 <_Balloc>
 800c5a6:	4680      	mov	r8, r0
 800c5a8:	b928      	cbnz	r0, 800c5b6 <_dtoa_r+0x8ce>
 800c5aa:	4b82      	ldr	r3, [pc, #520]	; (800c7b4 <_dtoa_r+0xacc>)
 800c5ac:	4602      	mov	r2, r0
 800c5ae:	f240 21ef 	movw	r1, #751	; 0x2ef
 800c5b2:	f7ff bbb1 	b.w	800bd18 <_dtoa_r+0x30>
 800c5b6:	693a      	ldr	r2, [r7, #16]
 800c5b8:	3202      	adds	r2, #2
 800c5ba:	0092      	lsls	r2, r2, #2
 800c5bc:	f107 010c 	add.w	r1, r7, #12
 800c5c0:	300c      	adds	r0, #12
 800c5c2:	f000 ffa9 	bl	800d518 <memcpy>
 800c5c6:	2201      	movs	r2, #1
 800c5c8:	4641      	mov	r1, r8
 800c5ca:	4630      	mov	r0, r6
 800c5cc:	f000 fc08 	bl	800cde0 <__lshift>
 800c5d0:	9b01      	ldr	r3, [sp, #4]
 800c5d2:	3301      	adds	r3, #1
 800c5d4:	9304      	str	r3, [sp, #16]
 800c5d6:	9b01      	ldr	r3, [sp, #4]
 800c5d8:	4453      	add	r3, sl
 800c5da:	9308      	str	r3, [sp, #32]
 800c5dc:	9b02      	ldr	r3, [sp, #8]
 800c5de:	f003 0301 	and.w	r3, r3, #1
 800c5e2:	46b9      	mov	r9, r7
 800c5e4:	9307      	str	r3, [sp, #28]
 800c5e6:	4607      	mov	r7, r0
 800c5e8:	9b04      	ldr	r3, [sp, #16]
 800c5ea:	4621      	mov	r1, r4
 800c5ec:	3b01      	subs	r3, #1
 800c5ee:	4628      	mov	r0, r5
 800c5f0:	9302      	str	r3, [sp, #8]
 800c5f2:	f7ff faf0 	bl	800bbd6 <quorem>
 800c5f6:	4603      	mov	r3, r0
 800c5f8:	3330      	adds	r3, #48	; 0x30
 800c5fa:	9005      	str	r0, [sp, #20]
 800c5fc:	4649      	mov	r1, r9
 800c5fe:	4628      	mov	r0, r5
 800c600:	9309      	str	r3, [sp, #36]	; 0x24
 800c602:	f000 fc59 	bl	800ceb8 <__mcmp>
 800c606:	463a      	mov	r2, r7
 800c608:	4682      	mov	sl, r0
 800c60a:	4621      	mov	r1, r4
 800c60c:	4630      	mov	r0, r6
 800c60e:	f000 fc6f 	bl	800cef0 <__mdiff>
 800c612:	68c2      	ldr	r2, [r0, #12]
 800c614:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c616:	4680      	mov	r8, r0
 800c618:	bb0a      	cbnz	r2, 800c65e <_dtoa_r+0x976>
 800c61a:	4601      	mov	r1, r0
 800c61c:	4628      	mov	r0, r5
 800c61e:	f000 fc4b 	bl	800ceb8 <__mcmp>
 800c622:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c624:	4602      	mov	r2, r0
 800c626:	4641      	mov	r1, r8
 800c628:	4630      	mov	r0, r6
 800c62a:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 800c62e:	f000 fa07 	bl	800ca40 <_Bfree>
 800c632:	9b06      	ldr	r3, [sp, #24]
 800c634:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c636:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800c63a:	ea43 0102 	orr.w	r1, r3, r2
 800c63e:	9b07      	ldr	r3, [sp, #28]
 800c640:	4319      	orrs	r1, r3
 800c642:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c644:	d10d      	bne.n	800c662 <_dtoa_r+0x97a>
 800c646:	2b39      	cmp	r3, #57	; 0x39
 800c648:	d029      	beq.n	800c69e <_dtoa_r+0x9b6>
 800c64a:	f1ba 0f00 	cmp.w	sl, #0
 800c64e:	dd01      	ble.n	800c654 <_dtoa_r+0x96c>
 800c650:	9b05      	ldr	r3, [sp, #20]
 800c652:	3331      	adds	r3, #49	; 0x31
 800c654:	9a02      	ldr	r2, [sp, #8]
 800c656:	7013      	strb	r3, [r2, #0]
 800c658:	e775      	b.n	800c546 <_dtoa_r+0x85e>
 800c65a:	4638      	mov	r0, r7
 800c65c:	e7b8      	b.n	800c5d0 <_dtoa_r+0x8e8>
 800c65e:	2201      	movs	r2, #1
 800c660:	e7e1      	b.n	800c626 <_dtoa_r+0x93e>
 800c662:	f1ba 0f00 	cmp.w	sl, #0
 800c666:	db06      	blt.n	800c676 <_dtoa_r+0x98e>
 800c668:	9906      	ldr	r1, [sp, #24]
 800c66a:	ea41 0a0a 	orr.w	sl, r1, sl
 800c66e:	9907      	ldr	r1, [sp, #28]
 800c670:	ea5a 0a01 	orrs.w	sl, sl, r1
 800c674:	d120      	bne.n	800c6b8 <_dtoa_r+0x9d0>
 800c676:	2a00      	cmp	r2, #0
 800c678:	ddec      	ble.n	800c654 <_dtoa_r+0x96c>
 800c67a:	4629      	mov	r1, r5
 800c67c:	2201      	movs	r2, #1
 800c67e:	4630      	mov	r0, r6
 800c680:	9304      	str	r3, [sp, #16]
 800c682:	f000 fbad 	bl	800cde0 <__lshift>
 800c686:	4621      	mov	r1, r4
 800c688:	4605      	mov	r5, r0
 800c68a:	f000 fc15 	bl	800ceb8 <__mcmp>
 800c68e:	2800      	cmp	r0, #0
 800c690:	9b04      	ldr	r3, [sp, #16]
 800c692:	dc02      	bgt.n	800c69a <_dtoa_r+0x9b2>
 800c694:	d1de      	bne.n	800c654 <_dtoa_r+0x96c>
 800c696:	07da      	lsls	r2, r3, #31
 800c698:	d5dc      	bpl.n	800c654 <_dtoa_r+0x96c>
 800c69a:	2b39      	cmp	r3, #57	; 0x39
 800c69c:	d1d8      	bne.n	800c650 <_dtoa_r+0x968>
 800c69e:	9a02      	ldr	r2, [sp, #8]
 800c6a0:	2339      	movs	r3, #57	; 0x39
 800c6a2:	7013      	strb	r3, [r2, #0]
 800c6a4:	4643      	mov	r3, r8
 800c6a6:	4698      	mov	r8, r3
 800c6a8:	3b01      	subs	r3, #1
 800c6aa:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 800c6ae:	2a39      	cmp	r2, #57	; 0x39
 800c6b0:	d051      	beq.n	800c756 <_dtoa_r+0xa6e>
 800c6b2:	3201      	adds	r2, #1
 800c6b4:	701a      	strb	r2, [r3, #0]
 800c6b6:	e746      	b.n	800c546 <_dtoa_r+0x85e>
 800c6b8:	2a00      	cmp	r2, #0
 800c6ba:	dd03      	ble.n	800c6c4 <_dtoa_r+0x9dc>
 800c6bc:	2b39      	cmp	r3, #57	; 0x39
 800c6be:	d0ee      	beq.n	800c69e <_dtoa_r+0x9b6>
 800c6c0:	3301      	adds	r3, #1
 800c6c2:	e7c7      	b.n	800c654 <_dtoa_r+0x96c>
 800c6c4:	9a04      	ldr	r2, [sp, #16]
 800c6c6:	9908      	ldr	r1, [sp, #32]
 800c6c8:	f802 3c01 	strb.w	r3, [r2, #-1]
 800c6cc:	428a      	cmp	r2, r1
 800c6ce:	d02b      	beq.n	800c728 <_dtoa_r+0xa40>
 800c6d0:	4629      	mov	r1, r5
 800c6d2:	2300      	movs	r3, #0
 800c6d4:	220a      	movs	r2, #10
 800c6d6:	4630      	mov	r0, r6
 800c6d8:	f000 f9d4 	bl	800ca84 <__multadd>
 800c6dc:	45b9      	cmp	r9, r7
 800c6de:	4605      	mov	r5, r0
 800c6e0:	f04f 0300 	mov.w	r3, #0
 800c6e4:	f04f 020a 	mov.w	r2, #10
 800c6e8:	4649      	mov	r1, r9
 800c6ea:	4630      	mov	r0, r6
 800c6ec:	d107      	bne.n	800c6fe <_dtoa_r+0xa16>
 800c6ee:	f000 f9c9 	bl	800ca84 <__multadd>
 800c6f2:	4681      	mov	r9, r0
 800c6f4:	4607      	mov	r7, r0
 800c6f6:	9b04      	ldr	r3, [sp, #16]
 800c6f8:	3301      	adds	r3, #1
 800c6fa:	9304      	str	r3, [sp, #16]
 800c6fc:	e774      	b.n	800c5e8 <_dtoa_r+0x900>
 800c6fe:	f000 f9c1 	bl	800ca84 <__multadd>
 800c702:	4639      	mov	r1, r7
 800c704:	4681      	mov	r9, r0
 800c706:	2300      	movs	r3, #0
 800c708:	220a      	movs	r2, #10
 800c70a:	4630      	mov	r0, r6
 800c70c:	f000 f9ba 	bl	800ca84 <__multadd>
 800c710:	4607      	mov	r7, r0
 800c712:	e7f0      	b.n	800c6f6 <_dtoa_r+0xa0e>
 800c714:	f1ba 0f00 	cmp.w	sl, #0
 800c718:	9a01      	ldr	r2, [sp, #4]
 800c71a:	bfcc      	ite	gt
 800c71c:	46d0      	movgt	r8, sl
 800c71e:	f04f 0801 	movle.w	r8, #1
 800c722:	4490      	add	r8, r2
 800c724:	f04f 0900 	mov.w	r9, #0
 800c728:	4629      	mov	r1, r5
 800c72a:	2201      	movs	r2, #1
 800c72c:	4630      	mov	r0, r6
 800c72e:	9302      	str	r3, [sp, #8]
 800c730:	f000 fb56 	bl	800cde0 <__lshift>
 800c734:	4621      	mov	r1, r4
 800c736:	4605      	mov	r5, r0
 800c738:	f000 fbbe 	bl	800ceb8 <__mcmp>
 800c73c:	2800      	cmp	r0, #0
 800c73e:	dcb1      	bgt.n	800c6a4 <_dtoa_r+0x9bc>
 800c740:	d102      	bne.n	800c748 <_dtoa_r+0xa60>
 800c742:	9b02      	ldr	r3, [sp, #8]
 800c744:	07db      	lsls	r3, r3, #31
 800c746:	d4ad      	bmi.n	800c6a4 <_dtoa_r+0x9bc>
 800c748:	4643      	mov	r3, r8
 800c74a:	4698      	mov	r8, r3
 800c74c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c750:	2a30      	cmp	r2, #48	; 0x30
 800c752:	d0fa      	beq.n	800c74a <_dtoa_r+0xa62>
 800c754:	e6f7      	b.n	800c546 <_dtoa_r+0x85e>
 800c756:	9a01      	ldr	r2, [sp, #4]
 800c758:	429a      	cmp	r2, r3
 800c75a:	d1a4      	bne.n	800c6a6 <_dtoa_r+0x9be>
 800c75c:	f10b 0b01 	add.w	fp, fp, #1
 800c760:	2331      	movs	r3, #49	; 0x31
 800c762:	e778      	b.n	800c656 <_dtoa_r+0x96e>
 800c764:	4b14      	ldr	r3, [pc, #80]	; (800c7b8 <_dtoa_r+0xad0>)
 800c766:	f7ff bb2a 	b.w	800bdbe <_dtoa_r+0xd6>
 800c76a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800c76c:	2b00      	cmp	r3, #0
 800c76e:	f47f ab05 	bne.w	800bd7c <_dtoa_r+0x94>
 800c772:	4b12      	ldr	r3, [pc, #72]	; (800c7bc <_dtoa_r+0xad4>)
 800c774:	f7ff bb23 	b.w	800bdbe <_dtoa_r+0xd6>
 800c778:	f1ba 0f00 	cmp.w	sl, #0
 800c77c:	dc03      	bgt.n	800c786 <_dtoa_r+0xa9e>
 800c77e:	9b06      	ldr	r3, [sp, #24]
 800c780:	2b02      	cmp	r3, #2
 800c782:	f73f aec8 	bgt.w	800c516 <_dtoa_r+0x82e>
 800c786:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800c78a:	4621      	mov	r1, r4
 800c78c:	4628      	mov	r0, r5
 800c78e:	f7ff fa22 	bl	800bbd6 <quorem>
 800c792:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800c796:	f808 3b01 	strb.w	r3, [r8], #1
 800c79a:	9a01      	ldr	r2, [sp, #4]
 800c79c:	eba8 0202 	sub.w	r2, r8, r2
 800c7a0:	4592      	cmp	sl, r2
 800c7a2:	ddb7      	ble.n	800c714 <_dtoa_r+0xa2c>
 800c7a4:	4629      	mov	r1, r5
 800c7a6:	2300      	movs	r3, #0
 800c7a8:	220a      	movs	r2, #10
 800c7aa:	4630      	mov	r0, r6
 800c7ac:	f000 f96a 	bl	800ca84 <__multadd>
 800c7b0:	4605      	mov	r5, r0
 800c7b2:	e7ea      	b.n	800c78a <_dtoa_r+0xaa2>
 800c7b4:	0800eda0 	.word	0x0800eda0
 800c7b8:	0800ed00 	.word	0x0800ed00
 800c7bc:	0800ed24 	.word	0x0800ed24

0800c7c0 <_free_r>:
 800c7c0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c7c2:	2900      	cmp	r1, #0
 800c7c4:	d044      	beq.n	800c850 <_free_r+0x90>
 800c7c6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c7ca:	9001      	str	r0, [sp, #4]
 800c7cc:	2b00      	cmp	r3, #0
 800c7ce:	f1a1 0404 	sub.w	r4, r1, #4
 800c7d2:	bfb8      	it	lt
 800c7d4:	18e4      	addlt	r4, r4, r3
 800c7d6:	f000 f8e7 	bl	800c9a8 <__malloc_lock>
 800c7da:	4a1e      	ldr	r2, [pc, #120]	; (800c854 <_free_r+0x94>)
 800c7dc:	9801      	ldr	r0, [sp, #4]
 800c7de:	6813      	ldr	r3, [r2, #0]
 800c7e0:	b933      	cbnz	r3, 800c7f0 <_free_r+0x30>
 800c7e2:	6063      	str	r3, [r4, #4]
 800c7e4:	6014      	str	r4, [r2, #0]
 800c7e6:	b003      	add	sp, #12
 800c7e8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c7ec:	f000 b8e2 	b.w	800c9b4 <__malloc_unlock>
 800c7f0:	42a3      	cmp	r3, r4
 800c7f2:	d908      	bls.n	800c806 <_free_r+0x46>
 800c7f4:	6825      	ldr	r5, [r4, #0]
 800c7f6:	1961      	adds	r1, r4, r5
 800c7f8:	428b      	cmp	r3, r1
 800c7fa:	bf01      	itttt	eq
 800c7fc:	6819      	ldreq	r1, [r3, #0]
 800c7fe:	685b      	ldreq	r3, [r3, #4]
 800c800:	1949      	addeq	r1, r1, r5
 800c802:	6021      	streq	r1, [r4, #0]
 800c804:	e7ed      	b.n	800c7e2 <_free_r+0x22>
 800c806:	461a      	mov	r2, r3
 800c808:	685b      	ldr	r3, [r3, #4]
 800c80a:	b10b      	cbz	r3, 800c810 <_free_r+0x50>
 800c80c:	42a3      	cmp	r3, r4
 800c80e:	d9fa      	bls.n	800c806 <_free_r+0x46>
 800c810:	6811      	ldr	r1, [r2, #0]
 800c812:	1855      	adds	r5, r2, r1
 800c814:	42a5      	cmp	r5, r4
 800c816:	d10b      	bne.n	800c830 <_free_r+0x70>
 800c818:	6824      	ldr	r4, [r4, #0]
 800c81a:	4421      	add	r1, r4
 800c81c:	1854      	adds	r4, r2, r1
 800c81e:	42a3      	cmp	r3, r4
 800c820:	6011      	str	r1, [r2, #0]
 800c822:	d1e0      	bne.n	800c7e6 <_free_r+0x26>
 800c824:	681c      	ldr	r4, [r3, #0]
 800c826:	685b      	ldr	r3, [r3, #4]
 800c828:	6053      	str	r3, [r2, #4]
 800c82a:	440c      	add	r4, r1
 800c82c:	6014      	str	r4, [r2, #0]
 800c82e:	e7da      	b.n	800c7e6 <_free_r+0x26>
 800c830:	d902      	bls.n	800c838 <_free_r+0x78>
 800c832:	230c      	movs	r3, #12
 800c834:	6003      	str	r3, [r0, #0]
 800c836:	e7d6      	b.n	800c7e6 <_free_r+0x26>
 800c838:	6825      	ldr	r5, [r4, #0]
 800c83a:	1961      	adds	r1, r4, r5
 800c83c:	428b      	cmp	r3, r1
 800c83e:	bf04      	itt	eq
 800c840:	6819      	ldreq	r1, [r3, #0]
 800c842:	685b      	ldreq	r3, [r3, #4]
 800c844:	6063      	str	r3, [r4, #4]
 800c846:	bf04      	itt	eq
 800c848:	1949      	addeq	r1, r1, r5
 800c84a:	6021      	streq	r1, [r4, #0]
 800c84c:	6054      	str	r4, [r2, #4]
 800c84e:	e7ca      	b.n	800c7e6 <_free_r+0x26>
 800c850:	b003      	add	sp, #12
 800c852:	bd30      	pop	{r4, r5, pc}
 800c854:	20000a24 	.word	0x20000a24

0800c858 <malloc>:
 800c858:	4b02      	ldr	r3, [pc, #8]	; (800c864 <malloc+0xc>)
 800c85a:	4601      	mov	r1, r0
 800c85c:	6818      	ldr	r0, [r3, #0]
 800c85e:	f000 b823 	b.w	800c8a8 <_malloc_r>
 800c862:	bf00      	nop
 800c864:	20000130 	.word	0x20000130

0800c868 <sbrk_aligned>:
 800c868:	b570      	push	{r4, r5, r6, lr}
 800c86a:	4e0e      	ldr	r6, [pc, #56]	; (800c8a4 <sbrk_aligned+0x3c>)
 800c86c:	460c      	mov	r4, r1
 800c86e:	6831      	ldr	r1, [r6, #0]
 800c870:	4605      	mov	r5, r0
 800c872:	b911      	cbnz	r1, 800c87a <sbrk_aligned+0x12>
 800c874:	f000 fe40 	bl	800d4f8 <_sbrk_r>
 800c878:	6030      	str	r0, [r6, #0]
 800c87a:	4621      	mov	r1, r4
 800c87c:	4628      	mov	r0, r5
 800c87e:	f000 fe3b 	bl	800d4f8 <_sbrk_r>
 800c882:	1c43      	adds	r3, r0, #1
 800c884:	d00a      	beq.n	800c89c <sbrk_aligned+0x34>
 800c886:	1cc4      	adds	r4, r0, #3
 800c888:	f024 0403 	bic.w	r4, r4, #3
 800c88c:	42a0      	cmp	r0, r4
 800c88e:	d007      	beq.n	800c8a0 <sbrk_aligned+0x38>
 800c890:	1a21      	subs	r1, r4, r0
 800c892:	4628      	mov	r0, r5
 800c894:	f000 fe30 	bl	800d4f8 <_sbrk_r>
 800c898:	3001      	adds	r0, #1
 800c89a:	d101      	bne.n	800c8a0 <sbrk_aligned+0x38>
 800c89c:	f04f 34ff 	mov.w	r4, #4294967295
 800c8a0:	4620      	mov	r0, r4
 800c8a2:	bd70      	pop	{r4, r5, r6, pc}
 800c8a4:	20000a28 	.word	0x20000a28

0800c8a8 <_malloc_r>:
 800c8a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c8ac:	1ccd      	adds	r5, r1, #3
 800c8ae:	f025 0503 	bic.w	r5, r5, #3
 800c8b2:	3508      	adds	r5, #8
 800c8b4:	2d0c      	cmp	r5, #12
 800c8b6:	bf38      	it	cc
 800c8b8:	250c      	movcc	r5, #12
 800c8ba:	2d00      	cmp	r5, #0
 800c8bc:	4607      	mov	r7, r0
 800c8be:	db01      	blt.n	800c8c4 <_malloc_r+0x1c>
 800c8c0:	42a9      	cmp	r1, r5
 800c8c2:	d905      	bls.n	800c8d0 <_malloc_r+0x28>
 800c8c4:	230c      	movs	r3, #12
 800c8c6:	603b      	str	r3, [r7, #0]
 800c8c8:	2600      	movs	r6, #0
 800c8ca:	4630      	mov	r0, r6
 800c8cc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c8d0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800c9a4 <_malloc_r+0xfc>
 800c8d4:	f000 f868 	bl	800c9a8 <__malloc_lock>
 800c8d8:	f8d8 3000 	ldr.w	r3, [r8]
 800c8dc:	461c      	mov	r4, r3
 800c8de:	bb5c      	cbnz	r4, 800c938 <_malloc_r+0x90>
 800c8e0:	4629      	mov	r1, r5
 800c8e2:	4638      	mov	r0, r7
 800c8e4:	f7ff ffc0 	bl	800c868 <sbrk_aligned>
 800c8e8:	1c43      	adds	r3, r0, #1
 800c8ea:	4604      	mov	r4, r0
 800c8ec:	d155      	bne.n	800c99a <_malloc_r+0xf2>
 800c8ee:	f8d8 4000 	ldr.w	r4, [r8]
 800c8f2:	4626      	mov	r6, r4
 800c8f4:	2e00      	cmp	r6, #0
 800c8f6:	d145      	bne.n	800c984 <_malloc_r+0xdc>
 800c8f8:	2c00      	cmp	r4, #0
 800c8fa:	d048      	beq.n	800c98e <_malloc_r+0xe6>
 800c8fc:	6823      	ldr	r3, [r4, #0]
 800c8fe:	4631      	mov	r1, r6
 800c900:	4638      	mov	r0, r7
 800c902:	eb04 0903 	add.w	r9, r4, r3
 800c906:	f000 fdf7 	bl	800d4f8 <_sbrk_r>
 800c90a:	4581      	cmp	r9, r0
 800c90c:	d13f      	bne.n	800c98e <_malloc_r+0xe6>
 800c90e:	6821      	ldr	r1, [r4, #0]
 800c910:	1a6d      	subs	r5, r5, r1
 800c912:	4629      	mov	r1, r5
 800c914:	4638      	mov	r0, r7
 800c916:	f7ff ffa7 	bl	800c868 <sbrk_aligned>
 800c91a:	3001      	adds	r0, #1
 800c91c:	d037      	beq.n	800c98e <_malloc_r+0xe6>
 800c91e:	6823      	ldr	r3, [r4, #0]
 800c920:	442b      	add	r3, r5
 800c922:	6023      	str	r3, [r4, #0]
 800c924:	f8d8 3000 	ldr.w	r3, [r8]
 800c928:	2b00      	cmp	r3, #0
 800c92a:	d038      	beq.n	800c99e <_malloc_r+0xf6>
 800c92c:	685a      	ldr	r2, [r3, #4]
 800c92e:	42a2      	cmp	r2, r4
 800c930:	d12b      	bne.n	800c98a <_malloc_r+0xe2>
 800c932:	2200      	movs	r2, #0
 800c934:	605a      	str	r2, [r3, #4]
 800c936:	e00f      	b.n	800c958 <_malloc_r+0xb0>
 800c938:	6822      	ldr	r2, [r4, #0]
 800c93a:	1b52      	subs	r2, r2, r5
 800c93c:	d41f      	bmi.n	800c97e <_malloc_r+0xd6>
 800c93e:	2a0b      	cmp	r2, #11
 800c940:	d917      	bls.n	800c972 <_malloc_r+0xca>
 800c942:	1961      	adds	r1, r4, r5
 800c944:	42a3      	cmp	r3, r4
 800c946:	6025      	str	r5, [r4, #0]
 800c948:	bf18      	it	ne
 800c94a:	6059      	strne	r1, [r3, #4]
 800c94c:	6863      	ldr	r3, [r4, #4]
 800c94e:	bf08      	it	eq
 800c950:	f8c8 1000 	streq.w	r1, [r8]
 800c954:	5162      	str	r2, [r4, r5]
 800c956:	604b      	str	r3, [r1, #4]
 800c958:	4638      	mov	r0, r7
 800c95a:	f104 060b 	add.w	r6, r4, #11
 800c95e:	f000 f829 	bl	800c9b4 <__malloc_unlock>
 800c962:	f026 0607 	bic.w	r6, r6, #7
 800c966:	1d23      	adds	r3, r4, #4
 800c968:	1af2      	subs	r2, r6, r3
 800c96a:	d0ae      	beq.n	800c8ca <_malloc_r+0x22>
 800c96c:	1b9b      	subs	r3, r3, r6
 800c96e:	50a3      	str	r3, [r4, r2]
 800c970:	e7ab      	b.n	800c8ca <_malloc_r+0x22>
 800c972:	42a3      	cmp	r3, r4
 800c974:	6862      	ldr	r2, [r4, #4]
 800c976:	d1dd      	bne.n	800c934 <_malloc_r+0x8c>
 800c978:	f8c8 2000 	str.w	r2, [r8]
 800c97c:	e7ec      	b.n	800c958 <_malloc_r+0xb0>
 800c97e:	4623      	mov	r3, r4
 800c980:	6864      	ldr	r4, [r4, #4]
 800c982:	e7ac      	b.n	800c8de <_malloc_r+0x36>
 800c984:	4634      	mov	r4, r6
 800c986:	6876      	ldr	r6, [r6, #4]
 800c988:	e7b4      	b.n	800c8f4 <_malloc_r+0x4c>
 800c98a:	4613      	mov	r3, r2
 800c98c:	e7cc      	b.n	800c928 <_malloc_r+0x80>
 800c98e:	230c      	movs	r3, #12
 800c990:	603b      	str	r3, [r7, #0]
 800c992:	4638      	mov	r0, r7
 800c994:	f000 f80e 	bl	800c9b4 <__malloc_unlock>
 800c998:	e797      	b.n	800c8ca <_malloc_r+0x22>
 800c99a:	6025      	str	r5, [r4, #0]
 800c99c:	e7dc      	b.n	800c958 <_malloc_r+0xb0>
 800c99e:	605b      	str	r3, [r3, #4]
 800c9a0:	deff      	udf	#255	; 0xff
 800c9a2:	bf00      	nop
 800c9a4:	20000a24 	.word	0x20000a24

0800c9a8 <__malloc_lock>:
 800c9a8:	4801      	ldr	r0, [pc, #4]	; (800c9b0 <__malloc_lock+0x8>)
 800c9aa:	f7ff b912 	b.w	800bbd2 <__retarget_lock_acquire_recursive>
 800c9ae:	bf00      	nop
 800c9b0:	20000a20 	.word	0x20000a20

0800c9b4 <__malloc_unlock>:
 800c9b4:	4801      	ldr	r0, [pc, #4]	; (800c9bc <__malloc_unlock+0x8>)
 800c9b6:	f7ff b90d 	b.w	800bbd4 <__retarget_lock_release_recursive>
 800c9ba:	bf00      	nop
 800c9bc:	20000a20 	.word	0x20000a20

0800c9c0 <_Balloc>:
 800c9c0:	b570      	push	{r4, r5, r6, lr}
 800c9c2:	69c6      	ldr	r6, [r0, #28]
 800c9c4:	4604      	mov	r4, r0
 800c9c6:	460d      	mov	r5, r1
 800c9c8:	b976      	cbnz	r6, 800c9e8 <_Balloc+0x28>
 800c9ca:	2010      	movs	r0, #16
 800c9cc:	f7ff ff44 	bl	800c858 <malloc>
 800c9d0:	4602      	mov	r2, r0
 800c9d2:	61e0      	str	r0, [r4, #28]
 800c9d4:	b920      	cbnz	r0, 800c9e0 <_Balloc+0x20>
 800c9d6:	4b18      	ldr	r3, [pc, #96]	; (800ca38 <_Balloc+0x78>)
 800c9d8:	4818      	ldr	r0, [pc, #96]	; (800ca3c <_Balloc+0x7c>)
 800c9da:	216b      	movs	r1, #107	; 0x6b
 800c9dc:	f000 fdaa 	bl	800d534 <__assert_func>
 800c9e0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c9e4:	6006      	str	r6, [r0, #0]
 800c9e6:	60c6      	str	r6, [r0, #12]
 800c9e8:	69e6      	ldr	r6, [r4, #28]
 800c9ea:	68f3      	ldr	r3, [r6, #12]
 800c9ec:	b183      	cbz	r3, 800ca10 <_Balloc+0x50>
 800c9ee:	69e3      	ldr	r3, [r4, #28]
 800c9f0:	68db      	ldr	r3, [r3, #12]
 800c9f2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c9f6:	b9b8      	cbnz	r0, 800ca28 <_Balloc+0x68>
 800c9f8:	2101      	movs	r1, #1
 800c9fa:	fa01 f605 	lsl.w	r6, r1, r5
 800c9fe:	1d72      	adds	r2, r6, #5
 800ca00:	0092      	lsls	r2, r2, #2
 800ca02:	4620      	mov	r0, r4
 800ca04:	f000 fdb4 	bl	800d570 <_calloc_r>
 800ca08:	b160      	cbz	r0, 800ca24 <_Balloc+0x64>
 800ca0a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ca0e:	e00e      	b.n	800ca2e <_Balloc+0x6e>
 800ca10:	2221      	movs	r2, #33	; 0x21
 800ca12:	2104      	movs	r1, #4
 800ca14:	4620      	mov	r0, r4
 800ca16:	f000 fdab 	bl	800d570 <_calloc_r>
 800ca1a:	69e3      	ldr	r3, [r4, #28]
 800ca1c:	60f0      	str	r0, [r6, #12]
 800ca1e:	68db      	ldr	r3, [r3, #12]
 800ca20:	2b00      	cmp	r3, #0
 800ca22:	d1e4      	bne.n	800c9ee <_Balloc+0x2e>
 800ca24:	2000      	movs	r0, #0
 800ca26:	bd70      	pop	{r4, r5, r6, pc}
 800ca28:	6802      	ldr	r2, [r0, #0]
 800ca2a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ca2e:	2300      	movs	r3, #0
 800ca30:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ca34:	e7f7      	b.n	800ca26 <_Balloc+0x66>
 800ca36:	bf00      	nop
 800ca38:	0800ed31 	.word	0x0800ed31
 800ca3c:	0800edb1 	.word	0x0800edb1

0800ca40 <_Bfree>:
 800ca40:	b570      	push	{r4, r5, r6, lr}
 800ca42:	69c6      	ldr	r6, [r0, #28]
 800ca44:	4605      	mov	r5, r0
 800ca46:	460c      	mov	r4, r1
 800ca48:	b976      	cbnz	r6, 800ca68 <_Bfree+0x28>
 800ca4a:	2010      	movs	r0, #16
 800ca4c:	f7ff ff04 	bl	800c858 <malloc>
 800ca50:	4602      	mov	r2, r0
 800ca52:	61e8      	str	r0, [r5, #28]
 800ca54:	b920      	cbnz	r0, 800ca60 <_Bfree+0x20>
 800ca56:	4b09      	ldr	r3, [pc, #36]	; (800ca7c <_Bfree+0x3c>)
 800ca58:	4809      	ldr	r0, [pc, #36]	; (800ca80 <_Bfree+0x40>)
 800ca5a:	218f      	movs	r1, #143	; 0x8f
 800ca5c:	f000 fd6a 	bl	800d534 <__assert_func>
 800ca60:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ca64:	6006      	str	r6, [r0, #0]
 800ca66:	60c6      	str	r6, [r0, #12]
 800ca68:	b13c      	cbz	r4, 800ca7a <_Bfree+0x3a>
 800ca6a:	69eb      	ldr	r3, [r5, #28]
 800ca6c:	6862      	ldr	r2, [r4, #4]
 800ca6e:	68db      	ldr	r3, [r3, #12]
 800ca70:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ca74:	6021      	str	r1, [r4, #0]
 800ca76:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ca7a:	bd70      	pop	{r4, r5, r6, pc}
 800ca7c:	0800ed31 	.word	0x0800ed31
 800ca80:	0800edb1 	.word	0x0800edb1

0800ca84 <__multadd>:
 800ca84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ca88:	690d      	ldr	r5, [r1, #16]
 800ca8a:	4607      	mov	r7, r0
 800ca8c:	460c      	mov	r4, r1
 800ca8e:	461e      	mov	r6, r3
 800ca90:	f101 0c14 	add.w	ip, r1, #20
 800ca94:	2000      	movs	r0, #0
 800ca96:	f8dc 3000 	ldr.w	r3, [ip]
 800ca9a:	b299      	uxth	r1, r3
 800ca9c:	fb02 6101 	mla	r1, r2, r1, r6
 800caa0:	0c1e      	lsrs	r6, r3, #16
 800caa2:	0c0b      	lsrs	r3, r1, #16
 800caa4:	fb02 3306 	mla	r3, r2, r6, r3
 800caa8:	b289      	uxth	r1, r1
 800caaa:	3001      	adds	r0, #1
 800caac:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800cab0:	4285      	cmp	r5, r0
 800cab2:	f84c 1b04 	str.w	r1, [ip], #4
 800cab6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800caba:	dcec      	bgt.n	800ca96 <__multadd+0x12>
 800cabc:	b30e      	cbz	r6, 800cb02 <__multadd+0x7e>
 800cabe:	68a3      	ldr	r3, [r4, #8]
 800cac0:	42ab      	cmp	r3, r5
 800cac2:	dc19      	bgt.n	800caf8 <__multadd+0x74>
 800cac4:	6861      	ldr	r1, [r4, #4]
 800cac6:	4638      	mov	r0, r7
 800cac8:	3101      	adds	r1, #1
 800caca:	f7ff ff79 	bl	800c9c0 <_Balloc>
 800cace:	4680      	mov	r8, r0
 800cad0:	b928      	cbnz	r0, 800cade <__multadd+0x5a>
 800cad2:	4602      	mov	r2, r0
 800cad4:	4b0c      	ldr	r3, [pc, #48]	; (800cb08 <__multadd+0x84>)
 800cad6:	480d      	ldr	r0, [pc, #52]	; (800cb0c <__multadd+0x88>)
 800cad8:	21ba      	movs	r1, #186	; 0xba
 800cada:	f000 fd2b 	bl	800d534 <__assert_func>
 800cade:	6922      	ldr	r2, [r4, #16]
 800cae0:	3202      	adds	r2, #2
 800cae2:	f104 010c 	add.w	r1, r4, #12
 800cae6:	0092      	lsls	r2, r2, #2
 800cae8:	300c      	adds	r0, #12
 800caea:	f000 fd15 	bl	800d518 <memcpy>
 800caee:	4621      	mov	r1, r4
 800caf0:	4638      	mov	r0, r7
 800caf2:	f7ff ffa5 	bl	800ca40 <_Bfree>
 800caf6:	4644      	mov	r4, r8
 800caf8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800cafc:	3501      	adds	r5, #1
 800cafe:	615e      	str	r6, [r3, #20]
 800cb00:	6125      	str	r5, [r4, #16]
 800cb02:	4620      	mov	r0, r4
 800cb04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cb08:	0800eda0 	.word	0x0800eda0
 800cb0c:	0800edb1 	.word	0x0800edb1

0800cb10 <__hi0bits>:
 800cb10:	0c03      	lsrs	r3, r0, #16
 800cb12:	041b      	lsls	r3, r3, #16
 800cb14:	b9d3      	cbnz	r3, 800cb4c <__hi0bits+0x3c>
 800cb16:	0400      	lsls	r0, r0, #16
 800cb18:	2310      	movs	r3, #16
 800cb1a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800cb1e:	bf04      	itt	eq
 800cb20:	0200      	lsleq	r0, r0, #8
 800cb22:	3308      	addeq	r3, #8
 800cb24:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800cb28:	bf04      	itt	eq
 800cb2a:	0100      	lsleq	r0, r0, #4
 800cb2c:	3304      	addeq	r3, #4
 800cb2e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800cb32:	bf04      	itt	eq
 800cb34:	0080      	lsleq	r0, r0, #2
 800cb36:	3302      	addeq	r3, #2
 800cb38:	2800      	cmp	r0, #0
 800cb3a:	db05      	blt.n	800cb48 <__hi0bits+0x38>
 800cb3c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800cb40:	f103 0301 	add.w	r3, r3, #1
 800cb44:	bf08      	it	eq
 800cb46:	2320      	moveq	r3, #32
 800cb48:	4618      	mov	r0, r3
 800cb4a:	4770      	bx	lr
 800cb4c:	2300      	movs	r3, #0
 800cb4e:	e7e4      	b.n	800cb1a <__hi0bits+0xa>

0800cb50 <__lo0bits>:
 800cb50:	6803      	ldr	r3, [r0, #0]
 800cb52:	f013 0207 	ands.w	r2, r3, #7
 800cb56:	d00c      	beq.n	800cb72 <__lo0bits+0x22>
 800cb58:	07d9      	lsls	r1, r3, #31
 800cb5a:	d422      	bmi.n	800cba2 <__lo0bits+0x52>
 800cb5c:	079a      	lsls	r2, r3, #30
 800cb5e:	bf49      	itett	mi
 800cb60:	085b      	lsrmi	r3, r3, #1
 800cb62:	089b      	lsrpl	r3, r3, #2
 800cb64:	6003      	strmi	r3, [r0, #0]
 800cb66:	2201      	movmi	r2, #1
 800cb68:	bf5c      	itt	pl
 800cb6a:	6003      	strpl	r3, [r0, #0]
 800cb6c:	2202      	movpl	r2, #2
 800cb6e:	4610      	mov	r0, r2
 800cb70:	4770      	bx	lr
 800cb72:	b299      	uxth	r1, r3
 800cb74:	b909      	cbnz	r1, 800cb7a <__lo0bits+0x2a>
 800cb76:	0c1b      	lsrs	r3, r3, #16
 800cb78:	2210      	movs	r2, #16
 800cb7a:	b2d9      	uxtb	r1, r3
 800cb7c:	b909      	cbnz	r1, 800cb82 <__lo0bits+0x32>
 800cb7e:	3208      	adds	r2, #8
 800cb80:	0a1b      	lsrs	r3, r3, #8
 800cb82:	0719      	lsls	r1, r3, #28
 800cb84:	bf04      	itt	eq
 800cb86:	091b      	lsreq	r3, r3, #4
 800cb88:	3204      	addeq	r2, #4
 800cb8a:	0799      	lsls	r1, r3, #30
 800cb8c:	bf04      	itt	eq
 800cb8e:	089b      	lsreq	r3, r3, #2
 800cb90:	3202      	addeq	r2, #2
 800cb92:	07d9      	lsls	r1, r3, #31
 800cb94:	d403      	bmi.n	800cb9e <__lo0bits+0x4e>
 800cb96:	085b      	lsrs	r3, r3, #1
 800cb98:	f102 0201 	add.w	r2, r2, #1
 800cb9c:	d003      	beq.n	800cba6 <__lo0bits+0x56>
 800cb9e:	6003      	str	r3, [r0, #0]
 800cba0:	e7e5      	b.n	800cb6e <__lo0bits+0x1e>
 800cba2:	2200      	movs	r2, #0
 800cba4:	e7e3      	b.n	800cb6e <__lo0bits+0x1e>
 800cba6:	2220      	movs	r2, #32
 800cba8:	e7e1      	b.n	800cb6e <__lo0bits+0x1e>
	...

0800cbac <__i2b>:
 800cbac:	b510      	push	{r4, lr}
 800cbae:	460c      	mov	r4, r1
 800cbb0:	2101      	movs	r1, #1
 800cbb2:	f7ff ff05 	bl	800c9c0 <_Balloc>
 800cbb6:	4602      	mov	r2, r0
 800cbb8:	b928      	cbnz	r0, 800cbc6 <__i2b+0x1a>
 800cbba:	4b05      	ldr	r3, [pc, #20]	; (800cbd0 <__i2b+0x24>)
 800cbbc:	4805      	ldr	r0, [pc, #20]	; (800cbd4 <__i2b+0x28>)
 800cbbe:	f240 1145 	movw	r1, #325	; 0x145
 800cbc2:	f000 fcb7 	bl	800d534 <__assert_func>
 800cbc6:	2301      	movs	r3, #1
 800cbc8:	6144      	str	r4, [r0, #20]
 800cbca:	6103      	str	r3, [r0, #16]
 800cbcc:	bd10      	pop	{r4, pc}
 800cbce:	bf00      	nop
 800cbd0:	0800eda0 	.word	0x0800eda0
 800cbd4:	0800edb1 	.word	0x0800edb1

0800cbd8 <__multiply>:
 800cbd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cbdc:	4691      	mov	r9, r2
 800cbde:	690a      	ldr	r2, [r1, #16]
 800cbe0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800cbe4:	429a      	cmp	r2, r3
 800cbe6:	bfb8      	it	lt
 800cbe8:	460b      	movlt	r3, r1
 800cbea:	460c      	mov	r4, r1
 800cbec:	bfbc      	itt	lt
 800cbee:	464c      	movlt	r4, r9
 800cbf0:	4699      	movlt	r9, r3
 800cbf2:	6927      	ldr	r7, [r4, #16]
 800cbf4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800cbf8:	68a3      	ldr	r3, [r4, #8]
 800cbfa:	6861      	ldr	r1, [r4, #4]
 800cbfc:	eb07 060a 	add.w	r6, r7, sl
 800cc00:	42b3      	cmp	r3, r6
 800cc02:	b085      	sub	sp, #20
 800cc04:	bfb8      	it	lt
 800cc06:	3101      	addlt	r1, #1
 800cc08:	f7ff feda 	bl	800c9c0 <_Balloc>
 800cc0c:	b930      	cbnz	r0, 800cc1c <__multiply+0x44>
 800cc0e:	4602      	mov	r2, r0
 800cc10:	4b44      	ldr	r3, [pc, #272]	; (800cd24 <__multiply+0x14c>)
 800cc12:	4845      	ldr	r0, [pc, #276]	; (800cd28 <__multiply+0x150>)
 800cc14:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800cc18:	f000 fc8c 	bl	800d534 <__assert_func>
 800cc1c:	f100 0514 	add.w	r5, r0, #20
 800cc20:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800cc24:	462b      	mov	r3, r5
 800cc26:	2200      	movs	r2, #0
 800cc28:	4543      	cmp	r3, r8
 800cc2a:	d321      	bcc.n	800cc70 <__multiply+0x98>
 800cc2c:	f104 0314 	add.w	r3, r4, #20
 800cc30:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800cc34:	f109 0314 	add.w	r3, r9, #20
 800cc38:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800cc3c:	9202      	str	r2, [sp, #8]
 800cc3e:	1b3a      	subs	r2, r7, r4
 800cc40:	3a15      	subs	r2, #21
 800cc42:	f022 0203 	bic.w	r2, r2, #3
 800cc46:	3204      	adds	r2, #4
 800cc48:	f104 0115 	add.w	r1, r4, #21
 800cc4c:	428f      	cmp	r7, r1
 800cc4e:	bf38      	it	cc
 800cc50:	2204      	movcc	r2, #4
 800cc52:	9201      	str	r2, [sp, #4]
 800cc54:	9a02      	ldr	r2, [sp, #8]
 800cc56:	9303      	str	r3, [sp, #12]
 800cc58:	429a      	cmp	r2, r3
 800cc5a:	d80c      	bhi.n	800cc76 <__multiply+0x9e>
 800cc5c:	2e00      	cmp	r6, #0
 800cc5e:	dd03      	ble.n	800cc68 <__multiply+0x90>
 800cc60:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800cc64:	2b00      	cmp	r3, #0
 800cc66:	d05b      	beq.n	800cd20 <__multiply+0x148>
 800cc68:	6106      	str	r6, [r0, #16]
 800cc6a:	b005      	add	sp, #20
 800cc6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc70:	f843 2b04 	str.w	r2, [r3], #4
 800cc74:	e7d8      	b.n	800cc28 <__multiply+0x50>
 800cc76:	f8b3 a000 	ldrh.w	sl, [r3]
 800cc7a:	f1ba 0f00 	cmp.w	sl, #0
 800cc7e:	d024      	beq.n	800ccca <__multiply+0xf2>
 800cc80:	f104 0e14 	add.w	lr, r4, #20
 800cc84:	46a9      	mov	r9, r5
 800cc86:	f04f 0c00 	mov.w	ip, #0
 800cc8a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800cc8e:	f8d9 1000 	ldr.w	r1, [r9]
 800cc92:	fa1f fb82 	uxth.w	fp, r2
 800cc96:	b289      	uxth	r1, r1
 800cc98:	fb0a 110b 	mla	r1, sl, fp, r1
 800cc9c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800cca0:	f8d9 2000 	ldr.w	r2, [r9]
 800cca4:	4461      	add	r1, ip
 800cca6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ccaa:	fb0a c20b 	mla	r2, sl, fp, ip
 800ccae:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800ccb2:	b289      	uxth	r1, r1
 800ccb4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800ccb8:	4577      	cmp	r7, lr
 800ccba:	f849 1b04 	str.w	r1, [r9], #4
 800ccbe:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ccc2:	d8e2      	bhi.n	800cc8a <__multiply+0xb2>
 800ccc4:	9a01      	ldr	r2, [sp, #4]
 800ccc6:	f845 c002 	str.w	ip, [r5, r2]
 800ccca:	9a03      	ldr	r2, [sp, #12]
 800cccc:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800ccd0:	3304      	adds	r3, #4
 800ccd2:	f1b9 0f00 	cmp.w	r9, #0
 800ccd6:	d021      	beq.n	800cd1c <__multiply+0x144>
 800ccd8:	6829      	ldr	r1, [r5, #0]
 800ccda:	f104 0c14 	add.w	ip, r4, #20
 800ccde:	46ae      	mov	lr, r5
 800cce0:	f04f 0a00 	mov.w	sl, #0
 800cce4:	f8bc b000 	ldrh.w	fp, [ip]
 800cce8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800ccec:	fb09 220b 	mla	r2, r9, fp, r2
 800ccf0:	4452      	add	r2, sl
 800ccf2:	b289      	uxth	r1, r1
 800ccf4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800ccf8:	f84e 1b04 	str.w	r1, [lr], #4
 800ccfc:	f85c 1b04 	ldr.w	r1, [ip], #4
 800cd00:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800cd04:	f8be 1000 	ldrh.w	r1, [lr]
 800cd08:	fb09 110a 	mla	r1, r9, sl, r1
 800cd0c:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800cd10:	4567      	cmp	r7, ip
 800cd12:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800cd16:	d8e5      	bhi.n	800cce4 <__multiply+0x10c>
 800cd18:	9a01      	ldr	r2, [sp, #4]
 800cd1a:	50a9      	str	r1, [r5, r2]
 800cd1c:	3504      	adds	r5, #4
 800cd1e:	e799      	b.n	800cc54 <__multiply+0x7c>
 800cd20:	3e01      	subs	r6, #1
 800cd22:	e79b      	b.n	800cc5c <__multiply+0x84>
 800cd24:	0800eda0 	.word	0x0800eda0
 800cd28:	0800edb1 	.word	0x0800edb1

0800cd2c <__pow5mult>:
 800cd2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cd30:	4615      	mov	r5, r2
 800cd32:	f012 0203 	ands.w	r2, r2, #3
 800cd36:	4606      	mov	r6, r0
 800cd38:	460f      	mov	r7, r1
 800cd3a:	d007      	beq.n	800cd4c <__pow5mult+0x20>
 800cd3c:	4c25      	ldr	r4, [pc, #148]	; (800cdd4 <__pow5mult+0xa8>)
 800cd3e:	3a01      	subs	r2, #1
 800cd40:	2300      	movs	r3, #0
 800cd42:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800cd46:	f7ff fe9d 	bl	800ca84 <__multadd>
 800cd4a:	4607      	mov	r7, r0
 800cd4c:	10ad      	asrs	r5, r5, #2
 800cd4e:	d03d      	beq.n	800cdcc <__pow5mult+0xa0>
 800cd50:	69f4      	ldr	r4, [r6, #28]
 800cd52:	b97c      	cbnz	r4, 800cd74 <__pow5mult+0x48>
 800cd54:	2010      	movs	r0, #16
 800cd56:	f7ff fd7f 	bl	800c858 <malloc>
 800cd5a:	4602      	mov	r2, r0
 800cd5c:	61f0      	str	r0, [r6, #28]
 800cd5e:	b928      	cbnz	r0, 800cd6c <__pow5mult+0x40>
 800cd60:	4b1d      	ldr	r3, [pc, #116]	; (800cdd8 <__pow5mult+0xac>)
 800cd62:	481e      	ldr	r0, [pc, #120]	; (800cddc <__pow5mult+0xb0>)
 800cd64:	f240 11b3 	movw	r1, #435	; 0x1b3
 800cd68:	f000 fbe4 	bl	800d534 <__assert_func>
 800cd6c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800cd70:	6004      	str	r4, [r0, #0]
 800cd72:	60c4      	str	r4, [r0, #12]
 800cd74:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800cd78:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800cd7c:	b94c      	cbnz	r4, 800cd92 <__pow5mult+0x66>
 800cd7e:	f240 2171 	movw	r1, #625	; 0x271
 800cd82:	4630      	mov	r0, r6
 800cd84:	f7ff ff12 	bl	800cbac <__i2b>
 800cd88:	2300      	movs	r3, #0
 800cd8a:	f8c8 0008 	str.w	r0, [r8, #8]
 800cd8e:	4604      	mov	r4, r0
 800cd90:	6003      	str	r3, [r0, #0]
 800cd92:	f04f 0900 	mov.w	r9, #0
 800cd96:	07eb      	lsls	r3, r5, #31
 800cd98:	d50a      	bpl.n	800cdb0 <__pow5mult+0x84>
 800cd9a:	4639      	mov	r1, r7
 800cd9c:	4622      	mov	r2, r4
 800cd9e:	4630      	mov	r0, r6
 800cda0:	f7ff ff1a 	bl	800cbd8 <__multiply>
 800cda4:	4639      	mov	r1, r7
 800cda6:	4680      	mov	r8, r0
 800cda8:	4630      	mov	r0, r6
 800cdaa:	f7ff fe49 	bl	800ca40 <_Bfree>
 800cdae:	4647      	mov	r7, r8
 800cdb0:	106d      	asrs	r5, r5, #1
 800cdb2:	d00b      	beq.n	800cdcc <__pow5mult+0xa0>
 800cdb4:	6820      	ldr	r0, [r4, #0]
 800cdb6:	b938      	cbnz	r0, 800cdc8 <__pow5mult+0x9c>
 800cdb8:	4622      	mov	r2, r4
 800cdba:	4621      	mov	r1, r4
 800cdbc:	4630      	mov	r0, r6
 800cdbe:	f7ff ff0b 	bl	800cbd8 <__multiply>
 800cdc2:	6020      	str	r0, [r4, #0]
 800cdc4:	f8c0 9000 	str.w	r9, [r0]
 800cdc8:	4604      	mov	r4, r0
 800cdca:	e7e4      	b.n	800cd96 <__pow5mult+0x6a>
 800cdcc:	4638      	mov	r0, r7
 800cdce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cdd2:	bf00      	nop
 800cdd4:	0800ef00 	.word	0x0800ef00
 800cdd8:	0800ed31 	.word	0x0800ed31
 800cddc:	0800edb1 	.word	0x0800edb1

0800cde0 <__lshift>:
 800cde0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cde4:	460c      	mov	r4, r1
 800cde6:	6849      	ldr	r1, [r1, #4]
 800cde8:	6923      	ldr	r3, [r4, #16]
 800cdea:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800cdee:	68a3      	ldr	r3, [r4, #8]
 800cdf0:	4607      	mov	r7, r0
 800cdf2:	4691      	mov	r9, r2
 800cdf4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800cdf8:	f108 0601 	add.w	r6, r8, #1
 800cdfc:	42b3      	cmp	r3, r6
 800cdfe:	db0b      	blt.n	800ce18 <__lshift+0x38>
 800ce00:	4638      	mov	r0, r7
 800ce02:	f7ff fddd 	bl	800c9c0 <_Balloc>
 800ce06:	4605      	mov	r5, r0
 800ce08:	b948      	cbnz	r0, 800ce1e <__lshift+0x3e>
 800ce0a:	4602      	mov	r2, r0
 800ce0c:	4b28      	ldr	r3, [pc, #160]	; (800ceb0 <__lshift+0xd0>)
 800ce0e:	4829      	ldr	r0, [pc, #164]	; (800ceb4 <__lshift+0xd4>)
 800ce10:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800ce14:	f000 fb8e 	bl	800d534 <__assert_func>
 800ce18:	3101      	adds	r1, #1
 800ce1a:	005b      	lsls	r3, r3, #1
 800ce1c:	e7ee      	b.n	800cdfc <__lshift+0x1c>
 800ce1e:	2300      	movs	r3, #0
 800ce20:	f100 0114 	add.w	r1, r0, #20
 800ce24:	f100 0210 	add.w	r2, r0, #16
 800ce28:	4618      	mov	r0, r3
 800ce2a:	4553      	cmp	r3, sl
 800ce2c:	db33      	blt.n	800ce96 <__lshift+0xb6>
 800ce2e:	6920      	ldr	r0, [r4, #16]
 800ce30:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ce34:	f104 0314 	add.w	r3, r4, #20
 800ce38:	f019 091f 	ands.w	r9, r9, #31
 800ce3c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ce40:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ce44:	d02b      	beq.n	800ce9e <__lshift+0xbe>
 800ce46:	f1c9 0e20 	rsb	lr, r9, #32
 800ce4a:	468a      	mov	sl, r1
 800ce4c:	2200      	movs	r2, #0
 800ce4e:	6818      	ldr	r0, [r3, #0]
 800ce50:	fa00 f009 	lsl.w	r0, r0, r9
 800ce54:	4310      	orrs	r0, r2
 800ce56:	f84a 0b04 	str.w	r0, [sl], #4
 800ce5a:	f853 2b04 	ldr.w	r2, [r3], #4
 800ce5e:	459c      	cmp	ip, r3
 800ce60:	fa22 f20e 	lsr.w	r2, r2, lr
 800ce64:	d8f3      	bhi.n	800ce4e <__lshift+0x6e>
 800ce66:	ebac 0304 	sub.w	r3, ip, r4
 800ce6a:	3b15      	subs	r3, #21
 800ce6c:	f023 0303 	bic.w	r3, r3, #3
 800ce70:	3304      	adds	r3, #4
 800ce72:	f104 0015 	add.w	r0, r4, #21
 800ce76:	4584      	cmp	ip, r0
 800ce78:	bf38      	it	cc
 800ce7a:	2304      	movcc	r3, #4
 800ce7c:	50ca      	str	r2, [r1, r3]
 800ce7e:	b10a      	cbz	r2, 800ce84 <__lshift+0xa4>
 800ce80:	f108 0602 	add.w	r6, r8, #2
 800ce84:	3e01      	subs	r6, #1
 800ce86:	4638      	mov	r0, r7
 800ce88:	612e      	str	r6, [r5, #16]
 800ce8a:	4621      	mov	r1, r4
 800ce8c:	f7ff fdd8 	bl	800ca40 <_Bfree>
 800ce90:	4628      	mov	r0, r5
 800ce92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ce96:	f842 0f04 	str.w	r0, [r2, #4]!
 800ce9a:	3301      	adds	r3, #1
 800ce9c:	e7c5      	b.n	800ce2a <__lshift+0x4a>
 800ce9e:	3904      	subs	r1, #4
 800cea0:	f853 2b04 	ldr.w	r2, [r3], #4
 800cea4:	f841 2f04 	str.w	r2, [r1, #4]!
 800cea8:	459c      	cmp	ip, r3
 800ceaa:	d8f9      	bhi.n	800cea0 <__lshift+0xc0>
 800ceac:	e7ea      	b.n	800ce84 <__lshift+0xa4>
 800ceae:	bf00      	nop
 800ceb0:	0800eda0 	.word	0x0800eda0
 800ceb4:	0800edb1 	.word	0x0800edb1

0800ceb8 <__mcmp>:
 800ceb8:	b530      	push	{r4, r5, lr}
 800ceba:	6902      	ldr	r2, [r0, #16]
 800cebc:	690c      	ldr	r4, [r1, #16]
 800cebe:	1b12      	subs	r2, r2, r4
 800cec0:	d10e      	bne.n	800cee0 <__mcmp+0x28>
 800cec2:	f100 0314 	add.w	r3, r0, #20
 800cec6:	3114      	adds	r1, #20
 800cec8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800cecc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800ced0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800ced4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800ced8:	42a5      	cmp	r5, r4
 800ceda:	d003      	beq.n	800cee4 <__mcmp+0x2c>
 800cedc:	d305      	bcc.n	800ceea <__mcmp+0x32>
 800cede:	2201      	movs	r2, #1
 800cee0:	4610      	mov	r0, r2
 800cee2:	bd30      	pop	{r4, r5, pc}
 800cee4:	4283      	cmp	r3, r0
 800cee6:	d3f3      	bcc.n	800ced0 <__mcmp+0x18>
 800cee8:	e7fa      	b.n	800cee0 <__mcmp+0x28>
 800ceea:	f04f 32ff 	mov.w	r2, #4294967295
 800ceee:	e7f7      	b.n	800cee0 <__mcmp+0x28>

0800cef0 <__mdiff>:
 800cef0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cef4:	460c      	mov	r4, r1
 800cef6:	4606      	mov	r6, r0
 800cef8:	4611      	mov	r1, r2
 800cefa:	4620      	mov	r0, r4
 800cefc:	4690      	mov	r8, r2
 800cefe:	f7ff ffdb 	bl	800ceb8 <__mcmp>
 800cf02:	1e05      	subs	r5, r0, #0
 800cf04:	d110      	bne.n	800cf28 <__mdiff+0x38>
 800cf06:	4629      	mov	r1, r5
 800cf08:	4630      	mov	r0, r6
 800cf0a:	f7ff fd59 	bl	800c9c0 <_Balloc>
 800cf0e:	b930      	cbnz	r0, 800cf1e <__mdiff+0x2e>
 800cf10:	4b3a      	ldr	r3, [pc, #232]	; (800cffc <__mdiff+0x10c>)
 800cf12:	4602      	mov	r2, r0
 800cf14:	f240 2137 	movw	r1, #567	; 0x237
 800cf18:	4839      	ldr	r0, [pc, #228]	; (800d000 <__mdiff+0x110>)
 800cf1a:	f000 fb0b 	bl	800d534 <__assert_func>
 800cf1e:	2301      	movs	r3, #1
 800cf20:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800cf24:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf28:	bfa4      	itt	ge
 800cf2a:	4643      	movge	r3, r8
 800cf2c:	46a0      	movge	r8, r4
 800cf2e:	4630      	mov	r0, r6
 800cf30:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800cf34:	bfa6      	itte	ge
 800cf36:	461c      	movge	r4, r3
 800cf38:	2500      	movge	r5, #0
 800cf3a:	2501      	movlt	r5, #1
 800cf3c:	f7ff fd40 	bl	800c9c0 <_Balloc>
 800cf40:	b920      	cbnz	r0, 800cf4c <__mdiff+0x5c>
 800cf42:	4b2e      	ldr	r3, [pc, #184]	; (800cffc <__mdiff+0x10c>)
 800cf44:	4602      	mov	r2, r0
 800cf46:	f240 2145 	movw	r1, #581	; 0x245
 800cf4a:	e7e5      	b.n	800cf18 <__mdiff+0x28>
 800cf4c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800cf50:	6926      	ldr	r6, [r4, #16]
 800cf52:	60c5      	str	r5, [r0, #12]
 800cf54:	f104 0914 	add.w	r9, r4, #20
 800cf58:	f108 0514 	add.w	r5, r8, #20
 800cf5c:	f100 0e14 	add.w	lr, r0, #20
 800cf60:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800cf64:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800cf68:	f108 0210 	add.w	r2, r8, #16
 800cf6c:	46f2      	mov	sl, lr
 800cf6e:	2100      	movs	r1, #0
 800cf70:	f859 3b04 	ldr.w	r3, [r9], #4
 800cf74:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800cf78:	fa11 f88b 	uxtah	r8, r1, fp
 800cf7c:	b299      	uxth	r1, r3
 800cf7e:	0c1b      	lsrs	r3, r3, #16
 800cf80:	eba8 0801 	sub.w	r8, r8, r1
 800cf84:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800cf88:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800cf8c:	fa1f f888 	uxth.w	r8, r8
 800cf90:	1419      	asrs	r1, r3, #16
 800cf92:	454e      	cmp	r6, r9
 800cf94:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800cf98:	f84a 3b04 	str.w	r3, [sl], #4
 800cf9c:	d8e8      	bhi.n	800cf70 <__mdiff+0x80>
 800cf9e:	1b33      	subs	r3, r6, r4
 800cfa0:	3b15      	subs	r3, #21
 800cfa2:	f023 0303 	bic.w	r3, r3, #3
 800cfa6:	3304      	adds	r3, #4
 800cfa8:	3415      	adds	r4, #21
 800cfaa:	42a6      	cmp	r6, r4
 800cfac:	bf38      	it	cc
 800cfae:	2304      	movcc	r3, #4
 800cfb0:	441d      	add	r5, r3
 800cfb2:	4473      	add	r3, lr
 800cfb4:	469e      	mov	lr, r3
 800cfb6:	462e      	mov	r6, r5
 800cfb8:	4566      	cmp	r6, ip
 800cfba:	d30e      	bcc.n	800cfda <__mdiff+0xea>
 800cfbc:	f10c 0203 	add.w	r2, ip, #3
 800cfc0:	1b52      	subs	r2, r2, r5
 800cfc2:	f022 0203 	bic.w	r2, r2, #3
 800cfc6:	3d03      	subs	r5, #3
 800cfc8:	45ac      	cmp	ip, r5
 800cfca:	bf38      	it	cc
 800cfcc:	2200      	movcc	r2, #0
 800cfce:	4413      	add	r3, r2
 800cfd0:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800cfd4:	b17a      	cbz	r2, 800cff6 <__mdiff+0x106>
 800cfd6:	6107      	str	r7, [r0, #16]
 800cfd8:	e7a4      	b.n	800cf24 <__mdiff+0x34>
 800cfda:	f856 8b04 	ldr.w	r8, [r6], #4
 800cfde:	fa11 f288 	uxtah	r2, r1, r8
 800cfe2:	1414      	asrs	r4, r2, #16
 800cfe4:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800cfe8:	b292      	uxth	r2, r2
 800cfea:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800cfee:	f84e 2b04 	str.w	r2, [lr], #4
 800cff2:	1421      	asrs	r1, r4, #16
 800cff4:	e7e0      	b.n	800cfb8 <__mdiff+0xc8>
 800cff6:	3f01      	subs	r7, #1
 800cff8:	e7ea      	b.n	800cfd0 <__mdiff+0xe0>
 800cffa:	bf00      	nop
 800cffc:	0800eda0 	.word	0x0800eda0
 800d000:	0800edb1 	.word	0x0800edb1

0800d004 <__d2b>:
 800d004:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d008:	460f      	mov	r7, r1
 800d00a:	2101      	movs	r1, #1
 800d00c:	ec59 8b10 	vmov	r8, r9, d0
 800d010:	4616      	mov	r6, r2
 800d012:	f7ff fcd5 	bl	800c9c0 <_Balloc>
 800d016:	4604      	mov	r4, r0
 800d018:	b930      	cbnz	r0, 800d028 <__d2b+0x24>
 800d01a:	4602      	mov	r2, r0
 800d01c:	4b24      	ldr	r3, [pc, #144]	; (800d0b0 <__d2b+0xac>)
 800d01e:	4825      	ldr	r0, [pc, #148]	; (800d0b4 <__d2b+0xb0>)
 800d020:	f240 310f 	movw	r1, #783	; 0x30f
 800d024:	f000 fa86 	bl	800d534 <__assert_func>
 800d028:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d02c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d030:	bb2d      	cbnz	r5, 800d07e <__d2b+0x7a>
 800d032:	9301      	str	r3, [sp, #4]
 800d034:	f1b8 0300 	subs.w	r3, r8, #0
 800d038:	d026      	beq.n	800d088 <__d2b+0x84>
 800d03a:	4668      	mov	r0, sp
 800d03c:	9300      	str	r3, [sp, #0]
 800d03e:	f7ff fd87 	bl	800cb50 <__lo0bits>
 800d042:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d046:	b1e8      	cbz	r0, 800d084 <__d2b+0x80>
 800d048:	f1c0 0320 	rsb	r3, r0, #32
 800d04c:	fa02 f303 	lsl.w	r3, r2, r3
 800d050:	430b      	orrs	r3, r1
 800d052:	40c2      	lsrs	r2, r0
 800d054:	6163      	str	r3, [r4, #20]
 800d056:	9201      	str	r2, [sp, #4]
 800d058:	9b01      	ldr	r3, [sp, #4]
 800d05a:	61a3      	str	r3, [r4, #24]
 800d05c:	2b00      	cmp	r3, #0
 800d05e:	bf14      	ite	ne
 800d060:	2202      	movne	r2, #2
 800d062:	2201      	moveq	r2, #1
 800d064:	6122      	str	r2, [r4, #16]
 800d066:	b1bd      	cbz	r5, 800d098 <__d2b+0x94>
 800d068:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800d06c:	4405      	add	r5, r0
 800d06e:	603d      	str	r5, [r7, #0]
 800d070:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d074:	6030      	str	r0, [r6, #0]
 800d076:	4620      	mov	r0, r4
 800d078:	b003      	add	sp, #12
 800d07a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d07e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d082:	e7d6      	b.n	800d032 <__d2b+0x2e>
 800d084:	6161      	str	r1, [r4, #20]
 800d086:	e7e7      	b.n	800d058 <__d2b+0x54>
 800d088:	a801      	add	r0, sp, #4
 800d08a:	f7ff fd61 	bl	800cb50 <__lo0bits>
 800d08e:	9b01      	ldr	r3, [sp, #4]
 800d090:	6163      	str	r3, [r4, #20]
 800d092:	3020      	adds	r0, #32
 800d094:	2201      	movs	r2, #1
 800d096:	e7e5      	b.n	800d064 <__d2b+0x60>
 800d098:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d09c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800d0a0:	6038      	str	r0, [r7, #0]
 800d0a2:	6918      	ldr	r0, [r3, #16]
 800d0a4:	f7ff fd34 	bl	800cb10 <__hi0bits>
 800d0a8:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d0ac:	e7e2      	b.n	800d074 <__d2b+0x70>
 800d0ae:	bf00      	nop
 800d0b0:	0800eda0 	.word	0x0800eda0
 800d0b4:	0800edb1 	.word	0x0800edb1

0800d0b8 <__ssputs_r>:
 800d0b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d0bc:	688e      	ldr	r6, [r1, #8]
 800d0be:	461f      	mov	r7, r3
 800d0c0:	42be      	cmp	r6, r7
 800d0c2:	680b      	ldr	r3, [r1, #0]
 800d0c4:	4682      	mov	sl, r0
 800d0c6:	460c      	mov	r4, r1
 800d0c8:	4690      	mov	r8, r2
 800d0ca:	d82c      	bhi.n	800d126 <__ssputs_r+0x6e>
 800d0cc:	898a      	ldrh	r2, [r1, #12]
 800d0ce:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d0d2:	d026      	beq.n	800d122 <__ssputs_r+0x6a>
 800d0d4:	6965      	ldr	r5, [r4, #20]
 800d0d6:	6909      	ldr	r1, [r1, #16]
 800d0d8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d0dc:	eba3 0901 	sub.w	r9, r3, r1
 800d0e0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d0e4:	1c7b      	adds	r3, r7, #1
 800d0e6:	444b      	add	r3, r9
 800d0e8:	106d      	asrs	r5, r5, #1
 800d0ea:	429d      	cmp	r5, r3
 800d0ec:	bf38      	it	cc
 800d0ee:	461d      	movcc	r5, r3
 800d0f0:	0553      	lsls	r3, r2, #21
 800d0f2:	d527      	bpl.n	800d144 <__ssputs_r+0x8c>
 800d0f4:	4629      	mov	r1, r5
 800d0f6:	f7ff fbd7 	bl	800c8a8 <_malloc_r>
 800d0fa:	4606      	mov	r6, r0
 800d0fc:	b360      	cbz	r0, 800d158 <__ssputs_r+0xa0>
 800d0fe:	6921      	ldr	r1, [r4, #16]
 800d100:	464a      	mov	r2, r9
 800d102:	f000 fa09 	bl	800d518 <memcpy>
 800d106:	89a3      	ldrh	r3, [r4, #12]
 800d108:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800d10c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d110:	81a3      	strh	r3, [r4, #12]
 800d112:	6126      	str	r6, [r4, #16]
 800d114:	6165      	str	r5, [r4, #20]
 800d116:	444e      	add	r6, r9
 800d118:	eba5 0509 	sub.w	r5, r5, r9
 800d11c:	6026      	str	r6, [r4, #0]
 800d11e:	60a5      	str	r5, [r4, #8]
 800d120:	463e      	mov	r6, r7
 800d122:	42be      	cmp	r6, r7
 800d124:	d900      	bls.n	800d128 <__ssputs_r+0x70>
 800d126:	463e      	mov	r6, r7
 800d128:	6820      	ldr	r0, [r4, #0]
 800d12a:	4632      	mov	r2, r6
 800d12c:	4641      	mov	r1, r8
 800d12e:	f000 f9c9 	bl	800d4c4 <memmove>
 800d132:	68a3      	ldr	r3, [r4, #8]
 800d134:	1b9b      	subs	r3, r3, r6
 800d136:	60a3      	str	r3, [r4, #8]
 800d138:	6823      	ldr	r3, [r4, #0]
 800d13a:	4433      	add	r3, r6
 800d13c:	6023      	str	r3, [r4, #0]
 800d13e:	2000      	movs	r0, #0
 800d140:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d144:	462a      	mov	r2, r5
 800d146:	f000 fa3b 	bl	800d5c0 <_realloc_r>
 800d14a:	4606      	mov	r6, r0
 800d14c:	2800      	cmp	r0, #0
 800d14e:	d1e0      	bne.n	800d112 <__ssputs_r+0x5a>
 800d150:	6921      	ldr	r1, [r4, #16]
 800d152:	4650      	mov	r0, sl
 800d154:	f7ff fb34 	bl	800c7c0 <_free_r>
 800d158:	230c      	movs	r3, #12
 800d15a:	f8ca 3000 	str.w	r3, [sl]
 800d15e:	89a3      	ldrh	r3, [r4, #12]
 800d160:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d164:	81a3      	strh	r3, [r4, #12]
 800d166:	f04f 30ff 	mov.w	r0, #4294967295
 800d16a:	e7e9      	b.n	800d140 <__ssputs_r+0x88>

0800d16c <_svfiprintf_r>:
 800d16c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d170:	4698      	mov	r8, r3
 800d172:	898b      	ldrh	r3, [r1, #12]
 800d174:	061b      	lsls	r3, r3, #24
 800d176:	b09d      	sub	sp, #116	; 0x74
 800d178:	4607      	mov	r7, r0
 800d17a:	460d      	mov	r5, r1
 800d17c:	4614      	mov	r4, r2
 800d17e:	d50e      	bpl.n	800d19e <_svfiprintf_r+0x32>
 800d180:	690b      	ldr	r3, [r1, #16]
 800d182:	b963      	cbnz	r3, 800d19e <_svfiprintf_r+0x32>
 800d184:	2140      	movs	r1, #64	; 0x40
 800d186:	f7ff fb8f 	bl	800c8a8 <_malloc_r>
 800d18a:	6028      	str	r0, [r5, #0]
 800d18c:	6128      	str	r0, [r5, #16]
 800d18e:	b920      	cbnz	r0, 800d19a <_svfiprintf_r+0x2e>
 800d190:	230c      	movs	r3, #12
 800d192:	603b      	str	r3, [r7, #0]
 800d194:	f04f 30ff 	mov.w	r0, #4294967295
 800d198:	e0d0      	b.n	800d33c <_svfiprintf_r+0x1d0>
 800d19a:	2340      	movs	r3, #64	; 0x40
 800d19c:	616b      	str	r3, [r5, #20]
 800d19e:	2300      	movs	r3, #0
 800d1a0:	9309      	str	r3, [sp, #36]	; 0x24
 800d1a2:	2320      	movs	r3, #32
 800d1a4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d1a8:	f8cd 800c 	str.w	r8, [sp, #12]
 800d1ac:	2330      	movs	r3, #48	; 0x30
 800d1ae:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800d354 <_svfiprintf_r+0x1e8>
 800d1b2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d1b6:	f04f 0901 	mov.w	r9, #1
 800d1ba:	4623      	mov	r3, r4
 800d1bc:	469a      	mov	sl, r3
 800d1be:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d1c2:	b10a      	cbz	r2, 800d1c8 <_svfiprintf_r+0x5c>
 800d1c4:	2a25      	cmp	r2, #37	; 0x25
 800d1c6:	d1f9      	bne.n	800d1bc <_svfiprintf_r+0x50>
 800d1c8:	ebba 0b04 	subs.w	fp, sl, r4
 800d1cc:	d00b      	beq.n	800d1e6 <_svfiprintf_r+0x7a>
 800d1ce:	465b      	mov	r3, fp
 800d1d0:	4622      	mov	r2, r4
 800d1d2:	4629      	mov	r1, r5
 800d1d4:	4638      	mov	r0, r7
 800d1d6:	f7ff ff6f 	bl	800d0b8 <__ssputs_r>
 800d1da:	3001      	adds	r0, #1
 800d1dc:	f000 80a9 	beq.w	800d332 <_svfiprintf_r+0x1c6>
 800d1e0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d1e2:	445a      	add	r2, fp
 800d1e4:	9209      	str	r2, [sp, #36]	; 0x24
 800d1e6:	f89a 3000 	ldrb.w	r3, [sl]
 800d1ea:	2b00      	cmp	r3, #0
 800d1ec:	f000 80a1 	beq.w	800d332 <_svfiprintf_r+0x1c6>
 800d1f0:	2300      	movs	r3, #0
 800d1f2:	f04f 32ff 	mov.w	r2, #4294967295
 800d1f6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d1fa:	f10a 0a01 	add.w	sl, sl, #1
 800d1fe:	9304      	str	r3, [sp, #16]
 800d200:	9307      	str	r3, [sp, #28]
 800d202:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d206:	931a      	str	r3, [sp, #104]	; 0x68
 800d208:	4654      	mov	r4, sl
 800d20a:	2205      	movs	r2, #5
 800d20c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d210:	4850      	ldr	r0, [pc, #320]	; (800d354 <_svfiprintf_r+0x1e8>)
 800d212:	f7f3 f815 	bl	8000240 <memchr>
 800d216:	9a04      	ldr	r2, [sp, #16]
 800d218:	b9d8      	cbnz	r0, 800d252 <_svfiprintf_r+0xe6>
 800d21a:	06d0      	lsls	r0, r2, #27
 800d21c:	bf44      	itt	mi
 800d21e:	2320      	movmi	r3, #32
 800d220:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d224:	0711      	lsls	r1, r2, #28
 800d226:	bf44      	itt	mi
 800d228:	232b      	movmi	r3, #43	; 0x2b
 800d22a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d22e:	f89a 3000 	ldrb.w	r3, [sl]
 800d232:	2b2a      	cmp	r3, #42	; 0x2a
 800d234:	d015      	beq.n	800d262 <_svfiprintf_r+0xf6>
 800d236:	9a07      	ldr	r2, [sp, #28]
 800d238:	4654      	mov	r4, sl
 800d23a:	2000      	movs	r0, #0
 800d23c:	f04f 0c0a 	mov.w	ip, #10
 800d240:	4621      	mov	r1, r4
 800d242:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d246:	3b30      	subs	r3, #48	; 0x30
 800d248:	2b09      	cmp	r3, #9
 800d24a:	d94d      	bls.n	800d2e8 <_svfiprintf_r+0x17c>
 800d24c:	b1b0      	cbz	r0, 800d27c <_svfiprintf_r+0x110>
 800d24e:	9207      	str	r2, [sp, #28]
 800d250:	e014      	b.n	800d27c <_svfiprintf_r+0x110>
 800d252:	eba0 0308 	sub.w	r3, r0, r8
 800d256:	fa09 f303 	lsl.w	r3, r9, r3
 800d25a:	4313      	orrs	r3, r2
 800d25c:	9304      	str	r3, [sp, #16]
 800d25e:	46a2      	mov	sl, r4
 800d260:	e7d2      	b.n	800d208 <_svfiprintf_r+0x9c>
 800d262:	9b03      	ldr	r3, [sp, #12]
 800d264:	1d19      	adds	r1, r3, #4
 800d266:	681b      	ldr	r3, [r3, #0]
 800d268:	9103      	str	r1, [sp, #12]
 800d26a:	2b00      	cmp	r3, #0
 800d26c:	bfbb      	ittet	lt
 800d26e:	425b      	neglt	r3, r3
 800d270:	f042 0202 	orrlt.w	r2, r2, #2
 800d274:	9307      	strge	r3, [sp, #28]
 800d276:	9307      	strlt	r3, [sp, #28]
 800d278:	bfb8      	it	lt
 800d27a:	9204      	strlt	r2, [sp, #16]
 800d27c:	7823      	ldrb	r3, [r4, #0]
 800d27e:	2b2e      	cmp	r3, #46	; 0x2e
 800d280:	d10c      	bne.n	800d29c <_svfiprintf_r+0x130>
 800d282:	7863      	ldrb	r3, [r4, #1]
 800d284:	2b2a      	cmp	r3, #42	; 0x2a
 800d286:	d134      	bne.n	800d2f2 <_svfiprintf_r+0x186>
 800d288:	9b03      	ldr	r3, [sp, #12]
 800d28a:	1d1a      	adds	r2, r3, #4
 800d28c:	681b      	ldr	r3, [r3, #0]
 800d28e:	9203      	str	r2, [sp, #12]
 800d290:	2b00      	cmp	r3, #0
 800d292:	bfb8      	it	lt
 800d294:	f04f 33ff 	movlt.w	r3, #4294967295
 800d298:	3402      	adds	r4, #2
 800d29a:	9305      	str	r3, [sp, #20]
 800d29c:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800d364 <_svfiprintf_r+0x1f8>
 800d2a0:	7821      	ldrb	r1, [r4, #0]
 800d2a2:	2203      	movs	r2, #3
 800d2a4:	4650      	mov	r0, sl
 800d2a6:	f7f2 ffcb 	bl	8000240 <memchr>
 800d2aa:	b138      	cbz	r0, 800d2bc <_svfiprintf_r+0x150>
 800d2ac:	9b04      	ldr	r3, [sp, #16]
 800d2ae:	eba0 000a 	sub.w	r0, r0, sl
 800d2b2:	2240      	movs	r2, #64	; 0x40
 800d2b4:	4082      	lsls	r2, r0
 800d2b6:	4313      	orrs	r3, r2
 800d2b8:	3401      	adds	r4, #1
 800d2ba:	9304      	str	r3, [sp, #16]
 800d2bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d2c0:	4825      	ldr	r0, [pc, #148]	; (800d358 <_svfiprintf_r+0x1ec>)
 800d2c2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d2c6:	2206      	movs	r2, #6
 800d2c8:	f7f2 ffba 	bl	8000240 <memchr>
 800d2cc:	2800      	cmp	r0, #0
 800d2ce:	d038      	beq.n	800d342 <_svfiprintf_r+0x1d6>
 800d2d0:	4b22      	ldr	r3, [pc, #136]	; (800d35c <_svfiprintf_r+0x1f0>)
 800d2d2:	bb1b      	cbnz	r3, 800d31c <_svfiprintf_r+0x1b0>
 800d2d4:	9b03      	ldr	r3, [sp, #12]
 800d2d6:	3307      	adds	r3, #7
 800d2d8:	f023 0307 	bic.w	r3, r3, #7
 800d2dc:	3308      	adds	r3, #8
 800d2de:	9303      	str	r3, [sp, #12]
 800d2e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d2e2:	4433      	add	r3, r6
 800d2e4:	9309      	str	r3, [sp, #36]	; 0x24
 800d2e6:	e768      	b.n	800d1ba <_svfiprintf_r+0x4e>
 800d2e8:	fb0c 3202 	mla	r2, ip, r2, r3
 800d2ec:	460c      	mov	r4, r1
 800d2ee:	2001      	movs	r0, #1
 800d2f0:	e7a6      	b.n	800d240 <_svfiprintf_r+0xd4>
 800d2f2:	2300      	movs	r3, #0
 800d2f4:	3401      	adds	r4, #1
 800d2f6:	9305      	str	r3, [sp, #20]
 800d2f8:	4619      	mov	r1, r3
 800d2fa:	f04f 0c0a 	mov.w	ip, #10
 800d2fe:	4620      	mov	r0, r4
 800d300:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d304:	3a30      	subs	r2, #48	; 0x30
 800d306:	2a09      	cmp	r2, #9
 800d308:	d903      	bls.n	800d312 <_svfiprintf_r+0x1a6>
 800d30a:	2b00      	cmp	r3, #0
 800d30c:	d0c6      	beq.n	800d29c <_svfiprintf_r+0x130>
 800d30e:	9105      	str	r1, [sp, #20]
 800d310:	e7c4      	b.n	800d29c <_svfiprintf_r+0x130>
 800d312:	fb0c 2101 	mla	r1, ip, r1, r2
 800d316:	4604      	mov	r4, r0
 800d318:	2301      	movs	r3, #1
 800d31a:	e7f0      	b.n	800d2fe <_svfiprintf_r+0x192>
 800d31c:	ab03      	add	r3, sp, #12
 800d31e:	9300      	str	r3, [sp, #0]
 800d320:	462a      	mov	r2, r5
 800d322:	4b0f      	ldr	r3, [pc, #60]	; (800d360 <_svfiprintf_r+0x1f4>)
 800d324:	a904      	add	r1, sp, #16
 800d326:	4638      	mov	r0, r7
 800d328:	f7fd fed2 	bl	800b0d0 <_printf_float>
 800d32c:	1c42      	adds	r2, r0, #1
 800d32e:	4606      	mov	r6, r0
 800d330:	d1d6      	bne.n	800d2e0 <_svfiprintf_r+0x174>
 800d332:	89ab      	ldrh	r3, [r5, #12]
 800d334:	065b      	lsls	r3, r3, #25
 800d336:	f53f af2d 	bmi.w	800d194 <_svfiprintf_r+0x28>
 800d33a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d33c:	b01d      	add	sp, #116	; 0x74
 800d33e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d342:	ab03      	add	r3, sp, #12
 800d344:	9300      	str	r3, [sp, #0]
 800d346:	462a      	mov	r2, r5
 800d348:	4b05      	ldr	r3, [pc, #20]	; (800d360 <_svfiprintf_r+0x1f4>)
 800d34a:	a904      	add	r1, sp, #16
 800d34c:	4638      	mov	r0, r7
 800d34e:	f7fe f947 	bl	800b5e0 <_printf_i>
 800d352:	e7eb      	b.n	800d32c <_svfiprintf_r+0x1c0>
 800d354:	0800ef0c 	.word	0x0800ef0c
 800d358:	0800ef16 	.word	0x0800ef16
 800d35c:	0800b0d1 	.word	0x0800b0d1
 800d360:	0800d0b9 	.word	0x0800d0b9
 800d364:	0800ef12 	.word	0x0800ef12

0800d368 <__sflush_r>:
 800d368:	898a      	ldrh	r2, [r1, #12]
 800d36a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d36e:	4605      	mov	r5, r0
 800d370:	0710      	lsls	r0, r2, #28
 800d372:	460c      	mov	r4, r1
 800d374:	d458      	bmi.n	800d428 <__sflush_r+0xc0>
 800d376:	684b      	ldr	r3, [r1, #4]
 800d378:	2b00      	cmp	r3, #0
 800d37a:	dc05      	bgt.n	800d388 <__sflush_r+0x20>
 800d37c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d37e:	2b00      	cmp	r3, #0
 800d380:	dc02      	bgt.n	800d388 <__sflush_r+0x20>
 800d382:	2000      	movs	r0, #0
 800d384:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d388:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d38a:	2e00      	cmp	r6, #0
 800d38c:	d0f9      	beq.n	800d382 <__sflush_r+0x1a>
 800d38e:	2300      	movs	r3, #0
 800d390:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d394:	682f      	ldr	r7, [r5, #0]
 800d396:	6a21      	ldr	r1, [r4, #32]
 800d398:	602b      	str	r3, [r5, #0]
 800d39a:	d032      	beq.n	800d402 <__sflush_r+0x9a>
 800d39c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d39e:	89a3      	ldrh	r3, [r4, #12]
 800d3a0:	075a      	lsls	r2, r3, #29
 800d3a2:	d505      	bpl.n	800d3b0 <__sflush_r+0x48>
 800d3a4:	6863      	ldr	r3, [r4, #4]
 800d3a6:	1ac0      	subs	r0, r0, r3
 800d3a8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d3aa:	b10b      	cbz	r3, 800d3b0 <__sflush_r+0x48>
 800d3ac:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d3ae:	1ac0      	subs	r0, r0, r3
 800d3b0:	2300      	movs	r3, #0
 800d3b2:	4602      	mov	r2, r0
 800d3b4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d3b6:	6a21      	ldr	r1, [r4, #32]
 800d3b8:	4628      	mov	r0, r5
 800d3ba:	47b0      	blx	r6
 800d3bc:	1c43      	adds	r3, r0, #1
 800d3be:	89a3      	ldrh	r3, [r4, #12]
 800d3c0:	d106      	bne.n	800d3d0 <__sflush_r+0x68>
 800d3c2:	6829      	ldr	r1, [r5, #0]
 800d3c4:	291d      	cmp	r1, #29
 800d3c6:	d82b      	bhi.n	800d420 <__sflush_r+0xb8>
 800d3c8:	4a29      	ldr	r2, [pc, #164]	; (800d470 <__sflush_r+0x108>)
 800d3ca:	410a      	asrs	r2, r1
 800d3cc:	07d6      	lsls	r6, r2, #31
 800d3ce:	d427      	bmi.n	800d420 <__sflush_r+0xb8>
 800d3d0:	2200      	movs	r2, #0
 800d3d2:	6062      	str	r2, [r4, #4]
 800d3d4:	04d9      	lsls	r1, r3, #19
 800d3d6:	6922      	ldr	r2, [r4, #16]
 800d3d8:	6022      	str	r2, [r4, #0]
 800d3da:	d504      	bpl.n	800d3e6 <__sflush_r+0x7e>
 800d3dc:	1c42      	adds	r2, r0, #1
 800d3de:	d101      	bne.n	800d3e4 <__sflush_r+0x7c>
 800d3e0:	682b      	ldr	r3, [r5, #0]
 800d3e2:	b903      	cbnz	r3, 800d3e6 <__sflush_r+0x7e>
 800d3e4:	6560      	str	r0, [r4, #84]	; 0x54
 800d3e6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d3e8:	602f      	str	r7, [r5, #0]
 800d3ea:	2900      	cmp	r1, #0
 800d3ec:	d0c9      	beq.n	800d382 <__sflush_r+0x1a>
 800d3ee:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d3f2:	4299      	cmp	r1, r3
 800d3f4:	d002      	beq.n	800d3fc <__sflush_r+0x94>
 800d3f6:	4628      	mov	r0, r5
 800d3f8:	f7ff f9e2 	bl	800c7c0 <_free_r>
 800d3fc:	2000      	movs	r0, #0
 800d3fe:	6360      	str	r0, [r4, #52]	; 0x34
 800d400:	e7c0      	b.n	800d384 <__sflush_r+0x1c>
 800d402:	2301      	movs	r3, #1
 800d404:	4628      	mov	r0, r5
 800d406:	47b0      	blx	r6
 800d408:	1c41      	adds	r1, r0, #1
 800d40a:	d1c8      	bne.n	800d39e <__sflush_r+0x36>
 800d40c:	682b      	ldr	r3, [r5, #0]
 800d40e:	2b00      	cmp	r3, #0
 800d410:	d0c5      	beq.n	800d39e <__sflush_r+0x36>
 800d412:	2b1d      	cmp	r3, #29
 800d414:	d001      	beq.n	800d41a <__sflush_r+0xb2>
 800d416:	2b16      	cmp	r3, #22
 800d418:	d101      	bne.n	800d41e <__sflush_r+0xb6>
 800d41a:	602f      	str	r7, [r5, #0]
 800d41c:	e7b1      	b.n	800d382 <__sflush_r+0x1a>
 800d41e:	89a3      	ldrh	r3, [r4, #12]
 800d420:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d424:	81a3      	strh	r3, [r4, #12]
 800d426:	e7ad      	b.n	800d384 <__sflush_r+0x1c>
 800d428:	690f      	ldr	r7, [r1, #16]
 800d42a:	2f00      	cmp	r7, #0
 800d42c:	d0a9      	beq.n	800d382 <__sflush_r+0x1a>
 800d42e:	0793      	lsls	r3, r2, #30
 800d430:	680e      	ldr	r6, [r1, #0]
 800d432:	bf08      	it	eq
 800d434:	694b      	ldreq	r3, [r1, #20]
 800d436:	600f      	str	r7, [r1, #0]
 800d438:	bf18      	it	ne
 800d43a:	2300      	movne	r3, #0
 800d43c:	eba6 0807 	sub.w	r8, r6, r7
 800d440:	608b      	str	r3, [r1, #8]
 800d442:	f1b8 0f00 	cmp.w	r8, #0
 800d446:	dd9c      	ble.n	800d382 <__sflush_r+0x1a>
 800d448:	6a21      	ldr	r1, [r4, #32]
 800d44a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d44c:	4643      	mov	r3, r8
 800d44e:	463a      	mov	r2, r7
 800d450:	4628      	mov	r0, r5
 800d452:	47b0      	blx	r6
 800d454:	2800      	cmp	r0, #0
 800d456:	dc06      	bgt.n	800d466 <__sflush_r+0xfe>
 800d458:	89a3      	ldrh	r3, [r4, #12]
 800d45a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d45e:	81a3      	strh	r3, [r4, #12]
 800d460:	f04f 30ff 	mov.w	r0, #4294967295
 800d464:	e78e      	b.n	800d384 <__sflush_r+0x1c>
 800d466:	4407      	add	r7, r0
 800d468:	eba8 0800 	sub.w	r8, r8, r0
 800d46c:	e7e9      	b.n	800d442 <__sflush_r+0xda>
 800d46e:	bf00      	nop
 800d470:	dfbffffe 	.word	0xdfbffffe

0800d474 <_fflush_r>:
 800d474:	b538      	push	{r3, r4, r5, lr}
 800d476:	690b      	ldr	r3, [r1, #16]
 800d478:	4605      	mov	r5, r0
 800d47a:	460c      	mov	r4, r1
 800d47c:	b913      	cbnz	r3, 800d484 <_fflush_r+0x10>
 800d47e:	2500      	movs	r5, #0
 800d480:	4628      	mov	r0, r5
 800d482:	bd38      	pop	{r3, r4, r5, pc}
 800d484:	b118      	cbz	r0, 800d48e <_fflush_r+0x1a>
 800d486:	6a03      	ldr	r3, [r0, #32]
 800d488:	b90b      	cbnz	r3, 800d48e <_fflush_r+0x1a>
 800d48a:	f7fe fa57 	bl	800b93c <__sinit>
 800d48e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d492:	2b00      	cmp	r3, #0
 800d494:	d0f3      	beq.n	800d47e <_fflush_r+0xa>
 800d496:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d498:	07d0      	lsls	r0, r2, #31
 800d49a:	d404      	bmi.n	800d4a6 <_fflush_r+0x32>
 800d49c:	0599      	lsls	r1, r3, #22
 800d49e:	d402      	bmi.n	800d4a6 <_fflush_r+0x32>
 800d4a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d4a2:	f7fe fb96 	bl	800bbd2 <__retarget_lock_acquire_recursive>
 800d4a6:	4628      	mov	r0, r5
 800d4a8:	4621      	mov	r1, r4
 800d4aa:	f7ff ff5d 	bl	800d368 <__sflush_r>
 800d4ae:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d4b0:	07da      	lsls	r2, r3, #31
 800d4b2:	4605      	mov	r5, r0
 800d4b4:	d4e4      	bmi.n	800d480 <_fflush_r+0xc>
 800d4b6:	89a3      	ldrh	r3, [r4, #12]
 800d4b8:	059b      	lsls	r3, r3, #22
 800d4ba:	d4e1      	bmi.n	800d480 <_fflush_r+0xc>
 800d4bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d4be:	f7fe fb89 	bl	800bbd4 <__retarget_lock_release_recursive>
 800d4c2:	e7dd      	b.n	800d480 <_fflush_r+0xc>

0800d4c4 <memmove>:
 800d4c4:	4288      	cmp	r0, r1
 800d4c6:	b510      	push	{r4, lr}
 800d4c8:	eb01 0402 	add.w	r4, r1, r2
 800d4cc:	d902      	bls.n	800d4d4 <memmove+0x10>
 800d4ce:	4284      	cmp	r4, r0
 800d4d0:	4623      	mov	r3, r4
 800d4d2:	d807      	bhi.n	800d4e4 <memmove+0x20>
 800d4d4:	1e43      	subs	r3, r0, #1
 800d4d6:	42a1      	cmp	r1, r4
 800d4d8:	d008      	beq.n	800d4ec <memmove+0x28>
 800d4da:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d4de:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d4e2:	e7f8      	b.n	800d4d6 <memmove+0x12>
 800d4e4:	4402      	add	r2, r0
 800d4e6:	4601      	mov	r1, r0
 800d4e8:	428a      	cmp	r2, r1
 800d4ea:	d100      	bne.n	800d4ee <memmove+0x2a>
 800d4ec:	bd10      	pop	{r4, pc}
 800d4ee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d4f2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d4f6:	e7f7      	b.n	800d4e8 <memmove+0x24>

0800d4f8 <_sbrk_r>:
 800d4f8:	b538      	push	{r3, r4, r5, lr}
 800d4fa:	4d06      	ldr	r5, [pc, #24]	; (800d514 <_sbrk_r+0x1c>)
 800d4fc:	2300      	movs	r3, #0
 800d4fe:	4604      	mov	r4, r0
 800d500:	4608      	mov	r0, r1
 800d502:	602b      	str	r3, [r5, #0]
 800d504:	f7f6 fc72 	bl	8003dec <_sbrk>
 800d508:	1c43      	adds	r3, r0, #1
 800d50a:	d102      	bne.n	800d512 <_sbrk_r+0x1a>
 800d50c:	682b      	ldr	r3, [r5, #0]
 800d50e:	b103      	cbz	r3, 800d512 <_sbrk_r+0x1a>
 800d510:	6023      	str	r3, [r4, #0]
 800d512:	bd38      	pop	{r3, r4, r5, pc}
 800d514:	20000a1c 	.word	0x20000a1c

0800d518 <memcpy>:
 800d518:	440a      	add	r2, r1
 800d51a:	4291      	cmp	r1, r2
 800d51c:	f100 33ff 	add.w	r3, r0, #4294967295
 800d520:	d100      	bne.n	800d524 <memcpy+0xc>
 800d522:	4770      	bx	lr
 800d524:	b510      	push	{r4, lr}
 800d526:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d52a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d52e:	4291      	cmp	r1, r2
 800d530:	d1f9      	bne.n	800d526 <memcpy+0xe>
 800d532:	bd10      	pop	{r4, pc}

0800d534 <__assert_func>:
 800d534:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d536:	4614      	mov	r4, r2
 800d538:	461a      	mov	r2, r3
 800d53a:	4b09      	ldr	r3, [pc, #36]	; (800d560 <__assert_func+0x2c>)
 800d53c:	681b      	ldr	r3, [r3, #0]
 800d53e:	4605      	mov	r5, r0
 800d540:	68d8      	ldr	r0, [r3, #12]
 800d542:	b14c      	cbz	r4, 800d558 <__assert_func+0x24>
 800d544:	4b07      	ldr	r3, [pc, #28]	; (800d564 <__assert_func+0x30>)
 800d546:	9100      	str	r1, [sp, #0]
 800d548:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d54c:	4906      	ldr	r1, [pc, #24]	; (800d568 <__assert_func+0x34>)
 800d54e:	462b      	mov	r3, r5
 800d550:	f000 f872 	bl	800d638 <fiprintf>
 800d554:	f000 f882 	bl	800d65c <abort>
 800d558:	4b04      	ldr	r3, [pc, #16]	; (800d56c <__assert_func+0x38>)
 800d55a:	461c      	mov	r4, r3
 800d55c:	e7f3      	b.n	800d546 <__assert_func+0x12>
 800d55e:	bf00      	nop
 800d560:	20000130 	.word	0x20000130
 800d564:	0800ef27 	.word	0x0800ef27
 800d568:	0800ef34 	.word	0x0800ef34
 800d56c:	0800ef62 	.word	0x0800ef62

0800d570 <_calloc_r>:
 800d570:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d572:	fba1 2402 	umull	r2, r4, r1, r2
 800d576:	b94c      	cbnz	r4, 800d58c <_calloc_r+0x1c>
 800d578:	4611      	mov	r1, r2
 800d57a:	9201      	str	r2, [sp, #4]
 800d57c:	f7ff f994 	bl	800c8a8 <_malloc_r>
 800d580:	9a01      	ldr	r2, [sp, #4]
 800d582:	4605      	mov	r5, r0
 800d584:	b930      	cbnz	r0, 800d594 <_calloc_r+0x24>
 800d586:	4628      	mov	r0, r5
 800d588:	b003      	add	sp, #12
 800d58a:	bd30      	pop	{r4, r5, pc}
 800d58c:	220c      	movs	r2, #12
 800d58e:	6002      	str	r2, [r0, #0]
 800d590:	2500      	movs	r5, #0
 800d592:	e7f8      	b.n	800d586 <_calloc_r+0x16>
 800d594:	4621      	mov	r1, r4
 800d596:	f7fe fa9e 	bl	800bad6 <memset>
 800d59a:	e7f4      	b.n	800d586 <_calloc_r+0x16>

0800d59c <__ascii_mbtowc>:
 800d59c:	b082      	sub	sp, #8
 800d59e:	b901      	cbnz	r1, 800d5a2 <__ascii_mbtowc+0x6>
 800d5a0:	a901      	add	r1, sp, #4
 800d5a2:	b142      	cbz	r2, 800d5b6 <__ascii_mbtowc+0x1a>
 800d5a4:	b14b      	cbz	r3, 800d5ba <__ascii_mbtowc+0x1e>
 800d5a6:	7813      	ldrb	r3, [r2, #0]
 800d5a8:	600b      	str	r3, [r1, #0]
 800d5aa:	7812      	ldrb	r2, [r2, #0]
 800d5ac:	1e10      	subs	r0, r2, #0
 800d5ae:	bf18      	it	ne
 800d5b0:	2001      	movne	r0, #1
 800d5b2:	b002      	add	sp, #8
 800d5b4:	4770      	bx	lr
 800d5b6:	4610      	mov	r0, r2
 800d5b8:	e7fb      	b.n	800d5b2 <__ascii_mbtowc+0x16>
 800d5ba:	f06f 0001 	mvn.w	r0, #1
 800d5be:	e7f8      	b.n	800d5b2 <__ascii_mbtowc+0x16>

0800d5c0 <_realloc_r>:
 800d5c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d5c4:	4680      	mov	r8, r0
 800d5c6:	4614      	mov	r4, r2
 800d5c8:	460e      	mov	r6, r1
 800d5ca:	b921      	cbnz	r1, 800d5d6 <_realloc_r+0x16>
 800d5cc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d5d0:	4611      	mov	r1, r2
 800d5d2:	f7ff b969 	b.w	800c8a8 <_malloc_r>
 800d5d6:	b92a      	cbnz	r2, 800d5e4 <_realloc_r+0x24>
 800d5d8:	f7ff f8f2 	bl	800c7c0 <_free_r>
 800d5dc:	4625      	mov	r5, r4
 800d5de:	4628      	mov	r0, r5
 800d5e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d5e4:	f000 f841 	bl	800d66a <_malloc_usable_size_r>
 800d5e8:	4284      	cmp	r4, r0
 800d5ea:	4607      	mov	r7, r0
 800d5ec:	d802      	bhi.n	800d5f4 <_realloc_r+0x34>
 800d5ee:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d5f2:	d812      	bhi.n	800d61a <_realloc_r+0x5a>
 800d5f4:	4621      	mov	r1, r4
 800d5f6:	4640      	mov	r0, r8
 800d5f8:	f7ff f956 	bl	800c8a8 <_malloc_r>
 800d5fc:	4605      	mov	r5, r0
 800d5fe:	2800      	cmp	r0, #0
 800d600:	d0ed      	beq.n	800d5de <_realloc_r+0x1e>
 800d602:	42bc      	cmp	r4, r7
 800d604:	4622      	mov	r2, r4
 800d606:	4631      	mov	r1, r6
 800d608:	bf28      	it	cs
 800d60a:	463a      	movcs	r2, r7
 800d60c:	f7ff ff84 	bl	800d518 <memcpy>
 800d610:	4631      	mov	r1, r6
 800d612:	4640      	mov	r0, r8
 800d614:	f7ff f8d4 	bl	800c7c0 <_free_r>
 800d618:	e7e1      	b.n	800d5de <_realloc_r+0x1e>
 800d61a:	4635      	mov	r5, r6
 800d61c:	e7df      	b.n	800d5de <_realloc_r+0x1e>

0800d61e <__ascii_wctomb>:
 800d61e:	b149      	cbz	r1, 800d634 <__ascii_wctomb+0x16>
 800d620:	2aff      	cmp	r2, #255	; 0xff
 800d622:	bf85      	ittet	hi
 800d624:	238a      	movhi	r3, #138	; 0x8a
 800d626:	6003      	strhi	r3, [r0, #0]
 800d628:	700a      	strbls	r2, [r1, #0]
 800d62a:	f04f 30ff 	movhi.w	r0, #4294967295
 800d62e:	bf98      	it	ls
 800d630:	2001      	movls	r0, #1
 800d632:	4770      	bx	lr
 800d634:	4608      	mov	r0, r1
 800d636:	4770      	bx	lr

0800d638 <fiprintf>:
 800d638:	b40e      	push	{r1, r2, r3}
 800d63a:	b503      	push	{r0, r1, lr}
 800d63c:	4601      	mov	r1, r0
 800d63e:	ab03      	add	r3, sp, #12
 800d640:	4805      	ldr	r0, [pc, #20]	; (800d658 <fiprintf+0x20>)
 800d642:	f853 2b04 	ldr.w	r2, [r3], #4
 800d646:	6800      	ldr	r0, [r0, #0]
 800d648:	9301      	str	r3, [sp, #4]
 800d64a:	f000 f83f 	bl	800d6cc <_vfiprintf_r>
 800d64e:	b002      	add	sp, #8
 800d650:	f85d eb04 	ldr.w	lr, [sp], #4
 800d654:	b003      	add	sp, #12
 800d656:	4770      	bx	lr
 800d658:	20000130 	.word	0x20000130

0800d65c <abort>:
 800d65c:	b508      	push	{r3, lr}
 800d65e:	2006      	movs	r0, #6
 800d660:	f000 fa0c 	bl	800da7c <raise>
 800d664:	2001      	movs	r0, #1
 800d666:	f7f6 fb49 	bl	8003cfc <_exit>

0800d66a <_malloc_usable_size_r>:
 800d66a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d66e:	1f18      	subs	r0, r3, #4
 800d670:	2b00      	cmp	r3, #0
 800d672:	bfbc      	itt	lt
 800d674:	580b      	ldrlt	r3, [r1, r0]
 800d676:	18c0      	addlt	r0, r0, r3
 800d678:	4770      	bx	lr

0800d67a <__sfputc_r>:
 800d67a:	6893      	ldr	r3, [r2, #8]
 800d67c:	3b01      	subs	r3, #1
 800d67e:	2b00      	cmp	r3, #0
 800d680:	b410      	push	{r4}
 800d682:	6093      	str	r3, [r2, #8]
 800d684:	da08      	bge.n	800d698 <__sfputc_r+0x1e>
 800d686:	6994      	ldr	r4, [r2, #24]
 800d688:	42a3      	cmp	r3, r4
 800d68a:	db01      	blt.n	800d690 <__sfputc_r+0x16>
 800d68c:	290a      	cmp	r1, #10
 800d68e:	d103      	bne.n	800d698 <__sfputc_r+0x1e>
 800d690:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d694:	f000 b934 	b.w	800d900 <__swbuf_r>
 800d698:	6813      	ldr	r3, [r2, #0]
 800d69a:	1c58      	adds	r0, r3, #1
 800d69c:	6010      	str	r0, [r2, #0]
 800d69e:	7019      	strb	r1, [r3, #0]
 800d6a0:	4608      	mov	r0, r1
 800d6a2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d6a6:	4770      	bx	lr

0800d6a8 <__sfputs_r>:
 800d6a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d6aa:	4606      	mov	r6, r0
 800d6ac:	460f      	mov	r7, r1
 800d6ae:	4614      	mov	r4, r2
 800d6b0:	18d5      	adds	r5, r2, r3
 800d6b2:	42ac      	cmp	r4, r5
 800d6b4:	d101      	bne.n	800d6ba <__sfputs_r+0x12>
 800d6b6:	2000      	movs	r0, #0
 800d6b8:	e007      	b.n	800d6ca <__sfputs_r+0x22>
 800d6ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d6be:	463a      	mov	r2, r7
 800d6c0:	4630      	mov	r0, r6
 800d6c2:	f7ff ffda 	bl	800d67a <__sfputc_r>
 800d6c6:	1c43      	adds	r3, r0, #1
 800d6c8:	d1f3      	bne.n	800d6b2 <__sfputs_r+0xa>
 800d6ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d6cc <_vfiprintf_r>:
 800d6cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d6d0:	460d      	mov	r5, r1
 800d6d2:	b09d      	sub	sp, #116	; 0x74
 800d6d4:	4614      	mov	r4, r2
 800d6d6:	4698      	mov	r8, r3
 800d6d8:	4606      	mov	r6, r0
 800d6da:	b118      	cbz	r0, 800d6e4 <_vfiprintf_r+0x18>
 800d6dc:	6a03      	ldr	r3, [r0, #32]
 800d6de:	b90b      	cbnz	r3, 800d6e4 <_vfiprintf_r+0x18>
 800d6e0:	f7fe f92c 	bl	800b93c <__sinit>
 800d6e4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d6e6:	07d9      	lsls	r1, r3, #31
 800d6e8:	d405      	bmi.n	800d6f6 <_vfiprintf_r+0x2a>
 800d6ea:	89ab      	ldrh	r3, [r5, #12]
 800d6ec:	059a      	lsls	r2, r3, #22
 800d6ee:	d402      	bmi.n	800d6f6 <_vfiprintf_r+0x2a>
 800d6f0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d6f2:	f7fe fa6e 	bl	800bbd2 <__retarget_lock_acquire_recursive>
 800d6f6:	89ab      	ldrh	r3, [r5, #12]
 800d6f8:	071b      	lsls	r3, r3, #28
 800d6fa:	d501      	bpl.n	800d700 <_vfiprintf_r+0x34>
 800d6fc:	692b      	ldr	r3, [r5, #16]
 800d6fe:	b99b      	cbnz	r3, 800d728 <_vfiprintf_r+0x5c>
 800d700:	4629      	mov	r1, r5
 800d702:	4630      	mov	r0, r6
 800d704:	f000 f93a 	bl	800d97c <__swsetup_r>
 800d708:	b170      	cbz	r0, 800d728 <_vfiprintf_r+0x5c>
 800d70a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d70c:	07dc      	lsls	r4, r3, #31
 800d70e:	d504      	bpl.n	800d71a <_vfiprintf_r+0x4e>
 800d710:	f04f 30ff 	mov.w	r0, #4294967295
 800d714:	b01d      	add	sp, #116	; 0x74
 800d716:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d71a:	89ab      	ldrh	r3, [r5, #12]
 800d71c:	0598      	lsls	r0, r3, #22
 800d71e:	d4f7      	bmi.n	800d710 <_vfiprintf_r+0x44>
 800d720:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d722:	f7fe fa57 	bl	800bbd4 <__retarget_lock_release_recursive>
 800d726:	e7f3      	b.n	800d710 <_vfiprintf_r+0x44>
 800d728:	2300      	movs	r3, #0
 800d72a:	9309      	str	r3, [sp, #36]	; 0x24
 800d72c:	2320      	movs	r3, #32
 800d72e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d732:	f8cd 800c 	str.w	r8, [sp, #12]
 800d736:	2330      	movs	r3, #48	; 0x30
 800d738:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800d8ec <_vfiprintf_r+0x220>
 800d73c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d740:	f04f 0901 	mov.w	r9, #1
 800d744:	4623      	mov	r3, r4
 800d746:	469a      	mov	sl, r3
 800d748:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d74c:	b10a      	cbz	r2, 800d752 <_vfiprintf_r+0x86>
 800d74e:	2a25      	cmp	r2, #37	; 0x25
 800d750:	d1f9      	bne.n	800d746 <_vfiprintf_r+0x7a>
 800d752:	ebba 0b04 	subs.w	fp, sl, r4
 800d756:	d00b      	beq.n	800d770 <_vfiprintf_r+0xa4>
 800d758:	465b      	mov	r3, fp
 800d75a:	4622      	mov	r2, r4
 800d75c:	4629      	mov	r1, r5
 800d75e:	4630      	mov	r0, r6
 800d760:	f7ff ffa2 	bl	800d6a8 <__sfputs_r>
 800d764:	3001      	adds	r0, #1
 800d766:	f000 80a9 	beq.w	800d8bc <_vfiprintf_r+0x1f0>
 800d76a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d76c:	445a      	add	r2, fp
 800d76e:	9209      	str	r2, [sp, #36]	; 0x24
 800d770:	f89a 3000 	ldrb.w	r3, [sl]
 800d774:	2b00      	cmp	r3, #0
 800d776:	f000 80a1 	beq.w	800d8bc <_vfiprintf_r+0x1f0>
 800d77a:	2300      	movs	r3, #0
 800d77c:	f04f 32ff 	mov.w	r2, #4294967295
 800d780:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d784:	f10a 0a01 	add.w	sl, sl, #1
 800d788:	9304      	str	r3, [sp, #16]
 800d78a:	9307      	str	r3, [sp, #28]
 800d78c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d790:	931a      	str	r3, [sp, #104]	; 0x68
 800d792:	4654      	mov	r4, sl
 800d794:	2205      	movs	r2, #5
 800d796:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d79a:	4854      	ldr	r0, [pc, #336]	; (800d8ec <_vfiprintf_r+0x220>)
 800d79c:	f7f2 fd50 	bl	8000240 <memchr>
 800d7a0:	9a04      	ldr	r2, [sp, #16]
 800d7a2:	b9d8      	cbnz	r0, 800d7dc <_vfiprintf_r+0x110>
 800d7a4:	06d1      	lsls	r1, r2, #27
 800d7a6:	bf44      	itt	mi
 800d7a8:	2320      	movmi	r3, #32
 800d7aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d7ae:	0713      	lsls	r3, r2, #28
 800d7b0:	bf44      	itt	mi
 800d7b2:	232b      	movmi	r3, #43	; 0x2b
 800d7b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d7b8:	f89a 3000 	ldrb.w	r3, [sl]
 800d7bc:	2b2a      	cmp	r3, #42	; 0x2a
 800d7be:	d015      	beq.n	800d7ec <_vfiprintf_r+0x120>
 800d7c0:	9a07      	ldr	r2, [sp, #28]
 800d7c2:	4654      	mov	r4, sl
 800d7c4:	2000      	movs	r0, #0
 800d7c6:	f04f 0c0a 	mov.w	ip, #10
 800d7ca:	4621      	mov	r1, r4
 800d7cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d7d0:	3b30      	subs	r3, #48	; 0x30
 800d7d2:	2b09      	cmp	r3, #9
 800d7d4:	d94d      	bls.n	800d872 <_vfiprintf_r+0x1a6>
 800d7d6:	b1b0      	cbz	r0, 800d806 <_vfiprintf_r+0x13a>
 800d7d8:	9207      	str	r2, [sp, #28]
 800d7da:	e014      	b.n	800d806 <_vfiprintf_r+0x13a>
 800d7dc:	eba0 0308 	sub.w	r3, r0, r8
 800d7e0:	fa09 f303 	lsl.w	r3, r9, r3
 800d7e4:	4313      	orrs	r3, r2
 800d7e6:	9304      	str	r3, [sp, #16]
 800d7e8:	46a2      	mov	sl, r4
 800d7ea:	e7d2      	b.n	800d792 <_vfiprintf_r+0xc6>
 800d7ec:	9b03      	ldr	r3, [sp, #12]
 800d7ee:	1d19      	adds	r1, r3, #4
 800d7f0:	681b      	ldr	r3, [r3, #0]
 800d7f2:	9103      	str	r1, [sp, #12]
 800d7f4:	2b00      	cmp	r3, #0
 800d7f6:	bfbb      	ittet	lt
 800d7f8:	425b      	neglt	r3, r3
 800d7fa:	f042 0202 	orrlt.w	r2, r2, #2
 800d7fe:	9307      	strge	r3, [sp, #28]
 800d800:	9307      	strlt	r3, [sp, #28]
 800d802:	bfb8      	it	lt
 800d804:	9204      	strlt	r2, [sp, #16]
 800d806:	7823      	ldrb	r3, [r4, #0]
 800d808:	2b2e      	cmp	r3, #46	; 0x2e
 800d80a:	d10c      	bne.n	800d826 <_vfiprintf_r+0x15a>
 800d80c:	7863      	ldrb	r3, [r4, #1]
 800d80e:	2b2a      	cmp	r3, #42	; 0x2a
 800d810:	d134      	bne.n	800d87c <_vfiprintf_r+0x1b0>
 800d812:	9b03      	ldr	r3, [sp, #12]
 800d814:	1d1a      	adds	r2, r3, #4
 800d816:	681b      	ldr	r3, [r3, #0]
 800d818:	9203      	str	r2, [sp, #12]
 800d81a:	2b00      	cmp	r3, #0
 800d81c:	bfb8      	it	lt
 800d81e:	f04f 33ff 	movlt.w	r3, #4294967295
 800d822:	3402      	adds	r4, #2
 800d824:	9305      	str	r3, [sp, #20]
 800d826:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800d8fc <_vfiprintf_r+0x230>
 800d82a:	7821      	ldrb	r1, [r4, #0]
 800d82c:	2203      	movs	r2, #3
 800d82e:	4650      	mov	r0, sl
 800d830:	f7f2 fd06 	bl	8000240 <memchr>
 800d834:	b138      	cbz	r0, 800d846 <_vfiprintf_r+0x17a>
 800d836:	9b04      	ldr	r3, [sp, #16]
 800d838:	eba0 000a 	sub.w	r0, r0, sl
 800d83c:	2240      	movs	r2, #64	; 0x40
 800d83e:	4082      	lsls	r2, r0
 800d840:	4313      	orrs	r3, r2
 800d842:	3401      	adds	r4, #1
 800d844:	9304      	str	r3, [sp, #16]
 800d846:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d84a:	4829      	ldr	r0, [pc, #164]	; (800d8f0 <_vfiprintf_r+0x224>)
 800d84c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d850:	2206      	movs	r2, #6
 800d852:	f7f2 fcf5 	bl	8000240 <memchr>
 800d856:	2800      	cmp	r0, #0
 800d858:	d03f      	beq.n	800d8da <_vfiprintf_r+0x20e>
 800d85a:	4b26      	ldr	r3, [pc, #152]	; (800d8f4 <_vfiprintf_r+0x228>)
 800d85c:	bb1b      	cbnz	r3, 800d8a6 <_vfiprintf_r+0x1da>
 800d85e:	9b03      	ldr	r3, [sp, #12]
 800d860:	3307      	adds	r3, #7
 800d862:	f023 0307 	bic.w	r3, r3, #7
 800d866:	3308      	adds	r3, #8
 800d868:	9303      	str	r3, [sp, #12]
 800d86a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d86c:	443b      	add	r3, r7
 800d86e:	9309      	str	r3, [sp, #36]	; 0x24
 800d870:	e768      	b.n	800d744 <_vfiprintf_r+0x78>
 800d872:	fb0c 3202 	mla	r2, ip, r2, r3
 800d876:	460c      	mov	r4, r1
 800d878:	2001      	movs	r0, #1
 800d87a:	e7a6      	b.n	800d7ca <_vfiprintf_r+0xfe>
 800d87c:	2300      	movs	r3, #0
 800d87e:	3401      	adds	r4, #1
 800d880:	9305      	str	r3, [sp, #20]
 800d882:	4619      	mov	r1, r3
 800d884:	f04f 0c0a 	mov.w	ip, #10
 800d888:	4620      	mov	r0, r4
 800d88a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d88e:	3a30      	subs	r2, #48	; 0x30
 800d890:	2a09      	cmp	r2, #9
 800d892:	d903      	bls.n	800d89c <_vfiprintf_r+0x1d0>
 800d894:	2b00      	cmp	r3, #0
 800d896:	d0c6      	beq.n	800d826 <_vfiprintf_r+0x15a>
 800d898:	9105      	str	r1, [sp, #20]
 800d89a:	e7c4      	b.n	800d826 <_vfiprintf_r+0x15a>
 800d89c:	fb0c 2101 	mla	r1, ip, r1, r2
 800d8a0:	4604      	mov	r4, r0
 800d8a2:	2301      	movs	r3, #1
 800d8a4:	e7f0      	b.n	800d888 <_vfiprintf_r+0x1bc>
 800d8a6:	ab03      	add	r3, sp, #12
 800d8a8:	9300      	str	r3, [sp, #0]
 800d8aa:	462a      	mov	r2, r5
 800d8ac:	4b12      	ldr	r3, [pc, #72]	; (800d8f8 <_vfiprintf_r+0x22c>)
 800d8ae:	a904      	add	r1, sp, #16
 800d8b0:	4630      	mov	r0, r6
 800d8b2:	f7fd fc0d 	bl	800b0d0 <_printf_float>
 800d8b6:	4607      	mov	r7, r0
 800d8b8:	1c78      	adds	r0, r7, #1
 800d8ba:	d1d6      	bne.n	800d86a <_vfiprintf_r+0x19e>
 800d8bc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d8be:	07d9      	lsls	r1, r3, #31
 800d8c0:	d405      	bmi.n	800d8ce <_vfiprintf_r+0x202>
 800d8c2:	89ab      	ldrh	r3, [r5, #12]
 800d8c4:	059a      	lsls	r2, r3, #22
 800d8c6:	d402      	bmi.n	800d8ce <_vfiprintf_r+0x202>
 800d8c8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d8ca:	f7fe f983 	bl	800bbd4 <__retarget_lock_release_recursive>
 800d8ce:	89ab      	ldrh	r3, [r5, #12]
 800d8d0:	065b      	lsls	r3, r3, #25
 800d8d2:	f53f af1d 	bmi.w	800d710 <_vfiprintf_r+0x44>
 800d8d6:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d8d8:	e71c      	b.n	800d714 <_vfiprintf_r+0x48>
 800d8da:	ab03      	add	r3, sp, #12
 800d8dc:	9300      	str	r3, [sp, #0]
 800d8de:	462a      	mov	r2, r5
 800d8e0:	4b05      	ldr	r3, [pc, #20]	; (800d8f8 <_vfiprintf_r+0x22c>)
 800d8e2:	a904      	add	r1, sp, #16
 800d8e4:	4630      	mov	r0, r6
 800d8e6:	f7fd fe7b 	bl	800b5e0 <_printf_i>
 800d8ea:	e7e4      	b.n	800d8b6 <_vfiprintf_r+0x1ea>
 800d8ec:	0800ef0c 	.word	0x0800ef0c
 800d8f0:	0800ef16 	.word	0x0800ef16
 800d8f4:	0800b0d1 	.word	0x0800b0d1
 800d8f8:	0800d6a9 	.word	0x0800d6a9
 800d8fc:	0800ef12 	.word	0x0800ef12

0800d900 <__swbuf_r>:
 800d900:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d902:	460e      	mov	r6, r1
 800d904:	4614      	mov	r4, r2
 800d906:	4605      	mov	r5, r0
 800d908:	b118      	cbz	r0, 800d912 <__swbuf_r+0x12>
 800d90a:	6a03      	ldr	r3, [r0, #32]
 800d90c:	b90b      	cbnz	r3, 800d912 <__swbuf_r+0x12>
 800d90e:	f7fe f815 	bl	800b93c <__sinit>
 800d912:	69a3      	ldr	r3, [r4, #24]
 800d914:	60a3      	str	r3, [r4, #8]
 800d916:	89a3      	ldrh	r3, [r4, #12]
 800d918:	071a      	lsls	r2, r3, #28
 800d91a:	d525      	bpl.n	800d968 <__swbuf_r+0x68>
 800d91c:	6923      	ldr	r3, [r4, #16]
 800d91e:	b31b      	cbz	r3, 800d968 <__swbuf_r+0x68>
 800d920:	6823      	ldr	r3, [r4, #0]
 800d922:	6922      	ldr	r2, [r4, #16]
 800d924:	1a98      	subs	r0, r3, r2
 800d926:	6963      	ldr	r3, [r4, #20]
 800d928:	b2f6      	uxtb	r6, r6
 800d92a:	4283      	cmp	r3, r0
 800d92c:	4637      	mov	r7, r6
 800d92e:	dc04      	bgt.n	800d93a <__swbuf_r+0x3a>
 800d930:	4621      	mov	r1, r4
 800d932:	4628      	mov	r0, r5
 800d934:	f7ff fd9e 	bl	800d474 <_fflush_r>
 800d938:	b9e0      	cbnz	r0, 800d974 <__swbuf_r+0x74>
 800d93a:	68a3      	ldr	r3, [r4, #8]
 800d93c:	3b01      	subs	r3, #1
 800d93e:	60a3      	str	r3, [r4, #8]
 800d940:	6823      	ldr	r3, [r4, #0]
 800d942:	1c5a      	adds	r2, r3, #1
 800d944:	6022      	str	r2, [r4, #0]
 800d946:	701e      	strb	r6, [r3, #0]
 800d948:	6962      	ldr	r2, [r4, #20]
 800d94a:	1c43      	adds	r3, r0, #1
 800d94c:	429a      	cmp	r2, r3
 800d94e:	d004      	beq.n	800d95a <__swbuf_r+0x5a>
 800d950:	89a3      	ldrh	r3, [r4, #12]
 800d952:	07db      	lsls	r3, r3, #31
 800d954:	d506      	bpl.n	800d964 <__swbuf_r+0x64>
 800d956:	2e0a      	cmp	r6, #10
 800d958:	d104      	bne.n	800d964 <__swbuf_r+0x64>
 800d95a:	4621      	mov	r1, r4
 800d95c:	4628      	mov	r0, r5
 800d95e:	f7ff fd89 	bl	800d474 <_fflush_r>
 800d962:	b938      	cbnz	r0, 800d974 <__swbuf_r+0x74>
 800d964:	4638      	mov	r0, r7
 800d966:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d968:	4621      	mov	r1, r4
 800d96a:	4628      	mov	r0, r5
 800d96c:	f000 f806 	bl	800d97c <__swsetup_r>
 800d970:	2800      	cmp	r0, #0
 800d972:	d0d5      	beq.n	800d920 <__swbuf_r+0x20>
 800d974:	f04f 37ff 	mov.w	r7, #4294967295
 800d978:	e7f4      	b.n	800d964 <__swbuf_r+0x64>
	...

0800d97c <__swsetup_r>:
 800d97c:	b538      	push	{r3, r4, r5, lr}
 800d97e:	4b2a      	ldr	r3, [pc, #168]	; (800da28 <__swsetup_r+0xac>)
 800d980:	4605      	mov	r5, r0
 800d982:	6818      	ldr	r0, [r3, #0]
 800d984:	460c      	mov	r4, r1
 800d986:	b118      	cbz	r0, 800d990 <__swsetup_r+0x14>
 800d988:	6a03      	ldr	r3, [r0, #32]
 800d98a:	b90b      	cbnz	r3, 800d990 <__swsetup_r+0x14>
 800d98c:	f7fd ffd6 	bl	800b93c <__sinit>
 800d990:	89a3      	ldrh	r3, [r4, #12]
 800d992:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d996:	0718      	lsls	r0, r3, #28
 800d998:	d422      	bmi.n	800d9e0 <__swsetup_r+0x64>
 800d99a:	06d9      	lsls	r1, r3, #27
 800d99c:	d407      	bmi.n	800d9ae <__swsetup_r+0x32>
 800d99e:	2309      	movs	r3, #9
 800d9a0:	602b      	str	r3, [r5, #0]
 800d9a2:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d9a6:	81a3      	strh	r3, [r4, #12]
 800d9a8:	f04f 30ff 	mov.w	r0, #4294967295
 800d9ac:	e034      	b.n	800da18 <__swsetup_r+0x9c>
 800d9ae:	0758      	lsls	r0, r3, #29
 800d9b0:	d512      	bpl.n	800d9d8 <__swsetup_r+0x5c>
 800d9b2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d9b4:	b141      	cbz	r1, 800d9c8 <__swsetup_r+0x4c>
 800d9b6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d9ba:	4299      	cmp	r1, r3
 800d9bc:	d002      	beq.n	800d9c4 <__swsetup_r+0x48>
 800d9be:	4628      	mov	r0, r5
 800d9c0:	f7fe fefe 	bl	800c7c0 <_free_r>
 800d9c4:	2300      	movs	r3, #0
 800d9c6:	6363      	str	r3, [r4, #52]	; 0x34
 800d9c8:	89a3      	ldrh	r3, [r4, #12]
 800d9ca:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d9ce:	81a3      	strh	r3, [r4, #12]
 800d9d0:	2300      	movs	r3, #0
 800d9d2:	6063      	str	r3, [r4, #4]
 800d9d4:	6923      	ldr	r3, [r4, #16]
 800d9d6:	6023      	str	r3, [r4, #0]
 800d9d8:	89a3      	ldrh	r3, [r4, #12]
 800d9da:	f043 0308 	orr.w	r3, r3, #8
 800d9de:	81a3      	strh	r3, [r4, #12]
 800d9e0:	6923      	ldr	r3, [r4, #16]
 800d9e2:	b94b      	cbnz	r3, 800d9f8 <__swsetup_r+0x7c>
 800d9e4:	89a3      	ldrh	r3, [r4, #12]
 800d9e6:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d9ea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d9ee:	d003      	beq.n	800d9f8 <__swsetup_r+0x7c>
 800d9f0:	4621      	mov	r1, r4
 800d9f2:	4628      	mov	r0, r5
 800d9f4:	f000 f884 	bl	800db00 <__smakebuf_r>
 800d9f8:	89a0      	ldrh	r0, [r4, #12]
 800d9fa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d9fe:	f010 0301 	ands.w	r3, r0, #1
 800da02:	d00a      	beq.n	800da1a <__swsetup_r+0x9e>
 800da04:	2300      	movs	r3, #0
 800da06:	60a3      	str	r3, [r4, #8]
 800da08:	6963      	ldr	r3, [r4, #20]
 800da0a:	425b      	negs	r3, r3
 800da0c:	61a3      	str	r3, [r4, #24]
 800da0e:	6923      	ldr	r3, [r4, #16]
 800da10:	b943      	cbnz	r3, 800da24 <__swsetup_r+0xa8>
 800da12:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800da16:	d1c4      	bne.n	800d9a2 <__swsetup_r+0x26>
 800da18:	bd38      	pop	{r3, r4, r5, pc}
 800da1a:	0781      	lsls	r1, r0, #30
 800da1c:	bf58      	it	pl
 800da1e:	6963      	ldrpl	r3, [r4, #20]
 800da20:	60a3      	str	r3, [r4, #8]
 800da22:	e7f4      	b.n	800da0e <__swsetup_r+0x92>
 800da24:	2000      	movs	r0, #0
 800da26:	e7f7      	b.n	800da18 <__swsetup_r+0x9c>
 800da28:	20000130 	.word	0x20000130

0800da2c <_raise_r>:
 800da2c:	291f      	cmp	r1, #31
 800da2e:	b538      	push	{r3, r4, r5, lr}
 800da30:	4604      	mov	r4, r0
 800da32:	460d      	mov	r5, r1
 800da34:	d904      	bls.n	800da40 <_raise_r+0x14>
 800da36:	2316      	movs	r3, #22
 800da38:	6003      	str	r3, [r0, #0]
 800da3a:	f04f 30ff 	mov.w	r0, #4294967295
 800da3e:	bd38      	pop	{r3, r4, r5, pc}
 800da40:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800da42:	b112      	cbz	r2, 800da4a <_raise_r+0x1e>
 800da44:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800da48:	b94b      	cbnz	r3, 800da5e <_raise_r+0x32>
 800da4a:	4620      	mov	r0, r4
 800da4c:	f000 f830 	bl	800dab0 <_getpid_r>
 800da50:	462a      	mov	r2, r5
 800da52:	4601      	mov	r1, r0
 800da54:	4620      	mov	r0, r4
 800da56:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800da5a:	f000 b817 	b.w	800da8c <_kill_r>
 800da5e:	2b01      	cmp	r3, #1
 800da60:	d00a      	beq.n	800da78 <_raise_r+0x4c>
 800da62:	1c59      	adds	r1, r3, #1
 800da64:	d103      	bne.n	800da6e <_raise_r+0x42>
 800da66:	2316      	movs	r3, #22
 800da68:	6003      	str	r3, [r0, #0]
 800da6a:	2001      	movs	r0, #1
 800da6c:	e7e7      	b.n	800da3e <_raise_r+0x12>
 800da6e:	2400      	movs	r4, #0
 800da70:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800da74:	4628      	mov	r0, r5
 800da76:	4798      	blx	r3
 800da78:	2000      	movs	r0, #0
 800da7a:	e7e0      	b.n	800da3e <_raise_r+0x12>

0800da7c <raise>:
 800da7c:	4b02      	ldr	r3, [pc, #8]	; (800da88 <raise+0xc>)
 800da7e:	4601      	mov	r1, r0
 800da80:	6818      	ldr	r0, [r3, #0]
 800da82:	f7ff bfd3 	b.w	800da2c <_raise_r>
 800da86:	bf00      	nop
 800da88:	20000130 	.word	0x20000130

0800da8c <_kill_r>:
 800da8c:	b538      	push	{r3, r4, r5, lr}
 800da8e:	4d07      	ldr	r5, [pc, #28]	; (800daac <_kill_r+0x20>)
 800da90:	2300      	movs	r3, #0
 800da92:	4604      	mov	r4, r0
 800da94:	4608      	mov	r0, r1
 800da96:	4611      	mov	r1, r2
 800da98:	602b      	str	r3, [r5, #0]
 800da9a:	f7f6 f91f 	bl	8003cdc <_kill>
 800da9e:	1c43      	adds	r3, r0, #1
 800daa0:	d102      	bne.n	800daa8 <_kill_r+0x1c>
 800daa2:	682b      	ldr	r3, [r5, #0]
 800daa4:	b103      	cbz	r3, 800daa8 <_kill_r+0x1c>
 800daa6:	6023      	str	r3, [r4, #0]
 800daa8:	bd38      	pop	{r3, r4, r5, pc}
 800daaa:	bf00      	nop
 800daac:	20000a1c 	.word	0x20000a1c

0800dab0 <_getpid_r>:
 800dab0:	f7f6 b90c 	b.w	8003ccc <_getpid>

0800dab4 <__swhatbuf_r>:
 800dab4:	b570      	push	{r4, r5, r6, lr}
 800dab6:	460c      	mov	r4, r1
 800dab8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dabc:	2900      	cmp	r1, #0
 800dabe:	b096      	sub	sp, #88	; 0x58
 800dac0:	4615      	mov	r5, r2
 800dac2:	461e      	mov	r6, r3
 800dac4:	da0d      	bge.n	800dae2 <__swhatbuf_r+0x2e>
 800dac6:	89a3      	ldrh	r3, [r4, #12]
 800dac8:	f013 0f80 	tst.w	r3, #128	; 0x80
 800dacc:	f04f 0100 	mov.w	r1, #0
 800dad0:	bf0c      	ite	eq
 800dad2:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800dad6:	2340      	movne	r3, #64	; 0x40
 800dad8:	2000      	movs	r0, #0
 800dada:	6031      	str	r1, [r6, #0]
 800dadc:	602b      	str	r3, [r5, #0]
 800dade:	b016      	add	sp, #88	; 0x58
 800dae0:	bd70      	pop	{r4, r5, r6, pc}
 800dae2:	466a      	mov	r2, sp
 800dae4:	f000 f848 	bl	800db78 <_fstat_r>
 800dae8:	2800      	cmp	r0, #0
 800daea:	dbec      	blt.n	800dac6 <__swhatbuf_r+0x12>
 800daec:	9901      	ldr	r1, [sp, #4]
 800daee:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800daf2:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800daf6:	4259      	negs	r1, r3
 800daf8:	4159      	adcs	r1, r3
 800dafa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800dafe:	e7eb      	b.n	800dad8 <__swhatbuf_r+0x24>

0800db00 <__smakebuf_r>:
 800db00:	898b      	ldrh	r3, [r1, #12]
 800db02:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800db04:	079d      	lsls	r5, r3, #30
 800db06:	4606      	mov	r6, r0
 800db08:	460c      	mov	r4, r1
 800db0a:	d507      	bpl.n	800db1c <__smakebuf_r+0x1c>
 800db0c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800db10:	6023      	str	r3, [r4, #0]
 800db12:	6123      	str	r3, [r4, #16]
 800db14:	2301      	movs	r3, #1
 800db16:	6163      	str	r3, [r4, #20]
 800db18:	b002      	add	sp, #8
 800db1a:	bd70      	pop	{r4, r5, r6, pc}
 800db1c:	ab01      	add	r3, sp, #4
 800db1e:	466a      	mov	r2, sp
 800db20:	f7ff ffc8 	bl	800dab4 <__swhatbuf_r>
 800db24:	9900      	ldr	r1, [sp, #0]
 800db26:	4605      	mov	r5, r0
 800db28:	4630      	mov	r0, r6
 800db2a:	f7fe febd 	bl	800c8a8 <_malloc_r>
 800db2e:	b948      	cbnz	r0, 800db44 <__smakebuf_r+0x44>
 800db30:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800db34:	059a      	lsls	r2, r3, #22
 800db36:	d4ef      	bmi.n	800db18 <__smakebuf_r+0x18>
 800db38:	f023 0303 	bic.w	r3, r3, #3
 800db3c:	f043 0302 	orr.w	r3, r3, #2
 800db40:	81a3      	strh	r3, [r4, #12]
 800db42:	e7e3      	b.n	800db0c <__smakebuf_r+0xc>
 800db44:	89a3      	ldrh	r3, [r4, #12]
 800db46:	6020      	str	r0, [r4, #0]
 800db48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800db4c:	81a3      	strh	r3, [r4, #12]
 800db4e:	9b00      	ldr	r3, [sp, #0]
 800db50:	6163      	str	r3, [r4, #20]
 800db52:	9b01      	ldr	r3, [sp, #4]
 800db54:	6120      	str	r0, [r4, #16]
 800db56:	b15b      	cbz	r3, 800db70 <__smakebuf_r+0x70>
 800db58:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800db5c:	4630      	mov	r0, r6
 800db5e:	f000 f81d 	bl	800db9c <_isatty_r>
 800db62:	b128      	cbz	r0, 800db70 <__smakebuf_r+0x70>
 800db64:	89a3      	ldrh	r3, [r4, #12]
 800db66:	f023 0303 	bic.w	r3, r3, #3
 800db6a:	f043 0301 	orr.w	r3, r3, #1
 800db6e:	81a3      	strh	r3, [r4, #12]
 800db70:	89a3      	ldrh	r3, [r4, #12]
 800db72:	431d      	orrs	r5, r3
 800db74:	81a5      	strh	r5, [r4, #12]
 800db76:	e7cf      	b.n	800db18 <__smakebuf_r+0x18>

0800db78 <_fstat_r>:
 800db78:	b538      	push	{r3, r4, r5, lr}
 800db7a:	4d07      	ldr	r5, [pc, #28]	; (800db98 <_fstat_r+0x20>)
 800db7c:	2300      	movs	r3, #0
 800db7e:	4604      	mov	r4, r0
 800db80:	4608      	mov	r0, r1
 800db82:	4611      	mov	r1, r2
 800db84:	602b      	str	r3, [r5, #0]
 800db86:	f7f6 f908 	bl	8003d9a <_fstat>
 800db8a:	1c43      	adds	r3, r0, #1
 800db8c:	d102      	bne.n	800db94 <_fstat_r+0x1c>
 800db8e:	682b      	ldr	r3, [r5, #0]
 800db90:	b103      	cbz	r3, 800db94 <_fstat_r+0x1c>
 800db92:	6023      	str	r3, [r4, #0]
 800db94:	bd38      	pop	{r3, r4, r5, pc}
 800db96:	bf00      	nop
 800db98:	20000a1c 	.word	0x20000a1c

0800db9c <_isatty_r>:
 800db9c:	b538      	push	{r3, r4, r5, lr}
 800db9e:	4d06      	ldr	r5, [pc, #24]	; (800dbb8 <_isatty_r+0x1c>)
 800dba0:	2300      	movs	r3, #0
 800dba2:	4604      	mov	r4, r0
 800dba4:	4608      	mov	r0, r1
 800dba6:	602b      	str	r3, [r5, #0]
 800dba8:	f7f6 f907 	bl	8003dba <_isatty>
 800dbac:	1c43      	adds	r3, r0, #1
 800dbae:	d102      	bne.n	800dbb6 <_isatty_r+0x1a>
 800dbb0:	682b      	ldr	r3, [r5, #0]
 800dbb2:	b103      	cbz	r3, 800dbb6 <_isatty_r+0x1a>
 800dbb4:	6023      	str	r3, [r4, #0]
 800dbb6:	bd38      	pop	{r3, r4, r5, pc}
 800dbb8:	20000a1c 	.word	0x20000a1c
 800dbbc:	00000000 	.word	0x00000000

0800dbc0 <cos>:
 800dbc0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800dbc2:	eeb0 7b40 	vmov.f64	d7, d0
 800dbc6:	ee17 3a90 	vmov	r3, s15
 800dbca:	4a21      	ldr	r2, [pc, #132]	; (800dc50 <cos+0x90>)
 800dbcc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800dbd0:	4293      	cmp	r3, r2
 800dbd2:	dc06      	bgt.n	800dbe2 <cos+0x22>
 800dbd4:	ed9f 1b1c 	vldr	d1, [pc, #112]	; 800dc48 <cos+0x88>
 800dbd8:	b005      	add	sp, #20
 800dbda:	f85d eb04 	ldr.w	lr, [sp], #4
 800dbde:	f000 b887 	b.w	800dcf0 <__kernel_cos>
 800dbe2:	4a1c      	ldr	r2, [pc, #112]	; (800dc54 <cos+0x94>)
 800dbe4:	4293      	cmp	r3, r2
 800dbe6:	dd04      	ble.n	800dbf2 <cos+0x32>
 800dbe8:	ee30 0b40 	vsub.f64	d0, d0, d0
 800dbec:	b005      	add	sp, #20
 800dbee:	f85d fb04 	ldr.w	pc, [sp], #4
 800dbf2:	4668      	mov	r0, sp
 800dbf4:	f000 f940 	bl	800de78 <__ieee754_rem_pio2>
 800dbf8:	f000 0003 	and.w	r0, r0, #3
 800dbfc:	2801      	cmp	r0, #1
 800dbfe:	d009      	beq.n	800dc14 <cos+0x54>
 800dc00:	2802      	cmp	r0, #2
 800dc02:	d010      	beq.n	800dc26 <cos+0x66>
 800dc04:	b9b0      	cbnz	r0, 800dc34 <cos+0x74>
 800dc06:	ed9d 1b02 	vldr	d1, [sp, #8]
 800dc0a:	ed9d 0b00 	vldr	d0, [sp]
 800dc0e:	f000 f86f 	bl	800dcf0 <__kernel_cos>
 800dc12:	e7eb      	b.n	800dbec <cos+0x2c>
 800dc14:	ed9d 1b02 	vldr	d1, [sp, #8]
 800dc18:	ed9d 0b00 	vldr	d0, [sp]
 800dc1c:	f000 f8d4 	bl	800ddc8 <__kernel_sin>
 800dc20:	eeb1 0b40 	vneg.f64	d0, d0
 800dc24:	e7e2      	b.n	800dbec <cos+0x2c>
 800dc26:	ed9d 1b02 	vldr	d1, [sp, #8]
 800dc2a:	ed9d 0b00 	vldr	d0, [sp]
 800dc2e:	f000 f85f 	bl	800dcf0 <__kernel_cos>
 800dc32:	e7f5      	b.n	800dc20 <cos+0x60>
 800dc34:	ed9d 1b02 	vldr	d1, [sp, #8]
 800dc38:	ed9d 0b00 	vldr	d0, [sp]
 800dc3c:	2001      	movs	r0, #1
 800dc3e:	f000 f8c3 	bl	800ddc8 <__kernel_sin>
 800dc42:	e7d3      	b.n	800dbec <cos+0x2c>
 800dc44:	f3af 8000 	nop.w
	...
 800dc50:	3fe921fb 	.word	0x3fe921fb
 800dc54:	7fefffff 	.word	0x7fefffff

0800dc58 <sin>:
 800dc58:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800dc5a:	eeb0 7b40 	vmov.f64	d7, d0
 800dc5e:	ee17 3a90 	vmov	r3, s15
 800dc62:	4a21      	ldr	r2, [pc, #132]	; (800dce8 <sin+0x90>)
 800dc64:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800dc68:	4293      	cmp	r3, r2
 800dc6a:	dc07      	bgt.n	800dc7c <sin+0x24>
 800dc6c:	ed9f 1b1c 	vldr	d1, [pc, #112]	; 800dce0 <sin+0x88>
 800dc70:	2000      	movs	r0, #0
 800dc72:	b005      	add	sp, #20
 800dc74:	f85d eb04 	ldr.w	lr, [sp], #4
 800dc78:	f000 b8a6 	b.w	800ddc8 <__kernel_sin>
 800dc7c:	4a1b      	ldr	r2, [pc, #108]	; (800dcec <sin+0x94>)
 800dc7e:	4293      	cmp	r3, r2
 800dc80:	dd04      	ble.n	800dc8c <sin+0x34>
 800dc82:	ee30 0b40 	vsub.f64	d0, d0, d0
 800dc86:	b005      	add	sp, #20
 800dc88:	f85d fb04 	ldr.w	pc, [sp], #4
 800dc8c:	4668      	mov	r0, sp
 800dc8e:	f000 f8f3 	bl	800de78 <__ieee754_rem_pio2>
 800dc92:	f000 0003 	and.w	r0, r0, #3
 800dc96:	2801      	cmp	r0, #1
 800dc98:	d00a      	beq.n	800dcb0 <sin+0x58>
 800dc9a:	2802      	cmp	r0, #2
 800dc9c:	d00f      	beq.n	800dcbe <sin+0x66>
 800dc9e:	b9c0      	cbnz	r0, 800dcd2 <sin+0x7a>
 800dca0:	ed9d 1b02 	vldr	d1, [sp, #8]
 800dca4:	ed9d 0b00 	vldr	d0, [sp]
 800dca8:	2001      	movs	r0, #1
 800dcaa:	f000 f88d 	bl	800ddc8 <__kernel_sin>
 800dcae:	e7ea      	b.n	800dc86 <sin+0x2e>
 800dcb0:	ed9d 1b02 	vldr	d1, [sp, #8]
 800dcb4:	ed9d 0b00 	vldr	d0, [sp]
 800dcb8:	f000 f81a 	bl	800dcf0 <__kernel_cos>
 800dcbc:	e7e3      	b.n	800dc86 <sin+0x2e>
 800dcbe:	ed9d 1b02 	vldr	d1, [sp, #8]
 800dcc2:	ed9d 0b00 	vldr	d0, [sp]
 800dcc6:	2001      	movs	r0, #1
 800dcc8:	f000 f87e 	bl	800ddc8 <__kernel_sin>
 800dccc:	eeb1 0b40 	vneg.f64	d0, d0
 800dcd0:	e7d9      	b.n	800dc86 <sin+0x2e>
 800dcd2:	ed9d 1b02 	vldr	d1, [sp, #8]
 800dcd6:	ed9d 0b00 	vldr	d0, [sp]
 800dcda:	f000 f809 	bl	800dcf0 <__kernel_cos>
 800dcde:	e7f5      	b.n	800dccc <sin+0x74>
	...
 800dce8:	3fe921fb 	.word	0x3fe921fb
 800dcec:	7fefffff 	.word	0x7fefffff

0800dcf0 <__kernel_cos>:
 800dcf0:	ee10 1a90 	vmov	r1, s1
 800dcf4:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800dcf8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800dcfc:	f1b1 5f79 	cmp.w	r1, #1044381696	; 0x3e400000
 800dd00:	da05      	bge.n	800dd0e <__kernel_cos+0x1e>
 800dd02:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 800dd06:	ee17 3a90 	vmov	r3, s15
 800dd0a:	2b00      	cmp	r3, #0
 800dd0c:	d03d      	beq.n	800dd8a <__kernel_cos+0x9a>
 800dd0e:	ee20 5b00 	vmul.f64	d5, d0, d0
 800dd12:	ee21 1b40 	vnmul.f64	d1, d1, d0
 800dd16:	ed9f 7b1e 	vldr	d7, [pc, #120]	; 800dd90 <__kernel_cos+0xa0>
 800dd1a:	ed9f 4b1f 	vldr	d4, [pc, #124]	; 800dd98 <__kernel_cos+0xa8>
 800dd1e:	eea5 4b07 	vfma.f64	d4, d5, d7
 800dd22:	ed9f 7b1f 	vldr	d7, [pc, #124]	; 800dda0 <__kernel_cos+0xb0>
 800dd26:	eea4 7b05 	vfma.f64	d7, d4, d5
 800dd2a:	ed9f 4b1f 	vldr	d4, [pc, #124]	; 800dda8 <__kernel_cos+0xb8>
 800dd2e:	eea7 4b05 	vfma.f64	d4, d7, d5
 800dd32:	ed9f 7b1f 	vldr	d7, [pc, #124]	; 800ddb0 <__kernel_cos+0xc0>
 800dd36:	4b22      	ldr	r3, [pc, #136]	; (800ddc0 <__kernel_cos+0xd0>)
 800dd38:	eea4 7b05 	vfma.f64	d7, d4, d5
 800dd3c:	ed9f 4b1e 	vldr	d4, [pc, #120]	; 800ddb8 <__kernel_cos+0xc8>
 800dd40:	4299      	cmp	r1, r3
 800dd42:	eea7 4b05 	vfma.f64	d4, d7, d5
 800dd46:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 800dd4a:	ee24 4b05 	vmul.f64	d4, d4, d5
 800dd4e:	ee25 7b07 	vmul.f64	d7, d5, d7
 800dd52:	eea5 1b04 	vfma.f64	d1, d5, d4
 800dd56:	dc04      	bgt.n	800dd62 <__kernel_cos+0x72>
 800dd58:	ee37 7b41 	vsub.f64	d7, d7, d1
 800dd5c:	ee36 0b47 	vsub.f64	d0, d6, d7
 800dd60:	4770      	bx	lr
 800dd62:	4b18      	ldr	r3, [pc, #96]	; (800ddc4 <__kernel_cos+0xd4>)
 800dd64:	4299      	cmp	r1, r3
 800dd66:	dc0d      	bgt.n	800dd84 <__kernel_cos+0x94>
 800dd68:	2200      	movs	r2, #0
 800dd6a:	f5a1 1300 	sub.w	r3, r1, #2097152	; 0x200000
 800dd6e:	ec43 2b15 	vmov	d5, r2, r3
 800dd72:	ee36 0b45 	vsub.f64	d0, d6, d5
 800dd76:	ee37 7b45 	vsub.f64	d7, d7, d5
 800dd7a:	ee37 7b41 	vsub.f64	d7, d7, d1
 800dd7e:	ee30 0b47 	vsub.f64	d0, d0, d7
 800dd82:	4770      	bx	lr
 800dd84:	eeb5 5b02 	vmov.f64	d5, #82	; 0x3e900000  0.2812500
 800dd88:	e7f3      	b.n	800dd72 <__kernel_cos+0x82>
 800dd8a:	eeb0 0b46 	vmov.f64	d0, d6
 800dd8e:	4770      	bx	lr
 800dd90:	be8838d4 	.word	0xbe8838d4
 800dd94:	bda8fae9 	.word	0xbda8fae9
 800dd98:	bdb4b1c4 	.word	0xbdb4b1c4
 800dd9c:	3e21ee9e 	.word	0x3e21ee9e
 800dda0:	809c52ad 	.word	0x809c52ad
 800dda4:	be927e4f 	.word	0xbe927e4f
 800dda8:	19cb1590 	.word	0x19cb1590
 800ddac:	3efa01a0 	.word	0x3efa01a0
 800ddb0:	16c15177 	.word	0x16c15177
 800ddb4:	bf56c16c 	.word	0xbf56c16c
 800ddb8:	5555554c 	.word	0x5555554c
 800ddbc:	3fa55555 	.word	0x3fa55555
 800ddc0:	3fd33332 	.word	0x3fd33332
 800ddc4:	3fe90000 	.word	0x3fe90000

0800ddc8 <__kernel_sin>:
 800ddc8:	ee10 3a90 	vmov	r3, s1
 800ddcc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ddd0:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800ddd4:	da04      	bge.n	800dde0 <__kernel_sin+0x18>
 800ddd6:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 800ddda:	ee17 3a90 	vmov	r3, s15
 800ddde:	b35b      	cbz	r3, 800de38 <__kernel_sin+0x70>
 800dde0:	ee20 6b00 	vmul.f64	d6, d0, d0
 800dde4:	ee20 5b06 	vmul.f64	d5, d0, d6
 800dde8:	ed9f 7b15 	vldr	d7, [pc, #84]	; 800de40 <__kernel_sin+0x78>
 800ddec:	ed9f 4b16 	vldr	d4, [pc, #88]	; 800de48 <__kernel_sin+0x80>
 800ddf0:	eea6 4b07 	vfma.f64	d4, d6, d7
 800ddf4:	ed9f 7b16 	vldr	d7, [pc, #88]	; 800de50 <__kernel_sin+0x88>
 800ddf8:	eea4 7b06 	vfma.f64	d7, d4, d6
 800ddfc:	ed9f 4b16 	vldr	d4, [pc, #88]	; 800de58 <__kernel_sin+0x90>
 800de00:	eea7 4b06 	vfma.f64	d4, d7, d6
 800de04:	ed9f 7b16 	vldr	d7, [pc, #88]	; 800de60 <__kernel_sin+0x98>
 800de08:	eea4 7b06 	vfma.f64	d7, d4, d6
 800de0c:	b930      	cbnz	r0, 800de1c <__kernel_sin+0x54>
 800de0e:	ed9f 4b16 	vldr	d4, [pc, #88]	; 800de68 <__kernel_sin+0xa0>
 800de12:	eea6 4b07 	vfma.f64	d4, d6, d7
 800de16:	eea4 0b05 	vfma.f64	d0, d4, d5
 800de1a:	4770      	bx	lr
 800de1c:	ee27 7b45 	vnmul.f64	d7, d7, d5
 800de20:	eeb6 4b00 	vmov.f64	d4, #96	; 0x3f000000  0.5
 800de24:	eea1 7b04 	vfma.f64	d7, d1, d4
 800de28:	ee97 1b06 	vfnms.f64	d1, d7, d6
 800de2c:	ed9f 7b10 	vldr	d7, [pc, #64]	; 800de70 <__kernel_sin+0xa8>
 800de30:	eea5 1b07 	vfma.f64	d1, d5, d7
 800de34:	ee30 0b41 	vsub.f64	d0, d0, d1
 800de38:	4770      	bx	lr
 800de3a:	bf00      	nop
 800de3c:	f3af 8000 	nop.w
 800de40:	5acfd57c 	.word	0x5acfd57c
 800de44:	3de5d93a 	.word	0x3de5d93a
 800de48:	8a2b9ceb 	.word	0x8a2b9ceb
 800de4c:	be5ae5e6 	.word	0xbe5ae5e6
 800de50:	57b1fe7d 	.word	0x57b1fe7d
 800de54:	3ec71de3 	.word	0x3ec71de3
 800de58:	19c161d5 	.word	0x19c161d5
 800de5c:	bf2a01a0 	.word	0xbf2a01a0
 800de60:	1110f8a6 	.word	0x1110f8a6
 800de64:	3f811111 	.word	0x3f811111
 800de68:	55555549 	.word	0x55555549
 800de6c:	bfc55555 	.word	0xbfc55555
 800de70:	55555549 	.word	0x55555549
 800de74:	3fc55555 	.word	0x3fc55555

0800de78 <__ieee754_rem_pio2>:
 800de78:	b570      	push	{r4, r5, r6, lr}
 800de7a:	eeb0 7b40 	vmov.f64	d7, d0
 800de7e:	ee17 5a90 	vmov	r5, s15
 800de82:	4b99      	ldr	r3, [pc, #612]	; (800e0e8 <__ieee754_rem_pio2+0x270>)
 800de84:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800de88:	429e      	cmp	r6, r3
 800de8a:	b088      	sub	sp, #32
 800de8c:	4604      	mov	r4, r0
 800de8e:	dc07      	bgt.n	800dea0 <__ieee754_rem_pio2+0x28>
 800de90:	2200      	movs	r2, #0
 800de92:	2300      	movs	r3, #0
 800de94:	ed84 0b00 	vstr	d0, [r4]
 800de98:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800de9c:	2000      	movs	r0, #0
 800de9e:	e01b      	b.n	800ded8 <__ieee754_rem_pio2+0x60>
 800dea0:	4b92      	ldr	r3, [pc, #584]	; (800e0ec <__ieee754_rem_pio2+0x274>)
 800dea2:	429e      	cmp	r6, r3
 800dea4:	dc3b      	bgt.n	800df1e <__ieee754_rem_pio2+0xa6>
 800dea6:	f5a3 231b 	sub.w	r3, r3, #634880	; 0x9b000
 800deaa:	2d00      	cmp	r5, #0
 800deac:	ed9f 6b7e 	vldr	d6, [pc, #504]	; 800e0a8 <__ieee754_rem_pio2+0x230>
 800deb0:	f5a3 63f0 	sub.w	r3, r3, #1920	; 0x780
 800deb4:	dd19      	ble.n	800deea <__ieee754_rem_pio2+0x72>
 800deb6:	ee30 7b46 	vsub.f64	d7, d0, d6
 800deba:	429e      	cmp	r6, r3
 800debc:	d00e      	beq.n	800dedc <__ieee754_rem_pio2+0x64>
 800debe:	ed9f 6b7c 	vldr	d6, [pc, #496]	; 800e0b0 <__ieee754_rem_pio2+0x238>
 800dec2:	ee37 5b46 	vsub.f64	d5, d7, d6
 800dec6:	ee37 7b45 	vsub.f64	d7, d7, d5
 800deca:	ed84 5b00 	vstr	d5, [r4]
 800dece:	ee37 7b46 	vsub.f64	d7, d7, d6
 800ded2:	ed84 7b02 	vstr	d7, [r4, #8]
 800ded6:	2001      	movs	r0, #1
 800ded8:	b008      	add	sp, #32
 800deda:	bd70      	pop	{r4, r5, r6, pc}
 800dedc:	ed9f 6b76 	vldr	d6, [pc, #472]	; 800e0b8 <__ieee754_rem_pio2+0x240>
 800dee0:	ee37 7b46 	vsub.f64	d7, d7, d6
 800dee4:	ed9f 6b76 	vldr	d6, [pc, #472]	; 800e0c0 <__ieee754_rem_pio2+0x248>
 800dee8:	e7eb      	b.n	800dec2 <__ieee754_rem_pio2+0x4a>
 800deea:	429e      	cmp	r6, r3
 800deec:	ee30 7b06 	vadd.f64	d7, d0, d6
 800def0:	d00e      	beq.n	800df10 <__ieee754_rem_pio2+0x98>
 800def2:	ed9f 6b6f 	vldr	d6, [pc, #444]	; 800e0b0 <__ieee754_rem_pio2+0x238>
 800def6:	ee37 5b06 	vadd.f64	d5, d7, d6
 800defa:	ee37 7b45 	vsub.f64	d7, d7, d5
 800defe:	ed84 5b00 	vstr	d5, [r4]
 800df02:	ee37 7b06 	vadd.f64	d7, d7, d6
 800df06:	f04f 30ff 	mov.w	r0, #4294967295
 800df0a:	ed84 7b02 	vstr	d7, [r4, #8]
 800df0e:	e7e3      	b.n	800ded8 <__ieee754_rem_pio2+0x60>
 800df10:	ed9f 6b69 	vldr	d6, [pc, #420]	; 800e0b8 <__ieee754_rem_pio2+0x240>
 800df14:	ee37 7b06 	vadd.f64	d7, d7, d6
 800df18:	ed9f 6b69 	vldr	d6, [pc, #420]	; 800e0c0 <__ieee754_rem_pio2+0x248>
 800df1c:	e7eb      	b.n	800def6 <__ieee754_rem_pio2+0x7e>
 800df1e:	4b74      	ldr	r3, [pc, #464]	; (800e0f0 <__ieee754_rem_pio2+0x278>)
 800df20:	429e      	cmp	r6, r3
 800df22:	dc70      	bgt.n	800e006 <__ieee754_rem_pio2+0x18e>
 800df24:	f000 f8ec 	bl	800e100 <fabs>
 800df28:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 800df2c:	ed9f 6b66 	vldr	d6, [pc, #408]	; 800e0c8 <__ieee754_rem_pio2+0x250>
 800df30:	eea0 7b06 	vfma.f64	d7, d0, d6
 800df34:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 800df38:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 800df3c:	ee17 0a90 	vmov	r0, s15
 800df40:	eeb1 4b45 	vneg.f64	d4, d5
 800df44:	ed9f 7b58 	vldr	d7, [pc, #352]	; 800e0a8 <__ieee754_rem_pio2+0x230>
 800df48:	eea5 0b47 	vfms.f64	d0, d5, d7
 800df4c:	ed9f 7b58 	vldr	d7, [pc, #352]	; 800e0b0 <__ieee754_rem_pio2+0x238>
 800df50:	281f      	cmp	r0, #31
 800df52:	ee25 7b07 	vmul.f64	d7, d5, d7
 800df56:	ee30 6b47 	vsub.f64	d6, d0, d7
 800df5a:	dc08      	bgt.n	800df6e <__ieee754_rem_pio2+0xf6>
 800df5c:	4b65      	ldr	r3, [pc, #404]	; (800e0f4 <__ieee754_rem_pio2+0x27c>)
 800df5e:	1e42      	subs	r2, r0, #1
 800df60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800df64:	42b3      	cmp	r3, r6
 800df66:	d002      	beq.n	800df6e <__ieee754_rem_pio2+0xf6>
 800df68:	ed84 6b00 	vstr	d6, [r4]
 800df6c:	e024      	b.n	800dfb8 <__ieee754_rem_pio2+0x140>
 800df6e:	ee16 3a90 	vmov	r3, s13
 800df72:	f3c3 530a 	ubfx	r3, r3, #20, #11
 800df76:	ebc3 5316 	rsb	r3, r3, r6, lsr #20
 800df7a:	2b10      	cmp	r3, #16
 800df7c:	ea4f 5226 	mov.w	r2, r6, asr #20
 800df80:	ddf2      	ble.n	800df68 <__ieee754_rem_pio2+0xf0>
 800df82:	eeb0 6b40 	vmov.f64	d6, d0
 800df86:	ed9f 3b4c 	vldr	d3, [pc, #304]	; 800e0b8 <__ieee754_rem_pio2+0x240>
 800df8a:	eea4 6b03 	vfma.f64	d6, d4, d3
 800df8e:	ee30 7b46 	vsub.f64	d7, d0, d6
 800df92:	eea4 7b03 	vfma.f64	d7, d4, d3
 800df96:	ed9f 3b4a 	vldr	d3, [pc, #296]	; 800e0c0 <__ieee754_rem_pio2+0x248>
 800df9a:	ee95 7b03 	vfnms.f64	d7, d5, d3
 800df9e:	ee36 3b47 	vsub.f64	d3, d6, d7
 800dfa2:	ee13 3a90 	vmov	r3, s7
 800dfa6:	f3c3 530a 	ubfx	r3, r3, #20, #11
 800dfaa:	1ad3      	subs	r3, r2, r3
 800dfac:	2b31      	cmp	r3, #49	; 0x31
 800dfae:	dc17      	bgt.n	800dfe0 <__ieee754_rem_pio2+0x168>
 800dfb0:	eeb0 0b46 	vmov.f64	d0, d6
 800dfb4:	ed84 3b00 	vstr	d3, [r4]
 800dfb8:	ed94 6b00 	vldr	d6, [r4]
 800dfbc:	2d00      	cmp	r5, #0
 800dfbe:	ee30 0b46 	vsub.f64	d0, d0, d6
 800dfc2:	ee30 0b47 	vsub.f64	d0, d0, d7
 800dfc6:	ed84 0b02 	vstr	d0, [r4, #8]
 800dfca:	da85      	bge.n	800ded8 <__ieee754_rem_pio2+0x60>
 800dfcc:	eeb1 6b46 	vneg.f64	d6, d6
 800dfd0:	eeb1 0b40 	vneg.f64	d0, d0
 800dfd4:	ed84 6b00 	vstr	d6, [r4]
 800dfd8:	ed84 0b02 	vstr	d0, [r4, #8]
 800dfdc:	4240      	negs	r0, r0
 800dfde:	e77b      	b.n	800ded8 <__ieee754_rem_pio2+0x60>
 800dfe0:	ed9f 7b3b 	vldr	d7, [pc, #236]	; 800e0d0 <__ieee754_rem_pio2+0x258>
 800dfe4:	eeb0 0b46 	vmov.f64	d0, d6
 800dfe8:	eea4 0b07 	vfma.f64	d0, d4, d7
 800dfec:	ee36 6b40 	vsub.f64	d6, d6, d0
 800dff0:	eea4 6b07 	vfma.f64	d6, d4, d7
 800dff4:	ed9f 4b38 	vldr	d4, [pc, #224]	; 800e0d8 <__ieee754_rem_pio2+0x260>
 800dff8:	eeb0 7b46 	vmov.f64	d7, d6
 800dffc:	ee95 7b04 	vfnms.f64	d7, d5, d4
 800e000:	ee30 6b47 	vsub.f64	d6, d0, d7
 800e004:	e7b0      	b.n	800df68 <__ieee754_rem_pio2+0xf0>
 800e006:	4b3c      	ldr	r3, [pc, #240]	; (800e0f8 <__ieee754_rem_pio2+0x280>)
 800e008:	429e      	cmp	r6, r3
 800e00a:	dd06      	ble.n	800e01a <__ieee754_rem_pio2+0x1a2>
 800e00c:	ee30 7b40 	vsub.f64	d7, d0, d0
 800e010:	ed80 7b02 	vstr	d7, [r0, #8]
 800e014:	ed80 7b00 	vstr	d7, [r0]
 800e018:	e740      	b.n	800de9c <__ieee754_rem_pio2+0x24>
 800e01a:	1532      	asrs	r2, r6, #20
 800e01c:	ee10 0a10 	vmov	r0, s0
 800e020:	f2a2 4216 	subw	r2, r2, #1046	; 0x416
 800e024:	eba6 5102 	sub.w	r1, r6, r2, lsl #20
 800e028:	ec41 0b17 	vmov	d7, r0, r1
 800e02c:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 800e030:	ed9f 5b2b 	vldr	d5, [pc, #172]	; 800e0e0 <__ieee754_rem_pio2+0x268>
 800e034:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 800e038:	ee37 7b46 	vsub.f64	d7, d7, d6
 800e03c:	ed8d 6b02 	vstr	d6, [sp, #8]
 800e040:	ee27 7b05 	vmul.f64	d7, d7, d5
 800e044:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 800e048:	a808      	add	r0, sp, #32
 800e04a:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 800e04e:	ee37 7b46 	vsub.f64	d7, d7, d6
 800e052:	ed8d 6b04 	vstr	d6, [sp, #16]
 800e056:	ee27 7b05 	vmul.f64	d7, d7, d5
 800e05a:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e05e:	2103      	movs	r1, #3
 800e060:	ed30 7b02 	vldmdb	r0!, {d7}
 800e064:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800e068:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e06c:	460b      	mov	r3, r1
 800e06e:	f101 31ff 	add.w	r1, r1, #4294967295
 800e072:	d0f5      	beq.n	800e060 <__ieee754_rem_pio2+0x1e8>
 800e074:	4921      	ldr	r1, [pc, #132]	; (800e0fc <__ieee754_rem_pio2+0x284>)
 800e076:	9101      	str	r1, [sp, #4]
 800e078:	2102      	movs	r1, #2
 800e07a:	9100      	str	r1, [sp, #0]
 800e07c:	a802      	add	r0, sp, #8
 800e07e:	4621      	mov	r1, r4
 800e080:	f000 f84a 	bl	800e118 <__kernel_rem_pio2>
 800e084:	2d00      	cmp	r5, #0
 800e086:	f6bf af27 	bge.w	800ded8 <__ieee754_rem_pio2+0x60>
 800e08a:	ed94 7b00 	vldr	d7, [r4]
 800e08e:	eeb1 7b47 	vneg.f64	d7, d7
 800e092:	ed84 7b00 	vstr	d7, [r4]
 800e096:	ed94 7b02 	vldr	d7, [r4, #8]
 800e09a:	eeb1 7b47 	vneg.f64	d7, d7
 800e09e:	ed84 7b02 	vstr	d7, [r4, #8]
 800e0a2:	e79b      	b.n	800dfdc <__ieee754_rem_pio2+0x164>
 800e0a4:	f3af 8000 	nop.w
 800e0a8:	54400000 	.word	0x54400000
 800e0ac:	3ff921fb 	.word	0x3ff921fb
 800e0b0:	1a626331 	.word	0x1a626331
 800e0b4:	3dd0b461 	.word	0x3dd0b461
 800e0b8:	1a600000 	.word	0x1a600000
 800e0bc:	3dd0b461 	.word	0x3dd0b461
 800e0c0:	2e037073 	.word	0x2e037073
 800e0c4:	3ba3198a 	.word	0x3ba3198a
 800e0c8:	6dc9c883 	.word	0x6dc9c883
 800e0cc:	3fe45f30 	.word	0x3fe45f30
 800e0d0:	2e000000 	.word	0x2e000000
 800e0d4:	3ba3198a 	.word	0x3ba3198a
 800e0d8:	252049c1 	.word	0x252049c1
 800e0dc:	397b839a 	.word	0x397b839a
 800e0e0:	00000000 	.word	0x00000000
 800e0e4:	41700000 	.word	0x41700000
 800e0e8:	3fe921fb 	.word	0x3fe921fb
 800e0ec:	4002d97b 	.word	0x4002d97b
 800e0f0:	413921fb 	.word	0x413921fb
 800e0f4:	0800f064 	.word	0x0800f064
 800e0f8:	7fefffff 	.word	0x7fefffff
 800e0fc:	0800f0e4 	.word	0x0800f0e4

0800e100 <fabs>:
 800e100:	ec51 0b10 	vmov	r0, r1, d0
 800e104:	ee10 2a10 	vmov	r2, s0
 800e108:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800e10c:	ec43 2b10 	vmov	d0, r2, r3
 800e110:	4770      	bx	lr
 800e112:	0000      	movs	r0, r0
 800e114:	0000      	movs	r0, r0
	...

0800e118 <__kernel_rem_pio2>:
 800e118:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e11c:	ed2d 8b06 	vpush	{d8-d10}
 800e120:	f5ad 7d13 	sub.w	sp, sp, #588	; 0x24c
 800e124:	460f      	mov	r7, r1
 800e126:	9002      	str	r0, [sp, #8]
 800e128:	49c3      	ldr	r1, [pc, #780]	; (800e438 <__kernel_rem_pio2+0x320>)
 800e12a:	98a2      	ldr	r0, [sp, #648]	; 0x288
 800e12c:	9301      	str	r3, [sp, #4]
 800e12e:	f851 9020 	ldr.w	r9, [r1, r0, lsl #2]
 800e132:	9901      	ldr	r1, [sp, #4]
 800e134:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800e136:	f112 0f14 	cmn.w	r2, #20
 800e13a:	bfa8      	it	ge
 800e13c:	1ed0      	subge	r0, r2, #3
 800e13e:	f101 3aff 	add.w	sl, r1, #4294967295
 800e142:	bfaa      	itet	ge
 800e144:	2418      	movge	r4, #24
 800e146:	2000      	movlt	r0, #0
 800e148:	fb90 f0f4 	sdivge	r0, r0, r4
 800e14c:	ed9f 6bb4 	vldr	d6, [pc, #720]	; 800e420 <__kernel_rem_pio2+0x308>
 800e150:	f06f 0417 	mvn.w	r4, #23
 800e154:	fb00 4404 	mla	r4, r0, r4, r4
 800e158:	eba0 060a 	sub.w	r6, r0, sl
 800e15c:	4414      	add	r4, r2
 800e15e:	eb09 0c0a 	add.w	ip, r9, sl
 800e162:	ad1a      	add	r5, sp, #104	; 0x68
 800e164:	eb03 0e86 	add.w	lr, r3, r6, lsl #2
 800e168:	2200      	movs	r2, #0
 800e16a:	4562      	cmp	r2, ip
 800e16c:	dd10      	ble.n	800e190 <__kernel_rem_pio2+0x78>
 800e16e:	9a01      	ldr	r2, [sp, #4]
 800e170:	a91a      	add	r1, sp, #104	; 0x68
 800e172:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800e176:	f50d 78d4 	add.w	r8, sp, #424	; 0x1a8
 800e17a:	f04f 0c00 	mov.w	ip, #0
 800e17e:	45cc      	cmp	ip, r9
 800e180:	dc26      	bgt.n	800e1d0 <__kernel_rem_pio2+0xb8>
 800e182:	ed9f 7ba7 	vldr	d7, [pc, #668]	; 800e420 <__kernel_rem_pio2+0x308>
 800e186:	f8dd e008 	ldr.w	lr, [sp, #8]
 800e18a:	4616      	mov	r6, r2
 800e18c:	2500      	movs	r5, #0
 800e18e:	e015      	b.n	800e1bc <__kernel_rem_pio2+0xa4>
 800e190:	42d6      	cmn	r6, r2
 800e192:	d409      	bmi.n	800e1a8 <__kernel_rem_pio2+0x90>
 800e194:	f85e 1022 	ldr.w	r1, [lr, r2, lsl #2]
 800e198:	ee07 1a90 	vmov	s15, r1
 800e19c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800e1a0:	eca5 7b02 	vstmia	r5!, {d7}
 800e1a4:	3201      	adds	r2, #1
 800e1a6:	e7e0      	b.n	800e16a <__kernel_rem_pio2+0x52>
 800e1a8:	eeb0 7b46 	vmov.f64	d7, d6
 800e1ac:	e7f8      	b.n	800e1a0 <__kernel_rem_pio2+0x88>
 800e1ae:	ecbe 5b02 	vldmia	lr!, {d5}
 800e1b2:	ed96 6b00 	vldr	d6, [r6]
 800e1b6:	3501      	adds	r5, #1
 800e1b8:	eea5 7b06 	vfma.f64	d7, d5, d6
 800e1bc:	4555      	cmp	r5, sl
 800e1be:	f1a6 0608 	sub.w	r6, r6, #8
 800e1c2:	ddf4      	ble.n	800e1ae <__kernel_rem_pio2+0x96>
 800e1c4:	eca8 7b02 	vstmia	r8!, {d7}
 800e1c8:	f10c 0c01 	add.w	ip, ip, #1
 800e1cc:	3208      	adds	r2, #8
 800e1ce:	e7d6      	b.n	800e17e <__kernel_rem_pio2+0x66>
 800e1d0:	aa06      	add	r2, sp, #24
 800e1d2:	ed9f 9b95 	vldr	d9, [pc, #596]	; 800e428 <__kernel_rem_pio2+0x310>
 800e1d6:	ed9f ab96 	vldr	d10, [pc, #600]	; 800e430 <__kernel_rem_pio2+0x318>
 800e1da:	eb02 0289 	add.w	r2, r2, r9, lsl #2
 800e1de:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 800e1e2:	9204      	str	r2, [sp, #16]
 800e1e4:	9303      	str	r3, [sp, #12]
 800e1e6:	464d      	mov	r5, r9
 800e1e8:	00eb      	lsls	r3, r5, #3
 800e1ea:	9305      	str	r3, [sp, #20]
 800e1ec:	ab92      	add	r3, sp, #584	; 0x248
 800e1ee:	eb03 02c5 	add.w	r2, r3, r5, lsl #3
 800e1f2:	f10d 0b18 	add.w	fp, sp, #24
 800e1f6:	ab6a      	add	r3, sp, #424	; 0x1a8
 800e1f8:	ed12 0b28 	vldr	d0, [r2, #-160]	; 0xffffff60
 800e1fc:	465e      	mov	r6, fp
 800e1fe:	eb03 02c5 	add.w	r2, r3, r5, lsl #3
 800e202:	4628      	mov	r0, r5
 800e204:	2800      	cmp	r0, #0
 800e206:	f1a2 0208 	sub.w	r2, r2, #8
 800e20a:	dc48      	bgt.n	800e29e <__kernel_rem_pio2+0x186>
 800e20c:	4620      	mov	r0, r4
 800e20e:	f000 fa17 	bl	800e640 <scalbn>
 800e212:	eeb0 8b40 	vmov.f64	d8, d0
 800e216:	eeb4 0b00 	vmov.f64	d0, #64	; 0x3e000000  0.125
 800e21a:	ee28 0b00 	vmul.f64	d0, d8, d0
 800e21e:	f000 fa8f 	bl	800e740 <floor>
 800e222:	eeb2 7b00 	vmov.f64	d7, #32	; 0x41000000  8.0
 800e226:	eea0 8b47 	vfms.f64	d8, d0, d7
 800e22a:	eefd 7bc8 	vcvt.s32.f64	s15, d8
 800e22e:	2c00      	cmp	r4, #0
 800e230:	ee17 8a90 	vmov	r8, s15
 800e234:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800e238:	ee38 8b47 	vsub.f64	d8, d8, d7
 800e23c:	dd41      	ble.n	800e2c2 <__kernel_rem_pio2+0x1aa>
 800e23e:	1e68      	subs	r0, r5, #1
 800e240:	ab06      	add	r3, sp, #24
 800e242:	f1c4 0c18 	rsb	ip, r4, #24
 800e246:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
 800e24a:	fa46 f20c 	asr.w	r2, r6, ip
 800e24e:	4490      	add	r8, r2
 800e250:	fa02 f20c 	lsl.w	r2, r2, ip
 800e254:	1ab6      	subs	r6, r6, r2
 800e256:	f1c4 0217 	rsb	r2, r4, #23
 800e25a:	f843 6020 	str.w	r6, [r3, r0, lsl #2]
 800e25e:	4116      	asrs	r6, r2
 800e260:	2e00      	cmp	r6, #0
 800e262:	dd3d      	ble.n	800e2e0 <__kernel_rem_pio2+0x1c8>
 800e264:	f04f 0c00 	mov.w	ip, #0
 800e268:	f108 0801 	add.w	r8, r8, #1
 800e26c:	4660      	mov	r0, ip
 800e26e:	f06f 4e7f 	mvn.w	lr, #4278190080	; 0xff000000
 800e272:	4565      	cmp	r5, ip
 800e274:	dc6a      	bgt.n	800e34c <__kernel_rem_pio2+0x234>
 800e276:	2c00      	cmp	r4, #0
 800e278:	dd04      	ble.n	800e284 <__kernel_rem_pio2+0x16c>
 800e27a:	2c01      	cmp	r4, #1
 800e27c:	d07b      	beq.n	800e376 <__kernel_rem_pio2+0x25e>
 800e27e:	2c02      	cmp	r4, #2
 800e280:	f000 8083 	beq.w	800e38a <__kernel_rem_pio2+0x272>
 800e284:	2e02      	cmp	r6, #2
 800e286:	d12b      	bne.n	800e2e0 <__kernel_rem_pio2+0x1c8>
 800e288:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 800e28c:	ee30 8b48 	vsub.f64	d8, d0, d8
 800e290:	b330      	cbz	r0, 800e2e0 <__kernel_rem_pio2+0x1c8>
 800e292:	4620      	mov	r0, r4
 800e294:	f000 f9d4 	bl	800e640 <scalbn>
 800e298:	ee38 8b40 	vsub.f64	d8, d8, d0
 800e29c:	e020      	b.n	800e2e0 <__kernel_rem_pio2+0x1c8>
 800e29e:	ee20 7b09 	vmul.f64	d7, d0, d9
 800e2a2:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 800e2a6:	3801      	subs	r0, #1
 800e2a8:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 800e2ac:	eea7 0b4a 	vfms.f64	d0, d7, d10
 800e2b0:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 800e2b4:	eca6 0a01 	vstmia	r6!, {s0}
 800e2b8:	ed92 0b00 	vldr	d0, [r2]
 800e2bc:	ee37 0b00 	vadd.f64	d0, d7, d0
 800e2c0:	e7a0      	b.n	800e204 <__kernel_rem_pio2+0xec>
 800e2c2:	d105      	bne.n	800e2d0 <__kernel_rem_pio2+0x1b8>
 800e2c4:	1e6a      	subs	r2, r5, #1
 800e2c6:	ab06      	add	r3, sp, #24
 800e2c8:	f853 6022 	ldr.w	r6, [r3, r2, lsl #2]
 800e2cc:	15f6      	asrs	r6, r6, #23
 800e2ce:	e7c7      	b.n	800e260 <__kernel_rem_pio2+0x148>
 800e2d0:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 800e2d4:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800e2d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e2dc:	da34      	bge.n	800e348 <__kernel_rem_pio2+0x230>
 800e2de:	2600      	movs	r6, #0
 800e2e0:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800e2e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e2e8:	f040 80aa 	bne.w	800e440 <__kernel_rem_pio2+0x328>
 800e2ec:	f105 3bff 	add.w	fp, r5, #4294967295
 800e2f0:	4658      	mov	r0, fp
 800e2f2:	2200      	movs	r2, #0
 800e2f4:	4548      	cmp	r0, r9
 800e2f6:	da50      	bge.n	800e39a <__kernel_rem_pio2+0x282>
 800e2f8:	2a00      	cmp	r2, #0
 800e2fa:	d06b      	beq.n	800e3d4 <__kernel_rem_pio2+0x2bc>
 800e2fc:	ab06      	add	r3, sp, #24
 800e2fe:	3c18      	subs	r4, #24
 800e300:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 800e304:	2b00      	cmp	r3, #0
 800e306:	f000 8087 	beq.w	800e418 <__kernel_rem_pio2+0x300>
 800e30a:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 800e30e:	4620      	mov	r0, r4
 800e310:	f000 f996 	bl	800e640 <scalbn>
 800e314:	ed9f 6b44 	vldr	d6, [pc, #272]	; 800e428 <__kernel_rem_pio2+0x310>
 800e318:	f10b 0201 	add.w	r2, fp, #1
 800e31c:	a96a      	add	r1, sp, #424	; 0x1a8
 800e31e:	00d3      	lsls	r3, r2, #3
 800e320:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800e324:	465a      	mov	r2, fp
 800e326:	2a00      	cmp	r2, #0
 800e328:	f280 80b8 	bge.w	800e49c <__kernel_rem_pio2+0x384>
 800e32c:	465a      	mov	r2, fp
 800e32e:	2a00      	cmp	r2, #0
 800e330:	f2c0 80d6 	blt.w	800e4e0 <__kernel_rem_pio2+0x3c8>
 800e334:	a96a      	add	r1, sp, #424	; 0x1a8
 800e336:	eb01 04c2 	add.w	r4, r1, r2, lsl #3
 800e33a:	ed9f 7b39 	vldr	d7, [pc, #228]	; 800e420 <__kernel_rem_pio2+0x308>
 800e33e:	4d3f      	ldr	r5, [pc, #252]	; (800e43c <__kernel_rem_pio2+0x324>)
 800e340:	2000      	movs	r0, #0
 800e342:	ebab 0102 	sub.w	r1, fp, r2
 800e346:	e0c0      	b.n	800e4ca <__kernel_rem_pio2+0x3b2>
 800e348:	2602      	movs	r6, #2
 800e34a:	e78b      	b.n	800e264 <__kernel_rem_pio2+0x14c>
 800e34c:	f8db 2000 	ldr.w	r2, [fp]
 800e350:	b958      	cbnz	r0, 800e36a <__kernel_rem_pio2+0x252>
 800e352:	b122      	cbz	r2, 800e35e <__kernel_rem_pio2+0x246>
 800e354:	f1c2 7280 	rsb	r2, r2, #16777216	; 0x1000000
 800e358:	f8cb 2000 	str.w	r2, [fp]
 800e35c:	2201      	movs	r2, #1
 800e35e:	f10c 0c01 	add.w	ip, ip, #1
 800e362:	f10b 0b04 	add.w	fp, fp, #4
 800e366:	4610      	mov	r0, r2
 800e368:	e783      	b.n	800e272 <__kernel_rem_pio2+0x15a>
 800e36a:	ebae 0202 	sub.w	r2, lr, r2
 800e36e:	f8cb 2000 	str.w	r2, [fp]
 800e372:	4602      	mov	r2, r0
 800e374:	e7f3      	b.n	800e35e <__kernel_rem_pio2+0x246>
 800e376:	f105 3cff 	add.w	ip, r5, #4294967295
 800e37a:	ab06      	add	r3, sp, #24
 800e37c:	f853 202c 	ldr.w	r2, [r3, ip, lsl #2]
 800e380:	f3c2 0216 	ubfx	r2, r2, #0, #23
 800e384:	f843 202c 	str.w	r2, [r3, ip, lsl #2]
 800e388:	e77c      	b.n	800e284 <__kernel_rem_pio2+0x16c>
 800e38a:	f105 3cff 	add.w	ip, r5, #4294967295
 800e38e:	ab06      	add	r3, sp, #24
 800e390:	f853 202c 	ldr.w	r2, [r3, ip, lsl #2]
 800e394:	f3c2 0215 	ubfx	r2, r2, #0, #22
 800e398:	e7f4      	b.n	800e384 <__kernel_rem_pio2+0x26c>
 800e39a:	ab06      	add	r3, sp, #24
 800e39c:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800e3a0:	3801      	subs	r0, #1
 800e3a2:	431a      	orrs	r2, r3
 800e3a4:	e7a6      	b.n	800e2f4 <__kernel_rem_pio2+0x1dc>
 800e3a6:	3201      	adds	r2, #1
 800e3a8:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800e3ac:	2e00      	cmp	r6, #0
 800e3ae:	d0fa      	beq.n	800e3a6 <__kernel_rem_pio2+0x28e>
 800e3b0:	9b05      	ldr	r3, [sp, #20]
 800e3b2:	f503 7312 	add.w	r3, r3, #584	; 0x248
 800e3b6:	eb0d 0003 	add.w	r0, sp, r3
 800e3ba:	9b01      	ldr	r3, [sp, #4]
 800e3bc:	18ee      	adds	r6, r5, r3
 800e3be:	ab1a      	add	r3, sp, #104	; 0x68
 800e3c0:	f105 0c01 	add.w	ip, r5, #1
 800e3c4:	3898      	subs	r0, #152	; 0x98
 800e3c6:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800e3ca:	442a      	add	r2, r5
 800e3cc:	4562      	cmp	r2, ip
 800e3ce:	da04      	bge.n	800e3da <__kernel_rem_pio2+0x2c2>
 800e3d0:	4615      	mov	r5, r2
 800e3d2:	e709      	b.n	800e1e8 <__kernel_rem_pio2+0xd0>
 800e3d4:	9804      	ldr	r0, [sp, #16]
 800e3d6:	2201      	movs	r2, #1
 800e3d8:	e7e6      	b.n	800e3a8 <__kernel_rem_pio2+0x290>
 800e3da:	9b03      	ldr	r3, [sp, #12]
 800e3dc:	f8dd e008 	ldr.w	lr, [sp, #8]
 800e3e0:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 800e3e4:	9305      	str	r3, [sp, #20]
 800e3e6:	ee07 3a90 	vmov	s15, r3
 800e3ea:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800e3ee:	2500      	movs	r5, #0
 800e3f0:	eca6 7b02 	vstmia	r6!, {d7}
 800e3f4:	ed9f 7b0a 	vldr	d7, [pc, #40]	; 800e420 <__kernel_rem_pio2+0x308>
 800e3f8:	46b0      	mov	r8, r6
 800e3fa:	4555      	cmp	r5, sl
 800e3fc:	dd04      	ble.n	800e408 <__kernel_rem_pio2+0x2f0>
 800e3fe:	eca0 7b02 	vstmia	r0!, {d7}
 800e402:	f10c 0c01 	add.w	ip, ip, #1
 800e406:	e7e1      	b.n	800e3cc <__kernel_rem_pio2+0x2b4>
 800e408:	ecbe 5b02 	vldmia	lr!, {d5}
 800e40c:	ed38 6b02 	vldmdb	r8!, {d6}
 800e410:	3501      	adds	r5, #1
 800e412:	eea5 7b06 	vfma.f64	d7, d5, d6
 800e416:	e7f0      	b.n	800e3fa <__kernel_rem_pio2+0x2e2>
 800e418:	f10b 3bff 	add.w	fp, fp, #4294967295
 800e41c:	e76e      	b.n	800e2fc <__kernel_rem_pio2+0x1e4>
 800e41e:	bf00      	nop
	...
 800e42c:	3e700000 	.word	0x3e700000
 800e430:	00000000 	.word	0x00000000
 800e434:	41700000 	.word	0x41700000
 800e438:	0800f230 	.word	0x0800f230
 800e43c:	0800f1f0 	.word	0x0800f1f0
 800e440:	4260      	negs	r0, r4
 800e442:	eeb0 0b48 	vmov.f64	d0, d8
 800e446:	f000 f8fb 	bl	800e640 <scalbn>
 800e44a:	ed9f 6b77 	vldr	d6, [pc, #476]	; 800e628 <__kernel_rem_pio2+0x510>
 800e44e:	eeb4 0bc6 	vcmpe.f64	d0, d6
 800e452:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e456:	db18      	blt.n	800e48a <__kernel_rem_pio2+0x372>
 800e458:	ed9f 7b75 	vldr	d7, [pc, #468]	; 800e630 <__kernel_rem_pio2+0x518>
 800e45c:	ee20 7b07 	vmul.f64	d7, d0, d7
 800e460:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 800e464:	aa06      	add	r2, sp, #24
 800e466:	eeb8 5bc7 	vcvt.f64.s32	d5, s14
 800e46a:	eea5 0b46 	vfms.f64	d0, d5, d6
 800e46e:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 800e472:	f105 0b01 	add.w	fp, r5, #1
 800e476:	ee10 3a10 	vmov	r3, s0
 800e47a:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 800e47e:	ee17 3a10 	vmov	r3, s14
 800e482:	3418      	adds	r4, #24
 800e484:	f842 302b 	str.w	r3, [r2, fp, lsl #2]
 800e488:	e73f      	b.n	800e30a <__kernel_rem_pio2+0x1f2>
 800e48a:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 800e48e:	aa06      	add	r2, sp, #24
 800e490:	ee10 3a10 	vmov	r3, s0
 800e494:	46ab      	mov	fp, r5
 800e496:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 800e49a:	e736      	b.n	800e30a <__kernel_rem_pio2+0x1f2>
 800e49c:	a806      	add	r0, sp, #24
 800e49e:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 800e4a2:	9001      	str	r0, [sp, #4]
 800e4a4:	ee07 0a90 	vmov	s15, r0
 800e4a8:	3a01      	subs	r2, #1
 800e4aa:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800e4ae:	ee27 7b00 	vmul.f64	d7, d7, d0
 800e4b2:	ee20 0b06 	vmul.f64	d0, d0, d6
 800e4b6:	ed21 7b02 	vstmdb	r1!, {d7}
 800e4ba:	e734      	b.n	800e326 <__kernel_rem_pio2+0x20e>
 800e4bc:	ecb5 5b02 	vldmia	r5!, {d5}
 800e4c0:	ecb4 6b02 	vldmia	r4!, {d6}
 800e4c4:	3001      	adds	r0, #1
 800e4c6:	eea5 7b06 	vfma.f64	d7, d5, d6
 800e4ca:	4548      	cmp	r0, r9
 800e4cc:	dc01      	bgt.n	800e4d2 <__kernel_rem_pio2+0x3ba>
 800e4ce:	4288      	cmp	r0, r1
 800e4d0:	ddf4      	ble.n	800e4bc <__kernel_rem_pio2+0x3a4>
 800e4d2:	a842      	add	r0, sp, #264	; 0x108
 800e4d4:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 800e4d8:	ed81 7b00 	vstr	d7, [r1]
 800e4dc:	3a01      	subs	r2, #1
 800e4de:	e726      	b.n	800e32e <__kernel_rem_pio2+0x216>
 800e4e0:	9aa2      	ldr	r2, [sp, #648]	; 0x288
 800e4e2:	2a02      	cmp	r2, #2
 800e4e4:	dc0a      	bgt.n	800e4fc <__kernel_rem_pio2+0x3e4>
 800e4e6:	2a00      	cmp	r2, #0
 800e4e8:	dc2e      	bgt.n	800e548 <__kernel_rem_pio2+0x430>
 800e4ea:	d047      	beq.n	800e57c <__kernel_rem_pio2+0x464>
 800e4ec:	f008 0007 	and.w	r0, r8, #7
 800e4f0:	f50d 7d13 	add.w	sp, sp, #588	; 0x24c
 800e4f4:	ecbd 8b06 	vpop	{d8-d10}
 800e4f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e4fc:	9aa2      	ldr	r2, [sp, #648]	; 0x288
 800e4fe:	2a03      	cmp	r2, #3
 800e500:	d1f4      	bne.n	800e4ec <__kernel_rem_pio2+0x3d4>
 800e502:	a942      	add	r1, sp, #264	; 0x108
 800e504:	f1a3 0208 	sub.w	r2, r3, #8
 800e508:	440a      	add	r2, r1
 800e50a:	4611      	mov	r1, r2
 800e50c:	4658      	mov	r0, fp
 800e50e:	2800      	cmp	r0, #0
 800e510:	f1a1 0108 	sub.w	r1, r1, #8
 800e514:	dc55      	bgt.n	800e5c2 <__kernel_rem_pio2+0x4aa>
 800e516:	4659      	mov	r1, fp
 800e518:	2901      	cmp	r1, #1
 800e51a:	f1a2 0208 	sub.w	r2, r2, #8
 800e51e:	dc60      	bgt.n	800e5e2 <__kernel_rem_pio2+0x4ca>
 800e520:	ed9f 7b45 	vldr	d7, [pc, #276]	; 800e638 <__kernel_rem_pio2+0x520>
 800e524:	aa42      	add	r2, sp, #264	; 0x108
 800e526:	4413      	add	r3, r2
 800e528:	f1bb 0f01 	cmp.w	fp, #1
 800e52c:	dc69      	bgt.n	800e602 <__kernel_rem_pio2+0x4ea>
 800e52e:	ed9d 5b42 	vldr	d5, [sp, #264]	; 0x108
 800e532:	ed9d 6b44 	vldr	d6, [sp, #272]	; 0x110
 800e536:	2e00      	cmp	r6, #0
 800e538:	d16a      	bne.n	800e610 <__kernel_rem_pio2+0x4f8>
 800e53a:	ed87 5b00 	vstr	d5, [r7]
 800e53e:	ed87 6b02 	vstr	d6, [r7, #8]
 800e542:	ed87 7b04 	vstr	d7, [r7, #16]
 800e546:	e7d1      	b.n	800e4ec <__kernel_rem_pio2+0x3d4>
 800e548:	ed9f 6b3b 	vldr	d6, [pc, #236]	; 800e638 <__kernel_rem_pio2+0x520>
 800e54c:	aa42      	add	r2, sp, #264	; 0x108
 800e54e:	4413      	add	r3, r2
 800e550:	465a      	mov	r2, fp
 800e552:	2a00      	cmp	r2, #0
 800e554:	da26      	bge.n	800e5a4 <__kernel_rem_pio2+0x48c>
 800e556:	b35e      	cbz	r6, 800e5b0 <__kernel_rem_pio2+0x498>
 800e558:	eeb1 7b46 	vneg.f64	d7, d6
 800e55c:	ed87 7b00 	vstr	d7, [r7]
 800e560:	ed9d 7b42 	vldr	d7, [sp, #264]	; 0x108
 800e564:	aa44      	add	r2, sp, #272	; 0x110
 800e566:	2301      	movs	r3, #1
 800e568:	ee37 7b46 	vsub.f64	d7, d7, d6
 800e56c:	459b      	cmp	fp, r3
 800e56e:	da22      	bge.n	800e5b6 <__kernel_rem_pio2+0x49e>
 800e570:	b10e      	cbz	r6, 800e576 <__kernel_rem_pio2+0x45e>
 800e572:	eeb1 7b47 	vneg.f64	d7, d7
 800e576:	ed87 7b02 	vstr	d7, [r7, #8]
 800e57a:	e7b7      	b.n	800e4ec <__kernel_rem_pio2+0x3d4>
 800e57c:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 800e638 <__kernel_rem_pio2+0x520>
 800e580:	aa42      	add	r2, sp, #264	; 0x108
 800e582:	4413      	add	r3, r2
 800e584:	f1bb 0f00 	cmp.w	fp, #0
 800e588:	da05      	bge.n	800e596 <__kernel_rem_pio2+0x47e>
 800e58a:	b10e      	cbz	r6, 800e590 <__kernel_rem_pio2+0x478>
 800e58c:	eeb1 7b47 	vneg.f64	d7, d7
 800e590:	ed87 7b00 	vstr	d7, [r7]
 800e594:	e7aa      	b.n	800e4ec <__kernel_rem_pio2+0x3d4>
 800e596:	ed33 6b02 	vldmdb	r3!, {d6}
 800e59a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800e59e:	ee37 7b06 	vadd.f64	d7, d7, d6
 800e5a2:	e7ef      	b.n	800e584 <__kernel_rem_pio2+0x46c>
 800e5a4:	ed33 7b02 	vldmdb	r3!, {d7}
 800e5a8:	3a01      	subs	r2, #1
 800e5aa:	ee36 6b07 	vadd.f64	d6, d6, d7
 800e5ae:	e7d0      	b.n	800e552 <__kernel_rem_pio2+0x43a>
 800e5b0:	eeb0 7b46 	vmov.f64	d7, d6
 800e5b4:	e7d2      	b.n	800e55c <__kernel_rem_pio2+0x444>
 800e5b6:	ecb2 6b02 	vldmia	r2!, {d6}
 800e5ba:	3301      	adds	r3, #1
 800e5bc:	ee37 7b06 	vadd.f64	d7, d7, d6
 800e5c0:	e7d4      	b.n	800e56c <__kernel_rem_pio2+0x454>
 800e5c2:	ed91 7b00 	vldr	d7, [r1]
 800e5c6:	ed91 5b02 	vldr	d5, [r1, #8]
 800e5ca:	3801      	subs	r0, #1
 800e5cc:	ee37 6b05 	vadd.f64	d6, d7, d5
 800e5d0:	ee37 7b46 	vsub.f64	d7, d7, d6
 800e5d4:	ed81 6b00 	vstr	d6, [r1]
 800e5d8:	ee37 7b05 	vadd.f64	d7, d7, d5
 800e5dc:	ed81 7b02 	vstr	d7, [r1, #8]
 800e5e0:	e795      	b.n	800e50e <__kernel_rem_pio2+0x3f6>
 800e5e2:	ed92 7b00 	vldr	d7, [r2]
 800e5e6:	ed92 5b02 	vldr	d5, [r2, #8]
 800e5ea:	3901      	subs	r1, #1
 800e5ec:	ee37 6b05 	vadd.f64	d6, d7, d5
 800e5f0:	ee37 7b46 	vsub.f64	d7, d7, d6
 800e5f4:	ed82 6b00 	vstr	d6, [r2]
 800e5f8:	ee37 7b05 	vadd.f64	d7, d7, d5
 800e5fc:	ed82 7b02 	vstr	d7, [r2, #8]
 800e600:	e78a      	b.n	800e518 <__kernel_rem_pio2+0x400>
 800e602:	ed33 6b02 	vldmdb	r3!, {d6}
 800e606:	f10b 3bff 	add.w	fp, fp, #4294967295
 800e60a:	ee37 7b06 	vadd.f64	d7, d7, d6
 800e60e:	e78b      	b.n	800e528 <__kernel_rem_pio2+0x410>
 800e610:	eeb1 5b45 	vneg.f64	d5, d5
 800e614:	eeb1 6b46 	vneg.f64	d6, d6
 800e618:	ed87 5b00 	vstr	d5, [r7]
 800e61c:	eeb1 7b47 	vneg.f64	d7, d7
 800e620:	ed87 6b02 	vstr	d6, [r7, #8]
 800e624:	e78d      	b.n	800e542 <__kernel_rem_pio2+0x42a>
 800e626:	bf00      	nop
 800e628:	00000000 	.word	0x00000000
 800e62c:	41700000 	.word	0x41700000
 800e630:	00000000 	.word	0x00000000
 800e634:	3e700000 	.word	0x3e700000
	...

0800e640 <scalbn>:
 800e640:	ee10 1a90 	vmov	r1, s1
 800e644:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800e648:	b98b      	cbnz	r3, 800e66e <scalbn+0x2e>
 800e64a:	ee10 3a10 	vmov	r3, s0
 800e64e:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800e652:	4319      	orrs	r1, r3
 800e654:	d00a      	beq.n	800e66c <scalbn+0x2c>
 800e656:	ed9f 7b2c 	vldr	d7, [pc, #176]	; 800e708 <scalbn+0xc8>
 800e65a:	4b37      	ldr	r3, [pc, #220]	; (800e738 <scalbn+0xf8>)
 800e65c:	ee20 0b07 	vmul.f64	d0, d0, d7
 800e660:	4298      	cmp	r0, r3
 800e662:	da0b      	bge.n	800e67c <scalbn+0x3c>
 800e664:	ed9f 7b2a 	vldr	d7, [pc, #168]	; 800e710 <scalbn+0xd0>
 800e668:	ee20 0b07 	vmul.f64	d0, d0, d7
 800e66c:	4770      	bx	lr
 800e66e:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800e672:	4293      	cmp	r3, r2
 800e674:	d107      	bne.n	800e686 <scalbn+0x46>
 800e676:	ee30 0b00 	vadd.f64	d0, d0, d0
 800e67a:	4770      	bx	lr
 800e67c:	ee10 1a90 	vmov	r1, s1
 800e680:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800e684:	3b36      	subs	r3, #54	; 0x36
 800e686:	f24c 3250 	movw	r2, #50000	; 0xc350
 800e68a:	4290      	cmp	r0, r2
 800e68c:	dd0d      	ble.n	800e6aa <scalbn+0x6a>
 800e68e:	ed9f 7b22 	vldr	d7, [pc, #136]	; 800e718 <scalbn+0xd8>
 800e692:	ee10 3a90 	vmov	r3, s1
 800e696:	eeb0 6b47 	vmov.f64	d6, d7
 800e69a:	ed9f 5b21 	vldr	d5, [pc, #132]	; 800e720 <scalbn+0xe0>
 800e69e:	2b00      	cmp	r3, #0
 800e6a0:	fe27 7b05 	vselge.f64	d7, d7, d5
 800e6a4:	ee27 0b06 	vmul.f64	d0, d7, d6
 800e6a8:	4770      	bx	lr
 800e6aa:	4418      	add	r0, r3
 800e6ac:	f240 73fe 	movw	r3, #2046	; 0x7fe
 800e6b0:	4298      	cmp	r0, r3
 800e6b2:	dcec      	bgt.n	800e68e <scalbn+0x4e>
 800e6b4:	2800      	cmp	r0, #0
 800e6b6:	dd0a      	ble.n	800e6ce <scalbn+0x8e>
 800e6b8:	f021 41ff 	bic.w	r1, r1, #2139095040	; 0x7f800000
 800e6bc:	ec53 2b10 	vmov	r2, r3, d0
 800e6c0:	f421 01e0 	bic.w	r1, r1, #7340032	; 0x700000
 800e6c4:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 800e6c8:	ec43 2b10 	vmov	d0, r2, r3
 800e6cc:	4770      	bx	lr
 800e6ce:	f110 0f35 	cmn.w	r0, #53	; 0x35
 800e6d2:	da09      	bge.n	800e6e8 <scalbn+0xa8>
 800e6d4:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 800e710 <scalbn+0xd0>
 800e6d8:	ee10 3a90 	vmov	r3, s1
 800e6dc:	eeb0 6b47 	vmov.f64	d6, d7
 800e6e0:	ed9f 5b11 	vldr	d5, [pc, #68]	; 800e728 <scalbn+0xe8>
 800e6e4:	2b00      	cmp	r3, #0
 800e6e6:	e7db      	b.n	800e6a0 <scalbn+0x60>
 800e6e8:	f021 41ff 	bic.w	r1, r1, #2139095040	; 0x7f800000
 800e6ec:	ec53 2b10 	vmov	r2, r3, d0
 800e6f0:	3036      	adds	r0, #54	; 0x36
 800e6f2:	f421 01e0 	bic.w	r1, r1, #7340032	; 0x700000
 800e6f6:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 800e6fa:	ed9f 7b0d 	vldr	d7, [pc, #52]	; 800e730 <scalbn+0xf0>
 800e6fe:	ec43 2b10 	vmov	d0, r2, r3
 800e702:	e7b1      	b.n	800e668 <scalbn+0x28>
 800e704:	f3af 8000 	nop.w
 800e708:	00000000 	.word	0x00000000
 800e70c:	43500000 	.word	0x43500000
 800e710:	c2f8f359 	.word	0xc2f8f359
 800e714:	01a56e1f 	.word	0x01a56e1f
 800e718:	8800759c 	.word	0x8800759c
 800e71c:	7e37e43c 	.word	0x7e37e43c
 800e720:	8800759c 	.word	0x8800759c
 800e724:	fe37e43c 	.word	0xfe37e43c
 800e728:	c2f8f359 	.word	0xc2f8f359
 800e72c:	81a56e1f 	.word	0x81a56e1f
 800e730:	00000000 	.word	0x00000000
 800e734:	3c900000 	.word	0x3c900000
 800e738:	ffff3cb0 	.word	0xffff3cb0
 800e73c:	00000000 	.word	0x00000000

0800e740 <floor>:
 800e740:	ee10 1a90 	vmov	r1, s1
 800e744:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800e748:	f2a2 33ff 	subw	r3, r2, #1023	; 0x3ff
 800e74c:	2b13      	cmp	r3, #19
 800e74e:	b530      	push	{r4, r5, lr}
 800e750:	ee10 0a10 	vmov	r0, s0
 800e754:	ee10 5a10 	vmov	r5, s0
 800e758:	dc31      	bgt.n	800e7be <floor+0x7e>
 800e75a:	2b00      	cmp	r3, #0
 800e75c:	da15      	bge.n	800e78a <floor+0x4a>
 800e75e:	ed9f 7b30 	vldr	d7, [pc, #192]	; 800e820 <floor+0xe0>
 800e762:	ee30 0b07 	vadd.f64	d0, d0, d7
 800e766:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800e76a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e76e:	dd07      	ble.n	800e780 <floor+0x40>
 800e770:	2900      	cmp	r1, #0
 800e772:	da4e      	bge.n	800e812 <floor+0xd2>
 800e774:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800e778:	4308      	orrs	r0, r1
 800e77a:	d04d      	beq.n	800e818 <floor+0xd8>
 800e77c:	492a      	ldr	r1, [pc, #168]	; (800e828 <floor+0xe8>)
 800e77e:	2000      	movs	r0, #0
 800e780:	460b      	mov	r3, r1
 800e782:	4602      	mov	r2, r0
 800e784:	ec43 2b10 	vmov	d0, r2, r3
 800e788:	e020      	b.n	800e7cc <floor+0x8c>
 800e78a:	4a28      	ldr	r2, [pc, #160]	; (800e82c <floor+0xec>)
 800e78c:	411a      	asrs	r2, r3
 800e78e:	ea01 0402 	and.w	r4, r1, r2
 800e792:	4304      	orrs	r4, r0
 800e794:	d01a      	beq.n	800e7cc <floor+0x8c>
 800e796:	ed9f 7b22 	vldr	d7, [pc, #136]	; 800e820 <floor+0xe0>
 800e79a:	ee30 0b07 	vadd.f64	d0, d0, d7
 800e79e:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800e7a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e7a6:	ddeb      	ble.n	800e780 <floor+0x40>
 800e7a8:	2900      	cmp	r1, #0
 800e7aa:	bfbe      	ittt	lt
 800e7ac:	f44f 1080 	movlt.w	r0, #1048576	; 0x100000
 800e7b0:	fa40 f303 	asrlt.w	r3, r0, r3
 800e7b4:	18c9      	addlt	r1, r1, r3
 800e7b6:	ea21 0102 	bic.w	r1, r1, r2
 800e7ba:	2000      	movs	r0, #0
 800e7bc:	e7e0      	b.n	800e780 <floor+0x40>
 800e7be:	2b33      	cmp	r3, #51	; 0x33
 800e7c0:	dd05      	ble.n	800e7ce <floor+0x8e>
 800e7c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e7c6:	d101      	bne.n	800e7cc <floor+0x8c>
 800e7c8:	ee30 0b00 	vadd.f64	d0, d0, d0
 800e7cc:	bd30      	pop	{r4, r5, pc}
 800e7ce:	f2a2 4413 	subw	r4, r2, #1043	; 0x413
 800e7d2:	f04f 32ff 	mov.w	r2, #4294967295
 800e7d6:	40e2      	lsrs	r2, r4
 800e7d8:	4210      	tst	r0, r2
 800e7da:	d0f7      	beq.n	800e7cc <floor+0x8c>
 800e7dc:	ed9f 7b10 	vldr	d7, [pc, #64]	; 800e820 <floor+0xe0>
 800e7e0:	ee30 0b07 	vadd.f64	d0, d0, d7
 800e7e4:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800e7e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e7ec:	ddc8      	ble.n	800e780 <floor+0x40>
 800e7ee:	2900      	cmp	r1, #0
 800e7f0:	da02      	bge.n	800e7f8 <floor+0xb8>
 800e7f2:	2b14      	cmp	r3, #20
 800e7f4:	d103      	bne.n	800e7fe <floor+0xbe>
 800e7f6:	3101      	adds	r1, #1
 800e7f8:	ea20 0002 	bic.w	r0, r0, r2
 800e7fc:	e7c0      	b.n	800e780 <floor+0x40>
 800e7fe:	2401      	movs	r4, #1
 800e800:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800e804:	fa04 f303 	lsl.w	r3, r4, r3
 800e808:	4418      	add	r0, r3
 800e80a:	4285      	cmp	r5, r0
 800e80c:	bf88      	it	hi
 800e80e:	1909      	addhi	r1, r1, r4
 800e810:	e7f2      	b.n	800e7f8 <floor+0xb8>
 800e812:	2000      	movs	r0, #0
 800e814:	4601      	mov	r1, r0
 800e816:	e7b3      	b.n	800e780 <floor+0x40>
 800e818:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800e81c:	e7b0      	b.n	800e780 <floor+0x40>
 800e81e:	bf00      	nop
 800e820:	8800759c 	.word	0x8800759c
 800e824:	7e37e43c 	.word	0x7e37e43c
 800e828:	bff00000 	.word	0xbff00000
 800e82c:	000fffff 	.word	0x000fffff

0800e830 <_init>:
 800e830:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e832:	bf00      	nop
 800e834:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e836:	bc08      	pop	{r3}
 800e838:	469e      	mov	lr, r3
 800e83a:	4770      	bx	lr

0800e83c <_fini>:
 800e83c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e83e:	bf00      	nop
 800e840:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e842:	bc08      	pop	{r3}
 800e844:	469e      	mov	lr, r3
 800e846:	4770      	bx	lr
