Alfred V. Aho , Ravi Sethi , Jeffrey D. Ullman, Compilers: principles, techniques, and tools, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1986
Altera.2012. http://www.altera.com.
ARC International.2012. http://www.arc.com.
ARM.2012. ARM architecture manual. http://www.arm.com/miscPDFs/14128.pdf.
ASIP Meister. 2012. http://www.eda-meister.org/asipmeister.
Todd Austin , Eric Larson , Dan Ernst, SimpleScalar: An Infrastructure for Computer System Modeling, Computer, v.35 n.2, p.59-67, February 2002[doi>10.1109/2.982917]
Nathan Clark , Manjunath Kudlur , Hyunchul Park , Scott Mahlke , Krisztian Flautner, Application-Specific Processing on a General-Purpose Core via Transparent Instruction Set Customization, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.30-40, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.5]
Jason Cong , Yiping Fan , Guoling Han , Zhiru Zhang, Application-specific instruction generation for configurable processor architectures, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA[doi>10.1145/968280.968307]
Jason Cong , Yiping Fan , Guoling Han , Ashok Jagannathan , Glenn Reinman , Zhiru Zhang, Instruction set extension with shadow registers for configurable processors, Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays, February 20-22, 2005, Monterey, California, USA[doi>10.1145/1046192.1046206]
J. Cong , Guoling Han , Zhiru Zhang, Architecture and compilation for data bandwidth improvement in configurable embedded processors, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.263-270, November 06-10, 2005, San Jose, CA
Cooper, K. D., Harvey, T. J., and Kennedy, K.2001. A simple, fast dominance algorithm.Softw. Pract. Exper. 4, 110.
Dirk Fischer , JÃ¼rgen Teich , Michael Thies , Ralph Weper, Efficient architecture/compiler co-exploration for ASIPs, Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems, October 08-11, 2002, Grenoble, France[doi>10.1145/581630.581635]
Ricardo E. Gonzalez, Xtensa: A Configurable and Extensible Processor, IEEE Micro, v.20 n.2, p.60-70, March 2000[doi>10.1109/40.848473]
David Goodwin , Darin Petkov, Automatic generation of application specific processors, Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems, October 30-November 01, 2003, San Jose, California, USA[doi>10.1145/951710.951730]
M. R. Guthaus , J. S. Ringenberg , D. Ernst , T. M. Austin , T. Mudge , R. B. Brown, MiBench: A free, commercially representative embedded benchmark suite, Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop, p.3-14, December 02-02, 2001[doi>10.1109/WWC.2001.15]
Improv Systems.2012. http://www.improvsys.com.
R. Kastner , A. Kaplan , S. Ogrenci Memik , E. Bozorgzadeh, Instruction generation for hybrid reconfigurable systems, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.7 n.4, p.605-627, October 2002[doi>10.1145/605440.605446]
From ASIC to ASIP: The Next Design Discontinuity, Proceedings of the 2002 IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD'02), p.84, September 16-18, 2002
Massimiliano Poletto , Vivek Sarkar, Linear scan register allocation, ACM Transactions on Programming Languages and Systems (TOPLAS), v.21 n.5, p.895-913, Sept. 1999[doi>10.1145/330249.330250]
Laura Pozzi , Paolo Ienne, Exploiting pipelining to relax register-file port constraints of instruction-set extensions, Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems, September 24-27, 2005, San Francisco, California, USA[doi>10.1145/1086297.1086300]
L. Pozzi , K. Atasu , P. Ienne, Exact and approximate algorithms for the extension of embedded processor instruction sets, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.7, p.1209-1229, July 2006[doi>10.1109/TCAD.2005.855950]
SimpleScalar. 2012. SimpleScalar portable instruction set architecture (PISA). http://www.simplescalar.com.
Skiena, S.1990. Maximum independent set. InImplementing Discrete Mathematics: Combinatorics and Graph Theory with Mathematica. Addison-Welsey, Reading, MA, 218--219.
Fei Sun , S. Ravi , A. Raghunathan , N. K. Jha, Custom-instruction synthesis for extensible-processor platforms, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.23 n.2, p.216-228, November 2006[doi>10.1109/TCAD.2003.822133]
Tensilica.2012a. Tensilica tie application notes and examples. http://www.tensilica.com/products/literature-docs/application-notes/tie-application-notes/.
Tensilica.2012b. http://www.tensilica.com.
Ajay K. Verma , Philip Brisk , Paolo Ienne, Fast, quasi-optimal, and pipelined instruction-set extensions, Proceedings of the 2008 Asia and South Pacific Design Automation Conference, January 21-24, 2008, Seoul, Korea
Vertex.2012. Vetex ordering. http://en.wikipedia.org/wiki/Depth-first_search#Vertex_orderings.
L. Wehmeyer , M. K. Jain , S. Steinke , P. Marwedel , M. Balakrishnan, Analysis of the influence of register file size on energy consumption, code size, and execution time, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.20 n.11, p.1329-1337, November 2006[doi>10.1109/43.959862]
Xilinx.2012. http://www.xilinx.com.
Pan Yu , Tulika Mitra, Characterizing embedded applications for instruction-set extensible processors, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996764]
