<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: gem_reg_int</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_gem_reg_int'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_gem_reg_int')">gem_reg_int</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod1428.html#Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod1428.html#Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod1428.html#Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1428.html#Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/GbE/hdl/gem_reg_int.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/GbE/hdl/gem_reg_int.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1428.html#inst_tag_172798"  onclick="showContent('inst_tag_172798')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[0].gen_int.i_int</a></td>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod1428.html#inst_tag_172798_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172798_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172798_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1428.html#inst_tag_172798_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1428.html#inst_tag_172799"  onclick="showContent('inst_tag_172799')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[1].gen_int.i_int</a></td>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod1428.html#inst_tag_172799_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172799_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172799_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1428.html#inst_tag_172799_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1428.html#inst_tag_172800"  onclick="showContent('inst_tag_172800')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[2].gen_int.i_int</a></td>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod1428.html#inst_tag_172800_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172800_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172800_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1428.html#inst_tag_172800_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1428.html#inst_tag_172801"  onclick="showContent('inst_tag_172801')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[3].gen_int.i_int</a></td>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod1428.html#inst_tag_172801_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172801_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172801_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1428.html#inst_tag_172801_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1428.html#inst_tag_172802"  onclick="showContent('inst_tag_172802')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[4].gen_int.i_int</a></td>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod1428.html#inst_tag_172802_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172802_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172802_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1428.html#inst_tag_172802_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1428.html#inst_tag_172803"  onclick="showContent('inst_tag_172803')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[5].gen_int.i_int</a></td>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod1428.html#inst_tag_172803_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172803_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172803_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1428.html#inst_tag_172803_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1428.html#inst_tag_172804"  onclick="showContent('inst_tag_172804')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[6].gen_int.i_int</a></td>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod1428.html#inst_tag_172804_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172804_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172804_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1428.html#inst_tag_172804_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1428.html#inst_tag_172805"  onclick="showContent('inst_tag_172805')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[7].gen_int.i_int</a></td>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod1428.html#inst_tag_172805_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172805_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172805_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1428.html#inst_tag_172805_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1428.html#inst_tag_172806"  onclick="showContent('inst_tag_172806')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[10].gen_int.i_int</a></td>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod1428.html#inst_tag_172806_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172806_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172806_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1428.html#inst_tag_172806_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1428.html#inst_tag_172807"  onclick="showContent('inst_tag_172807')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[11].gen_int.i_int</a></td>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod1428.html#inst_tag_172807_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172807_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172807_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1428.html#inst_tag_172807_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1428.html#inst_tag_172808"  onclick="showContent('inst_tag_172808')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[12].gen_int.i_int</a></td>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod1428.html#inst_tag_172808_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172808_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172808_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1428.html#inst_tag_172808_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1428.html#inst_tag_172809"  onclick="showContent('inst_tag_172809')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[13].gen_int.i_int</a></td>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod1428.html#inst_tag_172809_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172809_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172809_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1428.html#inst_tag_172809_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1428.html#inst_tag_172810"  onclick="showContent('inst_tag_172810')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[14].gen_int.i_int</a></td>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod1428.html#inst_tag_172810_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172810_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172810_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1428.html#inst_tag_172810_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1428.html#inst_tag_172811"  onclick="showContent('inst_tag_172811')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[15].gen_int.i_int</a></td>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod1428.html#inst_tag_172811_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172811_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172811_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1428.html#inst_tag_172811_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1428.html#inst_tag_172812"  onclick="showContent('inst_tag_172812')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[18].gen_int.i_int</a></td>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod1428.html#inst_tag_172812_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172812_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172812_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1428.html#inst_tag_172812_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1428.html#inst_tag_172813"  onclick="showContent('inst_tag_172813')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[19].gen_int.i_int</a></td>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod1428.html#inst_tag_172813_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172813_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172813_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1428.html#inst_tag_172813_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1428.html#inst_tag_172814"  onclick="showContent('inst_tag_172814')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[20].gen_int.i_int</a></td>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod1428.html#inst_tag_172814_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172814_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172814_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1428.html#inst_tag_172814_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1428.html#inst_tag_172815"  onclick="showContent('inst_tag_172815')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[21].gen_int.i_int</a></td>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod1428.html#inst_tag_172815_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172815_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172815_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1428.html#inst_tag_172815_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1428.html#inst_tag_172816"  onclick="showContent('inst_tag_172816')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[22].gen_int.i_int</a></td>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod1428.html#inst_tag_172816_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172816_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172816_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1428.html#inst_tag_172816_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1428.html#inst_tag_172817"  onclick="showContent('inst_tag_172817')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[23].gen_int.i_int</a></td>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod1428.html#inst_tag_172817_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172817_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172817_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1428.html#inst_tag_172817_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1428.html#inst_tag_172818"  onclick="showContent('inst_tag_172818')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[24].gen_int.i_int</a></td>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod1428.html#inst_tag_172818_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172818_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172818_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1428.html#inst_tag_172818_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1428.html#inst_tag_172819"  onclick="showContent('inst_tag_172819')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[25].gen_int.i_int</a></td>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod1428.html#inst_tag_172819_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172819_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172819_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1428.html#inst_tag_172819_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1428.html#inst_tag_172820"  onclick="showContent('inst_tag_172820')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[26].gen_int.i_int</a></td>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod1428.html#inst_tag_172820_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172820_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172820_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1428.html#inst_tag_172820_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1428.html#inst_tag_172821"  onclick="showContent('inst_tag_172821')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[27].gen_int.i_int</a></td>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod1428.html#inst_tag_172821_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172821_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172821_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1428.html#inst_tag_172821_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1428.html#inst_tag_172822"  onclick="showContent('inst_tag_172822')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[28].gen_int.i_int</a></td>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod1428.html#inst_tag_172822_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172822_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172822_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1428.html#inst_tag_172822_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1428.html#inst_tag_172823"  onclick="showContent('inst_tag_172823')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[29].gen_int.i_int</a></td>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod1428.html#inst_tag_172823_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172823_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172823_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1428.html#inst_tag_172823_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1428.html#inst_tag_172824"  onclick="showContent('inst_tag_172824')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[30].gen_int.i_int</a></td>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod1428.html#inst_tag_172824_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172824_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172824_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1428.html#inst_tag_172824_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1428.html#inst_tag_172825"  onclick="showContent('inst_tag_172825')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[31].gen_int.i_int</a></td>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod1428.html#inst_tag_172825_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172825_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172825_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1428.html#inst_tag_172825_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_172798'>
<hr>
<a name="inst_tag_172798"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_172798" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[0].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod1428.html#inst_tag_172798_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172798_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172798_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1428.html#inst_tag_172798_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.87</td>
<td class="s3 cl rt"> 35.50</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  1.08</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.90</td>
<td class="wht cl rt"></td>
<td><a href="mod535.html#inst_tag_38646" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_172799'>
<hr>
<a name="inst_tag_172799"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_172799" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[1].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod1428.html#inst_tag_172799_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172799_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172799_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1428.html#inst_tag_172799_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.87</td>
<td class="s3 cl rt"> 35.50</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  1.08</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.90</td>
<td class="wht cl rt"></td>
<td><a href="mod535.html#inst_tag_38646" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_172800'>
<hr>
<a name="inst_tag_172800"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_172800" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[2].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod1428.html#inst_tag_172800_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172800_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172800_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1428.html#inst_tag_172800_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.87</td>
<td class="s3 cl rt"> 35.50</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  1.08</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.90</td>
<td class="wht cl rt"></td>
<td><a href="mod535.html#inst_tag_38646" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_172801'>
<hr>
<a name="inst_tag_172801"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_172801" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[3].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod1428.html#inst_tag_172801_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172801_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172801_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1428.html#inst_tag_172801_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.87</td>
<td class="s3 cl rt"> 35.50</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  1.08</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.90</td>
<td class="wht cl rt"></td>
<td><a href="mod535.html#inst_tag_38646" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_172802'>
<hr>
<a name="inst_tag_172802"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_172802" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[4].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod1428.html#inst_tag_172802_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172802_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172802_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1428.html#inst_tag_172802_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.87</td>
<td class="s3 cl rt"> 35.50</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  1.08</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.90</td>
<td class="wht cl rt"></td>
<td><a href="mod535.html#inst_tag_38646" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_172803'>
<hr>
<a name="inst_tag_172803"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_172803" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[5].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod1428.html#inst_tag_172803_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172803_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172803_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1428.html#inst_tag_172803_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.87</td>
<td class="s3 cl rt"> 35.50</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  1.08</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.90</td>
<td class="wht cl rt"></td>
<td><a href="mod535.html#inst_tag_38646" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_172804'>
<hr>
<a name="inst_tag_172804"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_172804" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[6].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod1428.html#inst_tag_172804_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172804_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172804_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1428.html#inst_tag_172804_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.87</td>
<td class="s3 cl rt"> 35.50</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  1.08</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.90</td>
<td class="wht cl rt"></td>
<td><a href="mod535.html#inst_tag_38646" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_172805'>
<hr>
<a name="inst_tag_172805"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_172805" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[7].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod1428.html#inst_tag_172805_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172805_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172805_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1428.html#inst_tag_172805_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.87</td>
<td class="s3 cl rt"> 35.50</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  1.08</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.90</td>
<td class="wht cl rt"></td>
<td><a href="mod535.html#inst_tag_38646" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_172806'>
<hr>
<a name="inst_tag_172806"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_172806" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[10].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod1428.html#inst_tag_172806_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172806_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172806_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1428.html#inst_tag_172806_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.87</td>
<td class="s3 cl rt"> 35.50</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  1.08</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.90</td>
<td class="wht cl rt"></td>
<td><a href="mod535.html#inst_tag_38646" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_172807'>
<hr>
<a name="inst_tag_172807"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_172807" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[11].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod1428.html#inst_tag_172807_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172807_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172807_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1428.html#inst_tag_172807_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.87</td>
<td class="s3 cl rt"> 35.50</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  1.08</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.90</td>
<td class="wht cl rt"></td>
<td><a href="mod535.html#inst_tag_38646" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_172808'>
<hr>
<a name="inst_tag_172808"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_172808" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[12].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod1428.html#inst_tag_172808_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172808_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172808_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1428.html#inst_tag_172808_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.87</td>
<td class="s3 cl rt"> 35.50</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  1.08</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.90</td>
<td class="wht cl rt"></td>
<td><a href="mod535.html#inst_tag_38646" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_172809'>
<hr>
<a name="inst_tag_172809"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_172809" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[13].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod1428.html#inst_tag_172809_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172809_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172809_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1428.html#inst_tag_172809_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.87</td>
<td class="s3 cl rt"> 35.50</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  1.08</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.90</td>
<td class="wht cl rt"></td>
<td><a href="mod535.html#inst_tag_38646" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_172810'>
<hr>
<a name="inst_tag_172810"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_172810" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[14].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod1428.html#inst_tag_172810_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172810_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172810_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1428.html#inst_tag_172810_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.87</td>
<td class="s3 cl rt"> 35.50</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  1.08</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.90</td>
<td class="wht cl rt"></td>
<td><a href="mod535.html#inst_tag_38646" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_172811'>
<hr>
<a name="inst_tag_172811"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_172811" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[15].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod1428.html#inst_tag_172811_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172811_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172811_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1428.html#inst_tag_172811_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.87</td>
<td class="s3 cl rt"> 35.50</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  1.08</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.90</td>
<td class="wht cl rt"></td>
<td><a href="mod535.html#inst_tag_38646" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_172812'>
<hr>
<a name="inst_tag_172812"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_172812" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[18].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod1428.html#inst_tag_172812_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172812_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172812_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1428.html#inst_tag_172812_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.87</td>
<td class="s3 cl rt"> 35.50</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  1.08</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.90</td>
<td class="wht cl rt"></td>
<td><a href="mod535.html#inst_tag_38646" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_172813'>
<hr>
<a name="inst_tag_172813"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_172813" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[19].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod1428.html#inst_tag_172813_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172813_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172813_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1428.html#inst_tag_172813_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.87</td>
<td class="s3 cl rt"> 35.50</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  1.08</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.90</td>
<td class="wht cl rt"></td>
<td><a href="mod535.html#inst_tag_38646" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_172814'>
<hr>
<a name="inst_tag_172814"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_172814" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[20].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod1428.html#inst_tag_172814_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172814_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172814_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1428.html#inst_tag_172814_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.87</td>
<td class="s3 cl rt"> 35.50</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  1.08</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.90</td>
<td class="wht cl rt"></td>
<td><a href="mod535.html#inst_tag_38646" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_172815'>
<hr>
<a name="inst_tag_172815"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_172815" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[21].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod1428.html#inst_tag_172815_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172815_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172815_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1428.html#inst_tag_172815_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.87</td>
<td class="s3 cl rt"> 35.50</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  1.08</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.90</td>
<td class="wht cl rt"></td>
<td><a href="mod535.html#inst_tag_38646" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_172816'>
<hr>
<a name="inst_tag_172816"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_172816" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[22].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod1428.html#inst_tag_172816_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172816_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172816_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1428.html#inst_tag_172816_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.87</td>
<td class="s3 cl rt"> 35.50</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  1.08</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.90</td>
<td class="wht cl rt"></td>
<td><a href="mod535.html#inst_tag_38646" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_172817'>
<hr>
<a name="inst_tag_172817"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_172817" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[23].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod1428.html#inst_tag_172817_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172817_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172817_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1428.html#inst_tag_172817_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.87</td>
<td class="s3 cl rt"> 35.50</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  1.08</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.90</td>
<td class="wht cl rt"></td>
<td><a href="mod535.html#inst_tag_38646" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_172818'>
<hr>
<a name="inst_tag_172818"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_172818" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[24].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod1428.html#inst_tag_172818_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172818_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172818_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1428.html#inst_tag_172818_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.87</td>
<td class="s3 cl rt"> 35.50</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  1.08</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.90</td>
<td class="wht cl rt"></td>
<td><a href="mod535.html#inst_tag_38646" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_172819'>
<hr>
<a name="inst_tag_172819"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_172819" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[25].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod1428.html#inst_tag_172819_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172819_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172819_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1428.html#inst_tag_172819_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.87</td>
<td class="s3 cl rt"> 35.50</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  1.08</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.90</td>
<td class="wht cl rt"></td>
<td><a href="mod535.html#inst_tag_38646" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_172820'>
<hr>
<a name="inst_tag_172820"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_172820" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[26].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod1428.html#inst_tag_172820_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172820_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172820_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1428.html#inst_tag_172820_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.87</td>
<td class="s3 cl rt"> 35.50</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  1.08</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.90</td>
<td class="wht cl rt"></td>
<td><a href="mod535.html#inst_tag_38646" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_172821'>
<hr>
<a name="inst_tag_172821"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_172821" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[27].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod1428.html#inst_tag_172821_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172821_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172821_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1428.html#inst_tag_172821_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.87</td>
<td class="s3 cl rt"> 35.50</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  1.08</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.90</td>
<td class="wht cl rt"></td>
<td><a href="mod535.html#inst_tag_38646" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_172822'>
<hr>
<a name="inst_tag_172822"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_172822" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[28].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod1428.html#inst_tag_172822_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172822_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172822_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1428.html#inst_tag_172822_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.87</td>
<td class="s3 cl rt"> 35.50</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  1.08</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.90</td>
<td class="wht cl rt"></td>
<td><a href="mod535.html#inst_tag_38646" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_172823'>
<hr>
<a name="inst_tag_172823"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_172823" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[29].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod1428.html#inst_tag_172823_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172823_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172823_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1428.html#inst_tag_172823_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.87</td>
<td class="s3 cl rt"> 35.50</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  1.08</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.90</td>
<td class="wht cl rt"></td>
<td><a href="mod535.html#inst_tag_38646" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_172824'>
<hr>
<a name="inst_tag_172824"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_172824" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[30].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod1428.html#inst_tag_172824_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172824_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172824_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1428.html#inst_tag_172824_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.87</td>
<td class="s3 cl rt"> 35.50</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  1.08</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.90</td>
<td class="wht cl rt"></td>
<td><a href="mod535.html#inst_tag_38646" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_172825'>
<hr>
<a name="inst_tag_172825"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_172825" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[31].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod1428.html#inst_tag_172825_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172825_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod1428.html#inst_tag_172825_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1428.html#inst_tag_172825_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.87</td>
<td class="s3 cl rt"> 35.50</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  1.08</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.90</td>
<td class="wht cl rt"></td>
<td><a href="mod535.html#inst_tag_38646" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_gem_reg_int'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1428.html" >gem_reg_int</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>5</td><td>62.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         <font color = "red">0/1     ==>          int_mask  &lt;= 1'b0;</font>
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         <font color = "red">0/1     ==>        int_status &lt;= 1'b0;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1428.html" >gem_reg_int</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1428.html" >gem_reg_int</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1428.html" >gem_reg_int</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "red">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "red">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "red">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_172798'>
<a name="inst_tag_172798_Line"></a>
<b>Line Coverage for Instance : <a href="mod1428.html#inst_tag_172798" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[0].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>5</td><td>62.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         <font color = "red">0/1     ==>          int_mask  &lt;= 1'b0;</font>
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         <font color = "red">0/1     ==>        int_status &lt;= 1'b0;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_172798_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1428.html#inst_tag_172798" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[0].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_172798_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1428.html#inst_tag_172798" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[0].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_172798_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1428.html#inst_tag_172798" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[0].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "red">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "red">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "red">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_172799'>
<a name="inst_tag_172799_Line"></a>
<b>Line Coverage for Instance : <a href="mod1428.html#inst_tag_172799" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[1].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>5</td><td>62.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         <font color = "red">0/1     ==>          int_mask  &lt;= 1'b0;</font>
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         <font color = "red">0/1     ==>        int_status &lt;= 1'b0;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_172799_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1428.html#inst_tag_172799" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[1].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_172799_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1428.html#inst_tag_172799" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[1].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_172799_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1428.html#inst_tag_172799" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[1].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "red">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "red">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "red">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_172800'>
<a name="inst_tag_172800_Line"></a>
<b>Line Coverage for Instance : <a href="mod1428.html#inst_tag_172800" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[2].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>5</td><td>62.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         <font color = "red">0/1     ==>          int_mask  &lt;= 1'b0;</font>
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         <font color = "red">0/1     ==>        int_status &lt;= 1'b0;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_172800_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1428.html#inst_tag_172800" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[2].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_172800_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1428.html#inst_tag_172800" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[2].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_172800_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1428.html#inst_tag_172800" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[2].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "red">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "red">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "red">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_172801'>
<a name="inst_tag_172801_Line"></a>
<b>Line Coverage for Instance : <a href="mod1428.html#inst_tag_172801" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[3].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>5</td><td>62.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         <font color = "red">0/1     ==>          int_mask  &lt;= 1'b0;</font>
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         <font color = "red">0/1     ==>        int_status &lt;= 1'b0;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_172801_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1428.html#inst_tag_172801" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[3].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_172801_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1428.html#inst_tag_172801" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[3].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_172801_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1428.html#inst_tag_172801" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[3].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "red">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "red">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "red">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_172802'>
<a name="inst_tag_172802_Line"></a>
<b>Line Coverage for Instance : <a href="mod1428.html#inst_tag_172802" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[4].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>5</td><td>62.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         <font color = "red">0/1     ==>          int_mask  &lt;= 1'b0;</font>
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         <font color = "red">0/1     ==>        int_status &lt;= 1'b0;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_172802_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1428.html#inst_tag_172802" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[4].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_172802_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1428.html#inst_tag_172802" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[4].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_172802_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1428.html#inst_tag_172802" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[4].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "red">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "red">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "red">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_172803'>
<a name="inst_tag_172803_Line"></a>
<b>Line Coverage for Instance : <a href="mod1428.html#inst_tag_172803" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[5].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>5</td><td>62.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         <font color = "red">0/1     ==>          int_mask  &lt;= 1'b0;</font>
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         <font color = "red">0/1     ==>        int_status &lt;= 1'b0;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_172803_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1428.html#inst_tag_172803" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[5].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_172803_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1428.html#inst_tag_172803" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[5].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_172803_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1428.html#inst_tag_172803" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[5].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "red">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "red">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "red">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_172804'>
<a name="inst_tag_172804_Line"></a>
<b>Line Coverage for Instance : <a href="mod1428.html#inst_tag_172804" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[6].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>5</td><td>62.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         <font color = "red">0/1     ==>          int_mask  &lt;= 1'b0;</font>
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         <font color = "red">0/1     ==>        int_status &lt;= 1'b0;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_172804_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1428.html#inst_tag_172804" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[6].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_172804_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1428.html#inst_tag_172804" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[6].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_172804_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1428.html#inst_tag_172804" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[6].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "red">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "red">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "red">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_172805'>
<a name="inst_tag_172805_Line"></a>
<b>Line Coverage for Instance : <a href="mod1428.html#inst_tag_172805" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[7].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>5</td><td>62.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         <font color = "red">0/1     ==>          int_mask  &lt;= 1'b0;</font>
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         <font color = "red">0/1     ==>        int_status &lt;= 1'b0;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_172805_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1428.html#inst_tag_172805" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[7].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_172805_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1428.html#inst_tag_172805" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[7].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_172805_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1428.html#inst_tag_172805" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[7].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "red">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "red">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "red">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_172806'>
<a name="inst_tag_172806_Line"></a>
<b>Line Coverage for Instance : <a href="mod1428.html#inst_tag_172806" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[10].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>5</td><td>62.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         <font color = "red">0/1     ==>          int_mask  &lt;= 1'b0;</font>
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         <font color = "red">0/1     ==>        int_status &lt;= 1'b0;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_172806_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1428.html#inst_tag_172806" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[10].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_172806_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1428.html#inst_tag_172806" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[10].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_172806_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1428.html#inst_tag_172806" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[10].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "red">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "red">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "red">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_172807'>
<a name="inst_tag_172807_Line"></a>
<b>Line Coverage for Instance : <a href="mod1428.html#inst_tag_172807" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[11].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>5</td><td>62.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         <font color = "red">0/1     ==>          int_mask  &lt;= 1'b0;</font>
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         <font color = "red">0/1     ==>        int_status &lt;= 1'b0;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_172807_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1428.html#inst_tag_172807" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[11].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_172807_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1428.html#inst_tag_172807" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[11].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_172807_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1428.html#inst_tag_172807" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[11].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "red">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "red">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "red">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_172808'>
<a name="inst_tag_172808_Line"></a>
<b>Line Coverage for Instance : <a href="mod1428.html#inst_tag_172808" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[12].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>5</td><td>62.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         <font color = "red">0/1     ==>          int_mask  &lt;= 1'b0;</font>
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         <font color = "red">0/1     ==>        int_status &lt;= 1'b0;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_172808_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1428.html#inst_tag_172808" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[12].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_172808_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1428.html#inst_tag_172808" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[12].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_172808_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1428.html#inst_tag_172808" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[12].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "red">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "red">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "red">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_172809'>
<a name="inst_tag_172809_Line"></a>
<b>Line Coverage for Instance : <a href="mod1428.html#inst_tag_172809" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[13].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>5</td><td>62.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         <font color = "red">0/1     ==>          int_mask  &lt;= 1'b0;</font>
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         <font color = "red">0/1     ==>        int_status &lt;= 1'b0;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_172809_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1428.html#inst_tag_172809" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[13].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_172809_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1428.html#inst_tag_172809" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[13].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_172809_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1428.html#inst_tag_172809" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[13].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "red">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "red">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "red">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_172810'>
<a name="inst_tag_172810_Line"></a>
<b>Line Coverage for Instance : <a href="mod1428.html#inst_tag_172810" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[14].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>5</td><td>62.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         <font color = "red">0/1     ==>          int_mask  &lt;= 1'b0;</font>
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         <font color = "red">0/1     ==>        int_status &lt;= 1'b0;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_172810_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1428.html#inst_tag_172810" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[14].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_172810_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1428.html#inst_tag_172810" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[14].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_172810_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1428.html#inst_tag_172810" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[14].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "red">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "red">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "red">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_172811'>
<a name="inst_tag_172811_Line"></a>
<b>Line Coverage for Instance : <a href="mod1428.html#inst_tag_172811" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[15].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>5</td><td>62.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         <font color = "red">0/1     ==>          int_mask  &lt;= 1'b0;</font>
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         <font color = "red">0/1     ==>        int_status &lt;= 1'b0;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_172811_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1428.html#inst_tag_172811" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[15].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_172811_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1428.html#inst_tag_172811" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[15].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_172811_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1428.html#inst_tag_172811" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[15].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "red">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "red">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "red">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_172812'>
<a name="inst_tag_172812_Line"></a>
<b>Line Coverage for Instance : <a href="mod1428.html#inst_tag_172812" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[18].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>5</td><td>62.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         <font color = "red">0/1     ==>          int_mask  &lt;= 1'b0;</font>
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         <font color = "red">0/1     ==>        int_status &lt;= 1'b0;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_172812_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1428.html#inst_tag_172812" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[18].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_172812_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1428.html#inst_tag_172812" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[18].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_172812_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1428.html#inst_tag_172812" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[18].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "red">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "red">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "red">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_172813'>
<a name="inst_tag_172813_Line"></a>
<b>Line Coverage for Instance : <a href="mod1428.html#inst_tag_172813" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[19].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>5</td><td>62.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         <font color = "red">0/1     ==>          int_mask  &lt;= 1'b0;</font>
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         <font color = "red">0/1     ==>        int_status &lt;= 1'b0;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_172813_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1428.html#inst_tag_172813" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[19].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_172813_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1428.html#inst_tag_172813" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[19].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_172813_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1428.html#inst_tag_172813" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[19].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "red">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "red">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "red">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_172814'>
<a name="inst_tag_172814_Line"></a>
<b>Line Coverage for Instance : <a href="mod1428.html#inst_tag_172814" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[20].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>5</td><td>62.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         <font color = "red">0/1     ==>          int_mask  &lt;= 1'b0;</font>
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         <font color = "red">0/1     ==>        int_status &lt;= 1'b0;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_172814_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1428.html#inst_tag_172814" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[20].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_172814_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1428.html#inst_tag_172814" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[20].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_172814_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1428.html#inst_tag_172814" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[20].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "red">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "red">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "red">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_172815'>
<a name="inst_tag_172815_Line"></a>
<b>Line Coverage for Instance : <a href="mod1428.html#inst_tag_172815" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[21].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>5</td><td>62.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         <font color = "red">0/1     ==>          int_mask  &lt;= 1'b0;</font>
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         <font color = "red">0/1     ==>        int_status &lt;= 1'b0;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_172815_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1428.html#inst_tag_172815" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[21].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_172815_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1428.html#inst_tag_172815" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[21].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_172815_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1428.html#inst_tag_172815" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[21].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "red">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "red">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "red">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_172816'>
<a name="inst_tag_172816_Line"></a>
<b>Line Coverage for Instance : <a href="mod1428.html#inst_tag_172816" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[22].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>5</td><td>62.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         <font color = "red">0/1     ==>          int_mask  &lt;= 1'b0;</font>
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         <font color = "red">0/1     ==>        int_status &lt;= 1'b0;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_172816_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1428.html#inst_tag_172816" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[22].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_172816_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1428.html#inst_tag_172816" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[22].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_172816_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1428.html#inst_tag_172816" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[22].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "red">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "red">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "red">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_172817'>
<a name="inst_tag_172817_Line"></a>
<b>Line Coverage for Instance : <a href="mod1428.html#inst_tag_172817" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[23].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>5</td><td>62.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         <font color = "red">0/1     ==>          int_mask  &lt;= 1'b0;</font>
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         <font color = "red">0/1     ==>        int_status &lt;= 1'b0;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_172817_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1428.html#inst_tag_172817" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[23].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_172817_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1428.html#inst_tag_172817" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[23].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_172817_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1428.html#inst_tag_172817" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[23].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "red">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "red">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "red">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_172818'>
<a name="inst_tag_172818_Line"></a>
<b>Line Coverage for Instance : <a href="mod1428.html#inst_tag_172818" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[24].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>5</td><td>62.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         <font color = "red">0/1     ==>          int_mask  &lt;= 1'b0;</font>
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         <font color = "red">0/1     ==>        int_status &lt;= 1'b0;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_172818_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1428.html#inst_tag_172818" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[24].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_172818_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1428.html#inst_tag_172818" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[24].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_172818_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1428.html#inst_tag_172818" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[24].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "red">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "red">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "red">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_172819'>
<a name="inst_tag_172819_Line"></a>
<b>Line Coverage for Instance : <a href="mod1428.html#inst_tag_172819" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[25].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>5</td><td>62.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         <font color = "red">0/1     ==>          int_mask  &lt;= 1'b0;</font>
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         <font color = "red">0/1     ==>        int_status &lt;= 1'b0;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_172819_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1428.html#inst_tag_172819" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[25].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_172819_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1428.html#inst_tag_172819" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[25].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_172819_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1428.html#inst_tag_172819" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[25].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "red">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "red">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "red">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_172820'>
<a name="inst_tag_172820_Line"></a>
<b>Line Coverage for Instance : <a href="mod1428.html#inst_tag_172820" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[26].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>5</td><td>62.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         <font color = "red">0/1     ==>          int_mask  &lt;= 1'b0;</font>
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         <font color = "red">0/1     ==>        int_status &lt;= 1'b0;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_172820_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1428.html#inst_tag_172820" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[26].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_172820_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1428.html#inst_tag_172820" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[26].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_172820_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1428.html#inst_tag_172820" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[26].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "red">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "red">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "red">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_172821'>
<a name="inst_tag_172821_Line"></a>
<b>Line Coverage for Instance : <a href="mod1428.html#inst_tag_172821" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[27].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>5</td><td>62.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         <font color = "red">0/1     ==>          int_mask  &lt;= 1'b0;</font>
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         <font color = "red">0/1     ==>        int_status &lt;= 1'b0;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_172821_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1428.html#inst_tag_172821" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[27].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_172821_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1428.html#inst_tag_172821" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[27].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_172821_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1428.html#inst_tag_172821" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[27].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "red">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "red">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "red">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_172822'>
<a name="inst_tag_172822_Line"></a>
<b>Line Coverage for Instance : <a href="mod1428.html#inst_tag_172822" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[28].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>5</td><td>62.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         <font color = "red">0/1     ==>          int_mask  &lt;= 1'b0;</font>
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         <font color = "red">0/1     ==>        int_status &lt;= 1'b0;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_172822_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1428.html#inst_tag_172822" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[28].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_172822_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1428.html#inst_tag_172822" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[28].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_172822_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1428.html#inst_tag_172822" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[28].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "red">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "red">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "red">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_172823'>
<a name="inst_tag_172823_Line"></a>
<b>Line Coverage for Instance : <a href="mod1428.html#inst_tag_172823" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[29].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>5</td><td>62.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         <font color = "red">0/1     ==>          int_mask  &lt;= 1'b0;</font>
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         <font color = "red">0/1     ==>        int_status &lt;= 1'b0;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_172823_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1428.html#inst_tag_172823" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[29].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_172823_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1428.html#inst_tag_172823" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[29].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_172823_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1428.html#inst_tag_172823" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[29].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "red">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "red">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "red">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_172824'>
<a name="inst_tag_172824_Line"></a>
<b>Line Coverage for Instance : <a href="mod1428.html#inst_tag_172824" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[30].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>5</td><td>62.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         <font color = "red">0/1     ==>          int_mask  &lt;= 1'b0;</font>
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         <font color = "red">0/1     ==>        int_status &lt;= 1'b0;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_172824_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1428.html#inst_tag_172824" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[30].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_172824_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1428.html#inst_tag_172824" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[30].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_172824_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1428.html#inst_tag_172824" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[30].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "red">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "red">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "red">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_172825'>
<a name="inst_tag_172825_Line"></a>
<b>Line Coverage for Instance : <a href="mod1428.html#inst_tag_172825" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[31].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>5</td><td>62.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         <font color = "red">0/1     ==>          int_mask  &lt;= 1'b0;</font>
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         <font color = "red">0/1     ==>        int_status &lt;= 1'b0;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_172825_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1428.html#inst_tag_172825" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[31].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_172825_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1428.html#inst_tag_172825" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[31].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_172825_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1428.html#inst_tag_172825" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[31].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "red">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "red">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "red">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_172798">
    <li>
      <a href="#inst_tag_172798_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_172798_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_172798_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_172798_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_172799">
    <li>
      <a href="#inst_tag_172799_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_172799_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_172799_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_172799_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_172800">
    <li>
      <a href="#inst_tag_172800_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_172800_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_172800_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_172800_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_172801">
    <li>
      <a href="#inst_tag_172801_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_172801_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_172801_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_172801_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_172802">
    <li>
      <a href="#inst_tag_172802_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_172802_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_172802_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_172802_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_172803">
    <li>
      <a href="#inst_tag_172803_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_172803_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_172803_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_172803_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_172804">
    <li>
      <a href="#inst_tag_172804_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_172804_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_172804_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_172804_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_172805">
    <li>
      <a href="#inst_tag_172805_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_172805_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_172805_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_172805_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_172806">
    <li>
      <a href="#inst_tag_172806_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_172806_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_172806_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_172806_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_172807">
    <li>
      <a href="#inst_tag_172807_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_172807_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_172807_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_172807_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_172808">
    <li>
      <a href="#inst_tag_172808_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_172808_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_172808_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_172808_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_172809">
    <li>
      <a href="#inst_tag_172809_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_172809_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_172809_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_172809_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_172810">
    <li>
      <a href="#inst_tag_172810_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_172810_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_172810_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_172810_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_172811">
    <li>
      <a href="#inst_tag_172811_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_172811_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_172811_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_172811_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_172812">
    <li>
      <a href="#inst_tag_172812_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_172812_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_172812_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_172812_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_172813">
    <li>
      <a href="#inst_tag_172813_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_172813_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_172813_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_172813_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_172814">
    <li>
      <a href="#inst_tag_172814_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_172814_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_172814_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_172814_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_172815">
    <li>
      <a href="#inst_tag_172815_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_172815_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_172815_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_172815_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_172816">
    <li>
      <a href="#inst_tag_172816_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_172816_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_172816_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_172816_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_172817">
    <li>
      <a href="#inst_tag_172817_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_172817_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_172817_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_172817_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_172818">
    <li>
      <a href="#inst_tag_172818_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_172818_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_172818_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_172818_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_172819">
    <li>
      <a href="#inst_tag_172819_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_172819_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_172819_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_172819_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_172820">
    <li>
      <a href="#inst_tag_172820_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_172820_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_172820_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_172820_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_172821">
    <li>
      <a href="#inst_tag_172821_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_172821_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_172821_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_172821_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_172822">
    <li>
      <a href="#inst_tag_172822_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_172822_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_172822_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_172822_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_172823">
    <li>
      <a href="#inst_tag_172823_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_172823_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_172823_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_172823_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_172824">
    <li>
      <a href="#inst_tag_172824_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_172824_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_172824_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_172824_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_172825">
    <li>
      <a href="#inst_tag_172825_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_172825_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_172825_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_172825_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_gem_reg_int">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
