// Seed: 2351806036
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_8 = 32'd67
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8
);
  inout wire _id_8;
  output wire id_7;
  inout wire id_6;
  output logic [7:0] id_5;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7,
      id_3,
      id_6
  );
  inout wor id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_8 = id_6;
  assign id_4 = 1;
  assign id_5 = id_6;
  assign id_5[|id_8] = id_3;
endmodule
