#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Oct  7 07:20:32 2024
# Process ID: 28692
# Current directory: E:/project/single/Digital_System_Design/I/final/final.runs/synth_1
# Command line: vivado.exe -log Homework.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Homework.tcl
# Log file: E:/project/single/Digital_System_Design/I/final/final.runs/synth_1/Homework.vds
# Journal file: E:/project/single/Digital_System_Design/I/final/final.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Homework.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/project/single/Digital_System_Design/I/final/final.srcs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top Homework -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 44696 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 465.371 ; gain = 102.309
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Homework' [E:/project/single/Digital_System_Design/I/final/final.srcs/sources_1/new/homework.v:178]
INFO: [Synth 8-6157] synthesizing module 'key' [E:/project/single/Digital_System_Design/I/final/final.srcs/sources_1/new/homework.v:33]
INFO: [Synth 8-6157] synthesizing module 'Debouncer' [E:/project/single/Digital_System_Design/I/final/final.srcs/sources_1/new/homework.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Debouncer' (1#1) [E:/project/single/Digital_System_Design/I/final/final.srcs/sources_1/new/homework.v:1]
INFO: [Synth 8-6155] done synthesizing module 'key' (2#1) [E:/project/single/Digital_System_Design/I/final/final.srcs/sources_1/new/homework.v:33]
INFO: [Synth 8-6157] synthesizing module 'ps2mouse' [E:/project/single/Digital_System_Design/I/final/final.srcs/sources_1/new/ps2mouse.v:1]
INFO: [Synth 8-6157] synthesizing module 'ps2_init_funcmod' [E:/project/single/Digital_System_Design/I/final/final.srcs/sources_1/new/ps2_init_funcmod.v:2]
	Parameter T100US bound to: 13'b1001110001000 
	Parameter FF_Write bound to: 7'b0100000 
INFO: [Synth 8-155] case statement is not full and has no default [E:/project/single/Digital_System_Design/I/final/final.srcs/sources_1/new/ps2_init_funcmod.v:37]
INFO: [Synth 8-6155] done synthesizing module 'ps2_init_funcmod' (3#1) [E:/project/single/Digital_System_Design/I/final/final.srcs/sources_1/new/ps2_init_funcmod.v:2]
INFO: [Synth 8-6157] synthesizing module 'ps2_read_funcmod' [E:/project/single/Digital_System_Design/I/final/final.srcs/sources_1/new/ps2_read_funcmod.v:3]
	Parameter FF_Read bound to: 7'b0100000 
INFO: [Synth 8-155] case statement is not full and has no default [E:/project/single/Digital_System_Design/I/final/final.srcs/sources_1/new/ps2_read_funcmod.v:34]
INFO: [Synth 8-6155] done synthesizing module 'ps2_read_funcmod' (4#1) [E:/project/single/Digital_System_Design/I/final/final.srcs/sources_1/new/ps2_read_funcmod.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ps2mouse' (5#1) [E:/project/single/Digital_System_Design/I/final/final.srcs/sources_1/new/ps2mouse.v:1]
WARNING: [Synth 8-6104] Input port 'io_ps2_clk' has an internal driver [E:/project/single/Digital_System_Design/I/final/final.srcs/sources_1/new/homework.v:220]
WARNING: [Synth 8-6104] Input port 'io_ps2_data' has an internal driver [E:/project/single/Digital_System_Design/I/final/final.srcs/sources_1/new/homework.v:221]
INFO: [Synth 8-6157] synthesizing module 'Timer' [E:/project/single/Digital_System_Design/I/final/final.srcs/sources_1/new/homework.v:58]
INFO: [Synth 8-6155] done synthesizing module 'Timer' (6#1) [E:/project/single/Digital_System_Design/I/final/final.srcs/sources_1/new/homework.v:58]
INFO: [Synth 8-6157] synthesizing module 'Four_key_seg' [E:/project/single/Digital_System_Design/I/final/final.srcs/sources_1/new/homework.v:120]
INFO: [Synth 8-6157] synthesizing module 'BCDDecoder' [E:/project/single/Digital_System_Design/I/final/final.srcs/sources_1/new/homework.v:96]
INFO: [Synth 8-6155] done synthesizing module 'BCDDecoder' (7#1) [E:/project/single/Digital_System_Design/I/final/final.srcs/sources_1/new/homework.v:96]
INFO: [Synth 8-6155] done synthesizing module 'Four_key_seg' (8#1) [E:/project/single/Digital_System_Design/I/final/final.srcs/sources_1/new/homework.v:120]
INFO: [Synth 8-6155] done synthesizing module 'Homework' (9#1) [E:/project/single/Digital_System_Design/I/final/final.srcs/sources_1/new/homework.v:178]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 520.797 ; gain = 157.734
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 520.797 ; gain = 157.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 520.797 ; gain = 157.734
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/project/single/Digital_System_Design/I/final/final.srcs/constrs_1/new/final.xdc]
WARNING: [Vivado 12-584] No ports matched 'ps2_clk'. [E:/project/single/Digital_System_Design/I/final/final.srcs/constrs_1/new/final.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/project/single/Digital_System_Design/I/final/final.srcs/constrs_1/new/final.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ps2_clk'. [E:/project/single/Digital_System_Design/I/final/final.srcs/constrs_1/new/final.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/project/single/Digital_System_Design/I/final/final.srcs/constrs_1/new/final.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ps2_data'. [E:/project/single/Digital_System_Design/I/final/final.srcs/constrs_1/new/final.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/project/single/Digital_System_Design/I/final/final.srcs/constrs_1/new/final.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ps2_data'. [E:/project/single/Digital_System_Design/I/final/final.srcs/constrs_1/new/final.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/project/single/Digital_System_Design/I/final/final.srcs/constrs_1/new/final.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/project/single/Digital_System_Design/I/final/final.srcs/constrs_1/new/final.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/project/single/Digital_System_Design/I/final/final.srcs/constrs_1/new/final.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Homework_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Homework_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 850.801 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 850.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 850.801 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 850.801 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 850.801 ; gain = 487.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 850.801 ; gain = 487.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 850.801 ; gain = 487.738
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "T" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "C1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rCLK" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isQ2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "D1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Go" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isDone" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "timer_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "total_10m_seconds" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "bit_reg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Homework'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
*
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Homework'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 850.801 ; gain = 487.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     26 Bit        Muxes := 1     
	   3 Input     26 Bit        Muxes := 1     
	  14 Input     24 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	  13 Input      8 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 4     
	   5 Input      8 Bit        Muxes := 1     
	  12 Input      7 Bit        Muxes := 1     
	  13 Input      7 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 20    
	  12 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Homework 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   3 Input     26 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module key 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ps2_init_funcmod 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	  12 Input      7 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	  12 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module ps2_read_funcmod 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  14 Input     24 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	  13 Input      8 Bit        Muxes := 1     
	  13 Input      7 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module ps2mouse 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module BCDDecoder 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      8 Bit        Muxes := 1     
Module Four_key_seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "bit_reg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'ps2/U2/F1_reg' into 'ps2/U1/F1_reg' [E:/project/single/Digital_System_Design/I/final/final.srcs/sources_1/new/ps2_read_funcmod.v:14]
INFO: [Synth 8-4471] merging register 'ps2/U2/F2_reg' into 'ps2/U1/F2_reg' [E:/project/single/Digital_System_Design/I/final/final.srcs/sources_1/new/ps2_read_funcmod.v:14]
INFO: [Synth 8-5546] ROM "ps2/U1/C1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ps2/U1/T" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ps2/U1/isEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ps2/U1/isQ2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ps2/U2/Go" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ps2/U2/isDone" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ps2/U1/i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ps2/U1/rCLK" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ps2/U1/isQ1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "timer/timer_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "timer/total_10m_seconds" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin io_ps2_clk with 1st driver pin 'i_0/z' [E:/project/single/Digital_System_Design/I/final/final.srcs/sources_1/new/ps2_init_funcmod.v:2]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin io_ps2_clk with 2nd driver pin 'io_ps2_clk' [E:/project/single/Digital_System_Design/I/final/final.srcs/sources_1/new/homework.v:178]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin io_ps2_data with 1st driver pin 'i_2/z' [E:/project/single/Digital_System_Design/I/final/final.srcs/sources_1/new/ps2_init_funcmod.v:2]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin io_ps2_data with 2nd driver pin 'io_ps2_data' [E:/project/single/Digital_System_Design/I/final/final.srcs/sources_1/new/homework.v:178]
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[0]) is unused and will be removed from module Homework.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 859.781 ; gain = 496.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 859.781 ; gain = 496.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 862.059 ; gain = 498.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:32 . Memory (MB): peak = 947.473 ; gain = 584.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:32 . Memory (MB): peak = 947.473 ; gain = 584.410
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:32 . Memory (MB): peak = 947.473 ; gain = 584.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:32 . Memory (MB): peak = 947.473 ; gain = 584.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:33 . Memory (MB): peak = 947.473 ; gain = 584.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:33 . Memory (MB): peak = 947.473 ; gain = 584.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:33 . Memory (MB): peak = 947.473 ; gain = 584.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   536|
|3     |LUT1   |    89|
|4     |LUT2   |   466|
|5     |LUT3   |   685|
|6     |LUT4   |   801|
|7     |LUT5   |   319|
|8     |LUT6   |   915|
|9     |FDRE   |   115|
|10    |FDSE   |     4|
|11    |IBUF   |     6|
|12    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+-------------+------+
|      |Instance             |Module       |Cells |
+------+---------------------+-------------+------+
|1     |top                  |             |  3949|
|2     |  Four_key_seg       |Four_key_seg |  1689|
|3     |  key_1              |key          |    29|
|4     |    key_in_debouncer |Debouncer    |    28|
|5     |  timer              |Timer        |  1852|
+------+---------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:33 . Memory (MB): peak = 947.473 ; gain = 584.410
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 4 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 947.473 ; gain = 254.406
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:33 . Memory (MB): peak = 947.473 ; gain = 584.410
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 536 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 947.473 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
65 Infos, 7 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:35 . Memory (MB): peak = 947.473 ; gain = 597.250
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 947.473 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/project/single/Digital_System_Design/I/final/final.runs/synth_1/Homework.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Homework_utilization_synth.rpt -pb Homework_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct  7 07:21:11 2024...
