{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574356157561 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574356157563 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 21 14:09:17 2019 " "Processing started: Thu Nov 21 14:09:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574356157563 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574356157563 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off round -c round " "Command: quartus_map --read_settings_files=on --write_settings_files=off round -c round" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574356157563 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1574356157831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftRows4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftRows4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftRows4-rtl " "Found design unit 1: shiftRows4-rtl" {  } { { "shiftRows4.vhd" "" { Text "/home/marina/Documentos/projeto_aes/round/shiftRows4.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574356158396 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftRows4 " "Found entity 1: shiftRows4" {  } { { "shiftRows4.vhd" "" { Text "/home/marina/Documentos/projeto_aes/round/shiftRows4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574356158396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574356158396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftRows3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftRows3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftRows3-rtl " "Found design unit 1: shiftRows3-rtl" {  } { { "shiftRows3.vhd" "" { Text "/home/marina/Documentos/projeto_aes/round/shiftRows3.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574356158399 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftRows3 " "Found entity 1: shiftRows3" {  } { { "shiftRows3.vhd" "" { Text "/home/marina/Documentos/projeto_aes/round/shiftRows3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574356158399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574356158399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftRows2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftRows2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftRows2-rtl " "Found design unit 1: shiftRows2-rtl" {  } { { "shiftRows2.vhd" "" { Text "/home/marina/Documentos/projeto_aes/round/shiftRows2.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574356158400 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftRows2 " "Found entity 1: shiftRows2" {  } { { "shiftRows2.vhd" "" { Text "/home/marina/Documentos/projeto_aes/round/shiftRows2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574356158400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574356158400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterNbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RegisterNbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerNbits-rtl " "Found design unit 1: registerNbits-rtl" {  } { { "RegisterNbits.vhd" "" { Text "/home/marina/Documentos/projeto_aes/round/RegisterNbits.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574356158401 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerNbits " "Found entity 1: registerNbits" {  } { { "RegisterNbits.vhd" "" { Text "/home/marina/Documentos/projeto_aes/round/RegisterNbits.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574356158401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574356158401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addRoundKey.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addRoundKey.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addRoundKey-rtl " "Found design unit 1: addRoundKey-rtl" {  } { { "addRoundKey.vhd" "" { Text "/home/marina/Documentos/projeto_aes/round/addRoundKey.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574356158402 ""} { "Info" "ISGN_ENTITY_NAME" "1 addRoundKey " "Found entity 1: addRoundKey" {  } { { "addRoundKey.vhd" "" { Text "/home/marina/Documentos/projeto_aes/round/addRoundKey.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574356158402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574356158402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subBytes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subBytes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subBytes-rtl " "Found design unit 1: subBytes-rtl" {  } { { "subBytes.vhd" "" { Text "/home/marina/Documentos/projeto_aes/round/subBytes.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574356158422 ""} { "Info" "ISGN_ENTITY_NAME" "1 subBytes " "Found entity 1: subBytes" {  } { { "subBytes.vhd" "" { Text "/home/marina/Documentos/projeto_aes/round/subBytes.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574356158422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574356158422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "round.vhd 2 1 " "Found 2 design units, including 1 entities, in source file round.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 round-rtl " "Found design unit 1: round-rtl" {  } { { "round.vhd" "" { Text "/home/marina/Documentos/projeto_aes/round/round.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574356158424 ""} { "Info" "ISGN_ENTITY_NAME" "1 round " "Found entity 1: round" {  } { { "round.vhd" "" { Text "/home/marina/Documentos/projeto_aes/round/round.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574356158424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574356158424 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "round " "Elaborating entity \"round\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1574356158534 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "enableR round.vhd(66) " "VHDL Signal Declaration warning at round.vhd(66): used implicit default value for signal \"enableR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "round.vhd" "" { Text "/home/marina/Documentos/projeto_aes/round/round.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1574356158544 "|round"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerNbits registerNbits:r1 " "Elaborating entity \"registerNbits\" for hierarchy \"registerNbits:r1\"" {  } { { "round.vhd" "r1" { Text "/home/marina/Documentos/projeto_aes/round/round.vhd" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574356158640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subBytes subBytes:rom " "Elaborating entity \"subBytes\" for hierarchy \"subBytes:rom\"" {  } { { "round.vhd" "rom" { Text "/home/marina/Documentos/projeto_aes/round/round.vhd" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574356158663 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address1 subBytes.vhd(309) " "VHDL Process Statement warning at subBytes.vhd(309): signal \"address1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subBytes.vhd" "" { Text "/home/marina/Documentos/projeto_aes/round/subBytes.vhd" 309 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574356158667 "|round|subBytes:rom"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address2 subBytes.vhd(570) " "VHDL Process Statement warning at subBytes.vhd(570): signal \"address2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subBytes.vhd" "" { Text "/home/marina/Documentos/projeto_aes/round/subBytes.vhd" 570 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574356158919 "|round|subBytes:rom"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address3 subBytes.vhd(828) " "VHDL Process Statement warning at subBytes.vhd(828): signal \"address3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subBytes.vhd" "" { Text "/home/marina/Documentos/projeto_aes/round/subBytes.vhd" 828 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574356159136 "|round|subBytes:rom"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address4 subBytes.vhd(1086) " "VHDL Process Statement warning at subBytes.vhd(1086): signal \"address4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subBytes.vhd" "" { Text "/home/marina/Documentos/projeto_aes/round/subBytes.vhd" 1086 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574356159378 "|round|subBytes:rom"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address5 subBytes.vhd(1344) " "VHDL Process Statement warning at subBytes.vhd(1344): signal \"address5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subBytes.vhd" "" { Text "/home/marina/Documentos/projeto_aes/round/subBytes.vhd" 1344 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574356159636 "|round|subBytes:rom"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address6 subBytes.vhd(1602) " "VHDL Process Statement warning at subBytes.vhd(1602): signal \"address6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subBytes.vhd" "" { Text "/home/marina/Documentos/projeto_aes/round/subBytes.vhd" 1602 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574356159853 "|round|subBytes:rom"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address7 subBytes.vhd(1860) " "VHDL Process Statement warning at subBytes.vhd(1860): signal \"address7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subBytes.vhd" "" { Text "/home/marina/Documentos/projeto_aes/round/subBytes.vhd" 1860 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574356160072 "|round|subBytes:rom"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address8 subBytes.vhd(2118) " "VHDL Process Statement warning at subBytes.vhd(2118): signal \"address8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subBytes.vhd" "" { Text "/home/marina/Documentos/projeto_aes/round/subBytes.vhd" 2118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574356160289 "|round|subBytes:rom"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address9 subBytes.vhd(2376) " "VHDL Process Statement warning at subBytes.vhd(2376): signal \"address9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subBytes.vhd" "" { Text "/home/marina/Documentos/projeto_aes/round/subBytes.vhd" 2376 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574356160507 "|round|subBytes:rom"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address10 subBytes.vhd(2634) " "VHDL Process Statement warning at subBytes.vhd(2634): signal \"address10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subBytes.vhd" "" { Text "/home/marina/Documentos/projeto_aes/round/subBytes.vhd" 2634 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574356160720 "|round|subBytes:rom"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address11 subBytes.vhd(2892) " "VHDL Process Statement warning at subBytes.vhd(2892): signal \"address11\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subBytes.vhd" "" { Text "/home/marina/Documentos/projeto_aes/round/subBytes.vhd" 2892 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574356160936 "|round|subBytes:rom"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address12 subBytes.vhd(3150) " "VHDL Process Statement warning at subBytes.vhd(3150): signal \"address12\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subBytes.vhd" "" { Text "/home/marina/Documentos/projeto_aes/round/subBytes.vhd" 3150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574356161149 "|round|subBytes:rom"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address13 subBytes.vhd(3408) " "VHDL Process Statement warning at subBytes.vhd(3408): signal \"address13\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subBytes.vhd" "" { Text "/home/marina/Documentos/projeto_aes/round/subBytes.vhd" 3408 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574356161371 "|round|subBytes:rom"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address14 subBytes.vhd(3666) " "VHDL Process Statement warning at subBytes.vhd(3666): signal \"address14\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subBytes.vhd" "" { Text "/home/marina/Documentos/projeto_aes/round/subBytes.vhd" 3666 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574356161593 "|round|subBytes:rom"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address15 subBytes.vhd(3924) " "VHDL Process Statement warning at subBytes.vhd(3924): signal \"address15\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subBytes.vhd" "" { Text "/home/marina/Documentos/projeto_aes/round/subBytes.vhd" 3924 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574356161814 "|round|subBytes:rom"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address16 subBytes.vhd(4182) " "VHDL Process Statement warning at subBytes.vhd(4182): signal \"address16\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subBytes.vhd" "" { Text "/home/marina/Documentos/projeto_aes/round/subBytes.vhd" 4182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574356162027 "|round|subBytes:rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRows2 shiftRows2:sR2 " "Elaborating entity \"shiftRows2\" for hierarchy \"shiftRows2:sR2\"" {  } { { "round.vhd" "sR2" { Text "/home/marina/Documentos/projeto_aes/round/round.vhd" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574356162256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRows3 shiftRows3:sR3 " "Elaborating entity \"shiftRows3\" for hierarchy \"shiftRows3:sR3\"" {  } { { "round.vhd" "sR3" { Text "/home/marina/Documentos/projeto_aes/round/round.vhd" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574356162261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRows4 shiftRows4:sR4 " "Elaborating entity \"shiftRows4\" for hierarchy \"shiftRows4:sR4\"" {  } { { "round.vhd" "sR4" { Text "/home/marina/Documentos/projeto_aes/round/round.vhd" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574356162265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addRoundKey addRoundKey:adK1 " "Elaborating entity \"addRoundKey\" for hierarchy \"addRoundKey:adK1\"" {  } { { "round.vhd" "adK1" { Text "/home/marina/Documentos/projeto_aes/round/round.vhd" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574356162277 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mc1 mixColumns " "Node instance \"mc1\" instantiates undefined entity \"mixColumns\"" {  } { { "round.vhd" "mc1" { Text "/home/marina/Documentos/projeto_aes/round/round.vhd" 435 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574356162287 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mc2 mixColumns " "Node instance \"mc2\" instantiates undefined entity \"mixColumns\"" {  } { { "round.vhd" "mc2" { Text "/home/marina/Documentos/projeto_aes/round/round.vhd" 439 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574356162287 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mc3 mixColumns " "Node instance \"mc3\" instantiates undefined entity \"mixColumns\"" {  } { { "round.vhd" "mc3" { Text "/home/marina/Documentos/projeto_aes/round/round.vhd" 443 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574356162287 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mc4 mixColumns " "Node instance \"mc4\" instantiates undefined entity \"mixColumns\"" {  } { { "round.vhd" "mc4" { Text "/home/marina/Documentos/projeto_aes/round/round.vhd" 447 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574356162287 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 18 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 4 errors, 18 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "393 " "Peak virtual memory: 393 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574356162442 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 21 14:09:22 2019 " "Processing ended: Thu Nov 21 14:09:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574356162442 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574356162442 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574356162442 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574356162442 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 18 s " "Quartus II Full Compilation was unsuccessful. 6 errors, 18 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574356162550 ""}
