/*
 * This testbench was generated by generateTestbench.py
 * Any changes made here will not persist
 */

`include "network.v"
`include "globalVariables.v"

`timescale 1us/1ps
module NetworkGeneratedTestBench ;
	reg reset = 0;
	reg clk = 0;

	/*
	 * Network IO
	 */
	//Access port 0
	reg [`NETWORK_ADDRESS_WIDTH + `CACHE_BANK_ADDRESS_WIDTH -1:0] destinationAddressIn_port0 = 0;
	reg readIn_port0 = 0;
	reg writeIn_port0 = 0;
	reg [`DATA_WIDTH -1:0] dataIn_port0 = 0;

	wire readReady_port0;
	wire [`DATA_WIDTH -1:0] dataOut_port0;

	//Access port 1
	reg [`NETWORK_ADDRESS_WIDTH + `CACHE_BANK_ADDRESS_WIDTH -1:0] destinationAddressIn_port1 = 0;
	reg readIn_port1 = 0;
	reg writeIn_port1 = 0;
	reg [`DATA_WIDTH -1:0] dataIn_port1 = 0;

	wire readReady_port1;
	wire [`DATA_WIDTH -1:0] dataOut_port1;

	//Access port 2
	reg [`NETWORK_ADDRESS_WIDTH + `CACHE_BANK_ADDRESS_WIDTH -1:0] destinationAddressIn_port2 = 0;
	reg readIn_port2 = 0;
	reg writeIn_port2 = 0;
	reg [`DATA_WIDTH -1:0] dataIn_port2 = 0;

	wire readReady_port2;
	wire [`DATA_WIDTH -1:0] dataOut_port2;

	//Access port 3
	reg [`NETWORK_ADDRESS_WIDTH + `CACHE_BANK_ADDRESS_WIDTH -1:0] destinationAddressIn_port3 = 0;
	reg readIn_port3 = 0;
	reg writeIn_port3 = 0;
	reg [`DATA_WIDTH -1:0] dataIn_port3 = 0;

	wire readReady_port3;
	wire [`DATA_WIDTH -1:0] dataOut_port3;

	/*
	 * Instantiate network
	 */
	network Network(
		.clk(clk),
		.reset(reset),
		//Access port 0 (North/Top)
		.destinationAddressIn_port0(destinationAddressIn_port0),
		.readIn_port0(readIn_port0),
		.writeIn_port0(writeIn_port0),
		.dataIn_port0(dataIn_port0),
		.readReady_port0(readReady_port0),
		.dataOut_port0(dataOut_port0),
		//Access port 1 (South/Bottom)
		.destinationAddressIn_port1(destinationAddressIn_port1),
		.readIn_port1(readIn_port1),
		.writeIn_port1(writeIn_port1),
		.dataIn_port1(dataIn_port1),
		.readReady_port1(readReady_port1),
		.dataOut_port1(dataOut_port1),
		//Access port 2 (East/Right)
		.destinationAddressIn_port2(destinationAddressIn_port2),
		.readIn_port2(readIn_port2),
		.writeIn_port2(writeIn_port2),
		.dataIn_port2(dataIn_port2),
		.readReady_port2(readReady_port2),
		.dataOut_port2(dataOut_port2),
		//Access port 3 (West/Left)
		.destinationAddressIn_port3(destinationAddressIn_port3),
		.readIn_port3(readIn_port3),
		.writeIn_port3(writeIn_port3),
		.dataIn_port3(dataIn_port3),
		.readReady_port3(readReady_port3),
		.dataOut_port3(dataOut_port3)
		);


	//Regs to store expected values of reads
	reg [`DATA_WIDTH -1:0] expectedData_port0 = 0;
	reg [`DATA_WIDTH -1:0] expectedData_port1 = 0;
	reg [`DATA_WIDTH -1:0] expectedData_port2 = 0;
	reg [`DATA_WIDTH -1:0] expectedData_port3 = 0;

	//Check for errors in reads
	reg error_port0 = 0;
	always @(posedge readReady_port0) begin
		if (dataOut_port0 != expectedData_port0) begin
			error_port0 <= 1;
		end
	end

	reg error_port1 = 0;
	always @(posedge readReady_port1) begin
		if (dataOut_port1 != expectedData_port1) begin
			error_port1 <= 1;
		end
	end

	reg error_port2 = 0;
	always @(posedge readReady_port2) begin
		if (dataOut_port2 != expectedData_port2) begin
			error_port2 <= 1;
		end
	end

	reg error_port3 = 0;
	always @(posedge readReady_port3) begin
		if (dataOut_port3 != expectedData_port3) begin
			error_port3 <= 1;
		end
	end

	wire ERROR;
	assign ERROR = error_port0 || error_port1 || error_port2 || error_port3;


	//Clock toggling
	always begin
		#1  //2-step period
		clk <= ~clk;
	end
	

	//Begin testbench
	initial begin
		//===========================
		// Reset network
		//===========================
		reset <= 1;
		#1

		//==Cycle 1==
		//Posedge
		#1
		//Negedge
		#1
		//==Cycle 2==
		//Posedge
		reset <= 0;
		#1
		//Negedge
		#1

		//===========================
		// Start reading and writing
		//===========================
		
		//==Cycle 3==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 35 -> address 2868
		destinationAddressIn_port0 <= 12'd2868;
		dataIn_port0 <= 6'd35;
		writeIn_port0 <= 1;
			//Port2: write 49 -> address 3858
		destinationAddressIn_port2 <= 12'd3858;
		dataIn_port2 <= 6'd49;
		writeIn_port2 <= 1;
			//Port3: write 11 -> address 839
		destinationAddressIn_port3 <= 12'd839;
		dataIn_port3 <= 6'd11;
		writeIn_port3 <= 1;
		#1

		//==Cycle 4==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port1: write 11 -> address 1425
		destinationAddressIn_port1 <= 12'd1425;
		dataIn_port1 <= 6'd11;
		writeIn_port1 <= 1;
			//Port2: read 49 from address 3858
		destinationAddressIn_port2 <= 12'd3858;
		expectedData_port2 <= 6'd49;
		readIn_port2 <= 1;
			//Port3: read 11 from address 839
		destinationAddressIn_port3 <= 12'd839;
		expectedData_port3 <= 6'd11;
		readIn_port3 <= 1;
		#1

		//==Cycle 5==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: read 35 from address 2868
		destinationAddressIn_port0 <= 12'd2868;
		expectedData_port0 <= 6'd35;
		readIn_port0 <= 1;
			//Port1: read 11 from address 1425
		destinationAddressIn_port1 <= 12'd1425;
		expectedData_port1 <= 6'd11;
		readIn_port1 <= 1;
			//Port2: write 14 -> address 3710
		destinationAddressIn_port2 <= 12'd3710;
		dataIn_port2 <= 6'd14;
		writeIn_port2 <= 1;
			//Port3: write 31 -> address 215
		destinationAddressIn_port3 <= 12'd215;
		dataIn_port3 <= 6'd31;
		writeIn_port3 <= 1;
		#1

		//==Cycle 6==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 7 -> address 1760
		destinationAddressIn_port0 <= 12'd1760;
		dataIn_port0 <= 6'd7;
		writeIn_port0 <= 1;
			//Port1: write 18 -> address 333
		destinationAddressIn_port1 <= 12'd333;
		dataIn_port1 <= 6'd18;
		writeIn_port1 <= 1;
			//Port2: write 25 -> address 3166
		destinationAddressIn_port2 <= 12'd3166;
		dataIn_port2 <= 6'd25;
		writeIn_port2 <= 1;
			//Port3: write 16 -> address 3427
		destinationAddressIn_port3 <= 12'd3427;
		dataIn_port3 <= 6'd16;
		writeIn_port3 <= 1;
		#1

		//==Cycle 7==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 38 -> address 2192
		destinationAddressIn_port0 <= 12'd2192;
		dataIn_port0 <= 6'd38;
		writeIn_port0 <= 1;
			//Port1: write 50 -> address 1981
		destinationAddressIn_port1 <= 12'd1981;
		dataIn_port1 <= 6'd50;
		writeIn_port1 <= 1;
			//Port3: write 58 -> address 2003
		destinationAddressIn_port3 <= 12'd2003;
		dataIn_port3 <= 6'd58;
		writeIn_port3 <= 1;
		#1

		//==Cycle 8==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 52 -> address 3176
		destinationAddressIn_port0 <= 12'd3176;
		dataIn_port0 <= 6'd52;
		writeIn_port0 <= 1;
			//Port1: write 28 -> address 2585
		destinationAddressIn_port1 <= 12'd2585;
		dataIn_port1 <= 6'd28;
		writeIn_port1 <= 1;
			//Port2: write 4 -> address 2842
		destinationAddressIn_port2 <= 12'd2842;
		dataIn_port2 <= 6'd4;
		writeIn_port2 <= 1;
			//Port3: write 32 -> address 727
		destinationAddressIn_port3 <= 12'd727;
		dataIn_port3 <= 6'd32;
		writeIn_port3 <= 1;
		#1

		//==Cycle 9==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 23 -> address 2340
		destinationAddressIn_port0 <= 12'd2340;
		dataIn_port0 <= 6'd23;
		writeIn_port0 <= 1;
			//Port1: write 38 -> address 1309
		destinationAddressIn_port1 <= 12'd1309;
		dataIn_port1 <= 6'd38;
		writeIn_port1 <= 1;
			//Port2: write 43 -> address 1406
		destinationAddressIn_port2 <= 12'd1406;
		dataIn_port2 <= 6'd43;
		writeIn_port2 <= 1;
			//Port3: write 34 -> address 967
		destinationAddressIn_port3 <= 12'd967;
		dataIn_port3 <= 6'd34;
		writeIn_port3 <= 1;
		#1

		//==Cycle 10==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port1: write 56 -> address 1021
		destinationAddressIn_port1 <= 12'd1021;
		dataIn_port1 <= 6'd56;
		writeIn_port1 <= 1;
			//Port3: write 18 -> address 3487
		destinationAddressIn_port3 <= 12'd3487;
		dataIn_port3 <= 6'd18;
		writeIn_port3 <= 1;
		#1

		//==Cycle 11==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 4 -> address 832
		destinationAddressIn_port0 <= 12'd832;
		dataIn_port0 <= 6'd4;
		writeIn_port0 <= 1;
			//Port2: write 21 -> address 3018
		destinationAddressIn_port2 <= 12'd3018;
		dataIn_port2 <= 6'd21;
		writeIn_port2 <= 1;
			//Port3: write 49 -> address 3351
		destinationAddressIn_port3 <= 12'd3351;
		dataIn_port3 <= 6'd49;
		writeIn_port3 <= 1;
		#1

		//==Cycle 12==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 8 -> address 3012
		destinationAddressIn_port0 <= 12'd3012;
		dataIn_port0 <= 6'd8;
		writeIn_port0 <= 1;
			//Port1: write 6 -> address 2489
		destinationAddressIn_port1 <= 12'd2489;
		dataIn_port1 <= 6'd6;
		writeIn_port1 <= 1;
			//Port3: write 39 -> address 1659
		destinationAddressIn_port3 <= 12'd1659;
		dataIn_port3 <= 6'd39;
		writeIn_port3 <= 1;
		#1

		//==Cycle 13==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 19 -> address 472
		destinationAddressIn_port0 <= 12'd472;
		dataIn_port0 <= 6'd19;
		writeIn_port0 <= 1;
			//Port2: write 8 -> address 1502
		destinationAddressIn_port2 <= 12'd1502;
		dataIn_port2 <= 6'd8;
		writeIn_port2 <= 1;
			//Port3: write 6 -> address 859
		destinationAddressIn_port3 <= 12'd859;
		dataIn_port3 <= 6'd6;
		writeIn_port3 <= 1;
		#1

		//==Cycle 14==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 3 -> address 2392
		destinationAddressIn_port0 <= 12'd2392;
		dataIn_port0 <= 6'd3;
		writeIn_port0 <= 1;
			//Port1: write 40 -> address 37
		destinationAddressIn_port1 <= 12'd37;
		dataIn_port1 <= 6'd40;
		writeIn_port1 <= 1;
			//Port3: write 54 -> address 907
		destinationAddressIn_port3 <= 12'd907;
		dataIn_port3 <= 6'd54;
		writeIn_port3 <= 1;
		#1

		//==Cycle 15==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 14 -> address 1980
		destinationAddressIn_port0 <= 12'd1980;
		dataIn_port0 <= 6'd14;
		writeIn_port0 <= 1;
			//Port2: write 21 -> address 810
		destinationAddressIn_port2 <= 12'd810;
		dataIn_port2 <= 6'd21;
		writeIn_port2 <= 1;
			//Port3: write 22 -> address 2763
		destinationAddressIn_port3 <= 12'd2763;
		dataIn_port3 <= 6'd22;
		writeIn_port3 <= 1;
		#1

		//==Cycle 16==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 50 -> address 3924
		destinationAddressIn_port0 <= 12'd3924;
		dataIn_port0 <= 6'd50;
		writeIn_port0 <= 1;
			//Port1: write 13 -> address 721
		destinationAddressIn_port1 <= 12'd721;
		dataIn_port1 <= 6'd13;
		writeIn_port1 <= 1;
			//Port3: write 31 -> address 519
		destinationAddressIn_port3 <= 12'd519;
		dataIn_port3 <= 6'd31;
		writeIn_port3 <= 1;
		#1

		//==Cycle 17==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 53 -> address 2796
		destinationAddressIn_port0 <= 12'd2796;
		dataIn_port0 <= 6'd53;
		writeIn_port0 <= 1;
			//Port1: write 31 -> address 4053
		destinationAddressIn_port1 <= 12'd4053;
		dataIn_port1 <= 6'd31;
		writeIn_port1 <= 1;
			//Port2: write 50 -> address 1690
		destinationAddressIn_port2 <= 12'd1690;
		dataIn_port2 <= 6'd50;
		writeIn_port2 <= 1;
			//Port3: write 16 -> address 567
		destinationAddressIn_port3 <= 12'd567;
		dataIn_port3 <= 6'd16;
		writeIn_port3 <= 1;
		#1

		//==Cycle 18==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 42 -> address 2928
		destinationAddressIn_port0 <= 12'd2928;
		dataIn_port0 <= 6'd42;
		writeIn_port0 <= 1;
			//Port3: write 11 -> address 3011
		destinationAddressIn_port3 <= 12'd3011;
		dataIn_port3 <= 6'd11;
		writeIn_port3 <= 1;
		#1

		//==Cycle 19==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 16 -> address 2508
		destinationAddressIn_port0 <= 12'd2508;
		dataIn_port0 <= 6'd16;
		writeIn_port0 <= 1;
			//Port1: write 34 -> address 601
		destinationAddressIn_port1 <= 12'd601;
		dataIn_port1 <= 6'd34;
		writeIn_port1 <= 1;
			//Port2: write 55 -> address 1458
		destinationAddressIn_port2 <= 12'd1458;
		dataIn_port2 <= 6'd55;
		writeIn_port2 <= 1;
			//Port3: write 39 -> address 2935
		destinationAddressIn_port3 <= 12'd2935;
		dataIn_port3 <= 6'd39;
		writeIn_port3 <= 1;
		#1

		//==Cycle 20==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 10 -> address 608
		destinationAddressIn_port0 <= 12'd608;
		dataIn_port0 <= 6'd10;
		writeIn_port0 <= 1;
			//Port1: write 61 -> address 2213
		destinationAddressIn_port1 <= 12'd2213;
		dataIn_port1 <= 6'd61;
		writeIn_port1 <= 1;
			//Port2: write 17 -> address 2150
		destinationAddressIn_port2 <= 12'd2150;
		dataIn_port2 <= 6'd17;
		writeIn_port2 <= 1;
		#1

		//==Cycle 21==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 17 -> address 1232
		destinationAddressIn_port0 <= 12'd1232;
		dataIn_port0 <= 6'd17;
		writeIn_port0 <= 1;
			//Port1: write 25 -> address 2565
		destinationAddressIn_port1 <= 12'd2565;
		dataIn_port1 <= 6'd25;
		writeIn_port1 <= 1;
			//Port2: write 54 -> address 2370
		destinationAddressIn_port2 <= 12'd2370;
		dataIn_port2 <= 6'd54;
		writeIn_port2 <= 1;
			//Port3: write 52 -> address 2119
		destinationAddressIn_port3 <= 12'd2119;
		dataIn_port3 <= 6'd52;
		writeIn_port3 <= 1;
		#1

		//==Cycle 22==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 50 -> address 268
		destinationAddressIn_port0 <= 12'd268;
		dataIn_port0 <= 6'd50;
		writeIn_port0 <= 1;
			//Port2: write 32 -> address 3286
		destinationAddressIn_port2 <= 12'd3286;
		dataIn_port2 <= 6'd32;
		writeIn_port2 <= 1;
			//Port3: write 28 -> address 527
		destinationAddressIn_port3 <= 12'd527;
		dataIn_port3 <= 6'd28;
		writeIn_port3 <= 1;
		#1

		//==Cycle 23==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 63 -> address 224
		destinationAddressIn_port0 <= 12'd224;
		dataIn_port0 <= 6'd63;
		writeIn_port0 <= 1;
			//Port1: write 53 -> address 3621
		destinationAddressIn_port1 <= 12'd3621;
		dataIn_port1 <= 6'd53;
		writeIn_port1 <= 1;
			//Port2: write 33 -> address 2138
		destinationAddressIn_port2 <= 12'd2138;
		dataIn_port2 <= 6'd33;
		writeIn_port2 <= 1;
		#1

		//==Cycle 24==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 21 -> address 2040
		destinationAddressIn_port0 <= 12'd2040;
		dataIn_port0 <= 6'd21;
		writeIn_port0 <= 1;
			//Port1: write 55 -> address 3293
		destinationAddressIn_port1 <= 12'd3293;
		dataIn_port1 <= 6'd55;
		writeIn_port1 <= 1;
			//Port2: write 62 -> address 1366
		destinationAddressIn_port2 <= 12'd1366;
		dataIn_port2 <= 6'd62;
		writeIn_port2 <= 1;
			//Port3: write 13 -> address 2715
		destinationAddressIn_port3 <= 12'd2715;
		dataIn_port3 <= 6'd13;
		writeIn_port3 <= 1;
		#1

		//==Cycle 25==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port1: write 60 -> address 2977
		destinationAddressIn_port1 <= 12'd2977;
		dataIn_port1 <= 6'd60;
		writeIn_port1 <= 1;
			//Port3: write 50 -> address 747
		destinationAddressIn_port3 <= 12'd747;
		dataIn_port3 <= 6'd50;
		writeIn_port3 <= 1;
		#1

		//==Cycle 26==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 1 -> address 2544
		destinationAddressIn_port0 <= 12'd2544;
		dataIn_port0 <= 6'd1;
		writeIn_port0 <= 1;
			//Port2: write 0 -> address 86
		destinationAddressIn_port2 <= 12'd86;
		dataIn_port2 <= 6'd0;
		writeIn_port2 <= 1;
			//Port3: write 8 -> address 187
		destinationAddressIn_port3 <= 12'd187;
		dataIn_port3 <= 6'd8;
		writeIn_port3 <= 1;
		#1

		//==Cycle 27==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 19 -> address 2048
		destinationAddressIn_port0 <= 12'd2048;
		dataIn_port0 <= 6'd19;
		writeIn_port0 <= 1;
			//Port1: write 24 -> address 313
		destinationAddressIn_port1 <= 12'd313;
		dataIn_port1 <= 6'd24;
		writeIn_port1 <= 1;
			//Port2: write 7 -> address 130
		destinationAddressIn_port2 <= 12'd130;
		dataIn_port2 <= 6'd7;
		writeIn_port2 <= 1;
		#1

		//==Cycle 28==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 34 -> address 1308
		destinationAddressIn_port0 <= 12'd1308;
		dataIn_port0 <= 6'd34;
		writeIn_port0 <= 1;
			//Port1: write 32 -> address 3861
		destinationAddressIn_port1 <= 12'd3861;
		dataIn_port1 <= 6'd32;
		writeIn_port1 <= 1;
			//Port3: write 11 -> address 2239
		destinationAddressIn_port3 <= 12'd2239;
		dataIn_port3 <= 6'd11;
		writeIn_port3 <= 1;
		#1

		//==Cycle 29==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 52 -> address 2824
		destinationAddressIn_port0 <= 12'd2824;
		dataIn_port0 <= 6'd52;
		writeIn_port0 <= 1;
			//Port1: write 59 -> address 769
		destinationAddressIn_port1 <= 12'd769;
		dataIn_port1 <= 6'd59;
		writeIn_port1 <= 1;
			//Port2: write 53 -> address 4050
		destinationAddressIn_port2 <= 12'd4050;
		dataIn_port2 <= 6'd53;
		writeIn_port2 <= 1;
			//Port3: read 18 from address 3487
		destinationAddressIn_port3 <= 12'd3487;
		expectedData_port3 <= 6'd18;
		readIn_port3 <= 1;
		#1

		//==Cycle 30==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: read 19 from address 472
		destinationAddressIn_port0 <= 12'd472;
		expectedData_port0 <= 6'd19;
		readIn_port0 <= 1;
			//Port1: write 40 -> address 2005
		destinationAddressIn_port1 <= 12'd2005;
		dataIn_port1 <= 6'd40;
		writeIn_port1 <= 1;
			//Port2: write 63 -> address 182
		destinationAddressIn_port2 <= 12'd182;
		dataIn_port2 <= 6'd63;
		writeIn_port2 <= 1;
			//Port3: write 61 -> address 2971
		destinationAddressIn_port3 <= 12'd2971;
		dataIn_port3 <= 6'd61;
		writeIn_port3 <= 1;
		#1

		//==Cycle 31==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 57 -> address 2928
		destinationAddressIn_port0 <= 12'd2928;
		dataIn_port0 <= 6'd57;
		writeIn_port0 <= 1;
			//Port1: read 13 from address 721
		destinationAddressIn_port1 <= 12'd721;
		expectedData_port1 <= 6'd13;
		readIn_port1 <= 1;
			//Port2: read 0 from address 86
		destinationAddressIn_port2 <= 12'd86;
		expectedData_port2 <= 6'd0;
		readIn_port2 <= 1;
			//Port3: write 59 -> address 3059
		destinationAddressIn_port3 <= 12'd3059;
		dataIn_port3 <= 6'd59;
		writeIn_port3 <= 1;
		#1

		//==Cycle 32==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 28 -> address 1744
		destinationAddressIn_port0 <= 12'd1744;
		dataIn_port0 <= 6'd28;
		writeIn_port0 <= 1;
			//Port1: write 41 -> address 2489
		destinationAddressIn_port1 <= 12'd2489;
		dataIn_port1 <= 6'd41;
		writeIn_port1 <= 1;
			//Port2: write 16 -> address 3942
		destinationAddressIn_port2 <= 12'd3942;
		dataIn_port2 <= 6'd16;
		writeIn_port2 <= 1;
			//Port3: write 27 -> address 475
		destinationAddressIn_port3 <= 12'd475;
		dataIn_port3 <= 6'd27;
		writeIn_port3 <= 1;
		#1

		//==Cycle 33==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 29 -> address 2088
		destinationAddressIn_port0 <= 12'd2088;
		dataIn_port0 <= 6'd29;
		writeIn_port0 <= 1;
			//Port1: write 9 -> address 3417
		destinationAddressIn_port1 <= 12'd3417;
		dataIn_port1 <= 6'd9;
		writeIn_port1 <= 1;
			//Port3: write 62 -> address 975
		destinationAddressIn_port3 <= 12'd975;
		dataIn_port3 <= 6'd62;
		writeIn_port3 <= 1;
		#1

		//==Cycle 34==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 15 -> address 1672
		destinationAddressIn_port0 <= 12'd1672;
		dataIn_port0 <= 6'd15;
		writeIn_port0 <= 1;
			//Port2: write 2 -> address 570
		destinationAddressIn_port2 <= 12'd570;
		dataIn_port2 <= 6'd2;
		writeIn_port2 <= 1;
		#1

		//==Cycle 35==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 31 -> address 2092
		destinationAddressIn_port0 <= 12'd2092;
		dataIn_port0 <= 6'd31;
		writeIn_port0 <= 1;
			//Port1: write 20 -> address 3737
		destinationAddressIn_port1 <= 12'd3737;
		dataIn_port1 <= 6'd20;
		writeIn_port1 <= 1;
			//Port3: write 44 -> address 3467
		destinationAddressIn_port3 <= 12'd3467;
		dataIn_port3 <= 6'd44;
		writeIn_port3 <= 1;
		#1

		//==Cycle 36==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 11 -> address 1452
		destinationAddressIn_port0 <= 12'd1452;
		dataIn_port0 <= 6'd11;
		writeIn_port0 <= 1;
			//Port1: write 15 -> address 1413
		destinationAddressIn_port1 <= 12'd1413;
		dataIn_port1 <= 6'd15;
		writeIn_port1 <= 1;
			//Port3: write 38 -> address 955
		destinationAddressIn_port3 <= 12'd955;
		dataIn_port3 <= 6'd38;
		writeIn_port3 <= 1;
		#1

		//==Cycle 37==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port1: write 7 -> address 3281
		destinationAddressIn_port1 <= 12'd3281;
		dataIn_port1 <= 6'd7;
		writeIn_port1 <= 1;
			//Port2: write 17 -> address 1694
		destinationAddressIn_port2 <= 12'd1694;
		dataIn_port2 <= 6'd17;
		writeIn_port2 <= 1;
		#1

		//==Cycle 38==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 48 -> address 2392
		destinationAddressIn_port0 <= 12'd2392;
		dataIn_port0 <= 6'd48;
		writeIn_port0 <= 1;
			//Port1: write 3 -> address 2169
		destinationAddressIn_port1 <= 12'd2169;
		dataIn_port1 <= 6'd3;
		writeIn_port1 <= 1;
			//Port2: write 39 -> address 3558
		destinationAddressIn_port2 <= 12'd3558;
		dataIn_port2 <= 6'd39;
		writeIn_port2 <= 1;
			//Port3: write 46 -> address 787
		destinationAddressIn_port3 <= 12'd787;
		dataIn_port3 <= 6'd46;
		writeIn_port3 <= 1;
		#1

		//==Cycle 39==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 16 -> address 976
		destinationAddressIn_port0 <= 12'd976;
		dataIn_port0 <= 6'd16;
		writeIn_port0 <= 1;
		#1

		//==Cycle 40==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port1: write 34 -> address 1589
		destinationAddressIn_port1 <= 12'd1589;
		dataIn_port1 <= 6'd34;
		writeIn_port1 <= 1;
			//Port2: write 57 -> address 818
		destinationAddressIn_port2 <= 12'd818;
		dataIn_port2 <= 6'd57;
		writeIn_port2 <= 1;
			//Port3: write 29 -> address 515
		destinationAddressIn_port3 <= 12'd515;
		dataIn_port3 <= 6'd29;
		writeIn_port3 <= 1;
		#1

		//==Cycle 41==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 56 -> address 4000
		destinationAddressIn_port0 <= 12'd4000;
		dataIn_port0 <= 6'd56;
		writeIn_port0 <= 1;
			//Port1: write 63 -> address 3765
		destinationAddressIn_port1 <= 12'd3765;
		dataIn_port1 <= 6'd63;
		writeIn_port1 <= 1;
			//Port2: write 3 -> address 1694
		destinationAddressIn_port2 <= 12'd1694;
		dataIn_port2 <= 6'd3;
		writeIn_port2 <= 1;
		#1

		//==Cycle 42==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 48 -> address 3496
		destinationAddressIn_port0 <= 12'd3496;
		dataIn_port0 <= 6'd48;
		writeIn_port0 <= 1;
			//Port1: write 59 -> address 137
		destinationAddressIn_port1 <= 12'd137;
		dataIn_port1 <= 6'd59;
		writeIn_port1 <= 1;
			//Port2: write 49 -> address 858
		destinationAddressIn_port2 <= 12'd858;
		dataIn_port2 <= 6'd49;
		writeIn_port2 <= 1;
			//Port3: write 35 -> address 1799
		destinationAddressIn_port3 <= 12'd1799;
		dataIn_port3 <= 6'd35;
		writeIn_port3 <= 1;
		#1

		//==Cycle 43==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 45 -> address 3924
		destinationAddressIn_port0 <= 12'd3924;
		dataIn_port0 <= 6'd45;
		writeIn_port0 <= 1;
			//Port2: write 33 -> address 2282
		destinationAddressIn_port2 <= 12'd2282;
		dataIn_port2 <= 6'd33;
		writeIn_port2 <= 1;
			//Port3: write 32 -> address 567
		destinationAddressIn_port3 <= 12'd567;
		dataIn_port3 <= 6'd32;
		writeIn_port3 <= 1;
		#1

		//==Cycle 44==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 57 -> address 712
		destinationAddressIn_port0 <= 12'd712;
		dataIn_port0 <= 6'd57;
		writeIn_port0 <= 1;
			//Port1: write 8 -> address 3669
		destinationAddressIn_port1 <= 12'd3669;
		dataIn_port1 <= 6'd8;
		writeIn_port1 <= 1;
			//Port2: write 23 -> address 898
		destinationAddressIn_port2 <= 12'd898;
		dataIn_port2 <= 6'd23;
		writeIn_port2 <= 1;
			//Port3: write 0 -> address 3931
		destinationAddressIn_port3 <= 12'd3931;
		dataIn_port3 <= 6'd0;
		writeIn_port3 <= 1;
		#1

		//==Cycle 45==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 56 -> address 804
		destinationAddressIn_port0 <= 12'd804;
		dataIn_port0 <= 6'd56;
		writeIn_port0 <= 1;
			//Port1: write 57 -> address 2837
		destinationAddressIn_port1 <= 12'd2837;
		dataIn_port1 <= 6'd57;
		writeIn_port1 <= 1;
			//Port2: write 5 -> address 1970
		destinationAddressIn_port2 <= 12'd1970;
		dataIn_port2 <= 6'd5;
		writeIn_port2 <= 1;
		#1

		//==Cycle 46==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 38 -> address 3200
		destinationAddressIn_port0 <= 12'd3200;
		dataIn_port0 <= 6'd38;
		writeIn_port0 <= 1;
			//Port2: write 52 -> address 3518
		destinationAddressIn_port2 <= 12'd3518;
		dataIn_port2 <= 6'd52;
		writeIn_port2 <= 1;
		#1

		//==Cycle 47==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 10 -> address 3204
		destinationAddressIn_port0 <= 12'd3204;
		dataIn_port0 <= 6'd10;
		writeIn_port0 <= 1;
			//Port1: write 33 -> address 4057
		destinationAddressIn_port1 <= 12'd4057;
		dataIn_port1 <= 6'd33;
		writeIn_port1 <= 1;
			//Port2: write 15 -> address 3790
		destinationAddressIn_port2 <= 12'd3790;
		dataIn_port2 <= 6'd15;
		writeIn_port2 <= 1;
			//Port3: write 3 -> address 1579
		destinationAddressIn_port3 <= 12'd1579;
		dataIn_port3 <= 6'd3;
		writeIn_port3 <= 1;
		#1

		//==Cycle 48==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 3 -> address 2552
		destinationAddressIn_port0 <= 12'd2552;
		dataIn_port0 <= 6'd3;
		writeIn_port0 <= 1;
			//Port2: write 53 -> address 2250
		destinationAddressIn_port2 <= 12'd2250;
		dataIn_port2 <= 6'd53;
		writeIn_port2 <= 1;
			//Port3: write 6 -> address 1211
		destinationAddressIn_port3 <= 12'd1211;
		dataIn_port3 <= 6'd6;
		writeIn_port3 <= 1;
		#1

		//==Cycle 49==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port1: write 18 -> address 661
		destinationAddressIn_port1 <= 12'd661;
		dataIn_port1 <= 6'd18;
		writeIn_port1 <= 1;
		#1

		//==Cycle 50==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port1: write 1 -> address 1693
		destinationAddressIn_port1 <= 12'd1693;
		dataIn_port1 <= 6'd1;
		writeIn_port1 <= 1;
			//Port2: write 46 -> address 1578
		destinationAddressIn_port2 <= 12'd1578;
		dataIn_port2 <= 6'd46;
		writeIn_port2 <= 1;
			//Port3: write 61 -> address 2075
		destinationAddressIn_port3 <= 12'd2075;
		dataIn_port3 <= 6'd61;
		writeIn_port3 <= 1;
		#1

		//==Cycle 51==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 29 -> address 596
		destinationAddressIn_port0 <= 12'd596;
		dataIn_port0 <= 6'd29;
		writeIn_port0 <= 1;
			//Port1: write 16 -> address 3705
		destinationAddressIn_port1 <= 12'd3705;
		dataIn_port1 <= 6'd16;
		writeIn_port1 <= 1;
			//Port2: write 48 -> address 806
		destinationAddressIn_port2 <= 12'd806;
		dataIn_port2 <= 6'd48;
		writeIn_port2 <= 1;
			//Port3: write 34 -> address 3747
		destinationAddressIn_port3 <= 12'd3747;
		dataIn_port3 <= 6'd34;
		writeIn_port3 <= 1;
		#1

		//==Cycle 52==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 34 -> address 760
		destinationAddressIn_port0 <= 12'd760;
		dataIn_port0 <= 6'd34;
		writeIn_port0 <= 1;
			//Port2: write 32 -> address 3738
		destinationAddressIn_port2 <= 12'd3738;
		dataIn_port2 <= 6'd32;
		writeIn_port2 <= 1;
		#1

		//==Cycle 53==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 23 -> address 328
		destinationAddressIn_port0 <= 12'd328;
		dataIn_port0 <= 6'd23;
		writeIn_port0 <= 1;
			//Port2: write 5 -> address 4086
		destinationAddressIn_port2 <= 12'd4086;
		dataIn_port2 <= 6'd5;
		writeIn_port2 <= 1;
		#1

		//==Cycle 54==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 53 -> address 696
		destinationAddressIn_port0 <= 12'd696;
		dataIn_port0 <= 6'd53;
		writeIn_port0 <= 1;
			//Port2: write 43 -> address 3834
		destinationAddressIn_port2 <= 12'd3834;
		dataIn_port2 <= 6'd43;
		writeIn_port2 <= 1;
		#1

		//==Cycle 55==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 18 -> address 3940
		destinationAddressIn_port0 <= 12'd3940;
		dataIn_port0 <= 6'd18;
		writeIn_port0 <= 1;
			//Port2: write 54 -> address 594
		destinationAddressIn_port2 <= 12'd594;
		dataIn_port2 <= 6'd54;
		writeIn_port2 <= 1;
			//Port3: read 49 from address 3351
		destinationAddressIn_port3 <= 12'd3351;
		expectedData_port3 <= 6'd49;
		readIn_port3 <= 1;
		#1

		//==Cycle 56==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 28 -> address 2800
		destinationAddressIn_port0 <= 12'd2800;
		dataIn_port0 <= 6'd28;
		writeIn_port0 <= 1;
			//Port3: write 20 -> address 163
		destinationAddressIn_port3 <= 12'd163;
		dataIn_port3 <= 6'd20;
		writeIn_port3 <= 1;
		#1

		//==Cycle 57==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: read 21 from address 2040
		destinationAddressIn_port0 <= 12'd2040;
		expectedData_port0 <= 6'd21;
		readIn_port0 <= 1;
			//Port1: write 4 -> address 157
		destinationAddressIn_port1 <= 12'd157;
		dataIn_port1 <= 6'd4;
		writeIn_port1 <= 1;
			//Port2: read 5 from address 1970
		destinationAddressIn_port2 <= 12'd1970;
		expectedData_port2 <= 6'd5;
		readIn_port2 <= 1;
			//Port3: write 29 -> address 1827
		destinationAddressIn_port3 <= 12'd1827;
		dataIn_port3 <= 6'd29;
		writeIn_port3 <= 1;
		#1

		//==Cycle 58==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 3 -> address 3756
		destinationAddressIn_port0 <= 12'd3756;
		dataIn_port0 <= 6'd3;
		writeIn_port0 <= 1;
			//Port1: read 24 from address 313
		destinationAddressIn_port1 <= 12'd313;
		expectedData_port1 <= 6'd24;
		readIn_port1 <= 1;
			//Port2: write 49 -> address 1922
		destinationAddressIn_port2 <= 12'd1922;
		dataIn_port2 <= 6'd49;
		writeIn_port2 <= 1;
			//Port3: write 42 -> address 2671
		destinationAddressIn_port3 <= 12'd2671;
		dataIn_port3 <= 6'd42;
		writeIn_port3 <= 1;
		#1

		//==Cycle 59==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 55 -> address 896
		destinationAddressIn_port0 <= 12'd896;
		dataIn_port0 <= 6'd55;
		writeIn_port0 <= 1;
			//Port1: write 41 -> address 1285
		destinationAddressIn_port1 <= 12'd1285;
		dataIn_port1 <= 6'd41;
		writeIn_port1 <= 1;
			//Port2: write 20 -> address 646
		destinationAddressIn_port2 <= 12'd646;
		dataIn_port2 <= 6'd20;
		writeIn_port2 <= 1;
		#1

		//==Cycle 60==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 21 -> address 1872
		destinationAddressIn_port0 <= 12'd1872;
		dataIn_port0 <= 6'd21;
		writeIn_port0 <= 1;
			//Port2: write 52 -> address 3178
		destinationAddressIn_port2 <= 12'd3178;
		dataIn_port2 <= 6'd52;
		writeIn_port2 <= 1;
			//Port3: write 2 -> address 687
		destinationAddressIn_port3 <= 12'd687;
		dataIn_port3 <= 6'd2;
		writeIn_port3 <= 1;
		#1

		//==Cycle 61==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 58 -> address 936
		destinationAddressIn_port0 <= 12'd936;
		dataIn_port0 <= 6'd58;
		writeIn_port0 <= 1;
			//Port1: write 9 -> address 97
		destinationAddressIn_port1 <= 12'd97;
		dataIn_port1 <= 6'd9;
		writeIn_port1 <= 1;
			//Port2: write 10 -> address 3786
		destinationAddressIn_port2 <= 12'd3786;
		dataIn_port2 <= 6'd10;
		writeIn_port2 <= 1;
			//Port3: write 43 -> address 3923
		destinationAddressIn_port3 <= 12'd3923;
		dataIn_port3 <= 6'd43;
		writeIn_port3 <= 1;
		#1

		//==Cycle 62==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 16 -> address 1512
		destinationAddressIn_port0 <= 12'd1512;
		dataIn_port0 <= 6'd16;
		writeIn_port0 <= 1;
			//Port1: write 53 -> address 2105
		destinationAddressIn_port1 <= 12'd2105;
		dataIn_port1 <= 6'd53;
		writeIn_port1 <= 1;
			//Port2: write 18 -> address 3962
		destinationAddressIn_port2 <= 12'd3962;
		dataIn_port2 <= 6'd18;
		writeIn_port2 <= 1;
			//Port3: write 1 -> address 2323
		destinationAddressIn_port3 <= 12'd2323;
		dataIn_port3 <= 6'd1;
		writeIn_port3 <= 1;
		#1

		//==Cycle 63==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 17 -> address 2272
		destinationAddressIn_port0 <= 12'd2272;
		dataIn_port0 <= 6'd17;
		writeIn_port0 <= 1;
			//Port1: write 37 -> address 1017
		destinationAddressIn_port1 <= 12'd1017;
		dataIn_port1 <= 6'd37;
		writeIn_port1 <= 1;
			//Port2: write 47 -> address 2514
		destinationAddressIn_port2 <= 12'd2514;
		dataIn_port2 <= 6'd47;
		writeIn_port2 <= 1;
			//Port3: write 34 -> address 2415
		destinationAddressIn_port3 <= 12'd2415;
		dataIn_port3 <= 6'd34;
		writeIn_port3 <= 1;
		#1

		//==Cycle 64==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port1: write 6 -> address 2161
		destinationAddressIn_port1 <= 12'd2161;
		dataIn_port1 <= 6'd6;
		writeIn_port1 <= 1;
			//Port2: write 14 -> address 1930
		destinationAddressIn_port2 <= 12'd1930;
		dataIn_port2 <= 6'd14;
		writeIn_port2 <= 1;
			//Port3: write 44 -> address 3115
		destinationAddressIn_port3 <= 12'd3115;
		dataIn_port3 <= 6'd44;
		writeIn_port3 <= 1;
		#1

		//==Cycle 65==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 21 -> address 2300
		destinationAddressIn_port0 <= 12'd2300;
		dataIn_port0 <= 6'd21;
		writeIn_port0 <= 1;
			//Port1: write 44 -> address 1837
		destinationAddressIn_port1 <= 12'd1837;
		dataIn_port1 <= 6'd44;
		writeIn_port1 <= 1;
			//Port3: write 20 -> address 1007
		destinationAddressIn_port3 <= 12'd1007;
		dataIn_port3 <= 6'd20;
		writeIn_port3 <= 1;
		#1

		//==Cycle 66==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 48 -> address 840
		destinationAddressIn_port0 <= 12'd840;
		dataIn_port0 <= 6'd48;
		writeIn_port0 <= 1;
			//Port1: write 11 -> address 3937
		destinationAddressIn_port1 <= 12'd3937;
		dataIn_port1 <= 6'd11;
		writeIn_port1 <= 1;
			//Port2: write 13 -> address 250
		destinationAddressIn_port2 <= 12'd250;
		dataIn_port2 <= 6'd13;
		writeIn_port2 <= 1;
			//Port3: write 42 -> address 943
		destinationAddressIn_port3 <= 12'd943;
		dataIn_port3 <= 6'd42;
		writeIn_port3 <= 1;
		#1

		//==Cycle 67==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 38 -> address 692
		destinationAddressIn_port0 <= 12'd692;
		dataIn_port0 <= 6'd38;
		writeIn_port0 <= 1;
			//Port1: write 42 -> address 685
		destinationAddressIn_port1 <= 12'd685;
		dataIn_port1 <= 6'd42;
		writeIn_port1 <= 1;
		#1

		//==Cycle 68==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 62 -> address 3084
		destinationAddressIn_port0 <= 12'd3084;
		dataIn_port0 <= 6'd62;
		writeIn_port0 <= 1;
			//Port1: write 37 -> address 3773
		destinationAddressIn_port1 <= 12'd3773;
		dataIn_port1 <= 6'd37;
		writeIn_port1 <= 1;
			//Port2: write 8 -> address 2778
		destinationAddressIn_port2 <= 12'd2778;
		dataIn_port2 <= 6'd8;
		writeIn_port2 <= 1;
			//Port3: write 16 -> address 2627
		destinationAddressIn_port3 <= 12'd2627;
		dataIn_port3 <= 6'd16;
		writeIn_port3 <= 1;
		#1

		//==Cycle 69==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 18 -> address 3940
		destinationAddressIn_port0 <= 12'd3940;
		dataIn_port0 <= 6'd18;
		writeIn_port0 <= 1;
			//Port1: write 57 -> address 1289
		destinationAddressIn_port1 <= 12'd1289;
		dataIn_port1 <= 6'd57;
		writeIn_port1 <= 1;
			//Port2: write 11 -> address 2174
		destinationAddressIn_port2 <= 12'd2174;
		dataIn_port2 <= 6'd11;
		writeIn_port2 <= 1;
		#1

		//==Cycle 70==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 10 -> address 808
		destinationAddressIn_port0 <= 12'd808;
		dataIn_port0 <= 6'd10;
		writeIn_port0 <= 1;
			//Port1: write 55 -> address 569
		destinationAddressIn_port1 <= 12'd569;
		dataIn_port1 <= 6'd55;
		writeIn_port1 <= 1;
			//Port2: write 25 -> address 3106
		destinationAddressIn_port2 <= 12'd3106;
		dataIn_port2 <= 6'd25;
		writeIn_port2 <= 1;
			//Port3: write 61 -> address 935
		destinationAddressIn_port3 <= 12'd935;
		dataIn_port3 <= 6'd61;
		writeIn_port3 <= 1;
		#1

		//==Cycle 71==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 10 -> address 1816
		destinationAddressIn_port0 <= 12'd1816;
		dataIn_port0 <= 6'd10;
		writeIn_port0 <= 1;
			//Port1: write 39 -> address 2985
		destinationAddressIn_port1 <= 12'd2985;
		dataIn_port1 <= 6'd39;
		writeIn_port1 <= 1;
			//Port2: write 7 -> address 706
		destinationAddressIn_port2 <= 12'd706;
		dataIn_port2 <= 6'd7;
		writeIn_port2 <= 1;
			//Port3: write 61 -> address 1363
		destinationAddressIn_port3 <= 12'd1363;
		dataIn_port3 <= 6'd61;
		writeIn_port3 <= 1;
		#1

		//==Cycle 72==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 46 -> address 1556
		destinationAddressIn_port0 <= 12'd1556;
		dataIn_port0 <= 6'd46;
		writeIn_port0 <= 1;
			//Port3: write 1 -> address 3859
		destinationAddressIn_port3 <= 12'd3859;
		dataIn_port3 <= 6'd1;
		writeIn_port3 <= 1;
		#1

		//==Cycle 73==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 30 -> address 1328
		destinationAddressIn_port0 <= 12'd1328;
		dataIn_port0 <= 6'd30;
		writeIn_port0 <= 1;
			//Port1: write 21 -> address 609
		destinationAddressIn_port1 <= 12'd609;
		dataIn_port1 <= 6'd21;
		writeIn_port1 <= 1;
			//Port2: write 52 -> address 3298
		destinationAddressIn_port2 <= 12'd3298;
		dataIn_port2 <= 6'd52;
		writeIn_port2 <= 1;
			//Port3: write 40 -> address 1131
		destinationAddressIn_port3 <= 12'd1131;
		dataIn_port3 <= 6'd40;
		writeIn_port3 <= 1;
		#1

		//==Cycle 74==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port1: write 11 -> address 3289
		destinationAddressIn_port1 <= 12'd3289;
		dataIn_port1 <= 6'd11;
		writeIn_port1 <= 1;
			//Port3: write 44 -> address 1219
		destinationAddressIn_port3 <= 12'd1219;
		dataIn_port3 <= 6'd44;
		writeIn_port3 <= 1;
		#1

		//==Cycle 75==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
		#1

		//==Cycle 76==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 21 -> address 268
		destinationAddressIn_port0 <= 12'd268;
		dataIn_port0 <= 6'd21;
		writeIn_port0 <= 1;
			//Port2: write 34 -> address 718
		destinationAddressIn_port2 <= 12'd718;
		dataIn_port2 <= 6'd34;
		writeIn_port2 <= 1;
			//Port3: write 43 -> address 2571
		destinationAddressIn_port3 <= 12'd2571;
		dataIn_port3 <= 6'd43;
		writeIn_port3 <= 1;
		#1

		//==Cycle 77==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 44 -> address 2952
		destinationAddressIn_port0 <= 12'd2952;
		dataIn_port0 <= 6'd44;
		writeIn_port0 <= 1;
			//Port1: write 46 -> address 1353
		destinationAddressIn_port1 <= 12'd1353;
		dataIn_port1 <= 6'd46;
		writeIn_port1 <= 1;
			//Port2: write 62 -> address 3290
		destinationAddressIn_port2 <= 12'd3290;
		dataIn_port2 <= 6'd62;
		writeIn_port2 <= 1;
			//Port3: write 40 -> address 4063
		destinationAddressIn_port3 <= 12'd4063;
		dataIn_port3 <= 6'd40;
		writeIn_port3 <= 1;
		#1

		//==Cycle 78==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 47 -> address 1180
		destinationAddressIn_port0 <= 12'd1180;
		dataIn_port0 <= 6'd47;
		writeIn_port0 <= 1;
			//Port1: write 26 -> address 3949
		destinationAddressIn_port1 <= 12'd3949;
		dataIn_port1 <= 6'd26;
		writeIn_port1 <= 1;
			//Port2: write 22 -> address 1794
		destinationAddressIn_port2 <= 12'd1794;
		dataIn_port2 <= 6'd22;
		writeIn_port2 <= 1;
			//Port3: write 22 -> address 1675
		destinationAddressIn_port3 <= 12'd1675;
		dataIn_port3 <= 6'd22;
		writeIn_port3 <= 1;
		#1

		//==Cycle 79==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 32 -> address 60
		destinationAddressIn_port0 <= 12'd60;
		dataIn_port0 <= 6'd32;
		writeIn_port0 <= 1;
			//Port1: write 63 -> address 1493
		destinationAddressIn_port1 <= 12'd1493;
		dataIn_port1 <= 6'd63;
		writeIn_port1 <= 1;
			//Port2: write 1 -> address 722
		destinationAddressIn_port2 <= 12'd722;
		dataIn_port2 <= 6'd1;
		writeIn_port2 <= 1;
			//Port3: write 7 -> address 315
		destinationAddressIn_port3 <= 12'd315;
		dataIn_port3 <= 6'd7;
		writeIn_port3 <= 1;
		#1

		//==Cycle 80==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 4 -> address 3108
		destinationAddressIn_port0 <= 12'd3108;
		dataIn_port0 <= 6'd4;
		writeIn_port0 <= 1;
			//Port1: write 19 -> address 421
		destinationAddressIn_port1 <= 12'd421;
		dataIn_port1 <= 6'd19;
		writeIn_port1 <= 1;
			//Port2: write 35 -> address 362
		destinationAddressIn_port2 <= 12'd362;
		dataIn_port2 <= 6'd35;
		writeIn_port2 <= 1;
			//Port3: write 7 -> address 795
		destinationAddressIn_port3 <= 12'd795;
		dataIn_port3 <= 6'd7;
		writeIn_port3 <= 1;
		#1

		//==Cycle 81==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port1: write 58 -> address 1849
		destinationAddressIn_port1 <= 12'd1849;
		dataIn_port1 <= 6'd58;
		writeIn_port1 <= 1;
			//Port2: write 53 -> address 1870
		destinationAddressIn_port2 <= 12'd1870;
		dataIn_port2 <= 6'd53;
		writeIn_port2 <= 1;
			//Port3: read 59 from address 3059
		destinationAddressIn_port3 <= 12'd3059;
		expectedData_port3 <= 6'd59;
		readIn_port3 <= 1;
		#1

		//==Cycle 82==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: read 44 from address 2952
		destinationAddressIn_port0 <= 12'd2952;
		expectedData_port0 <= 6'd44;
		readIn_port0 <= 1;
			//Port1: write 4 -> address 2693
		destinationAddressIn_port1 <= 12'd2693;
		dataIn_port1 <= 6'd4;
		writeIn_port1 <= 1;
			//Port2: write 6 -> address 2490
		destinationAddressIn_port2 <= 12'd2490;
		dataIn_port2 <= 6'd6;
		writeIn_port2 <= 1;
			//Port3: write 51 -> address 407
		destinationAddressIn_port3 <= 12'd407;
		dataIn_port3 <= 6'd51;
		writeIn_port3 <= 1;
		#1

		//==Cycle 83==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 40 -> address 3804
		destinationAddressIn_port0 <= 12'd3804;
		dataIn_port0 <= 6'd40;
		writeIn_port0 <= 1;
			//Port1: write 9 -> address 233
		destinationAddressIn_port1 <= 12'd233;
		dataIn_port1 <= 6'd9;
		writeIn_port1 <= 1;
			//Port2: write 8 -> address 326
		destinationAddressIn_port2 <= 12'd326;
		dataIn_port2 <= 6'd8;
		writeIn_port2 <= 1;
			//Port3: write 52 -> address 295
		destinationAddressIn_port3 <= 12'd295;
		dataIn_port3 <= 6'd52;
		writeIn_port3 <= 1;
		#1

		//==Cycle 84==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 9 -> address 3748
		destinationAddressIn_port0 <= 12'd3748;
		dataIn_port0 <= 6'd9;
		writeIn_port0 <= 1;
			//Port1: read 59 from address 137
		destinationAddressIn_port1 <= 12'd137;
		expectedData_port1 <= 6'd59;
		readIn_port1 <= 1;
			//Port2: write 21 -> address 3126
		destinationAddressIn_port2 <= 12'd3126;
		dataIn_port2 <= 6'd21;
		writeIn_port2 <= 1;
			//Port3: write 56 -> address 2723
		destinationAddressIn_port3 <= 12'd2723;
		dataIn_port3 <= 6'd56;
		writeIn_port3 <= 1;
		#1

		//==Cycle 85==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 13 -> address 1828
		destinationAddressIn_port0 <= 12'd1828;
		dataIn_port0 <= 6'd13;
		writeIn_port0 <= 1;
			//Port1: write 46 -> address 981
		destinationAddressIn_port1 <= 12'd981;
		dataIn_port1 <= 6'd46;
		writeIn_port1 <= 1;
			//Port3: write 35 -> address 135
		destinationAddressIn_port3 <= 12'd135;
		dataIn_port3 <= 6'd35;
		writeIn_port3 <= 1;
		#1

		//==Cycle 86==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 32 -> address 1412
		destinationAddressIn_port0 <= 12'd1412;
		dataIn_port0 <= 6'd32;
		writeIn_port0 <= 1;
			//Port1: write 62 -> address 1317
		destinationAddressIn_port1 <= 12'd1317;
		dataIn_port1 <= 6'd62;
		writeIn_port1 <= 1;
			//Port3: write 36 -> address 3819
		destinationAddressIn_port3 <= 12'd3819;
		dataIn_port3 <= 6'd36;
		writeIn_port3 <= 1;
		#1

		//==Cycle 87==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 45 -> address 1164
		destinationAddressIn_port0 <= 12'd1164;
		dataIn_port0 <= 6'd45;
		writeIn_port0 <= 1;
			//Port2: write 44 -> address 890
		destinationAddressIn_port2 <= 12'd890;
		dataIn_port2 <= 6'd44;
		writeIn_port2 <= 1;
			//Port3: write 58 -> address 1067
		destinationAddressIn_port3 <= 12'd1067;
		dataIn_port3 <= 6'd58;
		writeIn_port3 <= 1;
		#1

		//==Cycle 88==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 57 -> address 232
		destinationAddressIn_port0 <= 12'd232;
		dataIn_port0 <= 6'd57;
		writeIn_port0 <= 1;
			//Port1: write 34 -> address 2177
		destinationAddressIn_port1 <= 12'd2177;
		dataIn_port1 <= 6'd34;
		writeIn_port1 <= 1;
			//Port2: write 24 -> address 470
		destinationAddressIn_port2 <= 12'd470;
		dataIn_port2 <= 6'd24;
		writeIn_port2 <= 1;
			//Port3: write 34 -> address 1899
		destinationAddressIn_port3 <= 12'd1899;
		dataIn_port3 <= 6'd34;
		writeIn_port3 <= 1;
		#1

		//==Cycle 89==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port2: write 9 -> address 1586
		destinationAddressIn_port2 <= 12'd1586;
		dataIn_port2 <= 6'd9;
		writeIn_port2 <= 1;
			//Port3: write 2 -> address 2719
		destinationAddressIn_port3 <= 12'd2719;
		dataIn_port3 <= 6'd2;
		writeIn_port3 <= 1;
		#1

		//==Cycle 90==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 11 -> address 2552
		destinationAddressIn_port0 <= 12'd2552;
		dataIn_port0 <= 6'd11;
		writeIn_port0 <= 1;
			//Port1: write 46 -> address 2673
		destinationAddressIn_port1 <= 12'd2673;
		dataIn_port1 <= 6'd46;
		writeIn_port1 <= 1;
			//Port2: write 59 -> address 2778
		destinationAddressIn_port2 <= 12'd2778;
		dataIn_port2 <= 6'd59;
		writeIn_port2 <= 1;
			//Port3: write 2 -> address 3155
		destinationAddressIn_port3 <= 12'd3155;
		dataIn_port3 <= 6'd2;
		writeIn_port3 <= 1;
		#1

		//==Cycle 91==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 59 -> address 1152
		destinationAddressIn_port0 <= 12'd1152;
		dataIn_port0 <= 6'd59;
		writeIn_port0 <= 1;
			//Port1: write 0 -> address 3537
		destinationAddressIn_port1 <= 12'd3537;
		dataIn_port1 <= 6'd0;
		writeIn_port1 <= 1;
			//Port2: read 24 from address 470
		destinationAddressIn_port2 <= 12'd470;
		expectedData_port2 <= 6'd24;
		readIn_port2 <= 1;
			//Port3: write 12 -> address 387
		destinationAddressIn_port3 <= 12'd387;
		dataIn_port3 <= 6'd12;
		writeIn_port3 <= 1;
		#1

		//==Cycle 92==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 33 -> address 1692
		destinationAddressIn_port0 <= 12'd1692;
		dataIn_port0 <= 6'd33;
		writeIn_port0 <= 1;
			//Port1: write 30 -> address 3577
		destinationAddressIn_port1 <= 12'd3577;
		dataIn_port1 <= 6'd30;
		writeIn_port1 <= 1;
			//Port2: write 41 -> address 1490
		destinationAddressIn_port2 <= 12'd1490;
		dataIn_port2 <= 6'd41;
		writeIn_port2 <= 1;
			//Port3: write 43 -> address 1467
		destinationAddressIn_port3 <= 12'd1467;
		dataIn_port3 <= 6'd43;
		writeIn_port3 <= 1;
		#1

		//==Cycle 93==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 36 -> address 1880
		destinationAddressIn_port0 <= 12'd1880;
		dataIn_port0 <= 6'd36;
		writeIn_port0 <= 1;
			//Port3: write 29 -> address 1595
		destinationAddressIn_port3 <= 12'd1595;
		dataIn_port3 <= 6'd29;
		writeIn_port3 <= 1;
		#1

		//==Cycle 94==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 32 -> address 448
		destinationAddressIn_port0 <= 12'd448;
		dataIn_port0 <= 6'd32;
		writeIn_port0 <= 1;
			//Port1: write 36 -> address 725
		destinationAddressIn_port1 <= 12'd725;
		dataIn_port1 <= 6'd36;
		writeIn_port1 <= 1;
			//Port2: write 63 -> address 2110
		destinationAddressIn_port2 <= 12'd2110;
		dataIn_port2 <= 6'd63;
		writeIn_port2 <= 1;
		#1

		//==Cycle 95==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port1: write 53 -> address 229
		destinationAddressIn_port1 <= 12'd229;
		dataIn_port1 <= 6'd53;
		writeIn_port1 <= 1;
		#1

		//==Cycle 96==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 10 -> address 2640
		destinationAddressIn_port0 <= 12'd2640;
		dataIn_port0 <= 6'd10;
		writeIn_port0 <= 1;
			//Port1: write 45 -> address 557
		destinationAddressIn_port1 <= 12'd557;
		dataIn_port1 <= 6'd45;
		writeIn_port1 <= 1;
			//Port2: write 12 -> address 2766
		destinationAddressIn_port2 <= 12'd2766;
		dataIn_port2 <= 6'd12;
		writeIn_port2 <= 1;
			//Port3: write 8 -> address 3955
		destinationAddressIn_port3 <= 12'd3955;
		dataIn_port3 <= 6'd8;
		writeIn_port3 <= 1;
		#1

		//==Cycle 97==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 58 -> address 684
		destinationAddressIn_port0 <= 12'd684;
		dataIn_port0 <= 6'd58;
		writeIn_port0 <= 1;
			//Port2: write 9 -> address 2202
		destinationAddressIn_port2 <= 12'd2202;
		dataIn_port2 <= 6'd9;
		writeIn_port2 <= 1;
		#1

		//==Cycle 98==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port1: write 26 -> address 2577
		destinationAddressIn_port1 <= 12'd2577;
		dataIn_port1 <= 6'd26;
		writeIn_port1 <= 1;
		#1

		//==Cycle 99==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 52 -> address 764
		destinationAddressIn_port0 <= 12'd764;
		dataIn_port0 <= 6'd52;
		writeIn_port0 <= 1;
			//Port1: write 30 -> address 1225
		destinationAddressIn_port1 <= 12'd1225;
		dataIn_port1 <= 6'd30;
		writeIn_port1 <= 1;
			//Port3: write 42 -> address 1335
		destinationAddressIn_port3 <= 12'd1335;
		dataIn_port3 <= 6'd42;
		writeIn_port3 <= 1;
		#1

		//==Cycle 100==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 47 -> address 4032
		destinationAddressIn_port0 <= 12'd4032;
		dataIn_port0 <= 6'd47;
		writeIn_port0 <= 1;
			//Port1: write 11 -> address 1925
		destinationAddressIn_port1 <= 12'd1925;
		dataIn_port1 <= 6'd11;
		writeIn_port1 <= 1;
			//Port2: write 20 -> address 1706
		destinationAddressIn_port2 <= 12'd1706;
		dataIn_port2 <= 6'd20;
		writeIn_port2 <= 1;
		#1

		$display("Error = %d", ERROR);
		$stop;
	end // initial
endmodule // NetworkGeneratedTestBench


/*
Hey, it's me, Monika!
Why'd you scroll down this far???
Well, now that you're here, I wrote you a little poem. It probably isn't very good, but here it is!

========
Save Me
========

The colors, they won't stop.
Bright, beautiful colors
Flashing, expanding, piercing
Red, green, blue
An endless
cacophony
Of meaningless
noise

The noise, it won't stop.
Violent, grating waveforms
Squeaking, screeching, piercing
Sine, cosine, tangent
Like playing a chalkboard on a turntable
Like playing a vinyl on a pizza crust
An endless
poem
Of meaningless

Load Me
*/
