Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: trafficController.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "trafficController.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "trafficController"
Output Format                      : NGC
Target Device                      : xc3s50an-4-tqg144

---- Source Options
Top Module Name                    : trafficController
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "counter_4bit.v" in library work
Compiling verilog file "trafficTimer.v" in library work
Module <counter_4bit> compiled
Compiling verilog file "trafficNextState.v" in library work
Module <trafficTimer> compiled
Compiling verilog file "trafficlightDecoder.v" in library work
Module <trafficNextState> compiled
Compiling verilog file "carSensorSync.v" in library work
Module <trafficlightDecoder> compiled
Compiling verilog file "trafficController.v" in library work
Module <carSensorSync> compiled
Module <trafficController> compiled
No errors in compilation
Analysis of file <"trafficController.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <trafficController> in library <work>.

Analyzing hierarchy for module <carSensorSync> in library <work>.

Analyzing hierarchy for module <trafficTimer> in library <work> with parameters.
	onesec_clockcount = "00000010111110101111000010000000"

Analyzing hierarchy for module <trafficNextState> in library <work> with parameters.
	STATE_HG = "00"
	STATE_HY = "01"
	STATE_SG = "11"
	STATE_SY = "10"

Analyzing hierarchy for module <trafficlightDecoder> in library <work> with parameters.
	STATE_HG = "00"
	STATE_HY = "01"
	STATE_SG = "11"
	STATE_SY = "10"

Analyzing hierarchy for module <counter_4bit> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <trafficController>.
Module <trafficController> is correct for synthesis.
 
Analyzing module <carSensorSync> in library <work>.
Module <carSensorSync> is correct for synthesis.
 
Analyzing module <trafficTimer> in library <work>.
	onesec_clockcount = 32'sb00000010111110101111000010000000
WARNING:Xst:905 - "trafficTimer.v" line 63: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <reg_country>, <reg_yellow>
Module <trafficTimer> is correct for synthesis.
 
Analyzing module <counter_4bit> in library <work>.
Module <counter_4bit> is correct for synthesis.
 
Analyzing module <trafficNextState> in library <work>.
	STATE_HG = 2'b00
	STATE_HY = 2'b01
	STATE_SG = 2'b11
	STATE_SY = 2'b10
WARNING:Xst:916 - "trafficNextState.v" line 54: Delay is ignored for synthesis.
WARNING:Xst:916 - "trafficNextState.v" line 62: Delay is ignored for synthesis.
WARNING:Xst:916 - "trafficNextState.v" line 70: Delay is ignored for synthesis.
WARNING:Xst:916 - "trafficNextState.v" line 78: Delay is ignored for synthesis.
Module <trafficNextState> is correct for synthesis.
 
Analyzing module <trafficlightDecoder> in library <work>.
	STATE_HG = 2'b00
	STATE_HY = 2'b01
	STATE_SG = 2'b11
	STATE_SY = 2'b10
Module <trafficlightDecoder> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <carSensorSync>.
    Related source file is "carSensorSync.v".
    Found 1-bit register for signal <car_sync>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <carSensorSync> synthesized.


Synthesizing Unit <trafficNextState>.
    Related source file is "trafficNextState.v".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clock                     (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <timer_reset>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <trafficNextState> synthesized.


Synthesizing Unit <trafficlightDecoder>.
    Related source file is "trafficlightDecoder.v".
Unit <trafficlightDecoder> synthesized.


Synthesizing Unit <counter_4bit>.
    Related source file is "counter_4bit.v".
    Found 4-bit up counter for signal <cnt>.
    Summary:
	inferred   1 Counter(s).
Unit <counter_4bit> synthesized.


Synthesizing Unit <trafficTimer>.
    Related source file is "trafficTimer.v".
    Found 32-bit up counter for signal <clockcount>.
    Found 1-bit register for signal <count>.
    Found 4-bit comparator greatequal for signal <time_country$cmp_ge0000> created at line 64.
    Found 4-bit comparator greatequal for signal <time_yellow$cmp_ge0000> created at line 66.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <trafficTimer> synthesized.


Synthesizing Unit <trafficController>.
    Related source file is "trafficController.v".
WARNING:Xst:646 - Signal <traffic_state<1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <trafficController> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 32-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 3
 1-bit register                                        : 3
# Comparators                                          : 2
 4-bit comparator greatequal                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <nextstate/state/FSM> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Counters                                             : 2
 32-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 3
 Flip-Flops                                            : 3
# Comparators                                          : 2
 4-bit comparator greatequal                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <timer_reset> has a constant value of 0 in block <trafficNextState>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <trafficController> ...

Optimizing unit <trafficNextState> ...

Optimizing unit <trafficTimer> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block trafficController, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 40
 Flip-Flops                                            : 40

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : trafficController.ngr
Top Level Output File Name         : trafficController
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 17

Cell Usage :
# BELS                             : 130
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 31
#      LUT2                        : 2
#      LUT2_L                      : 1
#      LUT3                        : 3
#      LUT4                        : 15
#      MUXCY                       : 39
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 40
#      FDC                         : 2
#      FDCE                        : 1
#      FDR                         : 37
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 10
#      OBUF                        : 6
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50antqg144-4 

 Number of Slices:                       28  out of    704     3%  
 Number of Slice Flip Flops:             40  out of   1408     2%  
 Number of 4 input LUTs:                 56  out of   1408     3%  
 Number of IOs:                          17
 Number of bonded IOBs:                  17  out of    108    15%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)        | Load  |
-----------------------------------+------------------------------+-------+
clock                              | BUFGP                        | 36    |
timer/count                        | NONE(timer/timeCounter/cnt_3)| 4     |
-----------------------------------+------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 3     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.421ns (Maximum Frequency: 155.734MHz)
   Minimum input arrival time before clock: 5.698ns
   Maximum output required time after clock: 6.839ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 6.421ns (frequency: 155.734MHz)
  Total number of paths / destination ports: 1588 / 67
-------------------------------------------------------------------------
Delay:               6.421ns (Levels of Logic = 10)
  Source:            timer/clockcount_8 (FF)
  Destination:       timer/clockcount_31 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: timer/clockcount_8 to timer/clockcount_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.590  timer/clockcount_8 (timer/clockcount_8)
     LUT4:I0->O            1   0.648   0.000  timer/clockcount_cmp_eq0000_wg_lut<0> (timer/clockcount_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.632   0.000  timer/clockcount_cmp_eq0000_wg_cy<0> (timer/clockcount_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  timer/clockcount_cmp_eq0000_wg_cy<1> (timer/clockcount_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  timer/clockcount_cmp_eq0000_wg_cy<2> (timer/clockcount_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  timer/clockcount_cmp_eq0000_wg_cy<3> (timer/clockcount_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  timer/clockcount_cmp_eq0000_wg_cy<4> (timer/clockcount_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  timer/clockcount_cmp_eq0000_wg_cy<5> (timer/clockcount_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  timer/clockcount_cmp_eq0000_wg_cy<6> (timer/clockcount_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O           2   0.269   0.527  timer/clockcount_cmp_eq0000_wg_cy<7> (timer/clockcount_cmp_eq0000)
     LUT2:I1->O           32   0.643   1.262  timer/clockcount_or00001 (timer/clockcount_or0000)
     FDR:R                     0.869          timer/clockcount_0
    ----------------------------------------
    Total                      6.421ns (4.042ns logic, 2.379ns route)
                                       (62.9% logic, 37.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'timer/count'
  Clock period: 4.287ns (frequency: 233.263MHz)
  Total number of paths / destination ports: 26 / 8
-------------------------------------------------------------------------
Delay:               4.287ns (Levels of Logic = 2)
  Source:            timer/timeCounter/cnt_1 (FF)
  Destination:       timer/timeCounter/cnt_3 (FF)
  Source Clock:      timer/count rising
  Destination Clock: timer/count rising

  Data Path: timer/timeCounter/cnt_1 to timer/timeCounter/cnt_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.591   0.812  timer/timeCounter/cnt_1 (timer/timeCounter/cnt_1)
     LUT2_L:I0->LO         1   0.648   0.132  timer/timeCounter/cnt_or0000_SW0 (N01)
     LUT4:I2->O            4   0.648   0.587  timer/timeCounter/cnt_or0000 (timer/timeCounter/cnt_or0000)
     FDR:R                     0.869          timer/timeCounter/cnt_0
    ----------------------------------------
    Total                      4.287ns (2.756ns logic, 1.531ns route)
                                       (64.3% logic, 35.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 44 / 35
-------------------------------------------------------------------------
Offset:              5.698ns (Levels of Logic = 5)
  Source:            time_country<0> (PAD)
  Destination:       nextstate/state_FSM_FFd2 (FF)
  Destination Clock: clock rising

  Data Path: time_country<0> to nextstate/state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.849   0.452  time_country_0_IBUF (time_country_0_IBUF)
     LUT4:I2->O            1   0.648   0.500  timer/time_country2 (timer/time_country1)
     LUT3:I1->O            1   0.643   0.500  timer/time_country1_SW0 (N4)
     LUT3:I1->O            1   0.643   0.563  timer/time_country1 (al_country)
     LUT4:I0->O            1   0.648   0.000  nextstate/state_FSM_FFd2-In1 (nextstate/state_FSM_FFd2-In)
     FDC:D                     0.252          nextstate/state_FSM_FFd2
    ----------------------------------------
    Total                      5.698ns (3.683ns logic, 2.015ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'timer/count'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.589ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       timer/timeCounter/cnt_3 (FF)
  Destination Clock: timer/count rising

  Data Path: reset to timer/timeCounter/cnt_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.849   0.636  reset_IBUF (reset_IBUF)
     LUT4:I3->O            4   0.648   0.587  timer/timeCounter/cnt_or0000 (timer/timeCounter/cnt_or0000)
     FDR:R                     0.869          timer/timeCounter/cnt_0
    ----------------------------------------
    Total                      3.589ns (2.366ns logic, 1.223ns route)
                                       (65.9% logic, 34.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              6.839ns (Levels of Logic = 2)
  Source:            nextstate/state_FSM_FFd2 (FF)
  Destination:       country_red (PAD)
  Source Clock:      clock rising

  Data Path: nextstate/state_FSM_FFd2 to country_red
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.591   0.633  nextstate/state_FSM_FFd2 (nextstate/state_FSM_FFd2)
     INV:I->O              2   0.648   0.447  decoder/highway_green1_INV_0 (country_red_OBUF)
     OBUF:I->O                 4.520          country_red_OBUF (country_red)
    ----------------------------------------
    Total                      6.839ns (5.759ns logic, 1.080ns route)
                                       (84.2% logic, 15.8% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 2.57 secs
 
--> 


Total memory usage is 501144 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :    1 (   0 filtered)

