// Seed: 3492045845
module module_0 (
    output supply1 id_0
);
  id_2 :
  assert property (@(posedge -1'h0) -1) id_2 <= -1;
  wire id_3;
  wire id_4, id_5, id_6, id_7;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd33,
    parameter id_4 = 32'd87,
    parameter id_7 = 32'd88
) (
    input  wand  id_0,
    input  wand  id_1,
    output wand  _id_2,
    input  tri   id_3,
    input  tri0  _id_4,
    output logic id_5
    , id_11,
    input  wire  id_6,
    input  wor   _id_7,
    output wand  id_8,
    output tri   id_9 [-1 : 1]
);
  assign id_5 = id_7;
  logic id_12[id_4 : -1] = {id_1, 1'b0 - id_12 ^ id_0, id_3};
  wire [-1 'b0 : id_7] id_13[id_4 : id_2];
  wire id_14;
  module_0 modCall_1 (id_9);
  always begin : LABEL_0
    if (1);
    else while (1) id_5 <= 1;
    id_12 = id_1;
  end
  assign #1 id_13 = id_14;
endmodule
