INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA_RISC/20240619_UVM_AXI_LITE_Slave_Memory/20240619_UVM_AXI_LITE_Slave_Memory.srcs/sources_1/imports/new/AXI_Memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_Slave_Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA_RISC/20240619_UVM_AXI_LITE_Slave_Memory/20240619_UVM_AXI_LITE_Slave_Memory.srcs/sim_1/imports/new/tb_Axi_slave_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_AXI_Slave
