assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 7)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 0) && (stage1_output <= 7)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 31)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 31)) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 32) && (stage1_input <= 63)) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 32) && (s6_::stage1_input <= 63)) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 8) && (s6_::stage1_output <= 15)) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 8) && (stage1_output <= 15)) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 40) && (stage1_input <= 63)) |-> (s6_::stage1_input >= 40) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 40) && (s6_::stage1_input <= 63)) |-> (stage1_input >= 40) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 2) && (stage1_output <= 7)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 2) && (stage1_output <= 7)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 2) && (s6_::stage1_output <= 7)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 2) && (s6_::stage1_output <= 7)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 19)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 19)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 11) && (s6_::stage1_output <= 15)) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 11) && (stage1_output <= 15)) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 11) && (stage1_output <= 15)) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 11) && (s6_::stage1_output <= 15)) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 46) && (s6_::stage1_input <= 63)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 46) && (stage1_input <= 63)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 20) && (s6_::stage1_input <= 39)) |-> (stage1_input >= 20) && (stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 20) && (stage1_input <= 39)) |-> (s6_::stage1_input >= 20) && (s6_::stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 47) && (s6_::stage1_input <= 63)) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 47) && (s6_::stage1_input <= 63)) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 47) && (stage1_input <= 63)) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 47) && (stage1_input <= 63)) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 14) && (stage1_input <= 31)) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 14) && (s6_::stage1_input <= 31)) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 14) && (s6_::stage1_input <= 31)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 14) && (stage1_input <= 31)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 14)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 14)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 49) && (stage1_input <= 63)) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 49) && (s6_::stage1_input <= 63)) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 9) && (stage1_output <= 12)) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 9) && (s6_::stage1_output <= 12)) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 9) && (stage1_output <= 12)) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 9) && (s6_::stage1_output <= 12)) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 15) && (s6_::stage1_input <= 30)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 15) && (stage1_input <= 30)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 13)) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 13)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 13)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 13)) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 50) && (s6_::stage1_input <= 63)) |-> (s6_::stage1_input >= 40) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 50) && (stage1_input <= 63)) |-> (stage1_input >= 40) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 50) && (stage1_input <= 63)) |-> (s6_::stage1_input >= 40) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 50) && (s6_::stage1_input <= 63)) |-> (stage1_input >= 40) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 50) && (s6_::stage1_input <= 63)) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 50) && (stage1_input <= 63)) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 50) && (s6_::stage1_input <= 63)) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 50) && (stage1_input <= 63)) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 31) && (s6_::stage1_input <= 45)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 31) && (stage1_input <= 45)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 32) && (s6_::stage1_input <= 46)) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 32) && (stage1_input <= 46)) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 32) && (s6_::stage1_input <= 46)) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 32) && (stage1_input <= 46)) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 36) && (s6_::stage1_input <= 48)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 36) && (stage1_input <= 48)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 5) && (stage1_output <= 7)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 5) && (s6_::stage1_output <= 7)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 5) && (stage1_output <= 7)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 5) && (s6_::stage1_output <= 7)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 11)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 11)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 11)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 11)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 8) && (stage1_output <= 10)) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 8) && (s6_::stage1_output <= 10)) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 8) && (s6_::stage1_output <= 10)) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 8) && (stage1_output <= 10)) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 8) && (stage1_input <= 19)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 8) && (s6_::stage1_input <= 19)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 8) && (s6_::stage1_input <= 19)) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 8) && (stage1_input <= 19)) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 10) && (stage1_input <= 21)) |-> (s6_::stage1_input >= 10) && (s6_::stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 10) && (s6_::stage1_input <= 21)) |-> (stage1_input >= 10) && (stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 22) && (s6_::stage1_input <= 35)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 22) && (stage1_input <= 35)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 53) && (stage1_input <= 63)) |-> (stage1_input >= 40) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 53) && (stage1_input <= 63)) |-> (s6_::stage1_input >= 40) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 53) && (s6_::stage1_input <= 63)) |-> (stage1_input >= 40) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 53) && (s6_::stage1_input <= 63)) |-> (s6_::stage1_input >= 40) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 13) && (s6_::stage1_output <= 15)) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 13) && (stage1_output <= 15)) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 13) && (s6_::stage1_output <= 15)) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 13) && (stage1_output <= 15)) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 50) && (s6_::stage1_input <= 59)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 50) && (stage1_input <= 59)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 50) && (s6_::stage1_input <= 59)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 50) && (stage1_input <= 59)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 27) && (stage1_input <= 39)) |-> (s6_::stage1_input >= 20) && (s6_::stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 27) && (s6_::stage1_input <= 39)) |-> (s6_::stage1_input >= 20) && (s6_::stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 27) && (s6_::stage1_input <= 39)) |-> (stage1_input >= 20) && (stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 27) && (stage1_input <= 39)) |-> (stage1_input >= 20) && (stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 20) && (s6_::stage1_input <= 31)) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 20) && (stage1_input <= 31)) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 20) && (s6_::stage1_input <= 31)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 20) && (stage1_input <= 31)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 9)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 9)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 9)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 9)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 9)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 9)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 40) && (stage1_input <= 49)) |-> (stage1_input >= 40) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 40) && (stage1_input <= 49)) |-> (s6_::stage1_input >= 40) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 40) && (s6_::stage1_input <= 49)) |-> (stage1_input >= 40) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 40) && (s6_::stage1_input <= 49)) |-> (s6_::stage1_input >= 40) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 40) && (s6_::stage1_input <= 49)) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 40) && (s6_::stage1_input <= 49)) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 40) && (stage1_input <= 49)) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 40) && (stage1_input <= 49)) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 2) && (s6_::stage1_output <= 4)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 2) && (stage1_output <= 4)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 2) && (s6_::stage1_output <= 4)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 2) && (stage1_output <= 4)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 10) && (s6_::stage1_input <= 19)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 10) && (stage1_input <= 19)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 10) && (s6_::stage1_input <= 19)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 10) && (stage1_input <= 19)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 55) && (stage1_input <= 63)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 55) && (stage1_input <= 63)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 55) && (s6_::stage1_input <= 63)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 55) && (s6_::stage1_input <= 63)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 6) && (stage1_input <= 14)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 6) && (stage1_input <= 14)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 6) && (s6_::stage1_input <= 14)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 6) && (s6_::stage1_input <= 14)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 20) && (s6_::stage1_input <= 29)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 20) && (s6_::stage1_input <= 29)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 20) && (stage1_input <= 29)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 20) && (stage1_input <= 29)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 22) && (s6_::stage1_input <= 31)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 22) && (stage1_input <= 31)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 22) && (s6_::stage1_input <= 31)) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 22) && (stage1_input <= 31)) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 1)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 0) && (stage1_output <= 1)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 1)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 0) && (stage1_output <= 1)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 6) && (s6_::stage1_output <= 7)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 6) && (stage1_output <= 7)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 6) && (s6_::stage1_output <= 7)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 6) && (stage1_output <= 7)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 56) && (stage1_input <= 63)) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 56) && (s6_::stage1_input <= 63)) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 56) && (s6_::stage1_input <= 63)) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 56) && (stage1_input <= 63)) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 56) && (stage1_input <= 63)) |-> (stage1_input >= 40) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 56) && (s6_::stage1_input <= 63)) |-> (stage1_input >= 40) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 56) && (stage1_input <= 63)) |-> (s6_::stage1_input >= 40) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 56) && (s6_::stage1_input <= 63)) |-> (s6_::stage1_input >= 40) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 46) && (stage1_input <= 54)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 46) && (stage1_input <= 54)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 46) && (s6_::stage1_input <= 54)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 46) && (s6_::stage1_input <= 54)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 7)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 7)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7)) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 7)) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 7)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 8) && (s6_::stage1_output <= 9)) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 8) && (stage1_output <= 9)) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 8) && (stage1_output <= 9)) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 8) && (s6_::stage1_output <= 9)) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 51) && (s6_::stage1_input <= 57)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 51) && (stage1_input <= 57)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 51) && (stage1_input <= 57)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 51) && (s6_::stage1_input <= 57)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 14) && (stage1_input <= 21)) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 14) && (stage1_input <= 21)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 14) && (s6_::stage1_input <= 21)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 14) && (s6_::stage1_input <= 21)) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 10) && (s6_::stage1_output <= 11)) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 10) && (stage1_output <= 11)) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 10) && (s6_::stage1_output <= 11)) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 10) && (stage1_output <= 11)) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 24) && (stage1_input <= 31)) |-> (stage1_input >= 20) && (stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 24) && (s6_::stage1_input <= 31)) |-> (stage1_input >= 20) && (stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 24) && (s6_::stage1_input <= 31)) |-> (s6_::stage1_input >= 20) && (s6_::stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 24) && (stage1_input <= 31)) |-> (s6_::stage1_input >= 20) && (s6_::stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 6)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 6)) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 6)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 6)) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 15) && (s6_::stage1_input <= 22)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 15) && (s6_::stage1_input <= 22)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 15) && (stage1_input <= 22)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 15) && (stage1_input <= 22)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 24) && (stage1_input <= 31)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 24) && (s6_::stage1_input <= 31)) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 24) && (s6_::stage1_input <= 31)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 24) && (stage1_input <= 31)) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 39) && (s6_::stage1_input <= 45)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 39) && (stage1_input <= 45)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 39) && (stage1_input <= 45)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 39) && (s6_::stage1_input <= 45)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 23) && (stage1_input <= 30)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 23) && (stage1_input <= 30)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 23) && (s6_::stage1_input <= 30)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 23) && (s6_::stage1_input <= 30)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 50) && (stage1_input <= 56)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 50) && (stage1_input <= 56)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 50) && (s6_::stage1_input <= 56)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 50) && (s6_::stage1_input <= 56)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 8) && (stage1_input <= 14)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 8) && (s6_::stage1_input <= 14)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 8) && (s6_::stage1_input <= 14)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 8) && (stage1_input <= 14)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 10) && (stage1_input <= 16)) |-> (s6_::stage1_input >= 10) && (s6_::stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 10) && (s6_::stage1_input <= 16)) |-> (s6_::stage1_input >= 10) && (s6_::stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 10) && (stage1_input <= 16)) |-> (stage1_input >= 10) && (stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 10) && (s6_::stage1_input <= 16)) |-> (stage1_input >= 10) && (stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 11) && (stage1_output <= 12)) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 11) && (s6_::stage1_output <= 12)) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 11) && (s6_::stage1_output <= 12)) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 11) && (stage1_output <= 12)) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 36) && (stage1_input <= 42)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 36) && (s6_::stage1_input <= 42)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 36) && (s6_::stage1_input <= 42)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 36) && (stage1_input <= 42)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 7) && (s6_::stage1_input <= 13)) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 7) && (s6_::stage1_input <= 13)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 7) && (stage1_input <= 13)) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 7) && (stage1_input <= 13)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 13) && (s6_::stage1_output <= 14)) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 13) && (stage1_output <= 14)) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 13) && (stage1_output <= 14)) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 13) && (s6_::stage1_output <= 14)) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 4) && (stage1_input <= 9)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 4) && (stage1_input <= 9)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 4) && (s6_::stage1_input <= 9)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 4) && (s6_::stage1_input <= 9)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 40) && (stage1_input <= 45)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 40) && (stage1_input <= 45)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 40) && (s6_::stage1_input <= 45)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 40) && (s6_::stage1_input <= 45)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 24) && (s6_::stage1_input <= 30)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 24) && (s6_::stage1_input <= 30)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 24) && (stage1_input <= 30)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 24) && (stage1_input <= 30)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 4) && (stage1_input <= 9)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 4) && (stage1_input <= 9)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 4) && (s6_::stage1_input <= 9)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 4) && (s6_::stage1_input <= 9)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 40) && (stage1_input <= 45)) |-> (s6_::stage1_input >= 40) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 40) && (s6_::stage1_input <= 45)) |-> (s6_::stage1_input >= 40) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 40) && (s6_::stage1_input <= 45)) |-> (stage1_input >= 40) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 40) && (stage1_input <= 45)) |-> (stage1_input >= 40) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 49) && (stage1_input <= 55)) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 49) && (s6_::stage1_input <= 55)) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 49) && (s6_::stage1_input <= 55)) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 49) && (stage1_input <= 55)) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 22) && (s6_::stage1_input <= 28)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 22) && (stage1_input <= 28)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 22) && (stage1_input <= 28)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 22) && (s6_::stage1_input <= 28)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 3) && (stage1_output <= 4)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 3) && (s6_::stage1_output <= 4)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 3) && (s6_::stage1_output <= 4)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 3) && (stage1_output <= 4)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 9) && (stage1_input <= 14)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 9) && (stage1_input <= 14)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 9) && (s6_::stage1_input <= 14)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 9) && (s6_::stage1_input <= 14)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 31) && (stage1_input <= 38)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 31) && (stage1_input <= 38)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 31) && (s6_::stage1_input <= 38)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 31) && (s6_::stage1_input <= 38)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 39) && (stage1_input <= 44)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 39) && (s6_::stage1_input <= 44)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 39) && (s6_::stage1_input <= 44)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 39) && (stage1_input <= 44)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 20) && (s6_::stage1_input <= 26)) |-> (s6_::stage1_input >= 20) && (s6_::stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 20) && (stage1_input <= 26)) |-> (s6_::stage1_input >= 20) && (s6_::stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 32) && (s6_::stage1_input <= 39)) |-> (s6_::stage1_input >= 20) && (s6_::stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 20) && (s6_::stage1_input <= 26)) |-> (stage1_input >= 20) && (stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 20) && (stage1_input <= 26)) |-> (stage1_input >= 20) && (stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 32) && (stage1_input <= 39)) |-> (stage1_input >= 20) && (stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 32) && (s6_::stage1_input <= 39)) |-> (stage1_input >= 20) && (stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 32) && (stage1_input <= 39)) |-> (s6_::stage1_input >= 20) && (s6_::stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 32) && (s6_::stage1_input <= 39)) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 32) && (stage1_input <= 39)) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 32) && (stage1_input <= 39)) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 32) && (s6_::stage1_input <= 39)) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 5)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 5)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 5)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 5)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 46) && (stage1_input <= 52)) |-> (s6_::stage1_input >= 40) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 46) && (s6_::stage1_input <= 52)) |-> (stage1_input >= 40) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 46) && (stage1_input <= 52)) |-> (stage1_input >= 40) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 46) && (s6_::stage1_input <= 52)) |-> (s6_::stage1_input >= 40) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 43) && (s6_::stage1_input <= 48)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 43) && (stage1_input <= 48)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 43) && (s6_::stage1_input <= 48)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 43) && (stage1_input <= 48)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 12) && (s6_::stage1_input <= 17)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 12) && (s6_::stage1_input <= 17)) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 12) && (stage1_input <= 17)) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 12) && (stage1_input <= 17)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 58) && (stage1_input <= 63)) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 58) && (stage1_input <= 63)) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 58) && (s6_::stage1_input <= 63)) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 58) && (s6_::stage1_input <= 63)) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 58) && (stage1_input <= 63)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 58) && (s6_::stage1_input <= 63)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 58) && (s6_::stage1_input <= 63)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 58) && (stage1_input <= 63)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 18) && (s6_::stage1_input <= 23)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 23)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 23)) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 18) && (s6_::stage1_input <= 23)) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 29) && (s6_::stage1_input <= 35)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 29) && (stage1_input <= 35)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 29) && (s6_::stage1_input <= 35)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 29) && (stage1_input <= 35)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 54) && (s6_::stage1_input <= 57)) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 54) && (stage1_input <= 57)) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 54) && (stage1_input <= 57)) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 54) && (s6_::stage1_input <= 57)) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 10) && (stage1_input <= 14)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 10) && (s6_::stage1_input <= 14)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 10) && (stage1_input <= 14)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 10) && (s6_::stage1_input <= 14)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 51) && (stage1_input <= 55)) |-> (s6_::stage1_input >= 40) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 51) && (s6_::stage1_input <= 55)) |-> (s6_::stage1_input >= 40) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 51) && (stage1_input <= 55)) |-> (stage1_input >= 40) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 51) && (s6_::stage1_input <= 55)) |-> (stage1_input >= 40) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 53) && (stage1_input <= 56)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 53) && (stage1_input <= 56)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 53) && (s6_::stage1_input <= 56)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 53) && (s6_::stage1_input <= 56)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 17) && (stage1_input <= 21)) |-> (s6_::stage1_input >= 10) && (s6_::stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 17) && (stage1_input <= 21)) |-> (stage1_input >= 10) && (stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 17) && (s6_::stage1_input <= 21)) |-> (s6_::stage1_input >= 10) && (s6_::stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 17) && (s6_::stage1_input <= 21)) |-> (stage1_input >= 10) && (stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 15) && (s6_::stage1_input <= 19)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 15) && (stage1_input <= 19)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 15) && (stage1_input <= 19)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 15) && (s6_::stage1_input <= 19)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 15) && (s6_::stage1_input <= 19)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 15) && (stage1_input <= 19)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 15) && (stage1_input <= 19)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 15) && (s6_::stage1_input <= 19)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 30) && (stage1_input <= 35)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 30) && (s6_::stage1_input <= 35)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 30) && (stage1_input <= 35)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 30) && (s6_::stage1_input <= 35)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 41) && (stage1_input <= 44)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 41) && (s6_::stage1_input <= 44)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 41) && (stage1_input <= 44)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 41) && (s6_::stage1_input <= 44)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 34) && (s6_::stage1_input <= 39)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 34) && (stage1_input <= 39)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 34) && (s6_::stage1_input <= 39)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 34) && (stage1_input <= 39)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 7) && (stage1_input <= 11)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 7) && (s6_::stage1_input <= 11)) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 7) && (stage1_input <= 11)) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 7) && (s6_::stage1_input <= 11)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 42) && (s6_::stage1_input <= 45)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 42) && (stage1_input <= 45)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 42) && (stage1_input <= 45)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 42) && (s6_::stage1_input <= 45)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 42) && (s6_::stage1_input <= 45)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 42) && (stage1_input <= 45)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 42) && (s6_::stage1_input <= 45)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 37) && (s6_::stage1_input <= 41)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 42) && (stage1_input <= 45)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 37) && (s6_::stage1_input <= 41)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 37) && (stage1_input <= 41)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 37) && (stage1_input <= 41)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 1)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 1)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 7)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 7)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 1)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 7)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 1)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 7)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 50) && (s6_::stage1_input <= 54)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 50) && (s6_::stage1_input <= 54)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 50) && (stage1_input <= 54)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 50) && (stage1_input <= 54)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 49) && (stage1_input <= 53)) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 49) && (s6_::stage1_input <= 53)) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 49) && (stage1_input <= 53)) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 49) && (s6_::stage1_input <= 53)) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 46) && (s6_::stage1_input <= 50)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 46) && (s6_::stage1_input <= 50)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 46) && (stage1_input <= 50)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 46) && (stage1_input <= 50)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 46) && (s6_::stage1_input <= 50)) |-> (s6_::stage1_input >= 40) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 46) && (stage1_input <= 50)) |-> (s6_::stage1_input >= 40) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 46) && (s6_::stage1_input <= 50)) |-> (stage1_input >= 40) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 46) && (stage1_input <= 50)) |-> (stage1_input >= 40) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 13) && (s6_::stage1_input <= 16)) |-> (s6_::stage1_input >= 10) && (s6_::stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 13) && (s6_::stage1_input <= 16)) |-> (stage1_input >= 10) && (stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 13) && (stage1_input <= 16)) |-> (stage1_input >= 10) && (stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 13) && (stage1_input <= 16)) |-> (s6_::stage1_input >= 10) && (s6_::stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 6) && (stage1_input <= 9)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 6) && (stage1_input <= 9)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 6) && (s6_::stage1_input <= 9)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 6) && (s6_::stage1_input <= 9)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 36) && (stage1_input <= 40)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 36) && (s6_::stage1_input <= 40)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 36) && (stage1_input <= 40)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 36) && (s6_::stage1_input <= 40)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 5)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 5)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 5)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 5)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 8)) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 8)) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 8)) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 8)) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 25) && (stage1_input <= 28)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 25) && (stage1_input <= 28)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 25) && (s6_::stage1_input <= 28)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 25) && (s6_::stage1_input <= 28)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 22) && (s6_::stage1_input <= 26)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 22) && (stage1_input <= 26)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 22) && (s6_::stage1_input <= 26)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 22) && (stage1_input <= 26)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 55) && (s6_::stage1_input <= 57)) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 55) && (stage1_input <= 57)) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 55) && (stage1_input <= 57)) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 55) && (s6_::stage1_input <= 57)) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 55) && (stage1_input <= 57)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 55) && (stage1_input <= 57)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 55) && (s6_::stage1_input <= 57)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 55) && (s6_::stage1_input <= 57)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 15)) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 15)) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 15)) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 15)) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 5) && (s6_::stage1_input <= 8)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 5) && (s6_::stage1_input <= 8)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 5) && (stage1_input <= 8)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 5) && (stage1_input <= 8)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 26) && (s6_::stage1_input <= 29)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 26) && (stage1_input <= 29)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 26) && (stage1_input <= 29)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 26) && (s6_::stage1_input <= 29)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 4) && (s6_::stage1_input <= 6)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 4) && (stage1_input <= 6)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 4) && (stage1_input <= 6)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 4) && (s6_::stage1_input <= 6)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 10)) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 10)) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 10)) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 10)) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 45) && (stage1_input <= 48)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 45) && (s6_::stage1_input <= 48)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 45) && (stage1_input <= 48)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 45) && (s6_::stage1_input <= 48)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 27) && (stage1_input <= 30)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 27) && (s6_::stage1_input <= 30)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 27) && (stage1_input <= 30)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 27) && (s6_::stage1_input <= 30)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 9)) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 9)) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 9)) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 9)) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 0)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 0)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 0)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 0)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 3)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 3)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 3)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 3)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 15) && (stage1_input <= 18)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 15) && (s6_::stage1_input <= 18)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 15) && (s6_::stage1_input <= 18)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 15) && (stage1_input <= 18)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 3)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 3)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 3)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 3)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 46) && (s6_::stage1_input <= 49)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 46) && (s6_::stage1_input <= 49)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 46) && (stage1_input <= 49)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 46) && (stage1_input <= 49)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 11)) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 11)) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11)) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11)) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 4)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 6)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 6)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 6)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 4)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 4)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 6)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 4)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 13)) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 13)) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 13)) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 13)) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 3) && (stage1_input <= 5)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 3) && (s6_::stage1_input <= 5)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 3) && (s6_::stage1_input <= 5)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 3) && (stage1_input <= 5)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 2)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 2)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 2)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 2)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 20) && (s6_::stage1_input <= 23)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 20) && (stage1_input <= 23)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 20) && (stage1_input <= 23)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 20) && (s6_::stage1_input <= 23)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 20) && (s6_::stage1_input <= 23)) |-> (stage1_input >= 20) && (stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 20) && (s6_::stage1_input <= 23)) |-> (s6_::stage1_input >= 20) && (s6_::stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 20) && (stage1_input <= 23)) |-> (stage1_input >= 20) && (stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 20) && (stage1_input <= 23)) |-> (s6_::stage1_input >= 20) && (s6_::stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 12)) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 12)) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 12)) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 12)) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 21)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 21)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 19) && (stage1_input <= 21)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 19) && (stage1_input <= 21)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 14)) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 14)) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 14)) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 14)) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 52) && (s6_::stage1_input <= 54)) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 52) && (stage1_input <= 54)) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 52) && (s6_::stage1_input <= 54)) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 52) && (stage1_input <= 54)) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 10) && (s6_::stage1_input <= 12)) |-> (s6_::stage1_input >= 10) && (s6_::stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 10) && (s6_::stage1_input <= 12)) |-> (stage1_input >= 10) && (stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 10) && (stage1_input <= 12)) |-> (s6_::stage1_input >= 10) && (s6_::stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 10) && (stage1_input <= 12)) |-> (stage1_input >= 10) && (stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 3)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 3)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 3)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 3)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 7) && (stage1_input <= 9)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 7) && (stage1_input <= 9)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 7) && (s6_::stage1_input <= 9)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 7) && (s6_::stage1_input <= 9)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 39) && (stage1_input <= 41)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 46) && (s6_::stage1_input <= 48)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 39) && (s6_::stage1_input <= 41)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 39) && (stage1_input <= 41)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 46) && (stage1_input <= 48)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 39) && (s6_::stage1_input <= 41)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 46) && (s6_::stage1_input <= 48)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 46) && (stage1_input <= 48)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 5) && (s6_::stage1_input <= 6)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 2)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 2)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 5) && (s6_::stage1_input <= 6)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 2)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 2)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 5) && (stage1_input <= 6)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 5) && (stage1_input <= 6)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 36) && (stage1_input <= 38)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 36) && (s6_::stage1_input <= 38)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 36) && (stage1_input <= 38)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 36) && (s6_::stage1_input <= 38)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 23) && (s6_::stage1_input <= 25)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 23) && (s6_::stage1_input <= 25)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 23) && (stage1_input <= 25)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 23) && (stage1_input <= 25)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 4) && (stage1_input <= 5)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 4) && (stage1_input <= 5)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 4) && (s6_::stage1_input <= 5)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 4) && (s6_::stage1_input <= 5)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 31) && (s6_::stage1_input <= 33)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 31) && (s6_::stage1_input <= 33)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 31) && (stage1_input <= 33)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 31) && (stage1_input <= 33)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 49) && (s6_::stage1_input <= 51)) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 49) && (stage1_input <= 51)) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 49) && (s6_::stage1_input <= 51)) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 49) && (stage1_input <= 51)) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 22) && (s6_::stage1_input <= 24)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 22) && (s6_::stage1_input <= 24)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 22) && (stage1_input <= 24)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 22) && (stage1_input <= 24)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 34) && (s6_::stage1_input <= 36)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 34) && (s6_::stage1_input <= 36)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 34) && (stage1_input <= 36)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 34) && (stage1_input <= 36)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 2) && (s6_::stage1_input <= 3)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 2) && (s6_::stage1_input <= 3)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 2) && (stage1_input <= 3)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 2) && (stage1_input <= 3)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 1)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 1)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 1)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 1)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 6)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 6)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 6)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 6)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 56)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 56)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 56)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 56)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 9)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 9)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 9)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 9)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 7) && (stage1_input <= 8)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 7) && (stage1_input <= 8)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 7) && (s6_::stage1_input <= 8)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 7) && (s6_::stage1_input <= 8)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 4)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 5)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 4)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 5)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 5)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 5)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 53)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 53)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 53)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 53)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 5)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 5)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 5)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 5)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 59)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 59)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 59)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 59)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 11)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 11)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 11)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 11)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 0)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 0)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 0)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 0)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 0)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 0)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 0)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 0)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 2)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 2)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 2)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 3)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 3)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 2)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 3)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 3)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 20)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 20)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 20)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 20)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 1)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 1)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 1)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 1)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 25)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 25)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 50)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 50)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 50)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 50)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 8)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 8)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 8)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 8)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 44)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 44)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 44)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 44)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 22)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 22)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 22)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 22)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 34)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 34)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 34)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 34)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 7)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 7)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 7)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 7)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 39)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 39)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 39)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 39)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 29)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 29)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 29)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 29)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##4 (stage1_output == 15)) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##4 (s6_::stage1_output == 15)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##4 (s6_::stage1_output == 15)) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##4 (stage1_output == 15)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (s6_::stage1_output >= 2) && (s6_::stage1_output <= 7) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (stage1_output >= 2) && (stage1_output <= 7) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (stage1_output >= 2) && (stage1_output <= 7) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (s6_::stage1_output >= 2) && (s6_::stage1_output <= 7) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (stage1_output >= 0) && (stage1_output <= 7) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (stage1_output >= 0) && (stage1_output <= 7) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##1 (stage1_output >= 0) && (stage1_output <= 4) ##1 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##1 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 4) ##1 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##1 (stage1_output >= 0) && (stage1_output <= 4) ##1 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##1 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 4) ##1 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 23) && (s6_::stage1_input <= 30) ##4 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 23) && (stage1_input <= 30) ##4 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) && (stage1_output >= 0) && (stage1_output <= 7) ##4 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) && (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7) ##4 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 23) && (stage1_input <= 30) ##4 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 23) && (s6_::stage1_input <= 30) ##4 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) && (stage1_output >= 0) && (stage1_output <= 7) ##4 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) && (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7) ##4 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 16) ##3 (stage1_output >= 0) && (stage1_output <= 1)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 16) ##3 (stage1_output >= 0) && (stage1_output <= 1)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 16) ##3 (stage1_output >= 0) && (stage1_output <= 1)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 16) ##3 (stage1_output >= 0) && (stage1_output <= 1)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##3 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 3) ##1 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##3 (stage1_output >= 0) && (stage1_output <= 3) ##1 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##3 (stage1_output >= 0) && (stage1_output <= 3) ##1 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##3 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 3) ##1 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (stage1_output >= 2) && (stage1_output <= 5) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (s6_::stage1_output >= 2) && (s6_::stage1_output <= 5) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (s6_::stage1_output >= 2) && (s6_::stage1_output <= 5) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (stage1_output >= 2) && (stage1_output <= 5) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 0) && (stage1_output <= 1) ##1 (stage1_input >= 47) && (stage1_input <= 63) ##2 (stage1_output >= 0) && (stage1_output <= 1)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 0) && (stage1_output <= 1) ##1 (stage1_input >= 47) && (stage1_input <= 63) ##2 (stage1_output >= 0) && (stage1_output <= 1)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 0) && (stage1_output <= 1) ##1 (s6_::stage1_input >= 47) && (s6_::stage1_input <= 63) ##2 (stage1_output >= 0) && (stage1_output <= 1)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 0) && (stage1_output <= 1) ##1 (s6_::stage1_input >= 47) && (s6_::stage1_input <= 63) ##2 (stage1_output >= 0) && (stage1_output <= 1)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 7) ##2 (s6_::stage1_output >= 13) && (s6_::stage1_output <= 15) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 4) && (s6_::stage1_output <= 7) ##2 (s6_::stage1_output >= 13) && (s6_::stage1_output <= 15) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 4) && (s6_::stage1_output <= 7) ##2 (s6_::stage1_output >= 13) && (s6_::stage1_output <= 15) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 7) ##2 (s6_::stage1_output >= 13) && (s6_::stage1_output <= 15) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##1 (stage1_output >= 0) && (stage1_output <= 2) ##1 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##1 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 2) ##1 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##1 (stage1_output >= 0) && (stage1_output <= 2) ##1 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##1 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 2) ##1 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 3) ##4 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 3) ##4 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 3) ##4 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 3) ##4 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##1 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 3) ##1 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 22) && (s6_::stage1_input <= 26) ##4 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##1 (stage1_output >= 0) && (stage1_output <= 3) ##1 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##1 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 3) ##1 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 22) && (stage1_input <= 26) ##4 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 22) && (s6_::stage1_input <= 26) ##4 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##1 (stage1_output >= 0) && (stage1_output <= 3) ##1 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 22) && (stage1_input <= 26) ##4 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##1 (s6_::stage1_output >= 2) && (s6_::stage1_output <= 4) ##1 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##1 (stage1_output >= 2) && (stage1_output <= 4) ##1 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##1 (stage1_output >= 2) && (stage1_output <= 4) ##1 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##1 (s6_::stage1_output >= 2) && (s6_::stage1_output <= 4) ##1 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##3 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31) ##1 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##3 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31) ##1 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##3 (stage1_input >= 0) && (stage1_input <= 31) ##1 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##3 (stage1_input >= 0) && (stage1_input <= 31) ##1 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 37) && (stage1_input <= 49) ##1 (stage1_output >= 0) && (stage1_output <= 1) ##3 (stage1_output >= 0) && (stage1_output <= 1)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 37) && (stage1_input <= 49) ##1 (stage1_output >= 0) && (stage1_output <= 1) ##3 (stage1_output >= 0) && (stage1_output <= 1)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 37) && (s6_::stage1_input <= 49) ##1 (stage1_output >= 0) && (stage1_output <= 1) ##3 (stage1_output >= 0) && (stage1_output <= 1)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 37) && (s6_::stage1_input <= 49) ##1 (stage1_output >= 0) && (stage1_output <= 1) ##3 (stage1_output >= 0) && (stage1_output <= 1)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 7) ##2 (s6_::stage1_output >= 13) && (s6_::stage1_output <= 15) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 7) ##2 (s6_::stage1_output >= 13) && (s6_::stage1_output <= 15) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 0) && (stage1_output <= 7) ##2 (s6_::stage1_output >= 13) && (s6_::stage1_output <= 15) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 0) && (stage1_output <= 7) ##2 (s6_::stage1_output >= 13) && (s6_::stage1_output <= 15) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##1 (s6_::stage1_output >= 10) && (s6_::stage1_output <= 15) ##3 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##1 (stage1_output >= 10) && (stage1_output <= 15) ##3 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##1 (stage1_output >= 10) && (stage1_output <= 15) ##3 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##1 (s6_::stage1_output >= 10) && (s6_::stage1_output <= 15) ##3 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##3 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 22) ##1 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##3 (stage1_input >= 12) && (stage1_input <= 22) ##1 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##3 (stage1_input >= 12) && (stage1_input <= 22) ##1 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##3 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 22) ##1 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (stage1_output >= 5) && (stage1_output <= 7) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (s6_::stage1_output >= 5) && (s6_::stage1_output <= 7) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (stage1_output >= 5) && (stage1_output <= 7) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (s6_::stage1_output >= 5) && (s6_::stage1_output <= 7) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##1 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7) ##3 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##1 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7) ##3 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##1 (stage1_output >= 0) && (stage1_output <= 7) ##3 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##1 (stage1_output >= 0) && (stage1_output <= 7) ##3 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##3 (stage1_input >= 15) && (stage1_input <= 31) ##1 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (s6_::stage1_output >= 3) && (s6_::stage1_output <= 5) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##3 (stage1_input >= 15) && (stage1_input <= 31) ##1 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (stage1_output >= 3) && (stage1_output <= 5) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (stage1_output >= 3) && (stage1_output <= 5) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##3 (s6_::stage1_input >= 15) && (s6_::stage1_input <= 31) ##1 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (s6_::stage1_output >= 3) && (s6_::stage1_output <= 5) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##3 (s6_::stage1_input >= 15) && (s6_::stage1_input <= 31) ##1 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##3 (stage1_input >= 18) && (stage1_input <= 39) ##1 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##3 (s6_::stage1_input >= 18) && (s6_::stage1_input <= 39) ##1 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##3 (s6_::stage1_input >= 18) && (s6_::stage1_input <= 39) ##1 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##3 (stage1_input >= 18) && (stage1_input <= 39) ##1 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 0) && (stage1_output <= 5) ##3 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##1 (s6_::stage1_input >= 17) && (s6_::stage1_input <= 38) ##3 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##1 (stage1_input >= 17) && (stage1_input <= 38) ##3 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##1 (stage1_input >= 17) && (stage1_input <= 38) ##3 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 5) ##3 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 5) ##3 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##1 (s6_::stage1_input >= 17) && (s6_::stage1_input <= 38) ##3 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 0) && (stage1_output <= 5) ##3 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (stage1_input >= 47) && (stage1_input <= 63) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (stage1_input >= 49) && (stage1_input <= 63) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (s6_::stage1_input >= 47) && (s6_::stage1_input <= 63) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (stage1_input >= 49) && (stage1_input <= 63) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (stage1_input >= 47) && (stage1_input <= 63) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (s6_::stage1_input >= 47) && (s6_::stage1_input <= 63) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) ##3 (stage1_input >= 21) && (stage1_input <= 23) ##1 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) ##3 (stage1_input >= 21) && (stage1_input <= 23) ##1 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) ##3 (s6_::stage1_input >= 21) && (s6_::stage1_input <= 23) ##1 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) ##3 (s6_::stage1_input >= 21) && (s6_::stage1_input <= 23) ##1 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 6) ##2 (s6_::stage1_output == 2)) |-> (s6_::stage1_input >= 10) && (s6_::stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 6) ##2 (s6_::stage1_output == 2)) |-> (stage1_input >= 10) && (stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 6) ##2 (s6_::stage1_output == 2)) |-> (s6_::stage1_input >= 10) && (s6_::stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 6) ##2 (s6_::stage1_output == 2)) |-> (stage1_input >= 10) && (stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 4) && (s6_::stage1_output <= 8) ##2 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 8) ##2 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 8) ##2 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 4) && (s6_::stage1_output <= 8) ##2 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 56) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 56) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 56) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 56) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 4) && (s6_::stage1_output <= 6) ##2 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##2 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 4) && (s6_::stage1_output <= 6) ##2 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##2 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 6) ##1 (s6_::stage1_output >= 11) && (s6_::stage1_output <= 15) ##2 (stage1_output == 15) ##1 true) |-> (stage1_input >= 10) && (stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 6) ##1 (s6_::stage1_output >= 11) && (s6_::stage1_output <= 15) ##2 (stage1_output == 15) ##1 true) |-> (stage1_input >= 10) && (stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 6) ##1 (s6_::stage1_output >= 11) && (s6_::stage1_output <= 15) ##2 (stage1_output == 15) ##1 true) |-> (s6_::stage1_input >= 10) && (s6_::stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 6) ##1 (s6_::stage1_output >= 11) && (s6_::stage1_output <= 15) ##2 (stage1_output == 15) ##1 true) |-> (s6_::stage1_input >= 10) && (s6_::stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##2 (s6_::stage1_input >= 25) && (s6_::stage1_input <= 26) ##2 true) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##2 (stage1_input >= 25) && (stage1_input <= 26) ##2 true) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##2 (s6_::stage1_input >= 25) && (s6_::stage1_input <= 26) ##2 true) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##2 (stage1_input >= 25) && (stage1_input <= 26) ##2 true) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##1 (s6_::stage1_input >= 41) && (s6_::stage1_input <= 63) ##1 (s6_::stage1_output == 12)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##1 (stage1_input >= 41) && (stage1_input <= 63) ##1 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##1 (stage1_input >= 41) && (stage1_input <= 63) ##1 (s6_::stage1_output == 12)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##1 (s6_::stage1_input >= 41) && (s6_::stage1_input <= 63) ##1 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 0) && (stage1_output <= 7) ##1 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 0) && (stage1_output <= 7) ##1 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 7) ##1 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 7) ##1 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 0) && (stage1_output <= 7) ##2 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 7) ##2 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 7) ##2 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##1 (s6_::stage1_output >= 9) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##1 (s6_::stage1_output >= 9) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_output == 12)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 0) && (stage1_output <= 7) ##2 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##1 (stage1_output >= 9) && (stage1_output <= 15) ##1 (s6_::stage1_output == 12)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##1 (stage1_output >= 9) && (stage1_output <= 15) ##1 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##1 (stage1_output >= 10) && (stage1_output <= 15) ##1 (s6_::stage1_output == 12)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##1 (s6_::stage1_output >= 10) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_output == 12)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##1 (s6_::stage1_output >= 10) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##1 (stage1_output >= 10) && (stage1_output <= 15) ##1 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) && (stage1_output == 7) ##4 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) && (s6_::stage1_output == 7) ##4 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) && (s6_::stage1_output == 7) ##4 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) && (stage1_output == 7) ##4 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) && (stage1_output >= 3) && (stage1_output <= 4) ##4 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) && (s6_::stage1_output >= 3) && (s6_::stage1_output <= 4) ##4 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) && (s6_::stage1_output >= 3) && (s6_::stage1_output <= 4) ##4 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) && (stage1_output >= 3) && (stage1_output <= 4) ##4 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) && (stage1_output >= 4) && (stage1_output <= 7) ##4 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) && (s6_::stage1_output >= 4) && (s6_::stage1_output <= 7) ##4 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) && (s6_::stage1_output >= 4) && (s6_::stage1_output <= 7) ##4 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) && (stage1_output >= 4) && (stage1_output <= 7) ##4 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) && (s6_::stage1_output >= 0) && (s6_::stage1_output <= 3) ##4 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) && (s6_::stage1_output >= 0) && (s6_::stage1_output <= 3) ##4 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) && (stage1_output >= 0) && (stage1_output <= 3) ##4 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) && (stage1_output >= 0) && (stage1_output <= 3) ##4 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##1 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9) ##3 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##1 (stage1_input >= 0) && (stage1_input <= 9) ##3 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##1 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9) ##3 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##1 (stage1_input >= 0) && (stage1_input <= 9) ##3 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##1 (s6_::stage1_input >= 38) && (s6_::stage1_input <= 50) ##1 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##1 (stage1_input >= 38) && (stage1_input <= 50) ##1 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##1 (s6_::stage1_input >= 38) && (s6_::stage1_input <= 50) ##1 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##1 (stage1_input >= 38) && (stage1_input <= 50) ##1 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 0) && (stage1_output <= 3) ##2 (s6_::stage1_output == 15) ##2 (stage1_output == 4)) |-> (stage1_input >= 20) && (stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 0) && (stage1_output <= 3) ##2 (s6_::stage1_output == 15) ##2 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 20) && (s6_::stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 0) && (stage1_output <= 3) ##2 (s6_::stage1_output == 15) ##2 (stage1_output == 4)) |-> (s6_::stage1_input >= 20) && (s6_::stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 0) && (stage1_output <= 3) ##2 (s6_::stage1_output == 15) ##2 (s6_::stage1_output == 4)) |-> (stage1_input >= 20) && (stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##3 (stage1_output >= 7) && (stage1_output <= 15) ##1 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##3 (stage1_output >= 7) && (stage1_output <= 15) ##1 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##3 (s6_::stage1_output >= 7) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##3 (s6_::stage1_output >= 7) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 12) ##1 (s6_::stage1_output == 15) ##2 true) |-> (stage1_input >= 20) && (stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 12) ##1 (s6_::stage1_output == 15) ##2 true) |-> (stage1_input >= 20) && (stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 12) ##1 (s6_::stage1_output == 15) ##2 true) |-> (s6_::stage1_input >= 20) && (s6_::stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 12) ##1 (s6_::stage1_output == 15) ##2 true) |-> (s6_::stage1_input >= 20) && (s6_::stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 15) ##1 (s6_::stage1_output == 15) ##1 true) |-> (s6_::stage1_input >= 20) && (s6_::stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 15) ##1 (stage1_output == 15) ##1 true) |-> (stage1_input >= 20) && (stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 15) ##1 (s6_::stage1_output == 15) ##1 true) |-> (stage1_input >= 20) && (stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 15) ##1 (stage1_output == 15) ##1 true) |-> (s6_::stage1_input >= 20) && (s6_::stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 9) && (stage1_output <= 10) ##3 (stage1_input == 4) ##1 true) |-> (stage1_input >= 40) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 9) && (stage1_output <= 10) ##3 (stage1_input == 4) ##1 true) |-> (s6_::stage1_input >= 40) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 9) && (stage1_output <= 10) ##3 (s6_::stage1_input == 4) ##1 true) |-> (stage1_input >= 40) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 9) && (stage1_output <= 10) ##3 (s6_::stage1_input == 4) ##1 true) |-> (s6_::stage1_input >= 40) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##3 (s6_::stage1_output == 0) ##1 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##3 (stage1_output == 0) ##1 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##3 (s6_::stage1_output == 0) ##1 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##3 (stage1_output == 0) ##1 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##1 (stage1_output >= 10) && (stage1_output <= 12) ##3 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##1 (s6_::stage1_output >= 10) && (s6_::stage1_output <= 12) ##3 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##1 (stage1_output >= 10) && (stage1_output <= 12) ##3 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##1 (s6_::stage1_output >= 10) && (s6_::stage1_output <= 12) ##3 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##1 (stage1_output >= 0) && (stage1_output <= 2) ##3 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##1 (stage1_output >= 0) && (stage1_output <= 2) ##3 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##1 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 2) ##3 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##1 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 2) ##3 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##3 (stage1_input >= 35) && (stage1_input <= 47) ##1 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##1 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 3) ##3 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##1 (stage1_output >= 0) && (stage1_output <= 3) ##3 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##3 (s6_::stage1_input >= 35) && (s6_::stage1_input <= 47) ##1 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##1 (stage1_output >= 0) && (stage1_output <= 3) ##3 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##3 (s6_::stage1_input >= 35) && (s6_::stage1_input <= 47) ##1 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##3 (stage1_input >= 35) && (stage1_input <= 47) ##1 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##1 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 3) ##3 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##1 (s6_::stage1_output >= 6) && (s6_::stage1_output <= 8) ##3 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##1 (stage1_output >= 6) && (stage1_output <= 8) ##3 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##3 (s6_::stage1_input >= 32) && (s6_::stage1_input <= 46) ##1 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##3 (stage1_input >= 32) && (stage1_input <= 46) ##1 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##1 (stage1_output >= 6) && (stage1_output <= 8) ##3 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##3 (s6_::stage1_input >= 32) && (s6_::stage1_input <= 46) ##1 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##3 (stage1_input >= 32) && (stage1_input <= 46) ##1 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##1 (s6_::stage1_output >= 6) && (s6_::stage1_output <= 8) ##3 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##1 (s6_::stage1_input >= 42) && (s6_::stage1_input <= 62) ##3 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##1 (s6_::stage1_input >= 42) && (s6_::stage1_input <= 62) ##3 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##1 (stage1_input >= 42) && (stage1_input <= 62) ##3 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##1 (stage1_input >= 42) && (stage1_input <= 62) ##3 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##1 (stage1_input >= 39) && (stage1_input <= 62) ##3 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##1 (s6_::stage1_input >= 39) && (s6_::stage1_input <= 62) ##3 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##1 (s6_::stage1_input >= 39) && (s6_::stage1_input <= 62) ##3 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##1 (stage1_input >= 39) && (stage1_input <= 62) ##3 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##1 (stage1_input >= 31) && (stage1_input <= 62) ##3 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##1 (s6_::stage1_input >= 31) && (s6_::stage1_input <= 62) ##3 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##1 (stage1_input >= 31) && (stage1_input <= 62) ##3 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##1 (s6_::stage1_input >= 31) && (s6_::stage1_input <= 62) ##3 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##2 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##2 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 4) && (s6_::stage1_output <= 6) ##2 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##2 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##2 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##2 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 4) && (s6_::stage1_output <= 6) ##2 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##2 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 29) && (stage1_input <= 45) ##1 (s6_::stage1_input == 25) ##2 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 29) && (s6_::stage1_input <= 45) ##1 (s6_::stage1_input == 25) ##2 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 29) && (s6_::stage1_input <= 45) ##1 (s6_::stage1_input == 25) ##2 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 29) && (stage1_input <= 45) ##1 (s6_::stage1_input == 25) ##2 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 30) && (s6_::stage1_input <= 46) ##1 (stage1_output >= 0) && (stage1_output <= 1) ##3 (stage1_output >= 0) && (stage1_output <= 1)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 30) && (s6_::stage1_input <= 46) ##1 (stage1_output >= 0) && (stage1_output <= 1) ##3 (stage1_output >= 0) && (stage1_output <= 1)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 30) && (stage1_input <= 46) ##1 (stage1_output >= 0) && (stage1_output <= 1) ##3 (stage1_output >= 0) && (stage1_output <= 1)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 30) && (stage1_input <= 46) ##1 (stage1_output >= 0) && (stage1_output <= 1) ##3 (stage1_output >= 0) && (stage1_output <= 1)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 0) && (stage1_output <= 4) ##3 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 4) ##3 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 4) ##3 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 0) && (stage1_output <= 4) ##3 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 4) ##2 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 0) && (stage1_output <= 4) ##2 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 0) && (stage1_output <= 4) ##2 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 4) ##2 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 3) ##3 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 0) && (stage1_output <= 3) ##3 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 3) ##3 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 0) && (stage1_output <= 3) ##3 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 39) && (stage1_input <= 63) ##1 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##2 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 39) && (s6_::stage1_input <= 63) ##1 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##2 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 39) && (stage1_input <= 63) ##1 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##2 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 39) && (s6_::stage1_input <= 63) ##1 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##2 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 50) && (s6_::stage1_input <= 63) ##1 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##2 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 50) && (stage1_input <= 63) ##1 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##2 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 50) && (stage1_input <= 63) ##1 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##2 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 50) && (s6_::stage1_input <= 63) ##1 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##2 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 0) && (s6_::stage1_output == 0)) |-> DEFAULT_RESET);
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 0) && (stage1_output == 0)) |-> DEFAULT_RESET);
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 10) ##1 (stage1_input >= 27) && (stage1_input <= 30) ##1 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 10) ##1 (stage1_input >= 27) && (stage1_input <= 30) ##1 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 10) ##1 (s6_::stage1_input >= 27) && (s6_::stage1_input <= 30) ##1 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 10) ##1 (s6_::stage1_input >= 27) && (s6_::stage1_input <= 30) ##1 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 35) && (stage1_input <= 47) ##2 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 47) ##2 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 35) && (stage1_input <= 47) ##2 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 47) ##2 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 10) && (s6_::stage1_output >= 7) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35) ##1 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 34) && (stage1_input <= 47) ##1 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 34) && (stage1_input <= 47) ##1 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 10) && (stage1_output >= 7) && (stage1_output <= 15) ##1 (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35) ##1 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 10) && (stage1_output >= 7) && (stage1_output <= 15) ##1 (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35) ##1 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 34) && (s6_::stage1_input <= 47) ##1 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 10) && (s6_::stage1_output >= 7) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35) ##1 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 34) && (s6_::stage1_input <= 47) ##1 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 21) ##3 (stage1_input >= 0) && (stage1_input <= 7) && (stage1_output == 15) ##1 (s6_::stage1_output == 2)) |-> (s6_::stage1_input >= 10) && (s6_::stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 21) ##3 (stage1_input >= 0) && (stage1_input <= 7) && (stage1_output == 15) ##1 (s6_::stage1_output == 2)) |-> (s6_::stage1_input >= 10) && (s6_::stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 21) ##3 (stage1_input >= 0) && (stage1_input <= 7) && (stage1_output == 15) ##1 (s6_::stage1_output == 2)) |-> (stage1_input >= 10) && (stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 21) ##3 (stage1_input >= 0) && (stage1_input <= 7) && (stage1_output == 15) ##1 (s6_::stage1_output == 2)) |-> (stage1_input >= 10) && (stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 21) ##2 (s6_::stage1_output >= 4) && (s6_::stage1_output <= 8) ##1 (stage1_input >= 0) && (stage1_input <= 7) ##1 (s6_::stage1_output == 2)) |-> (s6_::stage1_input >= 10) && (s6_::stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 21) ##2 (s6_::stage1_output >= 4) && (s6_::stage1_output <= 8) ##1 (stage1_input >= 0) && (stage1_input <= 7) ##1 (s6_::stage1_output == 2)) |-> (stage1_input >= 10) && (stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 21) ##2 (s6_::stage1_output >= 4) && (s6_::stage1_output <= 8) ##1 (stage1_input >= 0) && (stage1_input <= 7) ##1 (s6_::stage1_output == 2)) |-> (s6_::stage1_input >= 10) && (s6_::stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 21) ##2 (s6_::stage1_output >= 4) && (s6_::stage1_output <= 8) ##1 (stage1_input >= 0) && (stage1_input <= 7) ##1 (s6_::stage1_output == 2)) |-> (stage1_input >= 10) && (stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 31) && (s6_::stage1_input <= 45) ##1 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 31) && (stage1_input <= 45) ##1 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 31) && (stage1_input <= 45) ##1 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 31) && (s6_::stage1_input <= 45) ##1 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 31) && (s6_::stage1_input <= 45) ##2 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 31) && (s6_::stage1_input <= 45) ##2 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 31) && (stage1_input <= 45) ##2 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 31) && (stage1_input <= 45) ##2 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 4) ##1 (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35) ##1 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 4) ##1 (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35) ##1 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 4) ##1 (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35) ##1 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 4) ##1 (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35) ##1 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 17) ##2 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) && (s6_::stage1_output >= 0) && (s6_::stage1_output <= 6) ##2 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 17) ##2 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) && (s6_::stage1_output >= 0) && (s6_::stage1_output <= 6) ##2 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 17) ##2 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) && (s6_::stage1_output >= 0) && (s6_::stage1_output <= 6) ##2 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 17) ##2 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) && (s6_::stage1_output >= 0) && (s6_::stage1_output <= 6) ##2 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 10) && (s6_::stage1_output >= 7) && (s6_::stage1_output <= 10) ##1 (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35) ##1 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 10) && (s6_::stage1_output >= 7) && (s6_::stage1_output <= 10) ##1 (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35) ##1 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 10) && (stage1_output >= 7) && (stage1_output <= 10) ##1 (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35) ##1 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 10) && (stage1_output >= 7) && (stage1_output <= 10) ##1 (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35) ##1 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 32) && (stage1_input <= 63) ##2 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 32) && (s6_::stage1_input <= 63) ##2 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 32) && (s6_::stage1_input <= 63) ##2 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 32) && (stage1_input <= 63) ##2 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 15) ##1 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##2 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 15) ##1 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##2 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 15) ##1 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##2 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 15) ##1 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##2 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 3) ##1 (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35) ##1 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 3) ##1 (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35) ##1 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 3) ##1 (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35) ##1 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 3) ##1 (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35) ##1 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 17) ##2 (s6_::stage1_output >= 4) && (s6_::stage1_output <= 8) ##1 (stage1_input >= 0) && (stage1_input <= 7) ##1 (s6_::stage1_output == 2)) |-> (s6_::stage1_input >= 10) && (s6_::stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 17) ##2 (s6_::stage1_output >= 4) && (s6_::stage1_output <= 8) ##1 (stage1_input >= 0) && (stage1_input <= 7) ##1 (s6_::stage1_output == 2)) |-> (stage1_input >= 10) && (stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 17) ##2 (s6_::stage1_output >= 4) && (s6_::stage1_output <= 8) ##1 (stage1_input >= 0) && (stage1_input <= 7) ##1 (s6_::stage1_output == 2)) |-> (stage1_input >= 10) && (stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 17) ##2 (s6_::stage1_output >= 4) && (s6_::stage1_output <= 8) ##1 (stage1_input >= 0) && (stage1_input <= 7) ##1 (s6_::stage1_output == 2)) |-> (s6_::stage1_input >= 10) && (s6_::stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 11) && (stage1_output <= 15) ##1 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 10) ##1 (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35) ##1 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 11) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 10) ##1 (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35) ##1 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 11) && (stage1_output <= 15) ##1 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 10) ##1 (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35) ##1 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 11) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 10) ##1 (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35) ##1 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 8) && (stage1_input <= 17) ##1 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 10) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 8) && (s6_::stage1_input <= 17) ##1 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 10) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 8) && (stage1_input <= 17) ##1 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 10) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 8) && (s6_::stage1_input <= 17) ##1 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 10) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 9) && (stage1_output <= 10) ##1 (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35) ##1 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 9) && (s6_::stage1_output <= 10) ##1 (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35) ##1 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 9) && (stage1_output <= 10) ##1 (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35) ##1 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 9) && (s6_::stage1_output <= 10) ##1 (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35) ##1 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 15) ##2 (s6_::stage1_output >= 4) && (s6_::stage1_output <= 8) ##1 (stage1_input >= 0) && (stage1_input <= 7) ##1 (s6_::stage1_output == 2)) |-> (s6_::stage1_input >= 10) && (s6_::stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 15) ##2 (s6_::stage1_output >= 4) && (s6_::stage1_output <= 8) ##1 (stage1_input >= 0) && (stage1_input <= 7) ##1 (s6_::stage1_output == 2)) |-> (stage1_input >= 10) && (stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 15) ##2 (s6_::stage1_output >= 4) && (s6_::stage1_output <= 8) ##1 (stage1_input >= 0) && (stage1_input <= 7) ##1 (s6_::stage1_output == 2)) |-> (stage1_input >= 10) && (stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 15) ##2 (s6_::stage1_output >= 4) && (s6_::stage1_output <= 8) ##1 (stage1_input >= 0) && (stage1_input <= 7) ##1 (s6_::stage1_output == 2)) |-> (s6_::stage1_input >= 10) && (s6_::stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 15) ##3 (stage1_input >= 0) && (stage1_input <= 7) && (stage1_output == 15) ##1 (s6_::stage1_output == 2)) |-> (stage1_input >= 10) && (stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 15) ##3 (stage1_input >= 0) && (stage1_input <= 7) && (stage1_output == 15) ##1 (s6_::stage1_output == 2)) |-> (stage1_input >= 10) && (stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 15) ##3 (stage1_input >= 0) && (stage1_input <= 7) && (stage1_output == 15) ##1 (s6_::stage1_output == 2)) |-> (s6_::stage1_input >= 10) && (s6_::stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 15) ##3 (stage1_input >= 0) && (stage1_input <= 7) && (stage1_output == 15) ##1 (s6_::stage1_output == 2)) |-> (s6_::stage1_input >= 10) && (s6_::stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 9) && (stage1_output <= 12) ##1 (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35) ##1 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 9) && (s6_::stage1_output <= 12) ##1 (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35) ##1 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 9) && (s6_::stage1_output <= 12) ##1 (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35) ##1 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 9) && (stage1_output <= 12) ##1 (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35) ##1 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 12) ##1 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##2 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 12) ##1 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##2 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 12) ##1 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##2 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 12) ##1 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##2 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 true) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 true) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 true) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 true) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (stage1_input >= 0) && (stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##3 (stage1_input >= 25) && (stage1_input <= 38) ##1 (s6_::stage1_output == 14)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##3 (stage1_input >= 25) && (stage1_input <= 38) ##1 (s6_::stage1_output == 14)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##3 (s6_::stage1_input >= 25) && (s6_::stage1_input <= 38) ##1 (s6_::stage1_output == 14)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##3 (s6_::stage1_input >= 25) && (s6_::stage1_input <= 38) ##1 (s6_::stage1_output == 14)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##3 (stage1_input >= 27) && (stage1_input <= 36) ##1 (s6_::stage1_output == 14)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##3 (stage1_input >= 27) && (stage1_input <= 36) ##1 (s6_::stage1_output == 14)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##3 (s6_::stage1_input >= 27) && (s6_::stage1_input <= 36) ##1 (s6_::stage1_output == 14)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##3 (s6_::stage1_input >= 27) && (s6_::stage1_input <= 36) ##1 (s6_::stage1_output == 14)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##3 (stage1_input >= 18) && (stage1_input <= 38) ##1 (s6_::stage1_output == 14)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##3 (s6_::stage1_input >= 18) && (s6_::stage1_input <= 38) ##1 (s6_::stage1_output == 14)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##3 (s6_::stage1_input >= 18) && (s6_::stage1_input <= 38) ##1 (s6_::stage1_output == 14)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##3 (stage1_input >= 18) && (stage1_input <= 38) ##1 (s6_::stage1_output == 14)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##3 (stage1_input >= 25) && (stage1_input <= 36) ##1 (s6_::stage1_output == 14)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##3 (s6_::stage1_input >= 25) && (s6_::stage1_input <= 36) ##1 (s6_::stage1_output == 14)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##3 (stage1_input >= 25) && (stage1_input <= 36) ##1 (s6_::stage1_output == 14)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##3 (s6_::stage1_input >= 25) && (s6_::stage1_input <= 36) ##1 (s6_::stage1_output == 14)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 5) ##2 (stage1_output >= 10) && (stage1_output <= 15) ##2 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 5) ##2 (stage1_output >= 10) && (stage1_output <= 15) ##2 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 5) ##2 (stage1_output >= 10) && (stage1_output <= 15) ##2 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 5) ##2 (stage1_output >= 10) && (stage1_output <= 15) ##2 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##3 (s6_::stage1_input >= 18) && (s6_::stage1_input <= 37) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##3 (stage1_input >= 18) && (stage1_input <= 37) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##3 (s6_::stage1_input >= 18) && (s6_::stage1_input <= 37) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 true) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 true) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##3 (stage1_input >= 18) && (stage1_input <= 37) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 12) ##2 (s6_::stage1_output >= 4) && (s6_::stage1_output <= 8) ##1 (stage1_input >= 0) && (stage1_input <= 7) ##1 (s6_::stage1_output == 2)) |-> (stage1_input >= 10) && (stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 12) ##2 (s6_::stage1_output >= 4) && (s6_::stage1_output <= 8) ##1 (stage1_input >= 0) && (stage1_input <= 7) ##1 (s6_::stage1_output == 2)) |-> (s6_::stage1_input >= 10) && (s6_::stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 12) ##2 (s6_::stage1_output >= 4) && (s6_::stage1_output <= 8) ##1 (stage1_input >= 0) && (stage1_input <= 7) ##1 (s6_::stage1_output == 2)) |-> (s6_::stage1_input >= 10) && (s6_::stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 12) ##2 (s6_::stage1_output >= 4) && (s6_::stage1_output <= 8) ##1 (stage1_input >= 0) && (stage1_input <= 7) ##1 (s6_::stage1_output == 2)) |-> (stage1_input >= 10) && (stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 43) ##4 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 43) ##4 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 43) ##4 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 43) ##4 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 39) && (stage1_input <= 43) ##3 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 8) && (stage1_input <= 18) ##2 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) && (s6_::stage1_output >= 0) && (s6_::stage1_output <= 6) ##2 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 39) && (s6_::stage1_input <= 43) ##3 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 8) && (s6_::stage1_input <= 18) ##2 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) && (s6_::stage1_output >= 0) && (s6_::stage1_output <= 6) ##2 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 8) && (stage1_input <= 18) ##2 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) && (s6_::stage1_output >= 0) && (s6_::stage1_output <= 6) ##2 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 39) && (s6_::stage1_input <= 43) ##3 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 39) && (stage1_input <= 43) ##3 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 8) && (s6_::stage1_input <= 18) ##2 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) && (s6_::stage1_output >= 0) && (s6_::stage1_output <= 6) ##2 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) && (s6_::stage1_output == 5) ##4 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) && (s6_::stage1_output == 5) ##4 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) && (stage1_output == 5) ##4 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) && (stage1_output == 5) ##4 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) && (s6_::stage1_output >= 4) && (s6_::stage1_output <= 5) ##2 (s6_::stage1_output == 14)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) && (s6_::stage1_output >= 4) && (s6_::stage1_output <= 5) ##2 (s6_::stage1_output == 14)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) && (stage1_output >= 4) && (stage1_output <= 5) ##2 (s6_::stage1_output == 14)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 9) && (s6_::stage1_output <= 10) ##3 (stage1_input >= 0) && (stage1_input <= 7) ##1 (s6_::stage1_output == 2)) |-> (stage1_input >= 10) && (stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 9) && (stage1_output <= 10) ##3 (stage1_input >= 0) && (stage1_input <= 7) ##1 (s6_::stage1_output == 2)) |-> (stage1_input >= 10) && (stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 9) && (s6_::stage1_output <= 10) ##3 (stage1_input >= 0) && (stage1_input <= 7) ##1 (s6_::stage1_output == 2)) |-> (s6_::stage1_input >= 10) && (s6_::stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 9) && (stage1_output <= 10) ##3 (stage1_input >= 0) && (stage1_input <= 7) ##1 (s6_::stage1_output == 2)) |-> (s6_::stage1_input >= 10) && (s6_::stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) && (stage1_output >= 4) && (stage1_output <= 5) ##2 (s6_::stage1_output == 14)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) && (s6_::stage1_output >= 5) && (s6_::stage1_output <= 7) ##4 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##3 (s6_::stage1_input >= 18) && (s6_::stage1_input <= 31) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##3 (s6_::stage1_output >= 7) && (s6_::stage1_output <= 14) && (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) && (stage1_output >= 5) && (stage1_output <= 7) ##4 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##3 (stage1_input >= 18) && (stage1_input <= 38) && (stage1_output >= 7) && (stage1_output <= 14) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) && (stage1_output >= 4) && (stage1_output <= 6) ##2 (s6_::stage1_output == 14)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) && (s6_::stage1_output >= 4) && (s6_::stage1_output <= 6) ##2 (s6_::stage1_output == 14)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##3 (stage1_input >= 18) && (stage1_input <= 38) && (stage1_output >= 7) && (stage1_output <= 14) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##3 (s6_::stage1_input >= 18) && (s6_::stage1_input <= 31) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) && (stage1_output >= 5) && (stage1_output <= 7) ##4 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##3 (stage1_input >= 18) && (stage1_input <= 31) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##3 (s6_::stage1_output >= 7) && (s6_::stage1_output <= 14) && (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##3 (stage1_input >= 18) && (stage1_input <= 31) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) && (s6_::stage1_output >= 3) && (s6_::stage1_output <= 5) ##2 (s6_::stage1_output == 14)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) && (stage1_output >= 4) && (stage1_output <= 6) ##2 (s6_::stage1_output == 14)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) && (s6_::stage1_output >= 5) && (s6_::stage1_output <= 7) ##4 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) && (stage1_output >= 3) && (stage1_output <= 5) ##2 (s6_::stage1_output == 14)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) && (stage1_output >= 3) && (stage1_output <= 5) ##2 (s6_::stage1_output == 14)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) && (s6_::stage1_output >= 3) && (s6_::stage1_output <= 5) ##2 (s6_::stage1_output == 14)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) && (s6_::stage1_output >= 4) && (s6_::stage1_output <= 6) ##2 (s6_::stage1_output == 14)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 44) && (s6_::stage1_input <= 63) ##2 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 44) && (stage1_input <= 63) ##2 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 44) && (stage1_input <= 63) ##2 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 44) && (s6_::stage1_input <= 63) ##2 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 true) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 true) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##2 (s6_::stage1_input >= 19) && (s6_::stage1_input <= 22) ##2 (s6_::stage1_output == 14)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##3 (stage1_input >= 18) && (stage1_input <= 38) && (stage1_output >= 8) && (stage1_output <= 14) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 8) && (s6_::stage1_input <= 17) ##2 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) && (s6_::stage1_output >= 0) && (s6_::stage1_output <= 6) ##2 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 8) && (s6_::stage1_input <= 17) ##2 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) && (s6_::stage1_output >= 0) && (s6_::stage1_output <= 6) ##2 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##2 (stage1_input >= 19) && (stage1_input <= 22) ##2 (s6_::stage1_output == 14)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 8) && (stage1_input <= 17) ##2 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) && (s6_::stage1_output >= 0) && (s6_::stage1_output <= 6) ##2 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##2 (stage1_input >= 19) && (stage1_input <= 22) ##2 (s6_::stage1_output == 14)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 8) && (stage1_input <= 17) ##2 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) && (s6_::stage1_output >= 0) && (s6_::stage1_output <= 6) ##2 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##3 (s6_::stage1_output >= 8) && (s6_::stage1_output <= 14) && (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##3 (s6_::stage1_output >= 8) && (s6_::stage1_output <= 14) && (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##3 (stage1_input >= 18) && (stage1_input <= 38) && (stage1_output >= 8) && (stage1_output <= 14) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##2 (s6_::stage1_input >= 19) && (s6_::stage1_input <= 22) ##2 (s6_::stage1_output == 14)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 5) && (stage1_output <= 10) ##3 (stage1_input >= 0) && (stage1_input <= 7) ##1 (s6_::stage1_output == 2)) |-> (s6_::stage1_input >= 10) && (s6_::stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 5) && (s6_::stage1_output <= 10) ##3 (stage1_input >= 0) && (stage1_input <= 7) ##1 (s6_::stage1_output == 2)) |-> (stage1_input >= 10) && (stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 5) && (stage1_output <= 10) ##3 (stage1_input >= 0) && (stage1_input <= 7) ##1 (s6_::stage1_output == 2)) |-> (stage1_input >= 10) && (stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##2 (s6_::stage1_input >= 17) && (s6_::stage1_input <= 22) ##2 (s6_::stage1_output == 14)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##2 (stage1_input >= 17) && (stage1_input <= 22) ##2 (s6_::stage1_output == 14)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##2 (stage1_input >= 17) && (stage1_input <= 22) ##2 (s6_::stage1_output == 14)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 5) && (s6_::stage1_output <= 10) ##3 (stage1_input >= 0) && (stage1_input <= 7) ##1 (s6_::stage1_output == 2)) |-> (s6_::stage1_input >= 10) && (s6_::stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##2 (s6_::stage1_input >= 17) && (s6_::stage1_input <= 22) ##2 (s6_::stage1_output == 14)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##3 (s6_::stage1_output >= 9) && (s6_::stage1_output <= 14) && (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##3 (stage1_input >= 18) && (stage1_input <= 38) && (stage1_output >= 9) && (stage1_output <= 14) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##3 (s6_::stage1_output >= 9) && (s6_::stage1_output <= 14) && (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##3 (stage1_input >= 18) && (stage1_input <= 38) && (stage1_output >= 9) && (stage1_output <= 14) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) ##1 (s6_::stage1_output >= 5) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_output == 14)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) ##1 (stage1_output >= 5) && (stage1_output <= 15) ##1 (s6_::stage1_output == 14)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) ##1 (s6_::stage1_output >= 5) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_output == 14)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) ##1 (stage1_output >= 5) && (stage1_output <= 15) ##1 (s6_::stage1_output == 14)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##3 (s6_::stage1_input >= 18) && (s6_::stage1_input <= 29) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 4) && (s6_::stage1_output <= 8) && (stage1_input >= 52) && (stage1_input <= 62) ##1 (stage1_input >= 0) && (stage1_input <= 7) ##1 (s6_::stage1_output == 2)) |-> (stage1_input >= 10) && (stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##3 (stage1_input >= 18) && (stage1_input <= 38) && (stage1_output >= 11) && (stage1_output <= 14) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##3 (s6_::stage1_input >= 18) && (s6_::stage1_input <= 29) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 52) && (s6_::stage1_input <= 62) && (s6_::stage1_output >= 4) && (s6_::stage1_output <= 8) ##1 (stage1_input >= 0) && (stage1_input <= 7) ##1 (s6_::stage1_output == 2)) |-> (stage1_input >= 10) && (stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##3 (stage1_input >= 18) && (stage1_input <= 29) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 52) && (s6_::stage1_input <= 62) && (s6_::stage1_output >= 4) && (s6_::stage1_output <= 8) ##1 (stage1_input >= 0) && (stage1_input <= 7) ##1 (s6_::stage1_output == 2)) |-> (s6_::stage1_input >= 10) && (s6_::stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##3 (s6_::stage1_output >= 11) && (s6_::stage1_output <= 14) && (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 4) && (s6_::stage1_output <= 8) && (stage1_input >= 52) && (stage1_input <= 62) ##1 (stage1_input >= 0) && (stage1_input <= 7) ##1 (s6_::stage1_output == 2)) |-> (s6_::stage1_input >= 10) && (s6_::stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##3 (stage1_input >= 18) && (stage1_input <= 29) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##3 (stage1_input >= 18) && (stage1_input <= 38) && (stage1_output >= 11) && (stage1_output <= 14) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##3 (s6_::stage1_output >= 11) && (s6_::stage1_output <= 14) && (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) ##1 (stage1_output >= 7) && (stage1_output <= 15) ##1 (s6_::stage1_output == 14)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) ##1 (s6_::stage1_output >= 7) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_output == 14)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) ##1 (s6_::stage1_output >= 7) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_output == 14)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 24) && (s6_::stage1_input <= 35) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) ##2 (s6_::stage1_output == 14)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 24) && (stage1_input <= 35) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) ##2 (s6_::stage1_output == 14)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 24) && (s6_::stage1_input <= 35) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) ##2 (s6_::stage1_output == 14)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) ##1 (stage1_output >= 7) && (stage1_output <= 15) ##1 (s6_::stage1_output == 14)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 24) && (stage1_input <= 35) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) ##2 (s6_::stage1_output == 14)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) ##1 (stage1_output >= 11) && (stage1_output <= 13) ##1 (s6_::stage1_output == 14)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) ##1 (s6_::stage1_output >= 9) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_output == 14)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) ##1 (stage1_output >= 10) && (stage1_output <= 15) ##1 (s6_::stage1_output == 14)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) ##1 (stage1_output >= 11) && (stage1_output <= 13) ##1 (s6_::stage1_output == 14)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) ##1 (stage1_output >= 10) && (stage1_output <= 13) ##1 (s6_::stage1_output == 14)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) ##1 (stage1_output >= 9) && (stage1_output <= 12) ##1 (s6_::stage1_output == 14)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) ##1 (stage1_output >= 9) && (stage1_output <= 15) ##1 (s6_::stage1_output == 14)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) ##1 (stage1_output >= 9) && (stage1_output <= 12) ##1 (s6_::stage1_output == 14)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) ##1 (s6_::stage1_output >= 9) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_output == 14)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) ##1 (stage1_output >= 10) && (stage1_output <= 13) ##1 (s6_::stage1_output == 14)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) ##1 (s6_::stage1_output >= 10) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_output == 14)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) ##1 (s6_::stage1_output >= 11) && (s6_::stage1_output <= 13) ##1 (s6_::stage1_output == 14)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) ##1 (stage1_output >= 9) && (stage1_output <= 15) ##1 (s6_::stage1_output == 14)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) ##1 (stage1_output >= 10) && (stage1_output <= 15) ##1 (s6_::stage1_output == 14)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) ##1 (s6_::stage1_output >= 11) && (s6_::stage1_output <= 13) ##1 (s6_::stage1_output == 14)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) ##1 (s6_::stage1_output >= 9) && (s6_::stage1_output <= 12) ##1 (s6_::stage1_output == 14)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) ##1 (s6_::stage1_output >= 9) && (s6_::stage1_output <= 12) ##1 (s6_::stage1_output == 14)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) ##1 (s6_::stage1_output >= 10) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_output == 14)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) ##1 (s6_::stage1_output >= 10) && (s6_::stage1_output <= 13) ##1 (s6_::stage1_output == 14)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) ##1 (s6_::stage1_output >= 10) && (s6_::stage1_output <= 13) ##1 (s6_::stage1_output == 14)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 41) && (stage1_input <= 63) ##1 (stage1_input >= 33) && (stage1_input <= 63) ##1 (s6_::stage1_input == 25) ##2 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##1 (stage1_output >= 4) && (stage1_output <= 8) ##2 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##1 (stage1_output >= 4) && (stage1_output <= 10) ##2 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##1 (stage1_output >= 4) && (stage1_output <= 10) ##2 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##1 (stage1_output >= 4) && (stage1_output <= 8) ##2 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##1 (s6_::stage1_output >= 4) && (s6_::stage1_output <= 8) ##2 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 41) && (stage1_input <= 63) ##1 (s6_::stage1_input >= 33) && (s6_::stage1_input <= 63) ##1 (s6_::stage1_input == 25) ##2 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 41) && (stage1_input <= 63) ##1 (s6_::stage1_input >= 33) && (s6_::stage1_input <= 63) ##1 (s6_::stage1_input == 25) ##2 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 41) && (stage1_input <= 63) ##1 (stage1_input >= 33) && (stage1_input <= 63) ##1 (s6_::stage1_input == 25) ##2 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##1 (s6_::stage1_output >= 4) && (s6_::stage1_output <= 10) ##2 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##1 (s6_::stage1_output >= 4) && (s6_::stage1_output <= 10) ##2 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##1 (s6_::stage1_output >= 4) && (s6_::stage1_output <= 8) ##2 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##2 (s6_::stage1_input >= 18) && (s6_::stage1_input <= 24) ##1 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 41) && (stage1_input <= 63) ##1 (s6_::stage1_input >= 31) && (s6_::stage1_input <= 62) ##1 (s6_::stage1_input == 25) ##2 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##2 (stage1_output >= 12) && (stage1_output <= 14) ##1 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##2 (s6_::stage1_output >= 12) && (s6_::stage1_output <= 14) ##1 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##2 (stage1_input >= 18) && (stage1_input <= 24) ##1 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) ##1 (stage1_input >= 0) && (stage1_input <= 31) ##1 (s6_::stage1_output == 14)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 48) && (s6_::stage1_input <= 62) && (s6_::stage1_output >= 4) && (s6_::stage1_output <= 8) ##1 (stage1_input >= 0) && (stage1_input <= 7) ##1 (s6_::stage1_output == 2)) |-> (stage1_input >= 10) && (stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 41) && (stage1_input <= 63) ##1 (stage1_input >= 31) && (stage1_input <= 62) ##1 (s6_::stage1_input == 25) ##2 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 4) && (s6_::stage1_output <= 8) && (stage1_input >= 48) && (stage1_input <= 62) ##1 (stage1_input >= 0) && (stage1_input <= 7) ##1 (s6_::stage1_output == 2)) |-> (stage1_input >= 10) && (stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 41) && (stage1_input <= 63) ##1 (stage1_input >= 31) && (stage1_input <= 62) ##1 (s6_::stage1_input == 25) ##2 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) ##1 (stage1_input >= 0) && (stage1_input <= 31) ##1 (s6_::stage1_output == 14)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) ##1 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31) ##1 (s6_::stage1_output == 14)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##2 (s6_::stage1_input >= 18) && (s6_::stage1_input <= 24) ##1 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##2 (stage1_output >= 12) && (stage1_output <= 14) ##1 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##2 (s6_::stage1_output >= 12) && (s6_::stage1_output <= 14) ##1 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##2 (stage1_input >= 18) && (stage1_input <= 24) ##1 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 48) && (s6_::stage1_input <= 62) && (s6_::stage1_output >= 4) && (s6_::stage1_output <= 8) ##1 (stage1_input >= 0) && (stage1_input <= 7) ##1 (s6_::stage1_output == 2)) |-> (s6_::stage1_input >= 10) && (s6_::stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 4) && (s6_::stage1_output <= 8) && (stage1_input >= 48) && (stage1_input <= 62) ##1 (stage1_input >= 0) && (stage1_input <= 7) ##1 (s6_::stage1_output == 2)) |-> (s6_::stage1_input >= 10) && (s6_::stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 41) && (stage1_input <= 63) ##1 (s6_::stage1_input >= 31) && (s6_::stage1_input <= 62) ##1 (s6_::stage1_input == 25) ##2 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) ##1 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31) ##1 (s6_::stage1_output == 14)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##2 (stage1_output >= 13) && (stage1_output <= 15) ##1 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##2 (stage1_output >= 13) && (stage1_output <= 15) ##1 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##2 (s6_::stage1_output >= 13) && (s6_::stage1_output <= 15) ##1 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##2 (s6_::stage1_output >= 13) && (s6_::stage1_output <= 15) ##1 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##1 (stage1_input >= 29) && (stage1_input <= 62) ##2 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##1 (s6_::stage1_input >= 29) && (s6_::stage1_input <= 62) ##2 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##1 (s6_::stage1_input >= 29) && (s6_::stage1_input <= 62) ##2 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##1 (stage1_input >= 29) && (stage1_input <= 62) ##2 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 24) ##1 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##1 (stage1_output >= 5) && (stage1_output <= 10) ##2 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##1 (stage1_output >= 5) && (stage1_output <= 10) ##2 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##1 (s6_::stage1_output >= 5) && (s6_::stage1_output <= 10) ##2 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##1 (s6_::stage1_output >= 5) && (s6_::stage1_output <= 10) ##2 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 24) ##1 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##1 (s6_::stage1_output >= 5) && (s6_::stage1_output <= 8) ##2 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##1 (s6_::stage1_output >= 5) && (s6_::stage1_output <= 8) ##2 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##2 (stage1_input >= 11) && (stage1_input <= 24) ##1 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##2 (stage1_input >= 11) && (stage1_input <= 24) ##1 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##1 (stage1_output >= 5) && (stage1_output <= 8) ##2 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##1 (stage1_output >= 5) && (stage1_output <= 8) ##2 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 6) ##2 (s6_::stage1_output >= 4) && (s6_::stage1_output <= 8) ##1 (stage1_input >= 0) && (stage1_input <= 7) ##1 (s6_::stage1_output == 2)) |-> (stage1_input >= 10) && (stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 6) ##2 (s6_::stage1_output >= 4) && (s6_::stage1_output <= 8) ##1 (stage1_input >= 0) && (stage1_input <= 7) ##1 (s6_::stage1_output == 2)) |-> (stage1_input >= 10) && (stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 6) ##2 (s6_::stage1_output >= 4) && (s6_::stage1_output <= 8) ##1 (stage1_input >= 0) && (stage1_input <= 7) ##1 (s6_::stage1_output == 2)) |-> (s6_::stage1_input >= 10) && (s6_::stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 6) ##2 (s6_::stage1_output >= 4) && (s6_::stage1_output <= 8) ##1 (stage1_input >= 0) && (stage1_input <= 7) ##1 (s6_::stage1_output == 2)) |-> (s6_::stage1_input >= 10) && (s6_::stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##2 (stage1_output == 13) ##1 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##2 (stage1_output == 13) ##1 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##1 (stage1_output >= 5) && (stage1_output <= 7) ##2 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##1 (s6_::stage1_output >= 5) && (s6_::stage1_output <= 7) ##2 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##2 (s6_::stage1_output == 13) ##1 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##2 (s6_::stage1_input >= 18) && (s6_::stage1_input <= 21) ##1 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##2 (s6_::stage1_output == 13) ##1 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##2 (stage1_input >= 18) && (stage1_input <= 21) ##1 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##1 (stage1_output >= 5) && (stage1_output <= 7) ##2 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##1 (s6_::stage1_output >= 5) && (s6_::stage1_output <= 7) ##2 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##2 (s6_::stage1_input >= 18) && (s6_::stage1_input <= 21) ##1 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##2 (stage1_input >= 18) && (stage1_input <= 21) ##1 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##2 (s6_::stage1_output >= 12) && (s6_::stage1_output <= 13) ##1 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##1 (s6_::stage1_input >= 30) && (s6_::stage1_input <= 62) ##2 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##1 (stage1_input >= 30) && (stage1_input <= 62) ##2 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##1 (s6_::stage1_input >= 30) && (s6_::stage1_input <= 62) ##2 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##2 (stage1_output >= 12) && (stage1_output <= 13) ##1 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##2 (stage1_output >= 12) && (stage1_output <= 13) ##1 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##2 (s6_::stage1_output >= 12) && (s6_::stage1_output <= 13) ##1 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##1 (stage1_input >= 30) && (stage1_input <= 62) ##2 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##1 (s6_::stage1_output >= 6) && (s6_::stage1_output <= 8) ##2 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##1 (stage1_output >= 6) && (stage1_output <= 8) ##2 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##1 (stage1_output >= 6) && (stage1_output <= 8) ##2 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##2 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 24) ##1 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##2 (stage1_input >= 0) && (stage1_input <= 24) ##1 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##2 (stage1_input >= 0) && (stage1_input <= 24) ##1 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##2 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 24) ##1 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##1 (s6_::stage1_output >= 6) && (s6_::stage1_output <= 8) ##2 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 true) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 21) ##1 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 true) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 true) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##2 (stage1_input >= 11) && (stage1_input <= 21) ##1 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 true) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##3 (s6_::stage1_output >= 13) && (s6_::stage1_output <= 14) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##2 (stage1_input >= 11) && (stage1_input <= 21) ##1 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##3 (s6_::stage1_output >= 13) && (s6_::stage1_output <= 14) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##3 (stage1_output >= 13) && (stage1_output <= 14) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##3 (stage1_output >= 13) && (stage1_output <= 14) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 21) ##1 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 7) && (s6_::stage1_output <= 10) ##3 (stage1_input >= 0) && (stage1_input <= 7) ##1 (s6_::stage1_output == 2)) |-> (s6_::stage1_input >= 10) && (s6_::stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 7) && (stage1_output <= 10) ##3 (stage1_input >= 0) && (stage1_input <= 7) ##1 (s6_::stage1_output == 2)) |-> (s6_::stage1_input >= 10) && (s6_::stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 7) && (s6_::stage1_output <= 10) ##3 (stage1_input >= 0) && (stage1_input <= 7) ##1 (s6_::stage1_output == 2)) |-> (stage1_input >= 10) && (stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 7) && (stage1_output <= 10) ##3 (stage1_input >= 0) && (stage1_input <= 7) ##1 (s6_::stage1_output == 2)) |-> (stage1_input >= 10) && (stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##4 (stage1_output == 0)) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##4 (s6_::stage1_output == 0)) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##4 (s6_::stage1_output == 0)) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##4 (stage1_output == 0)) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##2 (s6_::stage1_input == 8) ##2 true) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##2 (stage1_output == 9) ##2 true) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##2 (stage1_input >= 0) && (stage1_input <= 22) ##1 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##2 (stage1_input == 25) ##2 true) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##2 (stage1_input == 26) ##2 true) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##2 (stage1_input == 33) ##2 true) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##2 (s6_::stage1_input == 26) ##2 true) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##2 (s6_::stage1_output == 9) ##2 true) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##2 (s6_::stage1_input == 45) ##2 true) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##2 (s6_::stage1_input == 33) ##2 true) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##2 (s6_::stage1_input == 26) ##2 true) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##2 (s6_::stage1_input == 25) ##2 true) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##2 (s6_::stage1_input == 15) ##2 true) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##2 (stage1_input == 15) ##2 true) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##2 (stage1_input == 8) ##2 true) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##2 (stage1_input == 15) ##2 true) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##2 (s6_::stage1_input == 15) ##2 true) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##2 (stage1_input == 45) ##2 true) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##2 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 22) ##1 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##2 (stage1_input == 33) ##2 true) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##2 (stage1_input == 26) ##2 true) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##2 (stage1_input == 45) ##2 true) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##2 (stage1_input == 25) ##2 true) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##2 (stage1_input >= 0) && (stage1_input <= 22) ##1 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##2 (stage1_input == 8) ##2 true) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##2 (s6_::stage1_output == 9) ##2 true) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##2 (stage1_output == 9) ##2 true) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##2 (s6_::stage1_input == 45) ##2 true) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##2 (s6_::stage1_input == 33) ##2 true) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##2 (s6_::stage1_input == 8) ##2 true) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##2 (s6_::stage1_input == 25) ##2 true) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##2 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 22) ##1 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) && (s6_::stage1_output == 4) ##2 (s6_::stage1_output == 14)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) && (stage1_output == 4) ##2 (s6_::stage1_output == 14)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) && (stage1_output == 4) ##2 (s6_::stage1_output == 14)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) && (s6_::stage1_output == 4) ##2 (s6_::stage1_output == 14)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##2 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 21) ##1 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##1 (s6_::stage1_output >= 7) && (s6_::stage1_output <= 9) ##2 (stage1_input == 45) ##1 true) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##1 (s6_::stage1_output >= 6) && (s6_::stage1_output <= 9) ##2 (stage1_input == 45) ##1 true) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##1 (stage1_output >= 6) && (stage1_output <= 9) ##2 (stage1_input == 45) ##1 true) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##1 (stage1_output >= 6) && (stage1_output <= 9) ##2 (stage1_input == 45) ##1 true) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 41) && (stage1_input <= 63) ##1 (stage1_input >= 40) && (stage1_input <= 63) ##1 (s6_::stage1_input == 25) ##2 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 41) && (stage1_input <= 63) ##1 (s6_::stage1_input >= 40) && (s6_::stage1_input <= 63) ##1 (s6_::stage1_input == 25) ##2 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 41) && (stage1_input <= 63) ##1 (s6_::stage1_input >= 40) && (s6_::stage1_input <= 63) ##1 (s6_::stage1_input == 25) ##2 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 41) && (stage1_input <= 63) ##1 (stage1_input >= 40) && (stage1_input <= 63) ##1 (s6_::stage1_input == 25) ##2 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##1 (s6_::stage1_output >= 7) && (s6_::stage1_output <= 9) ##2 (stage1_input == 45) ##1 true) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##2 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 21) ##1 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##2 (stage1_input >= 0) && (stage1_input <= 21) ##1 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##2 (stage1_input >= 0) && (stage1_input <= 21) ##1 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##1 (stage1_output >= 7) && (stage1_output <= 9) ##2 (stage1_input == 45) ##1 true) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##1 (s6_::stage1_output >= 6) && (s6_::stage1_output <= 9) ##2 (stage1_input == 45) ##1 true) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##1 (stage1_output >= 7) && (stage1_output <= 9) ##2 (stage1_input == 45) ##1 true) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##3 (s6_::stage1_input == 43) ##1 true) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##2 (stage1_input >= 17) && (stage1_input <= 36) ##1 (stage1_input == 45) ##1 true) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##3 (s6_::stage1_input == 43) ##1 true) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##3 (stage1_input == 34) ##1 true) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##3 (stage1_input == 26) ##1 true) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##3 (stage1_input == 9) ##1 true) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##3 (s6_::stage1_input == 9) ##1 true) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##3 (s6_::stage1_input == 18) ##1 true) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##3 (s6_::stage1_input == 26) ##1 true) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##3 (s6_::stage1_input == 34) ##1 true) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##2 (s6_::stage1_input >= 17) && (s6_::stage1_input <= 36) ##1 (stage1_input == 45) ##1 true) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 11) && (stage1_output <= 15) ##2 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##1 (s6_::stage1_output == 9) ##2 (stage1_input == 45) ##1 true) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 11) && (s6_::stage1_output <= 15) ##2 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 11) && (s6_::stage1_output <= 15) ##2 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 11) && (stage1_output <= 15) ##2 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##2 (stage1_input >= 21) && (stage1_input <= 34) ##1 (stage1_input == 45) ##1 true) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##2 (stage1_input >= 17) && (stage1_input <= 36) ##1 (stage1_input == 45) ##1 true) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##3 (s6_::stage1_input == 9) ##1 true) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##3 (s6_::stage1_input == 26) ##1 true) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##3 (stage1_input == 18) ##1 true) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##2 (s6_::stage1_input >= 21) && (s6_::stage1_input <= 34) ##1 (stage1_input == 45) ##1 true) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##3 (stage1_input == 26) ##1 true) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##3 (stage1_input == 34) ##1 true) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##3 (stage1_input == 9) ##1 true) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##3 (stage1_input == 43) ##1 true) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##3 (stage1_input == 18) ##1 true) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##1 (stage1_output == 9) ##2 (stage1_input == 45) ##1 true) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##1 (stage1_output == 9) ##2 (stage1_input == 45) ##1 true) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##1 (s6_::stage1_output == 9) ##2 (stage1_input == 45) ##1 true) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##2 (stage1_input >= 21) && (stage1_input <= 34) ##1 (stage1_input == 45) ##1 true) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##2 (s6_::stage1_input >= 21) && (s6_::stage1_input <= 34) ##1 (stage1_input == 45) ##1 true) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##3 (s6_::stage1_input == 18) ##1 true) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##2 (s6_::stage1_input >= 17) && (s6_::stage1_input <= 36) ##1 (stage1_input == 45) ##1 true) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##3 (stage1_input == 43) ##1 true) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##3 (s6_::stage1_input == 34) ##1 true) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##1 (stage1_output >= 8) && (stage1_output <= 10) ##2 (stage1_input == 45) ##1 true) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##1 (stage1_output >= 7) && (stage1_output <= 10) ##2 (stage1_input == 45) ##1 true) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##1 (s6_::stage1_output >= 8) && (s6_::stage1_output <= 10) ##2 (stage1_input == 45) ##1 true) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##1 (s6_::stage1_output >= 3) && (s6_::stage1_output <= 5) ##1 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##1 (stage1_output >= 3) && (stage1_output <= 5) ##1 (s6_::stage1_output == 12)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##3 (s6_::stage1_input >= 18) && (s6_::stage1_input <= 22) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##3 (stage1_input >= 18) && (stage1_input <= 22) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##1 (stage1_output >= 6) && (stage1_output <= 10) ##2 (stage1_input == 45) ##1 true) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##1 (s6_::stage1_output >= 6) && (s6_::stage1_output <= 10) ##2 (stage1_input == 45) ##1 true) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 41) && (stage1_input <= 63) ##1 (stage1_input >= 40) && (stage1_input <= 62) ##1 (s6_::stage1_input == 25) ##2 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##1 (s6_::stage1_output >= 7) && (s6_::stage1_output <= 10) ##2 (stage1_input == 45) ##1 true) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 41) && (stage1_input <= 63) ##1 (s6_::stage1_input >= 40) && (s6_::stage1_input <= 62) ##1 (s6_::stage1_input == 25) ##2 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##1 (stage1_output >= 3) && (stage1_output <= 5) ##1 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##1 (s6_::stage1_output >= 3) && (s6_::stage1_output <= 5) ##1 (s6_::stage1_output == 12)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##3 (stage1_input >= 18) && (stage1_input <= 22) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##1 (stage1_output >= 8) && (stage1_output <= 10) ##2 (stage1_input == 45) ##1 true) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##1 (s6_::stage1_output >= 6) && (s6_::stage1_output <= 10) ##2 (stage1_input == 45) ##1 true) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##1 (stage1_output >= 7) && (stage1_output <= 10) ##2 (stage1_input == 45) ##1 true) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##1 (s6_::stage1_output >= 8) && (s6_::stage1_output <= 10) ##2 (stage1_input == 45) ##1 true) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##1 (s6_::stage1_output >= 7) && (s6_::stage1_output <= 10) ##2 (stage1_input == 45) ##1 true) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##1 (stage1_output >= 6) && (stage1_output <= 10) ##2 (stage1_input == 45) ##1 true) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 41) && (stage1_input <= 63) ##1 (stage1_input >= 40) && (stage1_input <= 62) ##1 (s6_::stage1_input == 25) ##2 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##3 (s6_::stage1_input >= 18) && (s6_::stage1_input <= 22) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 41) && (stage1_input <= 63) ##1 (s6_::stage1_input >= 40) && (s6_::stage1_input <= 62) ##1 (s6_::stage1_input == 25) ##2 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##3 (s6_::stage1_output == 13) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##3 (s6_::stage1_output == 13) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##3 (stage1_output == 13) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##3 (stage1_output == 13) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##1 (stage1_input >= 0) && (stage1_input <= 15) ##2 (stage1_input == 45) ##1 true) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##1 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 16) ##2 (stage1_input == 45) ##1 true) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##1 (stage1_output >= 4) && (stage1_output <= 9) ##2 (stage1_input == 45) ##1 true) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##1 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 15) ##2 (stage1_input == 45) ##1 true) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##1 (s6_::stage1_output >= 4) && (s6_::stage1_output <= 9) ##2 (stage1_input == 45) ##1 true) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##1 (stage1_input >= 0) && (stage1_input <= 16) ##2 (stage1_input == 45) ##1 true) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##1 (stage1_input >= 0) && (stage1_input <= 16) ##2 (stage1_input == 45) ##1 true) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##1 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 15) ##2 (stage1_input == 45) ##1 true) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##1 (stage1_input >= 0) && (stage1_input <= 15) ##2 (stage1_input == 45) ##1 true) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##1 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 16) ##2 (stage1_input == 45) ##1 true) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##1 (stage1_output >= 4) && (stage1_output <= 9) ##2 (stage1_input == 45) ##1 true) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##1 (s6_::stage1_output >= 4) && (s6_::stage1_output <= 9) ##2 (stage1_input == 45) ##1 true) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 23) && (s6_::stage1_input <= 25) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) ##2 (s6_::stage1_output == 14)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 8) ##2 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 8) ##2 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 23) && (stage1_input <= 25) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) ##2 (s6_::stage1_output == 14)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 8) ##2 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 23) && (stage1_input <= 25) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) ##2 (s6_::stage1_output == 14)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 23) && (s6_::stage1_input <= 25) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) ##2 (s6_::stage1_output == 14)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 8) ##2 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 48) && (s6_::stage1_input <= 63) ##1 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##2 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 48) && (s6_::stage1_input <= 63) ##1 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##2 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 48) && (stage1_input <= 63) ##1 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##2 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 48) && (stage1_input <= 63) ##1 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##2 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##2 (stage1_input >= 0) && (stage1_input <= 29) ##1 (stage1_input == 45) ##1 true) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##1 (s6_::stage1_input >= 47) && (s6_::stage1_input <= 62) ##2 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##1 (s6_::stage1_input >= 51) && (s6_::stage1_input <= 62) ##2 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##1 (stage1_input >= 51) && (stage1_input <= 62) ##2 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##1 (s6_::stage1_input >= 51) && (s6_::stage1_input <= 62) ##2 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 4) && (s6_::stage1_output <= 8) && (stage1_input >= 33) && (stage1_input <= 62) ##1 (stage1_input >= 0) && (stage1_input <= 7) ##1 (s6_::stage1_output == 2)) |-> (stage1_input >= 10) && (stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##1 (stage1_input >= 51) && (stage1_input <= 62) ##2 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##1 (stage1_input >= 48) && (stage1_input <= 62) ##2 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##1 (stage1_input >= 47) && (stage1_input <= 62) ##2 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 4) && (s6_::stage1_output <= 8) && (stage1_input >= 33) && (stage1_input <= 62) ##1 (stage1_input >= 0) && (stage1_input <= 7) ##1 (s6_::stage1_output == 2)) |-> (s6_::stage1_input >= 10) && (s6_::stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##2 (stage1_input >= 0) && (stage1_input <= 29) ##1 (stage1_input == 45) ##1 true) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##2 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 29) ##1 (stage1_input == 45) ##1 true) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##1 (s6_::stage1_input >= 47) && (s6_::stage1_input <= 62) ##2 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##1 (s6_::stage1_input >= 48) && (s6_::stage1_input <= 62) ##2 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##1 (stage1_input >= 48) && (stage1_input <= 62) ##2 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 33) && (s6_::stage1_input <= 62) && (s6_::stage1_output >= 4) && (s6_::stage1_output <= 8) ##1 (stage1_input >= 0) && (stage1_input <= 7) ##1 (s6_::stage1_output == 2)) |-> (stage1_input >= 10) && (stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##2 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 29) ##1 (stage1_input == 45) ##1 true) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##1 (stage1_input >= 47) && (stage1_input <= 62) ##2 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##1 (s6_::stage1_input >= 48) && (s6_::stage1_input <= 62) ##2 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 33) && (s6_::stage1_input <= 62) && (s6_::stage1_output >= 4) && (s6_::stage1_output <= 8) ##1 (stage1_input >= 0) && (stage1_input <= 7) ##1 (s6_::stage1_output == 2)) |-> (s6_::stage1_input >= 10) && (s6_::stage1_input <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##2 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 30) ##1 (stage1_input == 45) ##1 true) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##1 (s6_::stage1_input >= 43) && (s6_::stage1_input <= 62) ##2 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##2 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 30) ##1 (stage1_input == 45) ##1 true) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##1 (stage1_input >= 43) && (stage1_input <= 62) ##2 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##2 (stage1_input >= 0) && (stage1_input <= 30) ##1 (stage1_input == 45) ##1 true) |-> (s6_::stage1_input >= 49) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##1 (stage1_input >= 43) && (stage1_input <= 62) ##2 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##1 (s6_::stage1_input >= 43) && (s6_::stage1_input <= 62) ##2 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##2 (stage1_input >= 0) && (stage1_input <= 30) ##1 (stage1_input == 45) ##1 true) |-> (stage1_input >= 49) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##1 (stage1_input >= 39) && (stage1_input <= 62) ##2 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##1 (s6_::stage1_input >= 39) && (s6_::stage1_input <= 62) ##2 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##1 (s6_::stage1_input >= 39) && (s6_::stage1_input <= 62) ##2 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##1 (s6_::stage1_input >= 40) && (s6_::stage1_input <= 62) ##2 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##1 (s6_::stage1_input >= 40) && (s6_::stage1_input <= 62) ##2 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##1 (stage1_input >= 39) && (stage1_input <= 62) ##2 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##1 (stage1_input >= 40) && (stage1_input <= 62) ##2 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (stage1_input >= 22) && (stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 35) && (s6_::stage1_input <= 49) ##1 (stage1_input >= 40) && (stage1_input <= 62) ##2 (stage1_input >= 18) && (stage1_input <= 38) ##1 (stage1_output == 0)) |-> (s6_::stage1_input >= 22) && (s6_::stage1_input <= 35));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##1 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 6) ##1 (s6_::stage1_output == 12)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##1 (stage1_input >= 0) && (stage1_input <= 6) ##1 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##1 (stage1_input >= 0) && (stage1_input <= 6) ##1 (s6_::stage1_output == 12)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##1 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 6) ##1 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 22) && (stage1_input <= 25) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) ##2 (s6_::stage1_output == 14)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 22) && (stage1_input <= 25) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) ##2 (s6_::stage1_output == 14)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 22) && (s6_::stage1_input <= 25) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) ##2 (s6_::stage1_output == 14)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##1 (s6_::stage1_output >= 4) && (s6_::stage1_output <= 8) ##1 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##1 (s6_::stage1_output >= 4) && (s6_::stage1_output <= 8) ##1 (s6_::stage1_output == 12)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##1 (stage1_output >= 4) && (stage1_output <= 8) ##1 (s6_::stage1_output == 12)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##1 (stage1_output >= 4) && (stage1_output <= 8) ##1 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 22) && (s6_::stage1_input <= 25) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) ##2 (s6_::stage1_output == 14)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##1 (stage1_input >= 0) && (stage1_input <= 13) ##1 (s6_::stage1_output == 12)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##1 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 13) ##1 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##1 (stage1_input >= 0) && (stage1_input <= 13) ##1 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##1 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 13) ##1 (s6_::stage1_output == 12)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##1 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14) ##1 (s6_::stage1_output == 12)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##1 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14) ##1 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 7) ##2 (s6_::stage1_output >= 13) && (s6_::stage1_output <= 15) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##1 (stage1_input >= 0) && (stage1_input <= 14) ##1 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 7) ##2 (s6_::stage1_output >= 13) && (s6_::stage1_output <= 15) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 7) ##2 (s6_::stage1_output >= 13) && (s6_::stage1_output <= 15) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##1 (stage1_input >= 0) && (stage1_input <= 14) ##1 (s6_::stage1_output == 12)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 7) ##2 (s6_::stage1_output >= 13) && (s6_::stage1_output <= 15) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##1 (stage1_input >= 0) && (stage1_input <= 17) ##1 (s6_::stage1_output == 12)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##1 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 17) ##1 (s6_::stage1_output == 12)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##1 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 17) ##1 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##1 (stage1_input >= 0) && (stage1_input <= 17) ##1 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 22) && (stage1_input <= 27) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) ##2 (s6_::stage1_output == 14)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 22) && (s6_::stage1_input <= 27) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) ##2 (s6_::stage1_output == 14)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 22) && (stage1_input <= 27) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) ##2 (s6_::stage1_output == 14)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 22) && (s6_::stage1_input <= 27) ##2 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) ##2 (s6_::stage1_output == 14)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##1 (stage1_input >= 0) && (stage1_input <= 30) ##1 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##1 (stage1_input >= 0) && (stage1_input <= 30) ##1 (s6_::stage1_output == 12)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##1 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 30) ##1 (s6_::stage1_output == 12)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##1 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 30) ##1 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 true) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 true) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 true) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 true) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 15) ##3 (stage1_output >= 1) && (stage1_output <= 5) ##1 (s6_::stage1_output == 3)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 15) ##3 (s6_::stage1_output >= 1) && (s6_::stage1_output <= 5) ##1 (s6_::stage1_output == 3)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 15) ##3 (stage1_output >= 1) && (stage1_output <= 5) ##1 (s6_::stage1_output == 3)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 15) ##3 (s6_::stage1_output >= 1) && (s6_::stage1_output <= 5) ##1 (s6_::stage1_output == 3)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 0) && (stage1_output <= 1) ##2 (s6_::stage1_input >= 1) && (s6_::stage1_input <= 9) ##1 (stage1_output >= 0) && (stage1_output <= 1)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 0) && (stage1_output <= 1) ##2 (stage1_input >= 1) && (stage1_input <= 9) ##1 (stage1_output >= 0) && (stage1_output <= 1)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 0) && (stage1_output <= 1) ##2 (s6_::stage1_input >= 1) && (s6_::stage1_input <= 9) ##1 (stage1_output >= 0) && (stage1_output <= 1)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 0) && (stage1_output <= 1) ##2 (stage1_input >= 1) && (stage1_input <= 9) ##1 (stage1_output >= 0) && (stage1_output <= 1)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) && (s6_::stage1_output == 14) ##4 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) && (s6_::stage1_output == 14) ##4 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) && (stage1_output == 14) ##4 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) && (stage1_output == 14) ##4 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 41) && (stage1_input <= 63) ##1 (stage1_input >= 49) && (stage1_input <= 62) ##1 (s6_::stage1_input == 25) ##2 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 41) && (stage1_input <= 63) ##1 (s6_::stage1_input >= 49) && (s6_::stage1_input <= 62) ##1 (s6_::stage1_input == 25) ##2 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 41) && (stage1_input <= 63) ##1 (stage1_input >= 49) && (stage1_input <= 62) ##1 (s6_::stage1_input == 25) ##2 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 41) && (stage1_input <= 63) ##1 (s6_::stage1_input >= 49) && (s6_::stage1_input <= 62) ##1 (s6_::stage1_input == 25) ##2 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##1 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##1 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##1 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##1 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##1 (stage1_output >= 0) && (stage1_output <= 1) ##1 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##1 (stage1_output >= 0) && (stage1_output <= 1) ##1 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 23) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (stage1_input >= 0) && (stage1_input <= 23) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (stage1_input >= 0) && (stage1_input <= 23) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 23) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 27) && (s6_::stage1_input <= 30) ##4 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 27) && (stage1_input <= 30) ##4 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 27) && (s6_::stage1_input <= 30) ##4 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 27) && (stage1_input <= 30) ##4 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##4 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 11) ##4 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 11) ##4 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 11) ##4 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##3 (stage1_output == 1) ##1 (s6_::stage1_output == 3)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##3 (s6_::stage1_output == 1) ##1 (s6_::stage1_output == 3)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##3 (stage1_input >= 53) && (stage1_input <= 58) ##1 (s6_::stage1_output == 3)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##3 (s6_::stage1_input >= 53) && (s6_::stage1_input <= 58) ##1 (s6_::stage1_output == 3)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##3 (s6_::stage1_input >= 53) && (s6_::stage1_input <= 58) ##1 (s6_::stage1_output == 3)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##3 (stage1_output == 1) ##1 (s6_::stage1_output == 3)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##3 (s6_::stage1_output == 1) ##1 (s6_::stage1_output == 3)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##3 (stage1_input >= 53) && (stage1_input <= 58) ##1 (s6_::stage1_output == 3)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##1 (stage1_output >= 3) && (stage1_output <= 5) ##1 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##3 (stage1_output >= 1) && (stage1_output <= 2) ##1 (s6_::stage1_output == 3)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##1 (s6_::stage1_output >= 3) && (s6_::stage1_output <= 5) ##1 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##3 (s6_::stage1_output >= 1) && (s6_::stage1_output <= 2) ##1 (s6_::stage1_output == 3)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##1 (s6_::stage1_output >= 3) && (s6_::stage1_output <= 5) ##1 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##3 (stage1_output >= 1) && (stage1_output <= 2) ##1 (s6_::stage1_output == 3)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##1 (stage1_output >= 3) && (stage1_output <= 5) ##1 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##3 (s6_::stage1_output >= 1) && (s6_::stage1_output <= 2) ##1 (s6_::stage1_output == 3)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##3 (stage1_output >= 0) && (stage1_output <= 4) ##1 (s6_::stage1_output == 3)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##3 (stage1_output >= 0) && (stage1_output <= 4) ##1 (s6_::stage1_output == 3)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##3 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 4) ##1 (s6_::stage1_output == 3)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##3 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 4) ##1 (s6_::stage1_output == 3)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (stage1_input >= 0) && (stage1_input <= 29) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 29) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 29) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (stage1_input >= 0) && (stage1_input <= 29) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##3 (stage1_input >= 53) && (stage1_input <= 63) ##1 (s6_::stage1_output == 3)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##3 (stage1_input >= 53) && (stage1_input <= 63) ##1 (s6_::stage1_output == 3)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##3 (s6_::stage1_input >= 53) && (s6_::stage1_input <= 63) ##1 (s6_::stage1_output == 3)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##3 (s6_::stage1_input >= 53) && (s6_::stage1_input <= 63) ##1 (s6_::stage1_output == 3)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##1 (stage1_input >= 51) && (stage1_input <= 63) ##1 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##3 (stage1_input >= 52) && (stage1_input <= 63) ##1 (s6_::stage1_output == 3)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##1 (s6_::stage1_input >= 51) && (s6_::stage1_input <= 63) ##1 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##1 (stage1_input >= 51) && (stage1_input <= 63) ##1 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##3 (s6_::stage1_input >= 52) && (s6_::stage1_input <= 63) ##1 (s6_::stage1_output == 3)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##3 (stage1_input >= 52) && (stage1_input <= 63) ##1 (s6_::stage1_output == 3)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##1 (s6_::stage1_input >= 51) && (s6_::stage1_input <= 63) ##1 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##3 (s6_::stage1_input >= 52) && (s6_::stage1_input <= 63) ##1 (s6_::stage1_output == 3)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##3 (stage1_input >= 47) && (stage1_input <= 63) ##1 (s6_::stage1_output == 3)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##3 (stage1_input >= 47) && (stage1_input <= 63) ##1 (s6_::stage1_output == 3)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##3 (s6_::stage1_input >= 47) && (s6_::stage1_input <= 63) ##1 (s6_::stage1_output == 3)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 59) ##3 (stage1_output >= 0) && (stage1_output <= 1)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 59) ##3 (stage1_output >= 0) && (stage1_output <= 1)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 59) ##3 (stage1_output >= 0) && (stage1_output <= 1)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 59) ##3 (stage1_output >= 0) && (stage1_output <= 1)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##3 (s6_::stage1_input >= 47) && (s6_::stage1_input <= 63) ##1 (s6_::stage1_output == 3)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 15) && (stage1_input <= 30) ##2 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 15) && (s6_::stage1_input <= 30) ##2 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 15) && (stage1_input <= 30) ##2 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 36) && (s6_::stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 15) && (s6_::stage1_input <= 30) ##2 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 36) && (stage1_input <= 48));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##3 (stage1_input >= 44) && (stage1_input <= 63) ##1 (s6_::stage1_output == 3)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##3 (s6_::stage1_input >= 44) && (s6_::stage1_input <= 63) ##1 (s6_::stage1_output == 3)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##3 (s6_::stage1_input >= 44) && (s6_::stage1_input <= 63) ##1 (s6_::stage1_output == 3)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##3 (stage1_input >= 44) && (stage1_input <= 63) ##1 (s6_::stage1_output == 3)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##2 (stage1_output >= 5) && (stage1_output <= 8) ##2 (s6_::stage1_output == 3)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##2 (stage1_output >= 5) && (stage1_output <= 8) ##2 (s6_::stage1_output == 3)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##3 (s6_::stage1_input >= 24) && (s6_::stage1_input <= 63) ##1 (s6_::stage1_output == 3)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 15) && (s6_::stage1_input <= 19) ##2 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 15) && (stage1_input <= 19) ##2 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##2 (s6_::stage1_output >= 5) && (s6_::stage1_output <= 8) ##2 (s6_::stage1_output == 3)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##3 (stage1_input >= 24) && (stage1_input <= 63) ##1 (s6_::stage1_output == 3)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 15) && (s6_::stage1_input <= 19) ##2 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 15) && (stage1_input <= 19) ##2 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##3 (s6_::stage1_input >= 24) && (s6_::stage1_input <= 63) ##1 (s6_::stage1_output == 3)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##2 (s6_::stage1_output >= 5) && (s6_::stage1_output <= 8) ##2 (s6_::stage1_output == 3)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##3 (stage1_input >= 24) && (stage1_input <= 63) ##1 (s6_::stage1_output == 3)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##3 (s6_::stage1_input >= 29) && (s6_::stage1_input <= 63) ##1 (s6_::stage1_output == 3)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##3 (stage1_input >= 29) && (stage1_input <= 63) ##1 (s6_::stage1_output == 3)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##3 (stage1_input >= 29) && (stage1_input <= 63) ##1 (s6_::stage1_output == 3)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##1 (s6_::stage1_output >= 7) && (s6_::stage1_output <= 8) ##3 (s6_::stage1_output == 3)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##1 (stage1_output >= 7) && (stage1_output <= 8) ##3 (s6_::stage1_output == 3)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##3 (s6_::stage1_input >= 29) && (s6_::stage1_input <= 63) ##1 (s6_::stage1_output == 3)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##1 (stage1_output >= 7) && (stage1_output <= 8) ##3 (s6_::stage1_output == 3)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##1 (s6_::stage1_output >= 7) && (s6_::stage1_output <= 8) ##3 (s6_::stage1_output == 3)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 11) && (s6_::stage1_input <= 23) ##1 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) ##2 (s6_::stage1_output == 14)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##1 (stage1_output >= 7) && (stage1_output <= 10) ##1 (s6_::stage1_output >= 5) && (s6_::stage1_output <= 15) ##2 (s6_::stage1_output == 3)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##1 (stage1_output >= 7) && (stage1_output <= 10) ##1 (stage1_output >= 5) && (stage1_output <= 15) ##2 (s6_::stage1_output == 3)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##3 (stage1_input >= 32) && (stage1_input <= 63) ##1 (s6_::stage1_output == 3)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##1 (stage1_output >= 7) && (stage1_output <= 10) ##2 (stage1_output >= 1) && (stage1_output <= 5) ##1 (s6_::stage1_output == 3)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##2 (s6_::stage1_output >= 5) && (s6_::stage1_output <= 9) ##2 (s6_::stage1_output == 3)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##1 (stage1_output >= 7) && (stage1_output <= 10) ##2 (s6_::stage1_output >= 1) && (s6_::stage1_output <= 5) ##1 (s6_::stage1_output == 3)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##2 (stage1_output >= 5) && (stage1_output <= 9) ##2 (s6_::stage1_output == 3)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##1 (stage1_output >= 7) && (stage1_output <= 10) ##1 (stage1_output >= 5) && (stage1_output <= 15) ##2 (s6_::stage1_output == 3)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##1 (stage1_output >= 7) && (stage1_output <= 10) ##1 (s6_::stage1_output >= 5) && (s6_::stage1_output <= 15) ##2 (s6_::stage1_output == 3)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##3 (stage1_input >= 32) && (stage1_input <= 63) ##1 (s6_::stage1_output == 3)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##2 (s6_::stage1_output >= 5) && (s6_::stage1_output <= 9) ##2 (s6_::stage1_output == 3)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 11) && (stage1_input <= 23) ##1 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) ##2 (s6_::stage1_output == 14)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##2 (stage1_output >= 5) && (stage1_output <= 9) ##2 (s6_::stage1_output == 3)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##3 (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63) ##1 (s6_::stage1_output == 3)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##1 (stage1_output >= 7) && (stage1_output <= 10) ##2 (stage1_output >= 1) && (stage1_output <= 5) ##1 (s6_::stage1_output == 3)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##1 (stage1_output >= 7) && (stage1_output <= 10) ##2 (s6_::stage1_output >= 1) && (s6_::stage1_output <= 5) ##1 (s6_::stage1_output == 3)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##3 (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63) ##1 (s6_::stage1_output == 3)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 true) |-> (stage1_input >= 20) && (stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 true) |-> (s6_::stage1_input >= 20) && (s6_::stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 true) |-> (stage1_input >= 20) && (stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 11) && (stage1_input <= 23) ##1 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) ##2 (s6_::stage1_output == 14)) |-> (s6_::stage1_input >= 31) && (s6_::stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 true) |-> (s6_::stage1_input >= 20) && (s6_::stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 11) && (s6_::stage1_input <= 23) ##1 (s6_::stage1_input >= 11) && (s6_::stage1_input <= 22) ##2 (s6_::stage1_output == 14)) |-> (stage1_input >= 31) && (stage1_input <= 45));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##1 (stage1_output >= 7) && (stage1_output <= 10) ##1 (stage1_output >= 6) && (stage1_output <= 15) ##2 (s6_::stage1_output == 3)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##1 (stage1_output >= 7) && (stage1_output <= 10) ##1 (stage1_output >= 6) && (stage1_output <= 15) ##2 (s6_::stage1_output == 3)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##1 (stage1_output >= 7) && (stage1_output <= 10) ##1 (s6_::stage1_output >= 6) && (s6_::stage1_output <= 15) ##2 (s6_::stage1_output == 3)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##1 (stage1_output >= 7) && (stage1_output <= 10) ##1 (s6_::stage1_output >= 6) && (s6_::stage1_output <= 15) ##2 (s6_::stage1_output == 3)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##1 (stage1_input >= 41) && (stage1_input <= 63) ##1 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##1 (s6_::stage1_input >= 41) && (s6_::stage1_input <= 63) ##1 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##1 (s6_::stage1_input >= 41) && (s6_::stage1_input <= 63) ##1 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##1 (stage1_input >= 41) && (stage1_input <= 63) ##1 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##2 (s6_::stage1_input >= 48) && (s6_::stage1_input <= 62) ##2 (s6_::stage1_output == 3)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##2 (stage1_input >= 48) && (stage1_input <= 62) ##2 (s6_::stage1_output == 3)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##2 (s6_::stage1_input >= 48) && (s6_::stage1_input <= 62) ##2 (s6_::stage1_output == 3)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##2 (s6_::stage1_input >= 45) && (s6_::stage1_input <= 62) ##2 (s6_::stage1_output == 3)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##2 (s6_::stage1_input >= 45) && (s6_::stage1_input <= 62) ##2 (s6_::stage1_output == 3)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##2 (stage1_input >= 48) && (stage1_input <= 62) ##2 (s6_::stage1_output == 3)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##2 (stage1_input >= 45) && (stage1_input <= 62) ##2 (s6_::stage1_output == 3)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##2 (stage1_input >= 45) && (stage1_input <= 62) ##2 (s6_::stage1_output == 3)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 16) ##1 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14) ##3 true) |-> (s6_::stage1_input >= 20) && (s6_::stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 16) ##1 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14) ##3 true) |-> (s6_::stage1_input >= 20) && (s6_::stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 16) ##1 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14) ##3 true) |-> (stage1_input >= 20) && (stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 16) ##1 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14) ##3 true) |-> (stage1_input >= 20) && (stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 9) && (stage1_output <= 12) ##1 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##2 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 9) && (stage1_output <= 12) ##1 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##2 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 9) && (s6_::stage1_output <= 12) ##1 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##2 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 9) && (s6_::stage1_output <= 12) ##1 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##2 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (stage1_output >= 8) && (stage1_output <= 10) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##2 (stage1_input >= 35) && (stage1_input <= 61) ##2 (s6_::stage1_output == 3)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##2 (stage1_input >= 35) && (stage1_input <= 61) ##2 (s6_::stage1_output == 3)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##2 (s6_::stage1_input >= 35) && (s6_::stage1_input <= 61) ##2 (s6_::stage1_output == 3)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 0) && (stage1_output <= 3) ##1 (stage1_input >= 0) && (stage1_input <= 2) ##1 (s6_::stage1_output == 15) ##2 true) |-> (s6_::stage1_input >= 20) && (s6_::stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 0) && (stage1_output <= 3) ##1 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 2) ##1 (s6_::stage1_output == 15) ##2 true) |-> (s6_::stage1_input >= 20) && (s6_::stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (s6_::stage1_output >= 8) && (s6_::stage1_output <= 10) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##2 (s6_::stage1_input >= 35) && (s6_::stage1_input <= 61) ##2 (s6_::stage1_output == 3)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 0) && (stage1_output <= 3) ##1 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 2) ##1 (s6_::stage1_output == 15) ##2 true) |-> (stage1_input >= 20) && (stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (s6_::stage1_output >= 8) && (s6_::stage1_output <= 10) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 0) && (stage1_output <= 3) ##1 (stage1_input >= 0) && (stage1_input <= 2) ##1 (s6_::stage1_output == 15) ##2 true) |-> (stage1_input >= 20) && (stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (stage1_output >= 8) && (stage1_output <= 10) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 0) && (stage1_output <= 3) ##1 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14) && (stage1_output >= 8) && (stage1_output <= 12) ##1 (s6_::stage1_output == 15) ##2 true) |-> (stage1_input >= 20) && (stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 13) && (stage1_output <= 15) ##1 (stage1_output >= 0) && (stage1_output <= 1) ##3 (stage1_output >= 0) && (stage1_output <= 1)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 0) ##1 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14) ##1 (s6_::stage1_output == 15) ##2 true) |-> (stage1_input >= 20) && (stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 0) && (stage1_output <= 3) ##1 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14) && (s6_::stage1_output >= 8) && (s6_::stage1_output <= 12) ##1 (s6_::stage1_output == 15) ##2 true) |-> (stage1_input >= 20) && (stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (stage1_output >= 8) && (stage1_output <= 12) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 13) && (s6_::stage1_output <= 15) ##1 (stage1_output >= 0) && (stage1_output <= 1) ##3 (stage1_output >= 0) && (stage1_output <= 1)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 0) ##1 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14) ##1 (s6_::stage1_output == 15) ##2 true) |-> (stage1_input >= 20) && (stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 0) && (stage1_output <= 3) ##1 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14) && (stage1_output >= 8) && (stage1_output <= 12) ##1 (s6_::stage1_output == 15) ##2 true) |-> (s6_::stage1_input >= 20) && (s6_::stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 13) && (stage1_output <= 15) ##1 (stage1_output >= 0) && (stage1_output <= 1) ##3 (stage1_output >= 0) && (stage1_output <= 1)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 0) ##1 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14) ##1 (s6_::stage1_output == 15) ##2 true) |-> (s6_::stage1_input >= 20) && (s6_::stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 0) && (stage1_output <= 3) ##1 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14) && (s6_::stage1_output >= 8) && (s6_::stage1_output <= 12) ##1 (s6_::stage1_output == 15) ##2 true) |-> (s6_::stage1_input >= 20) && (s6_::stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 0) ##1 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14) ##1 (s6_::stage1_output == 15) ##2 true) |-> (s6_::stage1_input >= 20) && (s6_::stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (stage1_output >= 8) && (stage1_output <= 12) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (s6_::stage1_output >= 8) && (s6_::stage1_output <= 12) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (s6_::stage1_output >= 8) && (s6_::stage1_output <= 12) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 13) && (s6_::stage1_output <= 15) ##1 (stage1_output >= 0) && (stage1_output <= 1) ##3 (stage1_output >= 0) && (stage1_output <= 1)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 19) ##2 (s6_::stage1_input >= 53) && (s6_::stage1_input <= 59) ##1 (stage1_output >= 0) && (stage1_output <= 1)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 19) ##2 (stage1_input >= 37) && (stage1_input <= 59) ##1 (stage1_output >= 0) && (stage1_output <= 1)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##2 (stage1_input >= 35) && (stage1_input <= 62) ##2 (s6_::stage1_output == 3)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 19) ##1 (stage1_output >= 12) && (stage1_output <= 15) ##2 (stage1_output >= 0) && (stage1_output <= 1)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 19) ##1 (stage1_output >= 9) && (stage1_output <= 15) ##2 (stage1_output >= 0) && (stage1_output <= 1)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##2 (s6_::stage1_input >= 35) && (s6_::stage1_input <= 62) ##2 (s6_::stage1_output == 3)) |-> (s6_::stage1_input >= 15) && (s6_::stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##2 (stage1_input >= 35) && (stage1_input <= 62) ##2 (s6_::stage1_output == 3)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 19) ##2 (s6_::stage1_input >= 37) && (s6_::stage1_input <= 59) ##1 (stage1_output >= 0) && (stage1_output <= 1)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 19) ##2 (s6_::stage1_input >= 37) && (s6_::stage1_input <= 59) ##1 (stage1_output >= 0) && (stage1_output <= 1)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 19) ##2 (s6_::stage1_input >= 53) && (s6_::stage1_input <= 59) ##1 (stage1_output >= 0) && (stage1_output <= 1)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 19) ##2 (stage1_input >= 53) && (stage1_input <= 59) ##1 (stage1_output >= 0) && (stage1_output <= 1)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 19) ##2 (stage1_input >= 37) && (stage1_input <= 59) ##1 (stage1_output >= 0) && (stage1_output <= 1)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 19) ##1 (s6_::stage1_output >= 12) && (s6_::stage1_output <= 15) ##2 (stage1_output >= 0) && (stage1_output <= 1)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 19) ##1 (s6_::stage1_output >= 12) && (s6_::stage1_output <= 15) ##2 (stage1_output >= 0) && (stage1_output <= 1)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 19) ##1 (stage1_output >= 12) && (stage1_output <= 15) ##2 (stage1_output >= 0) && (stage1_output <= 1)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 19) ##1 (stage1_output >= 9) && (stage1_output <= 15) ##2 (stage1_output >= 0) && (stage1_output <= 1)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 19) ##1 (s6_::stage1_output >= 9) && (s6_::stage1_output <= 15) ##2 (stage1_output >= 0) && (stage1_output <= 1)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 19) ##1 (s6_::stage1_output >= 9) && (s6_::stage1_output <= 15) ##2 (stage1_output >= 0) && (stage1_output <= 1)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 7) ##2 (s6_::stage1_input >= 35) && (s6_::stage1_input <= 62) ##2 (s6_::stage1_output == 3)) |-> (stage1_input >= 15) && (stage1_input <= 30));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 19) ##2 (stage1_input >= 53) && (stage1_input <= 59) ##1 (stage1_output >= 0) && (stage1_output <= 1)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##3 (stage1_output >= 10) && (stage1_output <= 15) ##1 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##3 (s6_::stage1_output >= 10) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 19) ##1 (stage1_output == 12) ##2 true) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 19) ##1 (s6_::stage1_output == 12) ##2 true) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##3 (stage1_output >= 10) && (stage1_output <= 15) ##1 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##3 (s6_::stage1_output >= 10) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 19) ##1 (stage1_output == 12) ##2 true) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 19) ##1 (s6_::stage1_output == 12) ##2 true) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 9) && (stage1_output <= 10) ##2 (stage1_output == 8) ##1 (s6_::stage1_output >= 10) && (s6_::stage1_output <= 13) ##1 true) |-> (stage1_input >= 40) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 9) && (stage1_output <= 10) ##2 (stage1_output == 8) ##1 (s6_::stage1_input >= 4) && (s6_::stage1_input <= 18) ##1 true) |-> (stage1_input >= 40) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 9) && (stage1_output <= 10) ##2 (stage1_output == 8) ##1 (s6_::stage1_output >= 10) && (s6_::stage1_output <= 13) ##1 true) |-> (s6_::stage1_input >= 40) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 9) && (stage1_output <= 10) ##2 (stage1_output == 8) ##1 (stage1_output >= 10) && (stage1_output <= 13) ##1 true) |-> (s6_::stage1_input >= 40) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 9) && (stage1_output <= 10) ##2 (stage1_output == 8) ##1 (stage1_output >= 10) && (stage1_output <= 13) ##1 true) |-> (stage1_input >= 40) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 9) && (stage1_output <= 10) ##2 (stage1_output == 8) ##1 (stage1_input >= 4) && (stage1_input <= 18) ##1 true) |-> (s6_::stage1_input >= 40) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 9) && (stage1_output <= 10) ##2 (stage1_output == 8) ##1 (s6_::stage1_input >= 4) && (s6_::stage1_input <= 18) ##1 true) |-> (s6_::stage1_input >= 40) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 9) && (stage1_output <= 10) ##2 (stage1_output == 8) ##1 (stage1_input >= 4) && (stage1_input <= 18) ##1 true) |-> (stage1_input >= 40) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 19) ##2 (s6_::stage1_input >= 53) && (s6_::stage1_input <= 56) ##1 (stage1_output >= 0) && (stage1_output <= 1)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 19) ##2 (stage1_output >= 0) && (stage1_output <= 2) ##1 (stage1_output >= 0) && (stage1_output <= 1)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 6) && (stage1_input >= 12) && (stage1_input <= 17) ##2 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 19) ##3 (stage1_output == 0)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 12) && (s6_::stage1_input <= 17) && (s6_::stage1_output >= 0) && (s6_::stage1_output <= 6) ##2 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 19) ##2 (s6_::stage1_input >= 53) && (s6_::stage1_input <= 56) ##1 (stage1_output >= 0) && (stage1_output <= 1)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 19) ##2 (stage1_input >= 53) && (stage1_input <= 56) ##1 (stage1_output >= 0) && (stage1_output <= 1)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 19) ##2 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 2) ##1 (stage1_output >= 0) && (stage1_output <= 1)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 19) ##3 (stage1_output == 0)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 19) ##3 (s6_::stage1_output == 0)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 19) ##2 (stage1_output >= 0) && (stage1_output <= 2) ##1 (stage1_output >= 0) && (stage1_output <= 1)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (stage1_output >= 6) && (stage1_output <= 9) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 19) ##2 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 2) ##1 (stage1_output >= 0) && (stage1_output <= 1)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (s6_::stage1_output >= 6) && (s6_::stage1_output <= 9) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 12) && (s6_::stage1_input <= 17) && (s6_::stage1_output >= 0) && (s6_::stage1_output <= 6) ##2 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 19) ##2 (stage1_input >= 53) && (stage1_input <= 56) ##1 (stage1_output >= 0) && (stage1_output <= 1)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (s6_::stage1_output >= 6) && (s6_::stage1_output <= 9) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 19) ##3 (s6_::stage1_output == 0)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##3 (stage1_output >= 5) && (stage1_output <= 10) ##1 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##3 (s6_::stage1_output >= 5) && (s6_::stage1_output <= 10) ##1 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 6) && (stage1_input >= 12) && (stage1_input <= 17) ##2 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##3 (stage1_output >= 5) && (stage1_output <= 10) ##1 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (stage1_output >= 6) && (stage1_output <= 9) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##3 (s6_::stage1_output >= 5) && (s6_::stage1_output <= 10) ##1 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##3 (s6_::stage1_output >= 11) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 19) ##2 (stage1_output == 1) ##1 (stage1_output >= 0) && (stage1_output <= 1)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##3 (stage1_output >= 11) && (stage1_output <= 15) ##1 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##3 (s6_::stage1_output >= 11) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 19) ##2 (s6_::stage1_output == 1) ##1 (stage1_output >= 0) && (stage1_output <= 1)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##3 (stage1_output >= 11) && (stage1_output <= 15) ##1 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 19) ##2 (stage1_output == 1) ##1 (stage1_output >= 0) && (stage1_output <= 1)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 19) ##2 (s6_::stage1_output == 1) ##1 (stage1_output >= 0) && (stage1_output <= 1)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 0) && (stage1_output <= 3) ##1 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14) ##1 (stage1_input == 3) ##2 true) |-> (s6_::stage1_input >= 20) && (s6_::stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 0) && (stage1_output <= 3) ##1 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14) ##1 (s6_::stage1_input == 3) ##2 true) |-> (s6_::stage1_input >= 20) && (s6_::stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 19) ##2 (stage1_output >= 1) && (stage1_output <= 2) ##1 (stage1_output >= 0) && (stage1_output <= 1)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 0) && (stage1_output <= 3) ##1 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14) ##1 (s6_::stage1_input == 3) ##2 true) |-> (stage1_input >= 20) && (stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 19) ##2 (s6_::stage1_output >= 1) && (s6_::stage1_output <= 2) ##1 (stage1_output >= 0) && (stage1_output <= 1)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 0) && (stage1_output <= 3) ##1 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14) ##1 (stage1_input == 3) ##2 true) |-> (stage1_input >= 20) && (stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 19) ##2 (s6_::stage1_output >= 1) && (s6_::stage1_output <= 2) ##1 (stage1_output >= 0) && (stage1_output <= 1)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 19) ##2 (stage1_output >= 1) && (stage1_output <= 2) ##1 (stage1_output >= 0) && (stage1_output <= 1)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) && (s6_::stage1_output >= 0) && (s6_::stage1_output <= 6) ##1 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7) ##1 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) && (s6_::stage1_output >= 0) && (s6_::stage1_output <= 6) ##1 (stage1_output >= 0) && (stage1_output <= 7) ##1 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) && (s6_::stage1_output >= 0) && (s6_::stage1_output <= 6) ##1 (stage1_output >= 0) && (stage1_output <= 7) ##1 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) && (s6_::stage1_output >= 0) && (s6_::stage1_output <= 6) ##1 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7) ##1 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##1 (stage1_output >= 13) && (stage1_output <= 15) ##3 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (s6_::stage1_output >= 1) && (s6_::stage1_output <= 2) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##1 (s6_::stage1_output >= 13) && (s6_::stage1_output <= 15) ##3 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (stage1_output >= 1) && (stage1_output <= 2) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (s6_::stage1_output >= 1) && (s6_::stage1_output <= 2) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##1 (stage1_output >= 13) && (stage1_output <= 15) ##3 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (stage1_output >= 1) && (stage1_output <= 2) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##1 (s6_::stage1_output >= 13) && (s6_::stage1_output <= 15) ##3 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 6) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) && (s6_::stage1_output >= 0) && (s6_::stage1_output <= 6) ##2 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 6) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) && (s6_::stage1_output >= 0) && (s6_::stage1_output <= 6) ##2 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 6) && (stage1_output <= 15) ##1 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) && (s6_::stage1_output >= 0) && (s6_::stage1_output <= 6) ##2 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 6) && (stage1_output <= 15) ##1 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) && (s6_::stage1_output >= 0) && (s6_::stage1_output <= 6) ##2 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 17) && (s6_::stage1_input <= 19) ##2 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 17) && (stage1_input <= 19) ##2 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 17) && (s6_::stage1_input <= 19) ##2 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 17) && (stage1_input <= 19) ##2 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (s6_::stage1_output >= 11) && (s6_::stage1_output <= 13) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) && (s6_::stage1_output >= 5) && (s6_::stage1_output <= 6) ##2 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (stage1_output >= 11) && (stage1_output <= 13) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) && (stage1_output >= 5) && (stage1_output <= 6) ##2 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (s6_::stage1_output >= 11) && (s6_::stage1_output <= 13) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (stage1_output >= 11) && (stage1_output <= 13) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) && (stage1_output >= 5) && (stage1_output <= 6) ##2 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) && (s6_::stage1_output >= 5) && (s6_::stage1_output <= 6) ##2 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (s6_::stage1_output >= 3) && (s6_::stage1_output <= 4) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (stage1_output >= 3) && (stage1_output <= 4) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (stage1_output >= 3) && (stage1_output <= 4) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (s6_::stage1_output >= 3) && (s6_::stage1_output <= 4) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##1 (stage1_input >= 25) && (stage1_input <= 41) ##3 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##1 (s6_::stage1_input >= 25) && (s6_::stage1_input <= 41) ##3 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##1 (s6_::stage1_input >= 25) && (s6_::stage1_input <= 41) ##3 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##1 (stage1_input >= 25) && (stage1_input <= 41) ##3 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) && (s6_::stage1_output >= 4) && (s6_::stage1_output <= 6) ##2 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) && (stage1_output >= 4) && (stage1_output <= 6) ##2 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) && (stage1_output >= 4) && (stage1_output <= 6) ##2 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) && (s6_::stage1_output >= 4) && (s6_::stage1_output <= 6) ##2 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (s6_::stage1_input >= 14) && (s6_::stage1_input <= 29) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (stage1_input >= 14) && (stage1_input <= 29) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (stage1_input >= 14) && (stage1_input <= 29) ##2 (s6_::stage1_output == 12)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 19) && (s6_::stage1_input <= 30) ##2 (s6_::stage1_input >= 14) && (s6_::stage1_input <= 29) ##2 (s6_::stage1_output == 12)) |-> (stage1_input >= 0) && (stage1_input <= 14));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##1 (s6_::stage1_output >= 8) && (s6_::stage1_output <= 12) ##1 (s6_::stage1_output == 15) ##2 true) |-> (stage1_input >= 20) && (stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##1 (s6_::stage1_output >= 8) && (s6_::stage1_output <= 12) ##1 (s6_::stage1_output == 15) ##2 true) |-> (s6_::stage1_input >= 20) && (s6_::stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##1 (stage1_output >= 8) && (stage1_output <= 12) ##1 (s6_::stage1_output == 15) ##2 true) |-> (s6_::stage1_input >= 20) && (s6_::stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##1 (stage1_output >= 8) && (stage1_output <= 12) ##1 (s6_::stage1_output == 15) ##2 true) |-> (stage1_input >= 20) && (stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 5) ##1 (stage1_output >= 0) && (stage1_output <= 1) ##3 (stage1_output >= 0) && (stage1_output <= 1)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 5) ##1 (stage1_output >= 0) && (stage1_output <= 1) ##3 (stage1_output >= 0) && (stage1_output <= 1)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 5) ##1 (stage1_output >= 0) && (stage1_output <= 1) ##3 (stage1_output >= 0) && (stage1_output <= 1)) |-> (s6_::stage1_input >= 46) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 5) ##1 (stage1_output >= 0) && (stage1_output <= 1) ##3 (stage1_output >= 0) && (stage1_output <= 1)) |-> (stage1_input >= 46) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) && (stage1_output == 6) ##2 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) && (stage1_output == 6) ##2 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) && (s6_::stage1_output == 6) ##2 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) && (s6_::stage1_output == 6) ##2 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 41) && (stage1_input <= 63) ##1 (s6_::stage1_output >= 7) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_input == 25) ##2 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 41) && (stage1_input <= 63) ##1 (stage1_output >= 7) && (stage1_output <= 15) ##1 (s6_::stage1_input == 25) ##2 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 41) && (stage1_input <= 63) ##1 (s6_::stage1_output >= 7) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_input == 25) ##2 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 7) ##2 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) && (s6_::stage1_output >= 0) && (s6_::stage1_output <= 6) ##2 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 4) && (s6_::stage1_output <= 7) ##2 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) && (s6_::stage1_output >= 0) && (s6_::stage1_output <= 6) ##2 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 7) ##2 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) && (s6_::stage1_output >= 0) && (s6_::stage1_output <= 6) ##2 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 4) && (s6_::stage1_output <= 7) ##2 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) && (s6_::stage1_output >= 0) && (s6_::stage1_output <= 6) ##2 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 41) && (stage1_input <= 63) ##1 (stage1_output >= 7) && (stage1_output <= 15) ##1 (s6_::stage1_input == 25) ##2 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 12) ##2 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 12) ##2 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 12) ##2 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 12) ##2 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 true) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 true) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 true) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 true) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 14) ##1 (s6_::stage1_output == 15) ##1 (stage1_input == 56) ##1 true) |-> (s6_::stage1_input >= 20) && (s6_::stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 14) ##1 (s6_::stage1_output == 15) ##1 (s6_::stage1_output == 1) ##1 true) |-> (stage1_input >= 20) && (stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 14) ##1 (s6_::stage1_output == 15) ##1 (stage1_input == 56) ##1 true) |-> (stage1_input >= 20) && (stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 14) ##1 (s6_::stage1_output == 15) ##1 (stage1_output == 1) ##1 true) |-> (stage1_input >= 20) && (stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 14) ##1 (s6_::stage1_output == 15) ##1 (s6_::stage1_input == 56) ##1 true) |-> (stage1_input >= 20) && (stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 14) ##1 (s6_::stage1_output == 15) ##1 (stage1_output == 1) ##1 true) |-> (s6_::stage1_input >= 20) && (s6_::stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 14) ##1 (s6_::stage1_output == 15) ##1 (s6_::stage1_output == 1) ##1 true) |-> (s6_::stage1_input >= 20) && (s6_::stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 14) ##1 (s6_::stage1_output == 15) ##1 (s6_::stage1_input == 56) ##1 true) |-> (s6_::stage1_input >= 20) && (s6_::stage1_input <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##2 (s6_::stage1_output >= 10) && (s6_::stage1_output <= 15)) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##2 (s6_::stage1_output >= 10) && (s6_::stage1_output <= 15)) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##2 (stage1_output >= 10) && (stage1_output <= 15)) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##2 (stage1_output >= 10) && (stage1_output <= 15)) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 31) && (s6_::stage1_input <= 63) ##1 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##2 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 31) && (stage1_input <= 63) ##1 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##2 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 31) && (stage1_input <= 63) ##1 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##2 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 31) && (s6_::stage1_input <= 63) ##1 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##2 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 10) ##1 (stage1_input >= 38) && (stage1_input <= 63) ##1 (stage1_output == 8) ##2 true) |-> (s6_::stage1_input >= 40) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 10) ##1 (s6_::stage1_input >= 33) && (s6_::stage1_input <= 63) ##1 (stage1_output == 8) ##2 true) |-> (s6_::stage1_input >= 40) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 10) ##1 (stage1_input >= 38) && (stage1_input <= 63) ##1 (stage1_output == 8) ##2 true) |-> (stage1_input >= 40) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 10) ##1 (stage1_input >= 33) && (stage1_input <= 63) ##1 (stage1_output == 8) ##2 true) |-> (s6_::stage1_input >= 40) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 10) ##1 (s6_::stage1_input >= 33) && (s6_::stage1_input <= 63) ##1 (stage1_output == 8) ##2 true) |-> (stage1_input >= 40) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 10) ##1 (s6_::stage1_input >= 38) && (s6_::stage1_input <= 63) ##1 (stage1_output == 8) ##2 true) |-> (stage1_input >= 40) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 10) ##1 (s6_::stage1_input >= 38) && (s6_::stage1_input <= 63) ##1 (stage1_output == 8) ##2 true) |-> (s6_::stage1_input >= 40) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 10) ##1 (stage1_input >= 33) && (stage1_input <= 63) ##1 (stage1_output == 8) ##2 true) |-> (stage1_input >= 40) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 10) ##1 (s6_::stage1_input >= 50) && (s6_::stage1_input <= 63) ##1 (stage1_output == 8) ##2 true) |-> (stage1_input >= 40) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 47) && (stage1_input <= 54) && (stage1_output >= 9) && (stage1_output <= 10) ##2 (stage1_output == 8) ##2 true) |-> (s6_::stage1_input >= 40) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 0) && (stage1_output <= 3) ##1 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 3) ##1 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 0) && (stage1_output <= 3) ##1 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 10) ##1 (s6_::stage1_input >= 50) && (s6_::stage1_input <= 63) ##1 (stage1_output == 8) ##2 true) |-> (s6_::stage1_input >= 40) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 10) ##1 (stage1_input >= 50) && (stage1_input <= 63) ##1 (stage1_output == 8) ##2 true) |-> (s6_::stage1_input >= 40) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 47) && (s6_::stage1_input <= 54) && (stage1_output >= 9) && (stage1_output <= 10) ##2 (stage1_output == 8) ##2 true) |-> (s6_::stage1_input >= 40) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 47) && (s6_::stage1_input <= 54) && (stage1_output >= 9) && (stage1_output <= 10) ##2 (stage1_output == 8) ##2 true) |-> (stage1_input >= 40) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 47) && (stage1_input <= 54) && (stage1_output >= 9) && (stage1_output <= 10) ##2 (stage1_output == 8) ##2 true) |-> (stage1_input >= 40) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 3) ##1 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 10) ##1 (stage1_input >= 50) && (stage1_input <= 63) ##1 (stage1_output == 8) ##2 true) |-> (stage1_input >= 40) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 37) && (stage1_input <= 49) ##1 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##2 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 37) && (s6_::stage1_input <= 49) ##1 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##2 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 37) && (stage1_input <= 49) ##1 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##2 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 37) && (s6_::stage1_input <= 49) ##1 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##2 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 37) && (stage1_input <= 49) ##2 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##2 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 37) && (s6_::stage1_input <= 49) ##2 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##2 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 37) && (s6_::stage1_input <= 49) ##2 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##2 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 37) && (stage1_input <= 49) ##2 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##2 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 0) && (stage1_output <= 3) ##2 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 0) && (stage1_output <= 3) ##2 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 3) ##2 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 3) ##2 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 47) ##2 (stage1_output == 8) ##2 true) |-> (s6_::stage1_input >= 40) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 47) ##2 (stage1_output == 8) ##2 true) |-> (stage1_input >= 40) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 47) ##2 (stage1_output == 8) ##2 true) |-> (s6_::stage1_input >= 40) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 47) ##2 (stage1_output == 8) ##2 true) |-> (stage1_input >= 40) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 22) && (stage1_input <= 43) ##1 (s6_::stage1_input == 25) ##2 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 22) && (s6_::stage1_input <= 43) ##1 (s6_::stage1_input == 25) ##2 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 22) && (stage1_input <= 43) ##1 (s6_::stage1_input == 25) ##2 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 22) && (s6_::stage1_input <= 43) ##1 (s6_::stage1_input == 25) ##2 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 31) && (s6_::stage1_input <= 47) ##1 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##2 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 31) && (s6_::stage1_input <= 47) ##1 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##2 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 31) && (stage1_input <= 47) ##1 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##2 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 31) && (stage1_input <= 47) ##1 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##2 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 10) ##1 (stage1_output >= 10) && (stage1_output <= 15) ##1 (stage1_output == 8) ##2 true) |-> (stage1_input >= 40) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 10) ##1 (stage1_output >= 10) && (stage1_output <= 15) ##1 (stage1_output == 8) ##2 true) |-> (s6_::stage1_input >= 40) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 10) ##1 (s6_::stage1_output >= 10) && (s6_::stage1_output <= 15) ##1 (stage1_output == 8) ##2 true) |-> (s6_::stage1_input >= 40) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 10) ##1 (s6_::stage1_output >= 10) && (s6_::stage1_output <= 15) ##1 (stage1_output == 8) ##2 true) |-> (stage1_input >= 40) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 46) && (s6_::stage1_input <= 63) ##2 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##2 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 46) && (s6_::stage1_input <= 63) ##2 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##2 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 46) && (stage1_input <= 63) ##2 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##2 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 46) && (stage1_input <= 63) ##2 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##2 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 9) && (stage1_output <= 10) ##2 (stage1_output == 8) ##2 (stage1_output == 7)) |-> (s6_::stage1_input >= 40) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 9) && (stage1_output <= 10) ##2 (stage1_output == 8) ##2 (stage1_output == 7)) |-> (stage1_input >= 40) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 9) && (stage1_output <= 10) ##2 (stage1_output == 8) ##2 (s6_::stage1_output == 7)) |-> (s6_::stage1_input >= 40) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 9) && (stage1_output <= 10) ##2 (stage1_output == 8) ##2 (s6_::stage1_output == 7)) |-> (stage1_input >= 40) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 9) && (stage1_output <= 10) ##2 (s6_::stage1_input == 31) ##2 true) |-> (s6_::stage1_input >= 40) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 9) && (stage1_output <= 10) ##2 (s6_::stage1_input == 31) ##2 true) |-> (stage1_input >= 40) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 9) && (stage1_output <= 10) ##2 (stage1_input == 31) ##2 true) |-> (stage1_input >= 40) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 9) && (stage1_output <= 10) ##2 (stage1_input == 31) ##2 true) |-> (s6_::stage1_input >= 40) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 9) && (stage1_output <= 10) ##2 (stage1_output == 8) ##1 (s6_::stage1_output == 10) ##1 true) |-> (stage1_input >= 40) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 9) && (stage1_output <= 10) ##2 (stage1_output == 8) ##1 (s6_::stage1_output == 13) ##1 true) |-> (s6_::stage1_input >= 40) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 9) && (stage1_output <= 10) ##2 (stage1_output == 8) ##1 (s6_::stage1_output == 10) ##1 true) |-> (s6_::stage1_input >= 40) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 9) && (stage1_output <= 10) ##2 (stage1_output == 8) ##1 (stage1_output == 13) ##1 true) |-> (s6_::stage1_input >= 40) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 9) && (stage1_output <= 10) ##2 (stage1_output == 8) ##1 (stage1_output == 10) ##1 true) |-> (s6_::stage1_input >= 40) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 9) && (stage1_output <= 10) ##2 (stage1_output == 8) ##1 (stage1_output == 10) ##1 true) |-> (stage1_input >= 40) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 9) && (stage1_output <= 10) ##2 (stage1_output == 8) ##1 (stage1_output == 13) ##1 true) |-> (stage1_input >= 40) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 9) && (stage1_output <= 10) ##2 (stage1_output == 8) ##1 (s6_::stage1_output == 13) ##1 true) |-> (stage1_input >= 40) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 9) && (stage1_output <= 10) ##1 (stage1_output >= 11) && (stage1_output <= 15) ##1 (stage1_output == 8) ##2 true) |-> (stage1_input >= 40) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 9) && (stage1_output <= 10) ##1 (s6_::stage1_output >= 11) && (s6_::stage1_output <= 15) ##1 (stage1_output == 8) ##2 true) |-> (s6_::stage1_input >= 40) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 9) && (stage1_output <= 10) ##1 (s6_::stage1_output >= 11) && (s6_::stage1_output <= 15) ##1 (stage1_output == 8) ##2 true) |-> (stage1_input >= 40) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 9) && (stage1_output <= 10) ##1 (stage1_output >= 11) && (stage1_output <= 15) ##1 (stage1_output == 8) ##2 true) |-> (s6_::stage1_input >= 40) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) ##1 (stage1_input == 13) ##3 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) ##1 (stage1_input == 13) ##3 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) ##1 (s6_::stage1_input == 13) ##3 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) ##1 (s6_::stage1_input == 13) ##3 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 41) && (stage1_input <= 63) && (stage1_output >= 4) && (stage1_output <= 8) ##2 (s6_::stage1_input == 25) ##2 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 4) && (s6_::stage1_output <= 8) && (stage1_input >= 41) && (stage1_input <= 63) ##2 (s6_::stage1_input == 25) ##2 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 41) && (stage1_input <= 63) && (stage1_output >= 4) && (stage1_output <= 8) ##2 (s6_::stage1_input == 25) ##2 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 4) && (s6_::stage1_output <= 8) && (stage1_input >= 41) && (stage1_input <= 63) ##2 (s6_::stage1_input == 25) ##2 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 10) ##2 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 10) ##2 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 4) && (s6_::stage1_output <= 10) ##2 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 4) && (s6_::stage1_output <= 10) ##2 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##1 (stage1_input >= 37) && (stage1_input <= 45) ##1 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##1 (stage1_input >= 37) && (stage1_input <= 45) ##1 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##1 (s6_::stage1_input >= 37) && (s6_::stage1_input <= 45) ##1 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##1 (s6_::stage1_input >= 37) && (s6_::stage1_input <= 45) ##1 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 15) && (s6_::stage1_input <= 30) ##3 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 15) && (stage1_input <= 30) ##3 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 15) && (s6_::stage1_input <= 30) ##3 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 15) && (stage1_input <= 30) ##3 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 39) && (s6_::stage1_input <= 63) ##2 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##2 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 39) && (stage1_input <= 63) ##2 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##2 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 39) && (stage1_input <= 63) ##2 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##2 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 39) && (s6_::stage1_input <= 63) ##2 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##2 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 6) && (s6_::stage1_output <= 8) && (stage1_input >= 41) && (stage1_input <= 63) ##2 (s6_::stage1_input == 25) ##2 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 6) && (s6_::stage1_output <= 8) && (stage1_input >= 41) && (stage1_input <= 63) ##2 (s6_::stage1_input == 25) ##2 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 41) && (stage1_input <= 63) && (stage1_output >= 6) && (stage1_output <= 8) ##2 (s6_::stage1_input == 25) ##2 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 41) && (stage1_input <= 63) && (stage1_output >= 6) && (stage1_output <= 8) ##2 (s6_::stage1_input == 25) ##2 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 37) && (s6_::stage1_input <= 40) && (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 37) && (s6_::stage1_input <= 40) && (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 37) && (stage1_input <= 40) && (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 37) && (stage1_input <= 40) && (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##1 (stage1_input == 58) ##1 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##1 (stage1_input == 58) ##1 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##1 (s6_::stage1_input == 58) ##1 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##1 (s6_::stage1_input == 58) ##1 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) && (stage1_output == 3) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 13) ##3 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) && (stage1_output == 3) ##3 (stage1_input >= 21) && (stage1_input <= 25) ##1 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) && (stage1_output == 3) ##3 (stage1_input >= 21) && (stage1_input <= 25) ##1 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) && (stage1_output == 3) ##1 (stage1_input >= 2) && (stage1_input <= 13) ##3 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) && (stage1_output == 3) ##1 (stage1_input >= 2) && (stage1_input <= 13) ##3 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) && (stage1_output == 3) ##3 (s6_::stage1_input >= 21) && (s6_::stage1_input <= 25) ##1 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) && (stage1_output == 3) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 13) ##3 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) && (stage1_output == 3) ##3 (s6_::stage1_input >= 21) && (s6_::stage1_input <= 25) ##1 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 5) && (s6_::stage1_input <= 28) && (stage1_output >= 4) && (stage1_output <= 6) ##2 (s6_::stage1_output >= 10) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_output == 9) ##1 true) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 5) && (stage1_input <= 28) && (stage1_output >= 4) && (stage1_output <= 6) ##2 (s6_::stage1_output >= 10) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_output == 9) ##1 true) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 5) && (stage1_input <= 28) && (stage1_output >= 4) && (stage1_output <= 6) ##2 (s6_::stage1_output >= 10) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_output == 9) ##1 true) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 5) && (s6_::stage1_input <= 28) && (stage1_output >= 4) && (stage1_output <= 6) ##2 (s6_::stage1_output >= 10) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_output == 9) ##1 true) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 30) ##3 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 30) ##3 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 30) ##3 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 30) ##3 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 40) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 40) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 40) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 40) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 3) ##3 (stage1_output == 0) ##1 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 3) ##3 (s6_::stage1_output == 0) ##1 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 3) ##3 (s6_::stage1_output == 0) ##1 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 3) ##3 (stage1_output == 0) ##1 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 31) && (stage1_input <= 63) ##2 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 31) && (s6_::stage1_input <= 63) ##2 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 31) && (stage1_input <= 63) ##2 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 31) && (s6_::stage1_input <= 63) ##2 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 3) ##1 (s6_::stage1_output == 9) ##3 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 3) ##1 (stage1_output == 9) ##3 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 3) ##1 (s6_::stage1_output == 9) ##3 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 3) ##1 (stage1_output == 9) ##3 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 31) && (s6_::stage1_input <= 63) ##1 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 31) && (s6_::stage1_input <= 63) ##1 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 31) && (stage1_input <= 63) ##1 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 31) && (stage1_input <= 63) ##1 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) ##2 (stage1_input >= 2) && (stage1_input <= 11) ##1 (s6_::stage1_output == 13) ##1 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) ##2 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 11) ##1 (s6_::stage1_output == 13) ##1 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) ##2 (stage1_input >= 2) && (stage1_input <= 11) ##1 (s6_::stage1_output == 13) ##1 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) ##2 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 11) ##1 (s6_::stage1_output == 13) ##1 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##1 (stage1_input >= 0) && (stage1_input <= 31) ##1 (s6_::stage1_output >= 10) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_output == 9) ##1 true) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##1 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31) ##1 (s6_::stage1_output >= 10) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_output == 9) ##1 true) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##1 (stage1_input >= 0) && (stage1_input <= 31) ##1 (s6_::stage1_output >= 10) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_output == 9) ##1 true) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##1 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31) ##1 (s6_::stage1_output >= 10) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_output == 9) ##1 true) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 5) && (stage1_input <= 22) && (stage1_output >= 4) && (stage1_output <= 6) ##2 (s6_::stage1_output >= 10) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_output == 9) ##1 true) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 5) && (s6_::stage1_input <= 22) && (stage1_output >= 4) && (stage1_output <= 6) ##2 (s6_::stage1_output >= 10) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_output == 9) ##1 true) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 5) && (s6_::stage1_input <= 22) && (stage1_output >= 4) && (stage1_output <= 6) ##2 (s6_::stage1_output >= 10) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_output == 9) ##1 true) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 31) && (stage1_input <= 63) ##2 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##2 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 31) && (stage1_input <= 63) ##2 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##2 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 31) && (s6_::stage1_input <= 63) ##2 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##2 (s6_::stage1_output == 4)) |-> (stage1_input >= 0) && (stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 5) && (stage1_input <= 22) && (stage1_output >= 4) && (stage1_output <= 6) ##2 (s6_::stage1_output >= 10) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_output == 9) ##1 true) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 31) && (s6_::stage1_input <= 63) ##2 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##2 (s6_::stage1_output == 4)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##1 (s6_::stage1_input >= 37) && (s6_::stage1_input <= 38) ##1 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##1 (s6_::stage1_input >= 45) && (s6_::stage1_input <= 58) ##1 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##1 (s6_::stage1_input >= 45) && (s6_::stage1_input <= 58) ##1 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##1 (stage1_input >= 37) && (stage1_input <= 38) ##1 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##1 (stage1_input >= 45) && (stage1_input <= 58) ##1 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##1 (stage1_input >= 45) && (stage1_input <= 58) ##1 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##1 (s6_::stage1_input >= 37) && (s6_::stage1_input <= 38) ##1 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##1 (stage1_input >= 37) && (stage1_input <= 38) ##1 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) ##3 (stage1_input == 23) ##1 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) ##3 (s6_::stage1_input == 23) ##1 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) ##3 (s6_::stage1_input == 23) ##1 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) ##3 (stage1_input == 23) ##1 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##1 (stage1_output >= 0) && (stage1_output <= 2) ##1 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##1 (stage1_output >= 0) && (stage1_output <= 2) ##1 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##1 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 2) ##1 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##1 (s6_::stage1_output >= 0) && (s6_::stage1_output <= 2) ##1 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) ##2 (stage1_output >= 8) && (stage1_output <= 12) ##1 (s6_::stage1_output == 13) ##1 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) ##2 (s6_::stage1_output >= 8) && (s6_::stage1_output <= 12) ##1 (s6_::stage1_output == 13) ##1 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) ##2 (s6_::stage1_output >= 8) && (s6_::stage1_output <= 12) ##1 (s6_::stage1_output == 13) ##1 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) ##2 (stage1_output >= 8) && (stage1_output <= 12) ##1 (s6_::stage1_output == 13) ##1 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) ##3 (s6_::stage1_input == 25) ##1 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) ##3 (stage1_input == 25) ##1 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) ##3 (s6_::stage1_input == 25) ##1 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) ##3 (stage1_input == 25) ##1 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 8) ##2 (s6_::stage1_input == 25) ##2 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 8) ##2 (s6_::stage1_input == 25) ##2 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 8) ##2 (s6_::stage1_input == 25) ##2 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 8) ##2 (s6_::stage1_input == 25) ##2 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 4) ##2 (stage1_input >= 3) && (stage1_input <= 24) ##1 (s6_::stage1_output == 9) ##1 true) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 4) ##2 (s6_::stage1_input >= 3) && (s6_::stage1_input <= 24) ##1 (s6_::stage1_output == 9) ##1 true) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 4) ##2 (s6_::stage1_input >= 3) && (s6_::stage1_input <= 24) ##1 (s6_::stage1_output == 9) ##1 true) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output == 4) ##2 (stage1_input >= 3) && (stage1_input <= 24) ##1 (s6_::stage1_output == 9) ##1 true) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 3) ##1 (s6_::stage1_input == 25) ##2 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 16) && (s6_::stage1_input <= 30) ##3 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 16) && (stage1_input <= 30) ##3 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 16) && (stage1_input <= 30) ##3 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 16) && (s6_::stage1_input <= 30) ##3 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 3) ##1 (s6_::stage1_input == 25) ##2 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 0) && (stage1_output <= 3) ##1 (s6_::stage1_input == 25) ##2 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 0) && (stage1_output <= 3) ##1 (s6_::stage1_input == 25) ##2 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 12) && (stage1_input <= 22) && (stage1_output >= 4) && (stage1_output <= 6) ##2 (s6_::stage1_output >= 10) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_output == 9) ##1 true) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 12) && (s6_::stage1_input <= 22) && (stage1_output >= 4) && (stage1_output <= 6) ##2 (s6_::stage1_output >= 10) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_output == 9) ##1 true) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 12) && (stage1_input <= 22) && (stage1_output >= 4) && (stage1_output <= 6) ##2 (s6_::stage1_output >= 10) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_output == 9) ##1 true) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 12) && (s6_::stage1_input <= 22) && (stage1_output >= 4) && (stage1_output <= 6) ##2 (s6_::stage1_output >= 10) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_output == 9) ##1 true) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##1 (s6_::stage1_input == 45) ##1 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) && (stage1_output == 3) ##1 (s6_::stage1_output >= 9) && (s6_::stage1_output <= 11) ##3 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) && (stage1_output == 3) ##1 (stage1_output >= 9) && (stage1_output <= 11) ##3 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) && (stage1_output == 3) ##1 (stage1_output >= 9) && (stage1_output <= 11) ##3 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##1 (stage1_input == 45) ##1 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##1 (stage1_input == 45) ##1 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##1 (s6_::stage1_input == 45) ##1 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) && (stage1_output == 3) ##1 (s6_::stage1_output >= 9) && (s6_::stage1_output <= 11) ##3 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##1 (stage1_input >= 8) && (stage1_input <= 28) ##1 (s6_::stage1_output >= 10) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_output == 9) ##1 true) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##1 (stage1_input >= 8) && (stage1_input <= 28) ##1 (s6_::stage1_output >= 10) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_output == 9) ##1 true) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##1 (s6_::stage1_input >= 8) && (s6_::stage1_input <= 28) ##1 (s6_::stage1_output >= 10) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_output == 9) ##1 true) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##1 (s6_::stage1_input >= 8) && (s6_::stage1_input <= 28) ##1 (s6_::stage1_output >= 10) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_output == 9) ##1 true) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 7) && (stage1_output <= 8) ##2 (s6_::stage1_input == 25) ##2 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 7) && (s6_::stage1_output <= 8) ##2 (s6_::stage1_input == 25) ##2 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 7) && (s6_::stage1_output <= 8) ##2 (s6_::stage1_input == 25) ##2 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 7) && (stage1_output <= 8) ##2 (s6_::stage1_input == 25) ##2 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) ##2 (stage1_output >= 10) && (stage1_output <= 12) ##1 (s6_::stage1_output == 13) ##1 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) ##2 (stage1_output >= 10) && (stage1_output <= 12) ##1 (s6_::stage1_output == 13) ##1 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) ##2 (s6_::stage1_output >= 10) && (s6_::stage1_output <= 12) ##1 (s6_::stage1_output == 13) ##1 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) ##2 (s6_::stage1_output >= 10) && (s6_::stage1_output <= 12) ##1 (s6_::stage1_output == 13) ##1 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##1 (stage1_input >= 0) && (stage1_input <= 16) ##1 (s6_::stage1_output >= 10) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_output == 9) ##1 true) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##1 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 16) ##1 (s6_::stage1_output >= 10) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_output == 9) ##1 true) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##1 (s6_::stage1_input >= 0) && (s6_::stage1_input <= 16) ##1 (s6_::stage1_output >= 10) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_output == 9) ##1 true) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##1 (stage1_input >= 0) && (stage1_input <= 16) ##1 (s6_::stage1_output >= 10) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_output == 9) ##1 true) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 18) && (s6_::stage1_input <= 38) ##3 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##3 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 18) && (s6_::stage1_input <= 38) ##3 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##3 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 42) ##2 (s6_::stage1_input == 25) ##2 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 42) ##2 (s6_::stage1_input == 25) ##2 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 42) ##2 (s6_::stage1_input == 25) ##2 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 42) ##2 (s6_::stage1_input == 25) ##2 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 50) && (s6_::stage1_input <= 63) ##2 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) ##2 (s6_::stage1_output == 10) ##1 (s6_::stage1_output == 13) ##1 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 50) && (stage1_input <= 63) ##2 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) ##2 (stage1_output == 10) ##1 (s6_::stage1_output == 13) ##1 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 50) && (s6_::stage1_input <= 63) ##2 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) ##2 (s6_::stage1_output == 10) ##1 (s6_::stage1_output == 13) ##1 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 50) && (stage1_input <= 63) ##2 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) ##2 (stage1_output == 10) ##1 (s6_::stage1_output == 13) ##1 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) ##2 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 4) ##1 (s6_::stage1_output == 13) ##1 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 24) && (stage1_input <= 40) ##2 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 24) && (s6_::stage1_input <= 40) ##2 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) ##2 (stage1_input >= 2) && (stage1_input <= 4) ##1 (s6_::stage1_output == 13) ##1 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) ##2 (stage1_input >= 2) && (stage1_input <= 4) ##1 (s6_::stage1_output == 13) ##1 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 24) && (stage1_input <= 40) ##2 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 24) && (s6_::stage1_input <= 40) ##2 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) ##2 (stage1_input == 4) ##1 (s6_::stage1_output == 13) ##1 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) ##2 (s6_::stage1_input == 4) ##1 (s6_::stage1_output == 13) ##1 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) ##2 (s6_::stage1_input == 4) ##1 (s6_::stage1_output == 13) ##1 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) ##2 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 4) ##1 (s6_::stage1_output == 13) ##1 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) ##2 (stage1_input == 4) ##1 (s6_::stage1_output == 13) ##1 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 25) && (s6_::stage1_input <= 36) ##3 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 25) && (s6_::stage1_input <= 36) ##3 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 25) && (stage1_input <= 36) ##3 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 25) && (stage1_input <= 36) ##3 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 3) ##1 (stage1_output == 1) ##3 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 3) ##1 (s6_::stage1_output == 1) ##3 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 3) ##1 (s6_::stage1_output == 1) ##3 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 3) ##1 (stage1_output == 1) ##3 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##1 (stage1_input >= 57) && (stage1_input <= 58) ##1 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##1 (s6_::stage1_output == 2) ##1 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##1 (stage1_input >= 57) && (stage1_input <= 58) ##1 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##1 (stage1_input == 37) ##1 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##1 (stage1_output == 2) ##1 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##1 (stage1_input == 37) ##1 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##1 (s6_::stage1_output == 2) ##1 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##1 (stage1_output == 2) ##1 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##1 (s6_::stage1_input >= 57) && (s6_::stage1_input <= 58) ##1 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##1 (s6_::stage1_input == 37) ##1 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##1 (s6_::stage1_input == 37) ##1 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##1 (s6_::stage1_input >= 57) && (s6_::stage1_input <= 58) ##1 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) ##3 (stage1_input == 21) ##1 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) ##3 (s6_::stage1_input == 21) ##1 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) ##3 (stage1_input == 21) ##1 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) ##3 (s6_::stage1_input == 21) ##1 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##1 (stage1_output == 13) ##1 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##1 (stage1_output == 13) ##1 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##1 (s6_::stage1_output == 13) ##1 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##1 (s6_::stage1_output == 13) ##1 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##2 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##1 (stage1_input >= 15) && (stage1_input <= 28) ##1 (s6_::stage1_output >= 10) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_output == 9) ##1 true) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##1 (s6_::stage1_input >= 15) && (s6_::stage1_input <= 28) ##1 (s6_::stage1_output >= 10) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_output == 9) ##1 true) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 18) && (stage1_input <= 38) ##2 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##1 (s6_::stage1_input >= 15) && (s6_::stage1_input <= 28) ##1 (s6_::stage1_output >= 10) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_output == 9) ##1 true) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 18) && (s6_::stage1_input <= 38) ##2 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) ##2 (s6_::stage1_input == 33) ##2 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) ##2 (stage1_input == 33) ##2 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) ##2 (stage1_input == 33) ##2 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 18) && (s6_::stage1_input <= 38) ##2 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) ##2 (s6_::stage1_input == 33) ##2 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##1 (stage1_input >= 15) && (stage1_input <= 28) ##1 (s6_::stage1_output >= 10) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_output == 9) ##1 true) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##1 (s6_::stage1_input >= 16) && (s6_::stage1_input <= 21) ##1 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##1 (stage1_input >= 16) && (stage1_input <= 21) ##1 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##1 (stage1_input >= 16) && (stage1_input <= 21) ##1 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##1 (s6_::stage1_input >= 16) && (s6_::stage1_input <= 21) ##1 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 39) && (stage1_input <= 63) ##1 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 39) && (s6_::stage1_input <= 63) ##1 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 39) && (s6_::stage1_input <= 63) ##1 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 39) && (stage1_input <= 63) ##1 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##1 (stage1_input >= 12) && (stage1_input <= 21) ##1 (s6_::stage1_output >= 10) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_output == 9) ##1 true) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##1 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 21) ##1 (s6_::stage1_output >= 10) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_output == 9) ##1 true) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##1 (s6_::stage1_input >= 12) && (s6_::stage1_input <= 21) ##1 (s6_::stage1_output >= 10) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_output == 9) ##1 true) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##1 (stage1_input >= 12) && (stage1_input <= 21) ##1 (s6_::stage1_output >= 10) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_output == 9) ##1 true) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 10) ##2 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 10) ##2 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 10) ##2 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 10) ##2 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) ##1 (stage1_output == 11) ##2 (s6_::stage1_output == 13) ##1 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) ##1 (s6_::stage1_output == 11) ##2 (s6_::stage1_output == 13) ##1 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) && (stage1_output == 3) ##2 (s6_::stage1_input == 11) ##2 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) && (stage1_output == 3) ##1 (stage1_output == 11) ##3 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) && (stage1_output == 3) ##2 (stage1_input == 11) ##2 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) && (stage1_output == 3) ##1 (s6_::stage1_output == 11) ##3 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) && (stage1_output == 3) ##3 (s6_::stage1_output == 14) ##1 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) && (stage1_output == 3) ##1 (stage1_output == 15) ##3 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) && (stage1_output == 3) ##2 (stage1_output == 12) ##2 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) && (stage1_output == 3) ##3 (stage1_output == 14) ##1 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) && (stage1_output == 3) ##2 (s6_::stage1_input == 11) ##2 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) ##1 (stage1_output == 11) ##2 (s6_::stage1_output == 13) ##1 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) && (stage1_output == 3) ##1 (s6_::stage1_output == 15) ##3 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) && (stage1_output == 3) ##2 (stage1_input == 11) ##2 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) ##1 (s6_::stage1_output == 11) ##2 (s6_::stage1_output == 13) ##1 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) && (stage1_output == 3) ##2 (s6_::stage1_output == 12) ##2 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) && (stage1_output == 3) ##1 (s6_::stage1_output == 15) ##3 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) && (stage1_output == 3) ##3 (stage1_output == 14) ##1 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) && (stage1_output == 3) ##2 (stage1_output == 12) ##2 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) && (stage1_output == 3) ##1 (stage1_output == 15) ##3 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) && (stage1_output == 3) ##3 (s6_::stage1_output == 14) ##1 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) && (stage1_output == 3) ##2 (s6_::stage1_output == 12) ##2 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) && (stage1_output == 3) ##1 (s6_::stage1_output == 11) ##3 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) && (stage1_output == 3) ##1 (stage1_output == 11) ##3 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##2 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 12) && (s6_::stage1_input <= 23) ##2 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##1 (s6_::stage1_input == 16) ##1 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##1 (stage1_input == 16) ##1 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##1 (stage1_input == 16) ##1 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 0) && (s6_::stage1_output <= 1) ##1 (s6_::stage1_input == 16) ##1 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 12) && (stage1_input <= 23) ##2 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 12) && (stage1_input <= 23) ##2 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##2 (stage1_output >= 11) && (stage1_output <= 15) ##1 (s6_::stage1_output == 9) ##1 true) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##2 (stage1_output >= 11) && (stage1_output <= 15) ##1 (s6_::stage1_output == 9) ##1 true) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##2 (s6_::stage1_output >= 11) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_output == 9) ##1 true) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##2 (s6_::stage1_output >= 11) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_output == 9) ##1 true) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 10) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 22) ##2 (s6_::stage1_output >= 10) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_output == 9) ##1 true) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##2 (s6_::stage1_output >= 12) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_output == 9) ##1 true) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 22) ##2 (s6_::stage1_output >= 10) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_output == 9) ##1 true) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##2 (s6_::stage1_output >= 10) && (s6_::stage1_output <= 15) ##1 (stage1_input == 32) ##1 true) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 22) ##2 (s6_::stage1_output >= 10) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_output == 9) ##1 true) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 10) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##2 (s6_::stage1_output >= 10) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_input == 32) ##1 true) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##2 (stage1_output >= 12) && (stage1_output <= 15) ##1 (s6_::stage1_output == 9) ##1 true) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 10) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##2 (s6_::stage1_output >= 10) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_input == 32) ##1 true) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 10) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##2 (s6_::stage1_output >= 10) && (s6_::stage1_output <= 15) ##1 (stage1_input == 32) ##1 true) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input == 22) ##2 (s6_::stage1_output >= 10) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_output == 9) ##1 true) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##2 (s6_::stage1_output >= 12) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_output == 9) ##1 true) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##2 (stage1_output >= 12) && (stage1_output <= 15) ##1 (s6_::stage1_output == 9) ##1 true) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 3) ##3 (s6_::stage1_input == 57) ##1 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 3) ##3 (s6_::stage1_input == 57) ##1 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 3) ##3 (stage1_output == 6) ##1 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 3) ##3 (s6_::stage1_output == 6) ##1 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 3) ##3 (stage1_output == 6) ##1 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 3) ##3 (stage1_input == 57) ##1 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 13) && (s6_::stage1_input <= 24) ##1 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 13) && (s6_::stage1_input <= 24) ##1 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 17) ##1 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 17) ##1 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 3) ##3 (s6_::stage1_output == 6) ##1 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 3) ##3 (stage1_input == 57) ##1 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 17) ##1 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 13) && (stage1_input <= 24) ##1 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 13) && (stage1_input <= 24) ##1 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 17) ##1 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##3 (s6_::stage1_output == 9) ##1 (s6_::stage1_output == 1)) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 39) && (stage1_input <= 63) ##2 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) ##1 (stage1_input >= 48) && (stage1_input <= 58) ##2 (s6_::stage1_output == 13) ##1 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) ##1 (s6_::stage1_input >= 48) && (s6_::stage1_input <= 58) ##2 (s6_::stage1_output == 13) ##1 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) ##1 (stage1_input >= 48) && (stage1_input <= 58) ##2 (s6_::stage1_output == 13) ##1 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 39) && (s6_::stage1_input <= 63) ##2 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 39) && (stage1_input <= 63) ##2 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##3 (s6_::stage1_output == 9) ##1 (stage1_output == 1)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##3 (s6_::stage1_output == 9) ##1 (s6_::stage1_output == 1)) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 39) && (s6_::stage1_input <= 63) ##2 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##3 (s6_::stage1_output == 9) ##1 (stage1_output == 1)) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) ##1 (s6_::stage1_input >= 48) && (s6_::stage1_input <= 58) ##2 (s6_::stage1_output == 13) ##1 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) ##1 (stage1_input >= 48) && (stage1_input <= 49) ##2 (s6_::stage1_output == 13) ##1 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) ##1 (stage1_input >= 48) && (stage1_input <= 49) ##2 (s6_::stage1_output == 13) ##1 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 17) ##3 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) ##1 (s6_::stage1_input >= 48) && (s6_::stage1_input <= 49) ##2 (s6_::stage1_output == 13) ##1 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 17) ##3 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 17) ##3 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 29) ##1 (s6_::stage1_input >= 48) && (s6_::stage1_input <= 49) ##2 (s6_::stage1_output == 13) ##1 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 17) ##3 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 3) ##2 (stage1_output == 4) ##2 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 3) ##2 (s6_::stage1_output == 4) ##2 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 3) ##2 (stage1_output == 4) ##2 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 3) ##2 (s6_::stage1_output == 4) ##2 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##2 (stage1_output == 15) ##1 (s6_::stage1_output == 9) ##1 true) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##2 (stage1_output >= 14) && (stage1_output <= 15) ##1 (s6_::stage1_output == 9) ##1 true) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##2 (stage1_output == 15) ##1 (s6_::stage1_output == 9) ##1 true) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##2 (s6_::stage1_output >= 13) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_output == 9) ##1 true) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 41) && (s6_::stage1_input <= 63) ##2 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 41) && (stage1_input <= 63) ##2 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##2 (s6_::stage1_output == 15) ##1 (s6_::stage1_output == 9) ##1 true) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##2 (s6_::stage1_output == 15) ##1 (s6_::stage1_output == 9) ##1 true) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 41) && (s6_::stage1_input <= 63) ##2 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##2 (stage1_output >= 13) && (stage1_output <= 15) ##1 (s6_::stage1_output == 9) ##1 true) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##2 (stage1_output >= 13) && (stage1_output <= 15) ##1 (s6_::stage1_output == 9) ##1 true) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##2 (stage1_output >= 14) && (stage1_output <= 15) ##1 (s6_::stage1_output == 9) ##1 true) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 41) && (stage1_input <= 63) ##2 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##2 (s6_::stage1_output >= 14) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_output == 9) ##1 true) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##2 (s6_::stage1_output >= 14) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_output == 9) ##1 true) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##2 (s6_::stage1_output >= 13) && (s6_::stage1_output <= 15) ##1 (s6_::stage1_output == 9) ##1 true) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 31) && (stage1_input <= 47) ##1 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 31) && (stage1_input <= 47) ##1 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 31) && (s6_::stage1_input <= 47) ##1 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 31) && (s6_::stage1_input <= 47) ##1 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 true) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 true) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 true) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 true) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 3) ##1 (stage1_input >= 2) && (stage1_input <= 6) ##3 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 3) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 6) ##3 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 3) ##1 (stage1_input >= 2) && (stage1_input <= 6) ##3 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 3) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 6) ##3 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##1 (stage1_output == 15) ##1 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##1 (s6_::stage1_output == 15) ##1 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##1 (s6_::stage1_output == 5) ##1 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##1 (stage1_output == 5) ##1 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##1 (stage1_output == 5) ##1 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##1 (s6_::stage1_input == 38) ##1 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##1 (stage1_input == 57) ##1 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##1 (s6_::stage1_input == 57) ##1 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##1 (s6_::stage1_output == 5) ##1 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##1 (stage1_output == 15) ##1 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##1 (s6_::stage1_input == 57) ##1 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##1 (stage1_input == 57) ##1 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##1 (stage1_input == 38) ##1 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##1 (s6_::stage1_output == 15) ##1 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##1 (s6_::stage1_input == 38) ##1 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##1 (stage1_input == 38) ##1 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##1 (s6_::stage1_input == 21) ##1 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##1 (stage1_output == 0) ##1 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##1 (stage1_input == 21) ##1 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##1 (s6_::stage1_output == 0) ##1 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##1 (s6_::stage1_input == 21) ##1 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##1 (stage1_output == 0) ##1 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##1 (stage1_input == 21) ##1 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input == 25) ##1 (s6_::stage1_output == 0) ##1 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 true) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 true) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 3) ##1 (stage1_output >= 7) && (stage1_output <= 11) ##2 (s6_::stage1_output == 13) ##1 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 true) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 3) ##1 (s6_::stage1_output >= 7) && (s6_::stage1_output <= 11) ##2 (s6_::stage1_output == 13) ##1 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 3) ##1 (stage1_output >= 7) && (stage1_output <= 11) ##2 (s6_::stage1_output == 13) ##1 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 3) ##1 (s6_::stage1_output >= 7) && (s6_::stage1_output <= 11) ##2 (s6_::stage1_output == 13) ##1 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 true) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 37) && (s6_::stage1_input <= 49) ##1 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 34) && (stage1_input <= 36) ##1 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 34) && (s6_::stage1_input <= 36) ##1 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 37) && (s6_::stage1_input <= 49) ##1 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 37) && (stage1_input <= 49) ##1 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 34) && (stage1_input <= 36) ##1 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 34) && (s6_::stage1_input <= 36) ##1 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 37) && (stage1_input <= 49) ##1 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 3) ##1 (stage1_output >= 9) && (stage1_output <= 11) ##2 (s6_::stage1_output == 13) ##1 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 3) ##1 (s6_::stage1_output >= 9) && (s6_::stage1_output <= 11) ##2 (s6_::stage1_output == 13) ##1 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 15) ##3 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 15) ##3 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 15) ##3 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 15) ##3 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 3) ##1 (s6_::stage1_output >= 9) && (s6_::stage1_output <= 11) ##2 (s6_::stage1_output == 13) ##1 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 3) ##1 (stage1_output >= 9) && (stage1_output <= 11) ##2 (s6_::stage1_output == 13) ##1 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 29) && (s6_::stage1_input <= 36) ##1 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 29) && (stage1_input <= 36) ##1 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 29) && (s6_::stage1_input <= 36) ##1 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 29) && (stage1_input <= 36) ##1 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 13) && (s6_::stage1_input <= 24) ##3 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 13) && (stage1_input <= 24) ##3 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 13) && (stage1_input <= 24) ##3 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 13) && (s6_::stage1_input <= 24) ##3 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 37) && (s6_::stage1_input <= 49) ##3 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 37) && (s6_::stage1_input <= 49) ##3 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 37) && (stage1_input <= 49) ##3 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 37) && (stage1_input <= 49) ##3 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 3) ##1 (stage1_input == 49) ##3 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 3) ##1 (stage1_input == 6) ##3 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 12) ##1 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 3) ##1 (stage1_input == 6) ##3 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 3) ##1 (stage1_input == 49) ##3 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 12) ##1 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 3) ##1 (s6_::stage1_input == 6) ##3 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 12) ##1 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 3) ##1 (s6_::stage1_input == 49) ##3 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 3) ##1 (s6_::stage1_input == 6) ##3 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 12) ##1 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 3) ##1 (s6_::stage1_input == 49) ##3 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 3) ##1 (s6_::stage1_input == 2) ##3 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 3) ##1 (stage1_input == 2) ##3 true) |-> (s6_::stage1_output >= 8) && (s6_::stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 3) ##1 (s6_::stage1_input == 2) ##3 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output == 3) ##1 (stage1_input == 2) ##3 true) |-> (stage1_output >= 8) && (stage1_output <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 34) ##2 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 21) && (s6_::stage1_input <= 34) ##2 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 21) && (stage1_input <= 34) ##2 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 21) && (s6_::stage1_input <= 34) ##2 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 14) ##1 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 0) && (stage1_input <= 14) ##1 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 14) ##1 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 0) && (s6_::stage1_input <= 14) ##1 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##1 (s6_::stage1_input >= 50) && (s6_::stage1_input <= 63) ##2 (s6_::stage1_output == 9) ##1 true) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##1 (stage1_input >= 50) && (stage1_input <= 63) ##2 (s6_::stage1_output == 9) ##1 true) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##1 (s6_::stage1_input >= 50) && (s6_::stage1_input <= 63) ##2 (s6_::stage1_output == 9) ##1 true) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##1 (stage1_input >= 50) && (stage1_input <= 63) ##2 (s6_::stage1_output == 9) ##1 true) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##1 (s6_::stage1_input >= 44) && (s6_::stage1_input <= 63) ##2 (s6_::stage1_output == 9) ##1 true) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##1 (stage1_input >= 44) && (stage1_input <= 63) ##2 (s6_::stage1_output == 9) ##1 true) |-> (stage1_input >= 0) && (stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##1 (stage1_input >= 44) && (stage1_input <= 63) ##2 (s6_::stage1_output == 9) ##1 true) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 4) && (stage1_output <= 6) ##1 (s6_::stage1_input >= 44) && (s6_::stage1_input <= 63) ##2 (s6_::stage1_output == 9) ##1 true) |-> (s6_::stage1_input >= 0) && (s6_::stage1_input <= 31));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 14) && (stage1_input <= 28) ##1 (s6_::stage1_input == 25) ##2 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 14) && (s6_::stage1_input <= 28) ##1 (s6_::stage1_input == 25) ##2 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_input >= 14) && (s6_::stage1_input <= 28) ##1 (s6_::stage1_input == 25) ##2 true) |-> (stage1_input >= 32) && (stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_input >= 14) && (stage1_input <= 28) ##1 (s6_::stage1_input == 25) ##2 true) |-> (s6_::stage1_input >= 32) && (s6_::stage1_input <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 11) && (stage1_output <= 15) ##3 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 11) && (s6_::stage1_output <= 15) ##3 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 11) && (stage1_output <= 15) ##3 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 11) && (s6_::stage1_output <= 15) ##3 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 11) && (s6_::stage1_output <= 15) ##1 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 11) && (stage1_output <= 15) ##1 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 11) && (s6_::stage1_output <= 15) ##1 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 11) && (stage1_output <= 15) ##1 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 6) && (s6_::stage1_output <= 15) ##1 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 6) && (stage1_output <= 15) ##1 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((s6_::stage1_output >= 6) && (s6_::stage1_output <= 15) ##1 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (s6_::stage1_output >= 0) && (s6_::stage1_output <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((stage1_output >= 6) && (stage1_output <= 15) ##1 (stage1_output == 2) ##1 (s6_::stage1_input >= 2) && (s6_::stage1_input <= 10)) |-> (stage1_output >= 0) && (stage1_output <= 7));
