INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P3/Parte2/Intento2/P_3/Parte2_pr3/Parte2_pr3.sim/sim_1/synth/timing/xsim/practica3_testb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P3/Parte2/Intento2/P_3/Parte2_pr3/Parte2_pr3.srcs/sim_1/new/practica3_testb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'practica3_testb'
