 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10
        -input_pins
        -nets
        -group REGOUT
        -max_paths 500
        -transition_time
        -capacitance
Design : bp_softcore
Version: M-2016.12-SP5-3
Date   : Thu Mar 12 14:00:10 2020
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: TYPICAL   Library: saed90nm_typ

Information: Percent of Arnoldi-based delays = 31.13%

  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4852     0.4852
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__79_/CLK (DFFX1)   0.3078   0.0000   0.4852 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__79_/Q (DFFX1)   0.1421   0.2538   0.7390 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[79] (net)     6  42.5941   0.0000   0.7390 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[79] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7390 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[79] (net)   42.5941              0.0000     0.7390 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[79] (bp_be_pipe_mem_02_0)        0.0000     0.7390 r
  core/be/be_calculator/csr_cmd_o[79] (net)            42.5941              0.0000     0.7390 r
  core/be/be_calculator/csr_cmd_o[79] (bp_be_calculator_top_02_0)           0.0000     0.7390 r
  core/be/csr_cmd[79] (net)                            42.5941              0.0000     0.7390 r
  core/be/be_mem/csr_cmd_i[79] (bp_be_mem_top_02_0)                         0.0000     0.7390 r
  core/be/be_mem/csr_cmd_i[79] (net)                   42.5941              0.0000     0.7390 r
  core/be/be_mem/csr/csr_cmd_i[79] (bp_be_csr_02_0)                         0.0000     0.7390 r
  core/be/be_mem/csr/csr_cmd_i[79] (net)               42.5941              0.0000     0.7390 r
  core/be/be_mem/csr/U192/IN2 (NAND2X0)                           0.1421    0.0091 &   0.7481 r
  core/be/be_mem/csr/U192/QN (NAND2X0)                            0.2092    0.1286     0.8768 f
  core/be/be_mem/csr/n1281 (net)                5      21.0710              0.0000     0.8768 f
  core/be/be_mem/csr/U194/IN1 (NOR2X0)                            0.2092    0.0002 &   0.8770 f
  core/be/be_mem/csr/U194/QN (NOR2X0)                             0.1686    0.0960     0.9730 r
  core/be/be_mem/csr/n178 (net)                 3      12.4015              0.0000     0.9730 r
  core/be/be_mem/csr/icc_place128/INP (INVX1)                     0.1686    0.0000 &   0.9730 r
  core/be/be_mem/csr/icc_place128/ZN (INVX1)                      0.4886    0.2875 @   1.2605 f
  core/be/be_mem/csr/n1162 (net)               41     180.0341              0.0000     1.2605 f
  core/be/be_mem/csr/U1254/IN1 (NOR2X0)                           0.4899    0.0229 @   1.2835 f
  core/be/be_mem/csr/U1254/QN (NOR2X0)                            0.1509    0.0656     1.3491 r
  core/be/be_mem/csr/n1355 (net)                1       3.4855              0.0000     1.3491 r
  core/be/be_mem/csr/icc_place132/INP (NBUFFX2)                   0.1509    0.0000 &   1.3491 r
  core/be/be_mem/csr/icc_place132/Z (NBUFFX2)                     0.3319    0.2178 @   1.5669 r
  core/be/be_mem/csr/n1191 (net)               43     210.2437              0.0000     1.5669 r
  core/be/be_mem/csr/icc_place133/INP (INVX0)                     0.3323    0.0073 @   1.5742 r
  core/be/be_mem/csr/icc_place133/ZN (INVX0)                      0.1374    0.0852     1.6594 f
  core/be/be_mem/csr/n1193 (net)                3       9.6168              0.0000     1.6594 f
  core/be/be_mem/csr/U1327/IN1 (NOR2X0)                           0.1374    0.0000 &   1.6594 f
  core/be/be_mem/csr/U1327/QN (NOR2X0)                            0.1221    0.0699     1.7294 r
  core/be/be_mem/csr/n1292 (net)                2       8.5003              0.0000     1.7294 r
  core/be/be_mem/csr/U1703/IN2 (NOR4X0)                           0.1221    0.0001 &   1.7294 r
  core/be/be_mem/csr/U1703/QN (NOR4X0)                            0.1136    0.0679     1.7973 f
  core/be/be_mem/csr/n1294 (net)                1       2.6137              0.0000     1.7973 f
  core/be/be_mem/csr/U1705/IN2 (AOI21X1)                          0.1136    0.0051 &   1.8024 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0339    0.1152     1.9176 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       5.1196              0.0000     1.9176 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9176 r
  core/be/be_mem/csr_illegal_instr_lo (net)             5.1196              0.0000     1.9176 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0339    0.0000 &   1.9176 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0647    0.0354     1.9530 f
  core/be/be_mem/n8 (net)                       1       7.2924              0.0000     1.9530 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0647    0.0000 &   1.9531 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0833    0.0454     1.9985 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  22.9091   0.0000   1.9985 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9985 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    22.9091              0.0000     1.9985 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9985 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   22.9091              0.0000     1.9985 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9985 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  22.9091             0.0000     1.9985 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9985 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  22.9091   0.0000   1.9985 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0833   0.0002 &   1.9987 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0508   0.0721   2.0708 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.6342   0.0000   2.0708 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0508   0.0014 &   2.0722 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0521   0.0742   2.1464 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.3633   0.0000   2.1464 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0521   0.0001 &   2.1465 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0464   0.0725   2.2189 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.9710   0.0000   2.2189 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0464   0.0000 &   2.2190 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0409   0.0679   2.2869 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.9450   0.0000   2.2869 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0409   0.0000 &   2.2869 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0499   0.0716   2.3585 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.3262   0.0000   2.3585 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0499   0.0000 &   2.3585 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0454   0.0714   2.4299 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.5973   0.0000   2.4299 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0454   0.0000 &   2.4299 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0396   0.0658   2.4957 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.9046   0.0000   2.4957 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0396   0.0000 &   2.4957 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0485   0.0705   2.5662 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.8053   0.0000   2.5662 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0485   0.0000 &   2.5662 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0464   0.0716   2.6378 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.9850   0.0000   2.6378 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0464   0.0000 &   2.6378 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0299   0.0563   2.6941 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   6.8930   0.0000   2.6941 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6941 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   6.8930      0.0000     2.6941 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/INP (INVX0)       0.0299    0.0000 &   2.6941 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/ZN (INVX0)        0.0297    0.0237     2.7179 f
  core/be/be_mem/csr/mcause_exception_enc/a/n1 (net)     1   3.0829         0.0000     2.7179 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/IN2 (NOR2X0)      0.0297    0.0000 &   2.7179 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/QN (NOR2X0)       0.0585    0.0341     2.7520 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (net)     1   3.1451      0.0000     2.7520 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7520 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[13] (net)   3.1451         0.0000     2.7520 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7520 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (net)   3.1451            0.0000     2.7520 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7520 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (net)   3.1451   0.0000   2.7520 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7520 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (net)   3.1451   0.0000   2.7520 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (bsg_encode_one_hot_width_p2_83)   0.0000   2.7520 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (net)   3.1451   0.0000   2.7520 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (bsg_encode_one_hot_width_p1_160)   0.0000   2.7520 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (net)   3.1451   0.0000   2.7520 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/INP (NBUFFX2)   0.0585   0.0000 &   2.7520 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/Z (NBUFFX2)   0.0309   0.0598   2.8118 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (net)     2   7.3455   0.0000   2.8118 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (bsg_encode_one_hot_width_p1_160)   0.0000   2.8118 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/addr_o[0] (net)   7.3455   0.0000   2.8118 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/IN1 (OR2X1)   0.0309   0.0000 &   2.8119 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/Q (OR2X1)   0.0337   0.0506   2.8625 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (net)     1   4.3030   0.0000   2.8625 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p2_83)   0.0000   2.8625 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_vs_0_ (net)   4.3030   0.0000   2.8625 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0337   0.0007 &   2.8632 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0401   0.0642   2.9274 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   6.7092   0.0000   2.9274 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9274 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   6.7092   0.0000   2.9274 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0401   0.0000 &   2.9274 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0547   0.0740   3.0013 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  22.1863   0.0000   3.0013 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.0013 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  22.1863        0.0000     3.0013 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0547    0.0001 &   3.0015 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0318    0.0552     3.0567 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.6541        0.0000     3.0567 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0567 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.6541              0.0000     3.0567 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0567 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.6541              0.0000     3.0567 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0318    0.0000 &   3.0568 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1655    0.0536     3.1104 f
  core/be/be_mem/csr/n1115 (net)                4      11.9252              0.0000     3.1104 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1655    0.0000 &   3.1104 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1152    0.0706     3.1810 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      10.8331              0.0000     3.1810 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.1152    0.0001 &   3.1811 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1172    0.0643     3.2453 f
  core/be/be_mem/csr/n1202 (net)                3       7.3910              0.0000     3.2453 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1172    0.0000 &   3.2454 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.4054    0.2697 @   3.5151 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     240.3454              0.0000     3.5151 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.5151 f
  core/be/be_mem/trap_pkt_o[2] (net)                  240.3454              0.0000     3.5151 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.5151 f
  core/be/n11 (net)                                   240.3454              0.0000     3.5151 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.5151 f
  core/be/be_checker/trap_pkt_i[2] (net)              240.3454              0.0000     3.5151 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.5151 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     240.3454              0.0000     3.5151 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.4059    0.0019 @   3.5170 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.1034    0.1421     3.6591 f
  core/be/be_checker/director/n145 (net)        4      31.4938              0.0000     3.6591 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1034    0.0005 &   3.6596 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1289    0.0686     3.7282 r
  core/be/be_checker/director/n4 (net)          5      17.4083              0.0000     3.7282 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1289    0.0001 &   3.7283 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1822    0.1809 @   3.9092 f
  core/be/be_checker/director/flush_o (net)     7      54.4907              0.0000     3.9092 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9092 f
  core/be/be_checker/flush_o (net)                     54.4907              0.0000     3.9092 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9092 f
  core/be/flush (net)                                  54.4907              0.0000     3.9092 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9092 f
  core/be/be_calculator/flush_i (net)                  54.4907              0.0000     3.9092 f
  core/be/be_calculator/U23/IN1 (OR2X2)                           0.1824    0.0188 @   3.9281 f
  core/be/be_calculator/U23/Q (OR2X2)                             0.1177    0.1322 @   4.0603 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  72.2975       0.0000     4.0603 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0603 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      72.2975              0.0000     4.0603 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1178    0.0070 @   4.0673 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1543    0.0741     4.1414 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  21.7654           0.0000     4.1414 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1414 r
  core/be/be_calculator/mmu_cmd_v_o (net)              21.7654              0.0000     4.1414 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1414 r
  core/be/mmu_cmd_v (net)                              21.7654              0.0000     4.1414 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1414 r
  core/be/be_mem/mmu_cmd_v_i (net)                     21.7654              0.0000     4.1414 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1543    0.0043 &   4.1457 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.0990    0.1319     4.2776 r
  core/be/be_mem/dcache_pkt_v (net)             2      22.4689              0.0000     4.2776 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2776 r
  core/be/be_mem/dcache/v_i (net)                      22.4689              0.0000     4.2776 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.0990    0.0194 &   4.2970 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0870    0.1495 @   4.4465 f
  core/be/be_mem/dcache/n664 (net)              9      49.9491              0.0000     4.4465 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0876    0.0028 @   4.4494 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.1910    0.0882     4.5375 r
  core/be/be_mem/dcache/n734 (net)             10      30.0214              0.0000     4.5375 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.1910    0.0004 &   4.5380 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.4183    0.2701     4.8081 f
  core/be/be_mem/dcache/n733 (net)             13      65.3679              0.0000     4.8081 f
  core/be/be_mem/dcache/icc_place169/INP (INVX0)                  0.4183    0.0087 &   4.8168 f
  core/be/be_mem/dcache/icc_place169/ZN (INVX0)                   0.1231    0.0572     4.8740 r
  core/be/be_mem/dcache/n1037 (net)             1       4.0340              0.0000     4.8740 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.1231    0.0000 &   4.8740 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1616    0.0949     4.9689 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  10.1476           0.0000     4.9689 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9689 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            10.1476              0.0000     4.9689 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9689 f
  core/be/data_mem_pkt_ready_o (net)                   10.1476              0.0000     4.9689 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9689 f
  core/data_mem_pkt_ready_o[1] (net)                   10.1476              0.0000     4.9689 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9689 f
  data_mem_pkt_ready_lo[1] (net)                       10.1476              0.0000     4.9689 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9689 f
  uce_1__uce/data_mem_pkt_ready_i (net)                10.1476              0.0000     4.9689 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1616    0.0001 &   4.9691 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1101    0.0705     5.0396 r
  uce_1__uce/n19 (net)                          2       5.2000              0.0000     5.0396 r
  uce_1__uce/U52/INP (INVX0)                                      0.1101    0.0000 &   5.0396 r
  uce_1__uce/U52/ZN (INVX0)                                       0.0889    0.0647     5.1043 f
  uce_1__uce/n36 (net)                          4      11.1588              0.0000     5.1043 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.0889    0.0000 &   5.1043 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0589    0.1019     5.2063 f
  uce_1__uce/cache_req_complete_o (net)         2       8.3762              0.0000     5.2063 f
  uce_1__uce/U72/INP (INVX0)                                      0.0589    0.0001 &   5.2063 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0743    0.0460     5.2523 r
  uce_1__uce/n106 (net)                         2       8.6080              0.0000     5.2523 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0743    0.0016 &   5.2540 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2745    0.2074 @   5.4613 f
  uce_1__uce/mem_resp_yumi_o (net)              3      98.0038              0.0000     5.4613 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4613 f
  mem_resp_yumi_lo[1] (net)                            98.0038              0.0000     5.4613 f
  U3127/IN4 (OA221X1)                                             0.2808    0.0449 @   5.5062 f
  U3127/Q (OA221X1)                                               0.0574    0.1195     5.6257 f
  mem_resp_yumi_o (net)                         1       4.0126              0.0000     5.6257 f
  mem_resp_yumi_o (out)                                           0.0574    0.0330 &   5.6587 f
  data arrival time                                                                    5.6587

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6587
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2413


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4363     0.4363
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__80_/CLK (DFFX1)   0.1910   0.0000   0.4363 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__80_/Q (DFFX1)   0.0947   0.2499   0.6861 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[80] (net)     5  30.9011   0.0000   0.6861 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[80] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6861 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[80] (net)   30.9011              0.0000     0.6861 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[80] (bp_be_pipe_mem_02_0)        0.0000     0.6861 f
  core/be/be_calculator/csr_cmd_o[80] (net)            30.9011              0.0000     0.6861 f
  core/be/be_calculator/csr_cmd_o[80] (bp_be_calculator_top_02_0)           0.0000     0.6861 f
  core/be/csr_cmd[80] (net)                            30.9011              0.0000     0.6861 f
  core/be/be_mem/csr_cmd_i[80] (bp_be_mem_top_02_0)                         0.0000     0.6861 f
  core/be/be_mem/csr_cmd_i[80] (net)                   30.9011              0.0000     0.6861 f
  core/be/be_mem/csr/csr_cmd_i[80] (bp_be_csr_02_0)                         0.0000     0.6861 f
  core/be/be_mem/csr/csr_cmd_i[80] (net)               30.9011              0.0000     0.6861 f
  core/be/be_mem/csr/U182/INP (INVX0)                             0.0947    0.0015 &   0.6876 f
  core/be/be_mem/csr/U182/ZN (INVX0)                              0.0906    0.0562     0.7438 r
  core/be/be_mem/csr/n1289 (net)                3       9.7722              0.0000     0.7438 r
  core/be/be_mem/csr/U192/IN1 (NAND2X0)                           0.0906    0.0000 &   0.7438 r
  core/be/be_mem/csr/U192/QN (NAND2X0)                            0.2092    0.1251     0.8689 f
  core/be/be_mem/csr/n1281 (net)                5      21.0710              0.0000     0.8689 f
  core/be/be_mem/csr/U194/IN1 (NOR2X0)                            0.2092    0.0002 &   0.8691 f
  core/be/be_mem/csr/U194/QN (NOR2X0)                             0.1686    0.0960     0.9652 r
  core/be/be_mem/csr/n178 (net)                 3      12.4015              0.0000     0.9652 r
  core/be/be_mem/csr/icc_place128/INP (INVX1)                     0.1686    0.0000 &   0.9652 r
  core/be/be_mem/csr/icc_place128/ZN (INVX1)                      0.4886    0.2875 @   1.2527 f
  core/be/be_mem/csr/n1162 (net)               41     180.0341              0.0000     1.2527 f
  core/be/be_mem/csr/U1254/IN1 (NOR2X0)                           0.4899    0.0229 @   1.2756 f
  core/be/be_mem/csr/U1254/QN (NOR2X0)                            0.1509    0.0656     1.3412 r
  core/be/be_mem/csr/n1355 (net)                1       3.4855              0.0000     1.3412 r
  core/be/be_mem/csr/icc_place132/INP (NBUFFX2)                   0.1509    0.0000 &   1.3413 r
  core/be/be_mem/csr/icc_place132/Z (NBUFFX2)                     0.3319    0.2178 @   1.5591 r
  core/be/be_mem/csr/n1191 (net)               43     210.2437              0.0000     1.5591 r
  core/be/be_mem/csr/icc_place133/INP (INVX0)                     0.3323    0.0073 @   1.5664 r
  core/be/be_mem/csr/icc_place133/ZN (INVX0)                      0.1374    0.0852     1.6516 f
  core/be/be_mem/csr/n1193 (net)                3       9.6168              0.0000     1.6516 f
  core/be/be_mem/csr/U1327/IN1 (NOR2X0)                           0.1374    0.0000 &   1.6516 f
  core/be/be_mem/csr/U1327/QN (NOR2X0)                            0.1221    0.0699     1.7215 r
  core/be/be_mem/csr/n1292 (net)                2       8.5003              0.0000     1.7215 r
  core/be/be_mem/csr/U1703/IN2 (NOR4X0)                           0.1221    0.0001 &   1.7216 r
  core/be/be_mem/csr/U1703/QN (NOR4X0)                            0.1136    0.0679     1.7895 f
  core/be/be_mem/csr/n1294 (net)                1       2.6137              0.0000     1.7895 f
  core/be/be_mem/csr/U1705/IN2 (AOI21X1)                          0.1136    0.0051 &   1.7945 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0339    0.1152     1.9098 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       5.1196              0.0000     1.9098 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9098 r
  core/be/be_mem/csr_illegal_instr_lo (net)             5.1196              0.0000     1.9098 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0339    0.0000 &   1.9098 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0647    0.0354     1.9452 f
  core/be/be_mem/n8 (net)                       1       7.2924              0.0000     1.9452 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0647    0.0000 &   1.9452 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0833    0.0454     1.9907 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  22.9091   0.0000   1.9907 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9907 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    22.9091              0.0000     1.9907 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9907 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   22.9091              0.0000     1.9907 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9907 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  22.9091             0.0000     1.9907 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9907 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  22.9091   0.0000   1.9907 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0833   0.0002 &   1.9909 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0508   0.0721   2.0630 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.6342   0.0000   2.0630 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0508   0.0014 &   2.0644 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0521   0.0742   2.1385 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.3633   0.0000   2.1385 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0521   0.0001 &   2.1386 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0464   0.0725   2.2111 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.9710   0.0000   2.2111 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0464   0.0000 &   2.2112 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0409   0.0679   2.2791 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.9450   0.0000   2.2791 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0409   0.0000 &   2.2791 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0499   0.0716   2.3507 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.3262   0.0000   2.3507 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0499   0.0000 &   2.3507 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0454   0.0714   2.4221 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.5973   0.0000   2.4221 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0454   0.0000 &   2.4221 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0396   0.0658   2.4879 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.9046   0.0000   2.4879 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0396   0.0000 &   2.4879 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0485   0.0705   2.5584 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.8053   0.0000   2.5584 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0485   0.0000 &   2.5584 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0464   0.0716   2.6300 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.9850   0.0000   2.6300 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0464   0.0000 &   2.6300 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0299   0.0563   2.6863 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   6.8930   0.0000   2.6863 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6863 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   6.8930      0.0000     2.6863 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/INP (INVX0)       0.0299    0.0000 &   2.6863 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/ZN (INVX0)        0.0297    0.0237     2.7101 f
  core/be/be_mem/csr/mcause_exception_enc/a/n1 (net)     1   3.0829         0.0000     2.7101 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/IN2 (NOR2X0)      0.0297    0.0000 &   2.7101 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/QN (NOR2X0)       0.0585    0.0341     2.7442 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (net)     1   3.1451      0.0000     2.7442 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7442 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[13] (net)   3.1451         0.0000     2.7442 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7442 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (net)   3.1451            0.0000     2.7442 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7442 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (net)   3.1451   0.0000   2.7442 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7442 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (net)   3.1451   0.0000   2.7442 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (bsg_encode_one_hot_width_p2_83)   0.0000   2.7442 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (net)   3.1451   0.0000   2.7442 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (bsg_encode_one_hot_width_p1_160)   0.0000   2.7442 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (net)   3.1451   0.0000   2.7442 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/INP (NBUFFX2)   0.0585   0.0000 &   2.7442 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/Z (NBUFFX2)   0.0309   0.0598   2.8040 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (net)     2   7.3455   0.0000   2.8040 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (bsg_encode_one_hot_width_p1_160)   0.0000   2.8040 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/addr_o[0] (net)   7.3455   0.0000   2.8040 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/IN1 (OR2X1)   0.0309   0.0000 &   2.8040 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/Q (OR2X1)   0.0337   0.0506   2.8546 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (net)     1   4.3030   0.0000   2.8546 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p2_83)   0.0000   2.8546 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_vs_0_ (net)   4.3030   0.0000   2.8546 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0337   0.0007 &   2.8553 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0401   0.0642   2.9195 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   6.7092   0.0000   2.9195 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9195 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   6.7092   0.0000   2.9195 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0401   0.0000 &   2.9196 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0547   0.0740   2.9935 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  22.1863   0.0000   2.9935 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9935 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  22.1863        0.0000     2.9935 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0547    0.0001 &   2.9937 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0318    0.0552     3.0489 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.6541        0.0000     3.0489 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0489 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.6541              0.0000     3.0489 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0489 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.6541              0.0000     3.0489 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0318    0.0000 &   3.0489 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1655    0.0536     3.1025 f
  core/be/be_mem/csr/n1115 (net)                4      11.9252              0.0000     3.1025 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1655    0.0000 &   3.1026 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1152    0.0706     3.1731 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      10.8331              0.0000     3.1731 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.1152    0.0001 &   3.1732 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1172    0.0643     3.2375 f
  core/be/be_mem/csr/n1202 (net)                3       7.3910              0.0000     3.2375 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1172    0.0000 &   3.2375 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.4054    0.2697 @   3.5072 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     240.3454              0.0000     3.5072 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.5072 f
  core/be/be_mem/trap_pkt_o[2] (net)                  240.3454              0.0000     3.5072 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.5072 f
  core/be/n11 (net)                                   240.3454              0.0000     3.5072 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.5072 f
  core/be/be_checker/trap_pkt_i[2] (net)              240.3454              0.0000     3.5072 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.5072 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     240.3454              0.0000     3.5072 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.4059    0.0019 @   3.5092 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.1034    0.1421     3.6513 f
  core/be/be_checker/director/n145 (net)        4      31.4938              0.0000     3.6513 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1034    0.0005 &   3.6518 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1289    0.0686     3.7204 r
  core/be/be_checker/director/n4 (net)          5      17.4083              0.0000     3.7204 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1289    0.0001 &   3.7205 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1822    0.1809 @   3.9014 f
  core/be/be_checker/director/flush_o (net)     7      54.4907              0.0000     3.9014 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9014 f
  core/be/be_checker/flush_o (net)                     54.4907              0.0000     3.9014 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9014 f
  core/be/flush (net)                                  54.4907              0.0000     3.9014 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9014 f
  core/be/be_calculator/flush_i (net)                  54.4907              0.0000     3.9014 f
  core/be/be_calculator/U23/IN1 (OR2X2)                           0.1824    0.0188 @   3.9202 f
  core/be/be_calculator/U23/Q (OR2X2)                             0.1177    0.1322 @   4.0524 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  72.2975       0.0000     4.0524 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0524 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      72.2975              0.0000     4.0524 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1178    0.0070 @   4.0594 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1543    0.0741     4.1335 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  21.7654           0.0000     4.1335 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1335 r
  core/be/be_calculator/mmu_cmd_v_o (net)              21.7654              0.0000     4.1335 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1335 r
  core/be/mmu_cmd_v (net)                              21.7654              0.0000     4.1335 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1335 r
  core/be/be_mem/mmu_cmd_v_i (net)                     21.7654              0.0000     4.1335 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1543    0.0043 &   4.1378 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.0990    0.1319     4.2697 r
  core/be/be_mem/dcache_pkt_v (net)             2      22.4689              0.0000     4.2697 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2697 r
  core/be/be_mem/dcache/v_i (net)                      22.4689              0.0000     4.2697 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.0990    0.0194 &   4.2892 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0870    0.1495 @   4.4387 f
  core/be/be_mem/dcache/n664 (net)              9      49.9491              0.0000     4.4387 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0876    0.0028 @   4.4415 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.1910    0.0882     4.5297 r
  core/be/be_mem/dcache/n734 (net)             10      30.0214              0.0000     4.5297 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.1910    0.0004 &   4.5301 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.4183    0.2701     4.8003 f
  core/be/be_mem/dcache/n733 (net)             13      65.3679              0.0000     4.8003 f
  core/be/be_mem/dcache/icc_place169/INP (INVX0)                  0.4183    0.0087 &   4.8090 f
  core/be/be_mem/dcache/icc_place169/ZN (INVX0)                   0.1231    0.0572     4.8662 r
  core/be/be_mem/dcache/n1037 (net)             1       4.0340              0.0000     4.8662 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.1231    0.0000 &   4.8662 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1616    0.0949     4.9611 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  10.1476           0.0000     4.9611 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9611 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            10.1476              0.0000     4.9611 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9611 f
  core/be/data_mem_pkt_ready_o (net)                   10.1476              0.0000     4.9611 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9611 f
  core/data_mem_pkt_ready_o[1] (net)                   10.1476              0.0000     4.9611 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9611 f
  data_mem_pkt_ready_lo[1] (net)                       10.1476              0.0000     4.9611 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9611 f
  uce_1__uce/data_mem_pkt_ready_i (net)                10.1476              0.0000     4.9611 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1616    0.0001 &   4.9612 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1101    0.0705     5.0317 r
  uce_1__uce/n19 (net)                          2       5.2000              0.0000     5.0317 r
  uce_1__uce/U52/INP (INVX0)                                      0.1101    0.0000 &   5.0318 r
  uce_1__uce/U52/ZN (INVX0)                                       0.0889    0.0647     5.0965 f
  uce_1__uce/n36 (net)                          4      11.1588              0.0000     5.0965 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.0889    0.0000 &   5.0965 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0589    0.1019     5.1984 f
  uce_1__uce/cache_req_complete_o (net)         2       8.3762              0.0000     5.1984 f
  uce_1__uce/U72/INP (INVX0)                                      0.0589    0.0001 &   5.1985 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0743    0.0460     5.2445 r
  uce_1__uce/n106 (net)                         2       8.6080              0.0000     5.2445 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0743    0.0016 &   5.2461 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2745    0.2074 @   5.4535 f
  uce_1__uce/mem_resp_yumi_o (net)              3      98.0038              0.0000     5.4535 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4535 f
  mem_resp_yumi_lo[1] (net)                            98.0038              0.0000     5.4535 f
  U3127/IN4 (OA221X1)                                             0.2808    0.0449 @   5.4984 f
  U3127/Q (OA221X1)                                               0.0574    0.1195     5.6179 f
  mem_resp_yumi_o (net)                         1       4.0126              0.0000     5.6179 f
  mem_resp_yumi_o (out)                                           0.0574    0.0330 &   5.6509 f
  data arrival time                                                                    5.6509

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6509
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2491


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4852     0.4852
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__79_/CLK (DFFX1)   0.3078   0.0000   0.4852 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__79_/Q (DFFX1)   0.1421   0.2538   0.7390 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[79] (net)     6  42.5941   0.0000   0.7390 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[79] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7390 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[79] (net)   42.5941              0.0000     0.7390 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[79] (bp_be_pipe_mem_02_0)        0.0000     0.7390 r
  core/be/be_calculator/csr_cmd_o[79] (net)            42.5941              0.0000     0.7390 r
  core/be/be_calculator/csr_cmd_o[79] (bp_be_calculator_top_02_0)           0.0000     0.7390 r
  core/be/csr_cmd[79] (net)                            42.5941              0.0000     0.7390 r
  core/be/be_mem/csr_cmd_i[79] (bp_be_mem_top_02_0)                         0.0000     0.7390 r
  core/be/be_mem/csr_cmd_i[79] (net)                   42.5941              0.0000     0.7390 r
  core/be/be_mem/csr/csr_cmd_i[79] (bp_be_csr_02_0)                         0.0000     0.7390 r
  core/be/be_mem/csr/csr_cmd_i[79] (net)               42.5941              0.0000     0.7390 r
  core/be/be_mem/csr/U192/IN2 (NAND2X0)                           0.1421    0.0091 &   0.7481 r
  core/be/be_mem/csr/U192/QN (NAND2X0)                            0.2092    0.1286     0.8768 f
  core/be/be_mem/csr/n1281 (net)                5      21.0710              0.0000     0.8768 f
  core/be/be_mem/csr/U194/IN1 (NOR2X0)                            0.2092    0.0002 &   0.8770 f
  core/be/be_mem/csr/U194/QN (NOR2X0)                             0.1686    0.0960     0.9730 r
  core/be/be_mem/csr/n178 (net)                 3      12.4015              0.0000     0.9730 r
  core/be/be_mem/csr/icc_place128/INP (INVX1)                     0.1686    0.0000 &   0.9730 r
  core/be/be_mem/csr/icc_place128/ZN (INVX1)                      0.4886    0.2875 @   1.2605 f
  core/be/be_mem/csr/n1162 (net)               41     180.0341              0.0000     1.2605 f
  core/be/be_mem/csr/U1254/IN1 (NOR2X0)                           0.4899    0.0229 @   1.2835 f
  core/be/be_mem/csr/U1254/QN (NOR2X0)                            0.1509    0.0656     1.3491 r
  core/be/be_mem/csr/n1355 (net)                1       3.4855              0.0000     1.3491 r
  core/be/be_mem/csr/icc_place132/INP (NBUFFX2)                   0.1509    0.0000 &   1.3491 r
  core/be/be_mem/csr/icc_place132/Z (NBUFFX2)                     0.3319    0.2178 @   1.5669 r
  core/be/be_mem/csr/n1191 (net)               43     210.2437              0.0000     1.5669 r
  core/be/be_mem/csr/icc_place133/INP (INVX0)                     0.3323    0.0073 @   1.5742 r
  core/be/be_mem/csr/icc_place133/ZN (INVX0)                      0.1374    0.0852     1.6594 f
  core/be/be_mem/csr/n1193 (net)                3       9.6168              0.0000     1.6594 f
  core/be/be_mem/csr/U1327/IN1 (NOR2X0)                           0.1374    0.0000 &   1.6594 f
  core/be/be_mem/csr/U1327/QN (NOR2X0)                            0.1221    0.0699     1.7294 r
  core/be/be_mem/csr/n1292 (net)                2       8.5003              0.0000     1.7294 r
  core/be/be_mem/csr/U1703/IN2 (NOR4X0)                           0.1221    0.0001 &   1.7294 r
  core/be/be_mem/csr/U1703/QN (NOR4X0)                            0.1136    0.0679     1.7973 f
  core/be/be_mem/csr/n1294 (net)                1       2.6137              0.0000     1.7973 f
  core/be/be_mem/csr/U1705/IN2 (AOI21X1)                          0.1136    0.0051 &   1.8024 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0339    0.1152     1.9176 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       5.1196              0.0000     1.9176 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9176 r
  core/be/be_mem/csr_illegal_instr_lo (net)             5.1196              0.0000     1.9176 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0339    0.0000 &   1.9176 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0647    0.0354     1.9530 f
  core/be/be_mem/n8 (net)                       1       7.2924              0.0000     1.9530 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0647    0.0000 &   1.9531 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0833    0.0454     1.9985 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  22.9091   0.0000   1.9985 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9985 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    22.9091              0.0000     1.9985 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9985 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   22.9091              0.0000     1.9985 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9985 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  22.9091             0.0000     1.9985 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9985 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  22.9091   0.0000   1.9985 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0833   0.0002 &   1.9987 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0508   0.0721   2.0708 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.6342   0.0000   2.0708 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0508   0.0014 &   2.0722 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0521   0.0742   2.1464 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.3633   0.0000   2.1464 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0521   0.0001 &   2.1465 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0464   0.0725   2.2189 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.9710   0.0000   2.2189 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0464   0.0000 &   2.2190 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0409   0.0679   2.2869 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.9450   0.0000   2.2869 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0409   0.0000 &   2.2869 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0499   0.0716   2.3585 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.3262   0.0000   2.3585 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0499   0.0000 &   2.3585 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0454   0.0714   2.4299 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.5973   0.0000   2.4299 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0454   0.0000 &   2.4299 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0396   0.0658   2.4957 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.9046   0.0000   2.4957 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0396   0.0000 &   2.4957 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0485   0.0705   2.5662 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.8053   0.0000   2.5662 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0485   0.0000 &   2.5662 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0464   0.0716   2.6378 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.9850   0.0000   2.6378 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/IN2 (OR2X1)   0.0464   0.0000 &   2.6378 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)   0.0306   0.0611   2.6989 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (net)     1   3.1057   0.0000   2.6989 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6989 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[15] (net)   3.1057      0.0000     2.6989 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN1 (AND2X1)      0.0306    0.0000 &   2.6990 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0334    0.0547     2.7536 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.5650      0.0000     2.7536 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7536 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.5650         0.0000     2.7536 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7536 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.5650            0.0000     2.7536 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7536 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.5650   0.0000   2.7536 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7536 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.5650   0.0000   2.7536 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7536 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.5650   0.0000   2.7536 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.7536 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.5650   0.0000   2.7536 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0334   0.0000 &   2.7536 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0297   0.0532   2.8068 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.1419   0.0000   2.8068 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.8068 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   7.1419   0.0000   2.8068 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0297   0.0000 &   2.8069 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0407   0.0547   2.8616 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   6.8966   0.0000   2.8616 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8616 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   6.8966   0.0000   2.8616 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0407   0.0000 &   2.8616 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0401   0.0571   2.9187 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   6.7092   0.0000   2.9187 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9187 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   6.7092   0.0000   2.9187 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0401   0.0000 &   2.9187 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0547   0.0740   2.9927 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  22.1863   0.0000   2.9927 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9927 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  22.1863        0.0000     2.9927 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0547    0.0001 &   2.9928 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0318    0.0552     3.0480 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.6541        0.0000     3.0480 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0480 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.6541              0.0000     3.0480 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0480 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.6541              0.0000     3.0480 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0318    0.0000 &   3.0481 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1655    0.0536     3.1017 f
  core/be/be_mem/csr/n1115 (net)                4      11.9252              0.0000     3.1017 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1655    0.0000 &   3.1017 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1152    0.0706     3.1723 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      10.8331              0.0000     3.1723 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.1152    0.0001 &   3.1724 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1172    0.0643     3.2366 f
  core/be/be_mem/csr/n1202 (net)                3       7.3910              0.0000     3.2366 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1172    0.0000 &   3.2367 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.4054    0.2697 @   3.5064 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     240.3454              0.0000     3.5064 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.5064 f
  core/be/be_mem/trap_pkt_o[2] (net)                  240.3454              0.0000     3.5064 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.5064 f
  core/be/n11 (net)                                   240.3454              0.0000     3.5064 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.5064 f
  core/be/be_checker/trap_pkt_i[2] (net)              240.3454              0.0000     3.5064 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.5064 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     240.3454              0.0000     3.5064 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.4059    0.0019 @   3.5083 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.1034    0.1421     3.6504 f
  core/be/be_checker/director/n145 (net)        4      31.4938              0.0000     3.6504 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1034    0.0005 &   3.6509 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1289    0.0686     3.7195 r
  core/be/be_checker/director/n4 (net)          5      17.4083              0.0000     3.7195 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1289    0.0001 &   3.7196 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1822    0.1809 @   3.9005 f
  core/be/be_checker/director/flush_o (net)     7      54.4907              0.0000     3.9005 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9005 f
  core/be/be_checker/flush_o (net)                     54.4907              0.0000     3.9005 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9005 f
  core/be/flush (net)                                  54.4907              0.0000     3.9005 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9005 f
  core/be/be_calculator/flush_i (net)                  54.4907              0.0000     3.9005 f
  core/be/be_calculator/U23/IN1 (OR2X2)                           0.1824    0.0188 @   3.9194 f
  core/be/be_calculator/U23/Q (OR2X2)                             0.1177    0.1322 @   4.0516 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  72.2975       0.0000     4.0516 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0516 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      72.2975              0.0000     4.0516 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1178    0.0070 @   4.0586 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1543    0.0741     4.1327 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  21.7654           0.0000     4.1327 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1327 r
  core/be/be_calculator/mmu_cmd_v_o (net)              21.7654              0.0000     4.1327 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1327 r
  core/be/mmu_cmd_v (net)                              21.7654              0.0000     4.1327 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1327 r
  core/be/be_mem/mmu_cmd_v_i (net)                     21.7654              0.0000     4.1327 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1543    0.0043 &   4.1370 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.0990    0.1319     4.2689 r
  core/be/be_mem/dcache_pkt_v (net)             2      22.4689              0.0000     4.2689 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2689 r
  core/be/be_mem/dcache/v_i (net)                      22.4689              0.0000     4.2689 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.0990    0.0194 &   4.2883 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0870    0.1495 @   4.4378 f
  core/be/be_mem/dcache/n664 (net)              9      49.9491              0.0000     4.4378 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0876    0.0028 @   4.4407 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.1910    0.0882     4.5288 r
  core/be/be_mem/dcache/n734 (net)             10      30.0214              0.0000     4.5288 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.1910    0.0004 &   4.5293 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.4183    0.2701     4.7994 f
  core/be/be_mem/dcache/n733 (net)             13      65.3679              0.0000     4.7994 f
  core/be/be_mem/dcache/icc_place169/INP (INVX0)                  0.4183    0.0087 &   4.8081 f
  core/be/be_mem/dcache/icc_place169/ZN (INVX0)                   0.1231    0.0572     4.8653 r
  core/be/be_mem/dcache/n1037 (net)             1       4.0340              0.0000     4.8653 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.1231    0.0000 &   4.8653 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1616    0.0949     4.9602 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  10.1476           0.0000     4.9602 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9602 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            10.1476              0.0000     4.9602 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9602 f
  core/be/data_mem_pkt_ready_o (net)                   10.1476              0.0000     4.9602 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9602 f
  core/data_mem_pkt_ready_o[1] (net)                   10.1476              0.0000     4.9602 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9602 f
  data_mem_pkt_ready_lo[1] (net)                       10.1476              0.0000     4.9602 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9602 f
  uce_1__uce/data_mem_pkt_ready_i (net)                10.1476              0.0000     4.9602 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1616    0.0001 &   4.9604 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1101    0.0705     5.0309 r
  uce_1__uce/n19 (net)                          2       5.2000              0.0000     5.0309 r
  uce_1__uce/U52/INP (INVX0)                                      0.1101    0.0000 &   5.0309 r
  uce_1__uce/U52/ZN (INVX0)                                       0.0889    0.0647     5.0956 f
  uce_1__uce/n36 (net)                          4      11.1588              0.0000     5.0956 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.0889    0.0000 &   5.0956 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0589    0.1019     5.1976 f
  uce_1__uce/cache_req_complete_o (net)         2       8.3762              0.0000     5.1976 f
  uce_1__uce/U72/INP (INVX0)                                      0.0589    0.0001 &   5.1976 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0743    0.0460     5.2436 r
  uce_1__uce/n106 (net)                         2       8.6080              0.0000     5.2436 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0743    0.0016 &   5.2453 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2745    0.2074 @   5.4526 f
  uce_1__uce/mem_resp_yumi_o (net)              3      98.0038              0.0000     5.4526 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4526 f
  mem_resp_yumi_lo[1] (net)                            98.0038              0.0000     5.4526 f
  U3127/IN4 (OA221X1)                                             0.2808    0.0449 @   5.4975 f
  U3127/Q (OA221X1)                                               0.0574    0.1195     5.6170 f
  mem_resp_yumi_o (net)                         1       4.0126              0.0000     5.6170 f
  mem_resp_yumi_o (out)                                           0.0574    0.0330 &   5.6500 f
  data arrival time                                                                    5.6500

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6500
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2500


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4852     0.4852
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__79_/CLK (DFFX1)   0.3078   0.0000   0.4852 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__79_/Q (DFFX1)   0.1421   0.2538   0.7390 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[79] (net)     6  42.5941   0.0000   0.7390 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[79] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7390 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[79] (net)   42.5941              0.0000     0.7390 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[79] (bp_be_pipe_mem_02_0)        0.0000     0.7390 r
  core/be/be_calculator/csr_cmd_o[79] (net)            42.5941              0.0000     0.7390 r
  core/be/be_calculator/csr_cmd_o[79] (bp_be_calculator_top_02_0)           0.0000     0.7390 r
  core/be/csr_cmd[79] (net)                            42.5941              0.0000     0.7390 r
  core/be/be_mem/csr_cmd_i[79] (bp_be_mem_top_02_0)                         0.0000     0.7390 r
  core/be/be_mem/csr_cmd_i[79] (net)                   42.5941              0.0000     0.7390 r
  core/be/be_mem/csr/csr_cmd_i[79] (bp_be_csr_02_0)                         0.0000     0.7390 r
  core/be/be_mem/csr/csr_cmd_i[79] (net)               42.5941              0.0000     0.7390 r
  core/be/be_mem/csr/U192/IN2 (NAND2X0)                           0.1421    0.0091 &   0.7481 r
  core/be/be_mem/csr/U192/QN (NAND2X0)                            0.2092    0.1286     0.8768 f
  core/be/be_mem/csr/n1281 (net)                5      21.0710              0.0000     0.8768 f
  core/be/be_mem/csr/U194/IN1 (NOR2X0)                            0.2092    0.0002 &   0.8770 f
  core/be/be_mem/csr/U194/QN (NOR2X0)                             0.1686    0.0960     0.9730 r
  core/be/be_mem/csr/n178 (net)                 3      12.4015              0.0000     0.9730 r
  core/be/be_mem/csr/icc_place128/INP (INVX1)                     0.1686    0.0000 &   0.9730 r
  core/be/be_mem/csr/icc_place128/ZN (INVX1)                      0.4886    0.2875 @   1.2605 f
  core/be/be_mem/csr/n1162 (net)               41     180.0341              0.0000     1.2605 f
  core/be/be_mem/csr/U1254/IN1 (NOR2X0)                           0.4899    0.0229 @   1.2835 f
  core/be/be_mem/csr/U1254/QN (NOR2X0)                            0.1509    0.0656     1.3491 r
  core/be/be_mem/csr/n1355 (net)                1       3.4855              0.0000     1.3491 r
  core/be/be_mem/csr/icc_place132/INP (NBUFFX2)                   0.1509    0.0000 &   1.3491 r
  core/be/be_mem/csr/icc_place132/Z (NBUFFX2)                     0.3319    0.2178 @   1.5669 r
  core/be/be_mem/csr/n1191 (net)               43     210.2437              0.0000     1.5669 r
  core/be/be_mem/csr/icc_place133/INP (INVX0)                     0.3323    0.0073 @   1.5742 r
  core/be/be_mem/csr/icc_place133/ZN (INVX0)                      0.1374    0.0852     1.6594 f
  core/be/be_mem/csr/n1193 (net)                3       9.6168              0.0000     1.6594 f
  core/be/be_mem/csr/U1327/IN1 (NOR2X0)                           0.1374    0.0000 &   1.6594 f
  core/be/be_mem/csr/U1327/QN (NOR2X0)                            0.1221    0.0699     1.7294 r
  core/be/be_mem/csr/n1292 (net)                2       8.5003              0.0000     1.7294 r
  core/be/be_mem/csr/U1703/IN2 (NOR4X0)                           0.1221    0.0001 &   1.7294 r
  core/be/be_mem/csr/U1703/QN (NOR4X0)                            0.1136    0.0679     1.7973 f
  core/be/be_mem/csr/n1294 (net)                1       2.6137              0.0000     1.7973 f
  core/be/be_mem/csr/U1705/IN2 (AOI21X1)                          0.1136    0.0051 &   1.8024 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0339    0.1152     1.9176 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       5.1196              0.0000     1.9176 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9176 r
  core/be/be_mem/csr_illegal_instr_lo (net)             5.1196              0.0000     1.9176 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0339    0.0000 &   1.9176 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0647    0.0354     1.9530 f
  core/be/be_mem/n8 (net)                       1       7.2924              0.0000     1.9530 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0647    0.0000 &   1.9531 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0833    0.0454     1.9985 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  22.9091   0.0000   1.9985 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9985 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    22.9091              0.0000     1.9985 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9985 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   22.9091              0.0000     1.9985 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9985 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  22.9091             0.0000     1.9985 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9985 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  22.9091   0.0000   1.9985 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0833   0.0002 &   1.9987 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0508   0.0721   2.0708 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.6342   0.0000   2.0708 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0508   0.0014 &   2.0722 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0521   0.0742   2.1464 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.3633   0.0000   2.1464 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0521   0.0001 &   2.1465 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0464   0.0725   2.2189 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.9710   0.0000   2.2189 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0464   0.0000 &   2.2190 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0409   0.0679   2.2869 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.9450   0.0000   2.2869 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0409   0.0000 &   2.2869 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0499   0.0716   2.3585 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.3262   0.0000   2.3585 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0499   0.0000 &   2.3585 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0454   0.0714   2.4299 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.5973   0.0000   2.4299 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0454   0.0000 &   2.4299 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0396   0.0658   2.4957 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.9046   0.0000   2.4957 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0396   0.0000 &   2.4957 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0485   0.0705   2.5662 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.8053   0.0000   2.5662 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0485   0.0000 &   2.5662 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0464   0.0716   2.6378 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.9850   0.0000   2.6378 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0464   0.0000 &   2.6378 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0299   0.0563   2.6941 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   6.8930   0.0000   2.6941 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6941 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   6.8930      0.0000     2.6941 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/INP (INVX0)       0.0299    0.0000 &   2.6941 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/ZN (INVX0)        0.0297    0.0237     2.7179 f
  core/be/be_mem/csr/mcause_exception_enc/a/n1 (net)     1   3.0829         0.0000     2.7179 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/IN2 (NOR2X0)      0.0297    0.0000 &   2.7179 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/QN (NOR2X0)       0.0585    0.0341     2.7520 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (net)     1   3.1451      0.0000     2.7520 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7520 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[13] (net)   3.1451         0.0000     2.7520 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7520 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (net)   3.1451            0.0000     2.7520 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7520 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (net)   3.1451   0.0000   2.7520 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7520 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (net)   3.1451   0.0000   2.7520 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (bsg_encode_one_hot_width_p2_83)   0.0000   2.7520 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (net)   3.1451   0.0000   2.7520 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (bsg_encode_one_hot_width_p1_160)   0.0000   2.7520 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (net)   3.1451   0.0000   2.7520 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/INP (NBUFFX2)   0.0585   0.0000 &   2.7520 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/Z (NBUFFX2)   0.0309   0.0598   2.8118 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (net)     2   7.3455   0.0000   2.8118 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (bsg_encode_one_hot_width_p1_160)   0.0000   2.8118 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/addr_o[0] (net)   7.3455   0.0000   2.8118 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/IN1 (OR2X1)   0.0309   0.0000 &   2.8119 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/Q (OR2X1)   0.0337   0.0506   2.8625 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (net)     1   4.3030   0.0000   2.8625 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p2_83)   0.0000   2.8625 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_vs_0_ (net)   4.3030   0.0000   2.8625 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0337   0.0007 &   2.8632 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0401   0.0642   2.9274 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   6.7092   0.0000   2.9274 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9274 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   6.7092   0.0000   2.9274 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0401   0.0000 &   2.9274 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0547   0.0740   3.0013 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  22.1863   0.0000   3.0013 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.0013 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  22.1863        0.0000     3.0013 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0547    0.0001 &   3.0015 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0318    0.0552     3.0567 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.6541        0.0000     3.0567 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0567 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.6541              0.0000     3.0567 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0567 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.6541              0.0000     3.0567 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0318    0.0000 &   3.0568 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1655    0.0536     3.1104 f
  core/be/be_mem/csr/n1115 (net)                4      11.9252              0.0000     3.1104 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1655    0.0000 &   3.1104 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1152    0.0706     3.1810 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      10.8331              0.0000     3.1810 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.1152    0.0001 &   3.1811 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1172    0.0643     3.2453 f
  core/be/be_mem/csr/n1202 (net)                3       7.3910              0.0000     3.2453 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1172    0.0000 &   3.2454 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.4054    0.2697 @   3.5151 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     240.3454              0.0000     3.5151 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.5151 f
  core/be/be_mem/trap_pkt_o[2] (net)                  240.3454              0.0000     3.5151 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.5151 f
  core/be/n11 (net)                                   240.3454              0.0000     3.5151 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.5151 f
  core/be/be_checker/trap_pkt_i[2] (net)              240.3454              0.0000     3.5151 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.5151 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     240.3454              0.0000     3.5151 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.4059    0.0019 @   3.5170 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.1034    0.1421     3.6591 f
  core/be/be_checker/director/n145 (net)        4      31.4938              0.0000     3.6591 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1034    0.0005 &   3.6596 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1289    0.0686     3.7282 r
  core/be/be_checker/director/n4 (net)          5      17.4083              0.0000     3.7282 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1289    0.0001 &   3.7283 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1822    0.1809 @   3.9092 f
  core/be/be_checker/director/flush_o (net)     7      54.4907              0.0000     3.9092 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9092 f
  core/be/be_checker/flush_o (net)                     54.4907              0.0000     3.9092 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9092 f
  core/be/flush (net)                                  54.4907              0.0000     3.9092 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9092 f
  core/be/be_calculator/flush_i (net)                  54.4907              0.0000     3.9092 f
  core/be/be_calculator/U23/IN1 (OR2X2)                           0.1824    0.0188 @   3.9281 f
  core/be/be_calculator/U23/Q (OR2X2)                             0.1177    0.1322 @   4.0603 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  72.2975       0.0000     4.0603 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0603 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      72.2975              0.0000     4.0603 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1178    0.0070 @   4.0673 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1543    0.0741     4.1414 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  21.7654           0.0000     4.1414 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1414 r
  core/be/be_calculator/mmu_cmd_v_o (net)              21.7654              0.0000     4.1414 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1414 r
  core/be/mmu_cmd_v (net)                              21.7654              0.0000     4.1414 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1414 r
  core/be/be_mem/mmu_cmd_v_i (net)                     21.7654              0.0000     4.1414 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1543    0.0043 &   4.1457 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.0990    0.1319     4.2776 r
  core/be/be_mem/dcache_pkt_v (net)             2      22.4689              0.0000     4.2776 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2776 r
  core/be/be_mem/dcache/v_i (net)                      22.4689              0.0000     4.2776 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.0990    0.0194 &   4.2970 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0870    0.1495 @   4.4465 f
  core/be/be_mem/dcache/n664 (net)              9      49.9491              0.0000     4.4465 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0876    0.0028 @   4.4494 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.1910    0.0882     4.5375 r
  core/be/be_mem/dcache/n734 (net)             10      30.0214              0.0000     4.5375 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.1910    0.0004 &   4.5380 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.4183    0.2701     4.8081 f
  core/be/be_mem/dcache/n733 (net)             13      65.3679              0.0000     4.8081 f
  core/be/be_mem/dcache/icc_place169/INP (INVX0)                  0.4183    0.0087 &   4.8168 f
  core/be/be_mem/dcache/icc_place169/ZN (INVX0)                   0.1231    0.0572     4.8740 r
  core/be/be_mem/dcache/n1037 (net)             1       4.0340              0.0000     4.8740 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.1231    0.0000 &   4.8740 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1616    0.0949     4.9689 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  10.1476           0.0000     4.9689 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9689 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            10.1476              0.0000     4.9689 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9689 f
  core/be/data_mem_pkt_ready_o (net)                   10.1476              0.0000     4.9689 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9689 f
  core/data_mem_pkt_ready_o[1] (net)                   10.1476              0.0000     4.9689 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9689 f
  data_mem_pkt_ready_lo[1] (net)                       10.1476              0.0000     4.9689 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9689 f
  uce_1__uce/data_mem_pkt_ready_i (net)                10.1476              0.0000     4.9689 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1616    0.0001 &   4.9691 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1101    0.0705     5.0396 r
  uce_1__uce/n19 (net)                          2       5.2000              0.0000     5.0396 r
  uce_1__uce/U52/INP (INVX0)                                      0.1101    0.0000 &   5.0396 r
  uce_1__uce/U52/ZN (INVX0)                                       0.0889    0.0647     5.1043 f
  uce_1__uce/n36 (net)                          4      11.1588              0.0000     5.1043 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.0889    0.0000 &   5.1043 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0589    0.1019     5.2063 f
  uce_1__uce/cache_req_complete_o (net)         2       8.3762              0.0000     5.2063 f
  uce_1__uce/U72/INP (INVX0)                                      0.0589    0.0001 &   5.2063 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0743    0.0460     5.2523 r
  uce_1__uce/n106 (net)                         2       8.6080              0.0000     5.2523 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0743    0.0016 &   5.2540 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2745    0.2074 @   5.4613 f
  uce_1__uce/mem_resp_yumi_o (net)              3      98.0038              0.0000     5.4613 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4613 f
  mem_resp_yumi_lo[1] (net)                            98.0038              0.0000     5.4613 f
  U3128/IN2 (AO22X1)                                              0.2808    0.0449 @   5.5062 f
  U3128/Q (AO22X1)                                                0.0590    0.1190     5.6252 f
  io_resp_yumi_o (net)                          1       5.5104              0.0000     5.6252 f
  io_resp_yumi_o (out)                                            0.0590    0.0242 &   5.6494 f
  data arrival time                                                                    5.6494

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6494
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2506


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4474     0.4474
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/CLK (DFFX1)   0.2168   0.0000   0.4474 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/Q (DFFX1)   0.2043   0.2709 @   0.7183 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (net)     7  60.6754   0.0000   0.7183 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7183 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (net)   60.6754              0.0000     0.7183 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (bp_be_pipe_mem_02_0)        0.0000     0.7183 r
  core/be/be_calculator/csr_cmd_o[76] (net)            60.6754              0.0000     0.7183 r
  core/be/be_calculator/csr_cmd_o[76] (bp_be_calculator_top_02_0)           0.0000     0.7183 r
  core/be/csr_cmd[76] (net)                            60.6754              0.0000     0.7183 r
  core/be/be_mem/csr_cmd_i[76] (bp_be_mem_top_02_0)                         0.0000     0.7183 r
  core/be/be_mem/csr_cmd_i[76] (net)                   60.6754              0.0000     0.7183 r
  core/be/be_mem/csr/csr_cmd_i[76] (bp_be_csr_02_0)                         0.0000     0.7183 r
  core/be/be_mem/csr/csr_cmd_i[76] (net)               60.6754              0.0000     0.7183 r
  core/be/be_mem/csr/U211/IN1 (NAND2X0)                           0.2053    0.0099 @   0.7282 r
  core/be/be_mem/csr/U211/QN (NAND2X0)                            0.1627    0.1089     0.8371 f
  core/be/be_mem/csr/n119 (net)                 1      11.7415              0.0000     0.8371 f
  core/be/be_mem/csr/U212/IN2 (NOR2X0)                            0.1627    0.0390 &   0.8760 f
  core/be/be_mem/csr/U212/QN (NOR2X0)                             0.7800    0.3770     1.2531 r
  core/be/be_mem/csr/n1592 (net)               22      94.6212              0.0000     1.2531 r
  core/be/be_mem/csr/icc_place127/INP (INVX0)                     0.7800    0.0853 &   1.3384 r
  core/be/be_mem/csr/icc_place127/ZN (INVX0)                      0.3032    0.1775     1.5159 f
  core/be/be_mem/csr/n1130 (net)                4      21.1912              0.0000     1.5159 f
  core/be/be_mem/csr/U214/IN1 (NOR2X0)                            0.3032    0.0003 &   1.5162 f
  core/be/be_mem/csr/U214/QN (NOR2X0)                             0.1849    0.1025     1.6187 r
  core/be/be_mem/csr/n1825 (net)                3      11.6774              0.0000     1.6187 r
  core/be/be_mem/csr/U215/IN2 (NOR2X0)                            0.1849    0.0001 &   1.6188 r
  core/be/be_mem/csr/U215/QN (NOR2X0)                             0.1029    0.0767     1.6955 f
  core/be/be_mem/csr/n951 (net)                 2       5.7652              0.0000     1.6955 f
  core/be/be_mem/csr/U220/IN1 (NAND2X0)                           0.1029    0.0025 &   1.6980 f
  core/be/be_mem/csr/U220/QN (NAND2X0)                            0.0781    0.0493     1.7473 r
  core/be/be_mem/csr/n124 (net)                 1       3.6869              0.0000     1.7473 r
  core/be/be_mem/csr/U221/IN2 (NOR2X0)                            0.0781    0.0000 &   1.7473 r
  core/be/be_mem/csr/U221/QN (NOR2X0)                             0.1285    0.0903     1.8377 f
  core/be/be_mem/csr/n1286 (net)                4      15.9560              0.0000     1.8377 f
  core/be/be_mem/csr/U1699/IN2 (NAND2X1)                          0.1285    0.0021 &   1.8398 f
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0661    0.0421     1.8818 r
  core/be/be_mem/csr/n1295 (net)                1       3.2257              0.0000     1.8818 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0661    0.0000 &   1.8819 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0306    0.1025     1.9843 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       5.0691              0.0000     1.9843 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9843 f
  core/be/be_mem/csr_illegal_instr_lo (net)             5.0691              0.0000     1.9843 f
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0306    0.0000 &   1.9844 f
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0772    0.0325     2.0168 r
  core/be/be_mem/n8 (net)                       1       7.3442              0.0000     2.0168 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0772    0.0000 &   2.0169 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0728    0.0496     2.0664 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  22.5184   0.0000   2.0664 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0664 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    22.5184              0.0000     2.0664 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0664 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   22.5184              0.0000     2.0664 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0664 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  22.5184             0.0000     2.0664 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0664 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  22.5184   0.0000   2.0664 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0728   0.0002 &   2.0667 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0464   0.0697   2.1364 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.4032   0.0000   2.1364 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0464   0.0000 &   2.1364 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0471   0.0676   2.2040 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.1765   0.0000   2.2040 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0471   0.0001 &   2.2041 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0417   0.0655   2.2696 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.7842   0.0000   2.2696 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0417   0.0000 &   2.2696 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0369   0.0616   2.3312 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.8174   0.0000   2.3312 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0369   0.0000 &   2.3312 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0444   0.0665   2.3977 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.0952   0.0000   2.3977 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0444   0.0000 &   2.3978 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0403   0.0646   2.4624 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.4105   0.0000   2.4624 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0403   0.0000 &   2.4624 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0359   0.0595   2.5219 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.7770   0.0000   2.5219 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0359   0.0000 &   2.5219 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0429   0.0656   2.5875 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.5743   0.0000   2.5875 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0429   0.0000 &   2.5875 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0412   0.0651   2.6526 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.7982   0.0000   2.6526 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0412   0.0000 &   2.6526 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0263   0.0525   2.7051 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   6.7742   0.0000   2.7051 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.7051 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   6.7742      0.0000     2.7051 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/IN1 (NOR2X0)      0.0263    0.0000 &   2.7051 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/QN (NOR2X0)       0.0588    0.0317     2.7369 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (net)     1   3.4828      0.0000     2.7369 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7369 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[14] (net)   3.4828         0.0000     2.7369 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7369 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (net)   3.4828            0.0000     2.7369 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7369 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (net)   3.4828   0.0000   2.7369 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7369 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (net)   3.4828   0.0000   2.7369 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7369 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (net)   3.4828   0.0000   2.7369 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_159)   0.0000   2.7369 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (net)   3.4828   0.0000   2.7369 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/INP (NBUFFX2)   0.0588   0.0000 &   2.7369 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)   0.0264   0.0567   2.7936 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (net)     1   4.0247   0.0000   2.7936 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_159)   0.0000   2.7936 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_vs_0_ (net)   4.0247   0.0000   2.7936 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0264   0.0000 &   2.7936 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0407   0.0627   2.8563 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   6.8966   0.0000   2.8563 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8563 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   6.8966   0.0000   2.8563 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0407   0.0000 &   2.8563 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0401   0.0571   2.9134 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   6.7092   0.0000   2.9134 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9134 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   6.7092   0.0000   2.9134 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0401   0.0000 &   2.9134 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0547   0.0740   2.9874 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  22.1863   0.0000   2.9874 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9874 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  22.1863        0.0000     2.9874 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0547    0.0001 &   2.9875 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0318    0.0552     3.0428 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.6541        0.0000     3.0428 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0428 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.6541              0.0000     3.0428 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0428 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.6541              0.0000     3.0428 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0318    0.0000 &   3.0428 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1655    0.0536     3.0964 f
  core/be/be_mem/csr/n1115 (net)                4      11.9252              0.0000     3.0964 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1655    0.0000 &   3.0964 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1152    0.0706     3.1670 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      10.8331              0.0000     3.1670 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.1152    0.0001 &   3.1671 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1172    0.0643     3.2314 f
  core/be/be_mem/csr/n1202 (net)                3       7.3910              0.0000     3.2314 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1172    0.0000 &   3.2314 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.4054    0.2697 @   3.5011 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     240.3454              0.0000     3.5011 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.5011 f
  core/be/be_mem/trap_pkt_o[2] (net)                  240.3454              0.0000     3.5011 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.5011 f
  core/be/n11 (net)                                   240.3454              0.0000     3.5011 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.5011 f
  core/be/be_checker/trap_pkt_i[2] (net)              240.3454              0.0000     3.5011 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.5011 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     240.3454              0.0000     3.5011 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.4059    0.0019 @   3.5030 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.1034    0.1421     3.6452 f
  core/be/be_checker/director/n145 (net)        4      31.4938              0.0000     3.6452 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1034    0.0005 &   3.6457 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1289    0.0686     3.7143 r
  core/be/be_checker/director/n4 (net)          5      17.4083              0.0000     3.7143 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1289    0.0001 &   3.7143 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1822    0.1809 @   3.8952 f
  core/be/be_checker/director/flush_o (net)     7      54.4907              0.0000     3.8952 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.8952 f
  core/be/be_checker/flush_o (net)                     54.4907              0.0000     3.8952 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.8952 f
  core/be/flush (net)                                  54.4907              0.0000     3.8952 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.8952 f
  core/be/be_calculator/flush_i (net)                  54.4907              0.0000     3.8952 f
  core/be/be_calculator/U23/IN1 (OR2X2)                           0.1824    0.0188 @   3.9141 f
  core/be/be_calculator/U23/Q (OR2X2)                             0.1177    0.1322 @   4.0463 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  72.2975       0.0000     4.0463 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0463 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      72.2975              0.0000     4.0463 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1178    0.0070 @   4.0533 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1543    0.0741     4.1274 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  21.7654           0.0000     4.1274 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1274 r
  core/be/be_calculator/mmu_cmd_v_o (net)              21.7654              0.0000     4.1274 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1274 r
  core/be/mmu_cmd_v (net)                              21.7654              0.0000     4.1274 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1274 r
  core/be/be_mem/mmu_cmd_v_i (net)                     21.7654              0.0000     4.1274 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1543    0.0043 &   4.1317 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.0990    0.1319     4.2636 r
  core/be/be_mem/dcache_pkt_v (net)             2      22.4689              0.0000     4.2636 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2636 r
  core/be/be_mem/dcache/v_i (net)                      22.4689              0.0000     4.2636 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.0990    0.0194 &   4.2830 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0870    0.1495 @   4.4326 f
  core/be/be_mem/dcache/n664 (net)              9      49.9491              0.0000     4.4326 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0876    0.0028 @   4.4354 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.1910    0.0882     4.5236 r
  core/be/be_mem/dcache/n734 (net)             10      30.0214              0.0000     4.5236 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.1910    0.0004 &   4.5240 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.4183    0.2701     4.7941 f
  core/be/be_mem/dcache/n733 (net)             13      65.3679              0.0000     4.7941 f
  core/be/be_mem/dcache/icc_place169/INP (INVX0)                  0.4183    0.0087 &   4.8029 f
  core/be/be_mem/dcache/icc_place169/ZN (INVX0)                   0.1231    0.0572     4.8601 r
  core/be/be_mem/dcache/n1037 (net)             1       4.0340              0.0000     4.8601 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.1231    0.0000 &   4.8601 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1616    0.0949     4.9550 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  10.1476           0.0000     4.9550 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9550 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            10.1476              0.0000     4.9550 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9550 f
  core/be/data_mem_pkt_ready_o (net)                   10.1476              0.0000     4.9550 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9550 f
  core/data_mem_pkt_ready_o[1] (net)                   10.1476              0.0000     4.9550 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9550 f
  data_mem_pkt_ready_lo[1] (net)                       10.1476              0.0000     4.9550 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9550 f
  uce_1__uce/data_mem_pkt_ready_i (net)                10.1476              0.0000     4.9550 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1616    0.0001 &   4.9551 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1101    0.0705     5.0256 r
  uce_1__uce/n19 (net)                          2       5.2000              0.0000     5.0256 r
  uce_1__uce/U52/INP (INVX0)                                      0.1101    0.0000 &   5.0256 r
  uce_1__uce/U52/ZN (INVX0)                                       0.0889    0.0647     5.0903 f
  uce_1__uce/n36 (net)                          4      11.1588              0.0000     5.0903 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.0889    0.0000 &   5.0904 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0589    0.1019     5.1923 f
  uce_1__uce/cache_req_complete_o (net)         2       8.3762              0.0000     5.1923 f
  uce_1__uce/U72/INP (INVX0)                                      0.0589    0.0001 &   5.1924 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0743    0.0460     5.2384 r
  uce_1__uce/n106 (net)                         2       8.6080              0.0000     5.2384 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0743    0.0016 &   5.2400 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2745    0.2074 @   5.4474 f
  uce_1__uce/mem_resp_yumi_o (net)              3      98.0038              0.0000     5.4474 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4474 f
  mem_resp_yumi_lo[1] (net)                            98.0038              0.0000     5.4474 f
  U3127/IN4 (OA221X1)                                             0.2808    0.0449 @   5.4923 f
  U3127/Q (OA221X1)                                               0.0574    0.1195     5.6117 f
  mem_resp_yumi_o (net)                         1       4.0126              0.0000     5.6117 f
  mem_resp_yumi_o (out)                                           0.0574    0.0330 &   5.6447 f
  data arrival time                                                                    5.6447

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6447
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2553


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4476     0.4476
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__77_/CLK (DFFX1)   0.2168   0.0000   0.4476 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__77_/Q (DFFX1)   0.1619   0.2843 @   0.7319 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[77] (net)     5  56.2170   0.0000   0.7319 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[77] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7319 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[77] (net)   56.2170              0.0000     0.7319 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[77] (bp_be_pipe_mem_02_0)        0.0000     0.7319 f
  core/be/be_calculator/csr_cmd_o[77] (net)            56.2170              0.0000     0.7319 f
  core/be/be_calculator/csr_cmd_o[77] (bp_be_calculator_top_02_0)           0.0000     0.7319 f
  core/be/csr_cmd[77] (net)                            56.2170              0.0000     0.7319 f
  core/be/be_mem/csr_cmd_i[77] (bp_be_mem_top_02_0)                         0.0000     0.7319 f
  core/be/be_mem/csr_cmd_i[77] (net)                   56.2170              0.0000     0.7319 f
  core/be/be_mem/csr/csr_cmd_i[77] (bp_be_csr_02_0)                         0.0000     0.7319 f
  core/be/be_mem/csr/csr_cmd_i[77] (net)               56.2170              0.0000     0.7319 f
  core/be/be_mem/csr/U211/IN2 (NAND2X0)                           0.1630    0.0128 @   0.7447 f
  core/be/be_mem/csr/U211/QN (NAND2X0)                            0.1604    0.1012     0.8459 r
  core/be/be_mem/csr/n119 (net)                 1      11.8118              0.0000     0.8459 r
  core/be/be_mem/csr/U212/IN2 (NOR2X0)                            0.1604    0.0394 &   0.8853 r
  core/be/be_mem/csr/U212/QN (NOR2X0)                             0.5886    0.3578     1.2431 f
  core/be/be_mem/csr/n1592 (net)               22      93.8998              0.0000     1.2431 f
  core/be/be_mem/csr/icc_place127/INP (INVX0)                     0.5886    0.0610 &   1.3042 f
  core/be/be_mem/csr/icc_place127/ZN (INVX0)                      0.2787    0.1587     1.4629 r
  core/be/be_mem/csr/n1130 (net)                4      21.5496              0.0000     1.4629 r
  core/be/be_mem/csr/U214/IN1 (NOR2X0)                            0.2787    0.0003 &   1.4632 r
  core/be/be_mem/csr/U214/QN (NOR2X0)                             0.1482    0.1060     1.5692 f
  core/be/be_mem/csr/n1825 (net)                3      11.5434              0.0000     1.5692 f
  core/be/be_mem/csr/U215/IN2 (NOR2X0)                            0.1482    0.0001 &   1.5693 f
  core/be/be_mem/csr/U215/QN (NOR2X0)                             0.0970    0.0532     1.6226 r
  core/be/be_mem/csr/n951 (net)                 2       5.8375              0.0000     1.6226 r
  core/be/be_mem/csr/U220/IN1 (NAND2X0)                           0.0970    0.0026 &   1.6252 r
  core/be/be_mem/csr/U220/QN (NAND2X0)                            0.0731    0.0506     1.6758 f
  core/be/be_mem/csr/n124 (net)                 1       3.6166              0.0000     1.6758 f
  core/be/be_mem/csr/U221/IN2 (NOR2X0)                            0.0731    0.0000 &   1.6758 f
  core/be/be_mem/csr/U221/QN (NOR2X0)                             0.1648    0.0864     1.7622 r
  core/be/be_mem/csr/n1286 (net)                4      16.2614              0.0000     1.7622 r
  core/be/be_mem/csr/U1699/IN2 (NAND2X1)                          0.1648    0.0031 &   1.7652 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0594    0.0351     1.8004 f
  core/be/be_mem/csr/n1295 (net)                1       3.2013              0.0000     1.8004 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0594    0.0000 &   1.8004 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0339    0.1026     1.9030 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       5.1196              0.0000     1.9030 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9030 r
  core/be/be_mem/csr_illegal_instr_lo (net)             5.1196              0.0000     1.9030 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0339    0.0000 &   1.9030 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0647    0.0354     1.9384 f
  core/be/be_mem/n8 (net)                       1       7.2924              0.0000     1.9384 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0647    0.0000 &   1.9384 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0833    0.0454     1.9839 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  22.9091   0.0000   1.9839 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9839 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    22.9091              0.0000     1.9839 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9839 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   22.9091              0.0000     1.9839 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9839 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  22.9091             0.0000     1.9839 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9839 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  22.9091   0.0000   1.9839 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0833   0.0002 &   1.9841 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0508   0.0721   2.0562 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.6342   0.0000   2.0562 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0508   0.0014 &   2.0576 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0521   0.0742   2.1317 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.3633   0.0000   2.1317 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0521   0.0001 &   2.1319 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0464   0.0725   2.2043 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.9710   0.0000   2.2043 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0464   0.0000 &   2.2044 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0409   0.0679   2.2723 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.9450   0.0000   2.2723 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0409   0.0000 &   2.2723 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0499   0.0716   2.3439 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.3262   0.0000   2.3439 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0499   0.0000 &   2.3439 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0454   0.0714   2.4153 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.5973   0.0000   2.4153 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0454   0.0000 &   2.4153 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0396   0.0658   2.4811 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.9046   0.0000   2.4811 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0396   0.0000 &   2.4811 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0485   0.0705   2.5516 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.8053   0.0000   2.5516 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0485   0.0000 &   2.5516 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0464   0.0716   2.6232 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.9850   0.0000   2.6232 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0464   0.0000 &   2.6232 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0299   0.0563   2.6795 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   6.8930   0.0000   2.6795 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6795 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   6.8930      0.0000     2.6795 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/INP (INVX0)       0.0299    0.0000 &   2.6795 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/ZN (INVX0)        0.0297    0.0237     2.7033 f
  core/be/be_mem/csr/mcause_exception_enc/a/n1 (net)     1   3.0829         0.0000     2.7033 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/IN2 (NOR2X0)      0.0297    0.0000 &   2.7033 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/QN (NOR2X0)       0.0585    0.0341     2.7374 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (net)     1   3.1451      0.0000     2.7374 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7374 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[13] (net)   3.1451         0.0000     2.7374 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7374 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (net)   3.1451            0.0000     2.7374 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7374 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (net)   3.1451   0.0000   2.7374 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7374 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (net)   3.1451   0.0000   2.7374 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (bsg_encode_one_hot_width_p2_83)   0.0000   2.7374 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (net)   3.1451   0.0000   2.7374 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (bsg_encode_one_hot_width_p1_160)   0.0000   2.7374 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (net)   3.1451   0.0000   2.7374 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/INP (NBUFFX2)   0.0585   0.0000 &   2.7374 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/Z (NBUFFX2)   0.0309   0.0598   2.7972 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (net)     2   7.3455   0.0000   2.7972 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (bsg_encode_one_hot_width_p1_160)   0.0000   2.7972 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/addr_o[0] (net)   7.3455   0.0000   2.7972 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/IN1 (OR2X1)   0.0309   0.0000 &   2.7973 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/Q (OR2X1)   0.0337   0.0506   2.8478 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (net)     1   4.3030   0.0000   2.8478 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p2_83)   0.0000   2.8478 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_vs_0_ (net)   4.3030   0.0000   2.8478 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0337   0.0007 &   2.8486 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0401   0.0642   2.9127 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   6.7092   0.0000   2.9127 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9127 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   6.7092   0.0000   2.9127 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0401   0.0000 &   2.9128 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0547   0.0740   2.9867 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  22.1863   0.0000   2.9867 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9867 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  22.1863        0.0000     2.9867 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0547    0.0001 &   2.9869 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0318    0.0552     3.0421 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.6541        0.0000     3.0421 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0421 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.6541              0.0000     3.0421 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0421 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.6541              0.0000     3.0421 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0318    0.0000 &   3.0421 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1655    0.0536     3.0958 f
  core/be/be_mem/csr/n1115 (net)                4      11.9252              0.0000     3.0958 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1655    0.0000 &   3.0958 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1152    0.0706     3.1664 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      10.8331              0.0000     3.1664 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.1152    0.0001 &   3.1664 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1172    0.0643     3.2307 f
  core/be/be_mem/csr/n1202 (net)                3       7.3910              0.0000     3.2307 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1172    0.0000 &   3.2307 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.4054    0.2697 @   3.5005 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     240.3454              0.0000     3.5005 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.5005 f
  core/be/be_mem/trap_pkt_o[2] (net)                  240.3454              0.0000     3.5005 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.5005 f
  core/be/n11 (net)                                   240.3454              0.0000     3.5005 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.5005 f
  core/be/be_checker/trap_pkt_i[2] (net)              240.3454              0.0000     3.5005 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.5005 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     240.3454              0.0000     3.5005 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.4059    0.0019 @   3.5024 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.1034    0.1421     3.6445 f
  core/be/be_checker/director/n145 (net)        4      31.4938              0.0000     3.6445 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1034    0.0005 &   3.6450 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1289    0.0686     3.7136 r
  core/be/be_checker/director/n4 (net)          5      17.4083              0.0000     3.7136 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1289    0.0001 &   3.7137 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1822    0.1809 @   3.8946 f
  core/be/be_checker/director/flush_o (net)     7      54.4907              0.0000     3.8946 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.8946 f
  core/be/be_checker/flush_o (net)                     54.4907              0.0000     3.8946 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.8946 f
  core/be/flush (net)                                  54.4907              0.0000     3.8946 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.8946 f
  core/be/be_calculator/flush_i (net)                  54.4907              0.0000     3.8946 f
  core/be/be_calculator/U23/IN1 (OR2X2)                           0.1824    0.0188 @   3.9134 f
  core/be/be_calculator/U23/Q (OR2X2)                             0.1177    0.1322 @   4.0456 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  72.2975       0.0000     4.0456 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0456 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      72.2975              0.0000     4.0456 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1178    0.0070 @   4.0526 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1543    0.0741     4.1268 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  21.7654           0.0000     4.1268 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1268 r
  core/be/be_calculator/mmu_cmd_v_o (net)              21.7654              0.0000     4.1268 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1268 r
  core/be/mmu_cmd_v (net)                              21.7654              0.0000     4.1268 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1268 r
  core/be/be_mem/mmu_cmd_v_i (net)                     21.7654              0.0000     4.1268 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1543    0.0043 &   4.1310 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.0990    0.1319     4.2630 r
  core/be/be_mem/dcache_pkt_v (net)             2      22.4689              0.0000     4.2630 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2630 r
  core/be/be_mem/dcache/v_i (net)                      22.4689              0.0000     4.2630 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.0990    0.0194 &   4.2824 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0870    0.1495 @   4.4319 f
  core/be/be_mem/dcache/n664 (net)              9      49.9491              0.0000     4.4319 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0876    0.0028 @   4.4348 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.1910    0.0882     4.5229 r
  core/be/be_mem/dcache/n734 (net)             10      30.0214              0.0000     4.5229 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.1910    0.0004 &   4.5234 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.4183    0.2701     4.7935 f
  core/be/be_mem/dcache/n733 (net)             13      65.3679              0.0000     4.7935 f
  core/be/be_mem/dcache/icc_place169/INP (INVX0)                  0.4183    0.0087 &   4.8022 f
  core/be/be_mem/dcache/icc_place169/ZN (INVX0)                   0.1231    0.0572     4.8594 r
  core/be/be_mem/dcache/n1037 (net)             1       4.0340              0.0000     4.8594 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.1231    0.0000 &   4.8594 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1616    0.0949     4.9543 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  10.1476           0.0000     4.9543 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9543 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            10.1476              0.0000     4.9543 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9543 f
  core/be/data_mem_pkt_ready_o (net)                   10.1476              0.0000     4.9543 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9543 f
  core/data_mem_pkt_ready_o[1] (net)                   10.1476              0.0000     4.9543 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9543 f
  data_mem_pkt_ready_lo[1] (net)                       10.1476              0.0000     4.9543 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9543 f
  uce_1__uce/data_mem_pkt_ready_i (net)                10.1476              0.0000     4.9543 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1616    0.0001 &   4.9544 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1101    0.0705     5.0250 r
  uce_1__uce/n19 (net)                          2       5.2000              0.0000     5.0250 r
  uce_1__uce/U52/INP (INVX0)                                      0.1101    0.0000 &   5.0250 r
  uce_1__uce/U52/ZN (INVX0)                                       0.0889    0.0647     5.0897 f
  uce_1__uce/n36 (net)                          4      11.1588              0.0000     5.0897 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.0889    0.0000 &   5.0897 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0589    0.1019     5.1916 f
  uce_1__uce/cache_req_complete_o (net)         2       8.3762              0.0000     5.1916 f
  uce_1__uce/U72/INP (INVX0)                                      0.0589    0.0001 &   5.1917 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0743    0.0460     5.2377 r
  uce_1__uce/n106 (net)                         2       8.6080              0.0000     5.2377 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0743    0.0016 &   5.2393 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2745    0.2074 @   5.4467 f
  uce_1__uce/mem_resp_yumi_o (net)              3      98.0038              0.0000     5.4467 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4467 f
  mem_resp_yumi_lo[1] (net)                            98.0038              0.0000     5.4467 f
  U3127/IN4 (OA221X1)                                             0.2808    0.0449 @   5.4916 f
  U3127/Q (OA221X1)                                               0.0574    0.1195     5.6111 f
  mem_resp_yumi_o (net)                         1       4.0126              0.0000     5.6111 f
  mem_resp_yumi_o (out)                                           0.0574    0.0330 &   5.6441 f
  data arrival time                                                                    5.6441

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6441
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2559


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4474     0.4474
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/CLK (DFFX1)   0.2168   0.0000   0.4474 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/Q (DFFX1)   0.2043   0.2709 @   0.7183 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (net)     7  60.6754   0.0000   0.7183 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7183 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (net)   60.6754              0.0000     0.7183 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (bp_be_pipe_mem_02_0)        0.0000     0.7183 r
  core/be/be_calculator/csr_cmd_o[76] (net)            60.6754              0.0000     0.7183 r
  core/be/be_calculator/csr_cmd_o[76] (bp_be_calculator_top_02_0)           0.0000     0.7183 r
  core/be/csr_cmd[76] (net)                            60.6754              0.0000     0.7183 r
  core/be/be_mem/csr_cmd_i[76] (bp_be_mem_top_02_0)                         0.0000     0.7183 r
  core/be/be_mem/csr_cmd_i[76] (net)                   60.6754              0.0000     0.7183 r
  core/be/be_mem/csr/csr_cmd_i[76] (bp_be_csr_02_0)                         0.0000     0.7183 r
  core/be/be_mem/csr/csr_cmd_i[76] (net)               60.6754              0.0000     0.7183 r
  core/be/be_mem/csr/U211/IN1 (NAND2X0)                           0.2053    0.0099 @   0.7282 r
  core/be/be_mem/csr/U211/QN (NAND2X0)                            0.1627    0.1089     0.8371 f
  core/be/be_mem/csr/n119 (net)                 1      11.7415              0.0000     0.8371 f
  core/be/be_mem/csr/U212/IN2 (NOR2X0)                            0.1627    0.0390 &   0.8760 f
  core/be/be_mem/csr/U212/QN (NOR2X0)                             0.7800    0.3770     1.2531 r
  core/be/be_mem/csr/n1592 (net)               22      94.6212              0.0000     1.2531 r
  core/be/be_mem/csr/icc_place127/INP (INVX0)                     0.7800    0.0853 &   1.3384 r
  core/be/be_mem/csr/icc_place127/ZN (INVX0)                      0.3032    0.1775     1.5159 f
  core/be/be_mem/csr/n1130 (net)                4      21.1912              0.0000     1.5159 f
  core/be/be_mem/csr/U214/IN1 (NOR2X0)                            0.3032    0.0003 &   1.5162 f
  core/be/be_mem/csr/U214/QN (NOR2X0)                             0.1849    0.1025     1.6187 r
  core/be/be_mem/csr/n1825 (net)                3      11.6774              0.0000     1.6187 r
  core/be/be_mem/csr/U215/IN2 (NOR2X0)                            0.1849    0.0001 &   1.6188 r
  core/be/be_mem/csr/U215/QN (NOR2X0)                             0.1029    0.0767     1.6955 f
  core/be/be_mem/csr/n951 (net)                 2       5.7652              0.0000     1.6955 f
  core/be/be_mem/csr/U220/IN1 (NAND2X0)                           0.1029    0.0025 &   1.6980 f
  core/be/be_mem/csr/U220/QN (NAND2X0)                            0.0781    0.0493     1.7473 r
  core/be/be_mem/csr/n124 (net)                 1       3.6869              0.0000     1.7473 r
  core/be/be_mem/csr/U221/IN2 (NOR2X0)                            0.0781    0.0000 &   1.7473 r
  core/be/be_mem/csr/U221/QN (NOR2X0)                             0.1285    0.0903     1.8377 f
  core/be/be_mem/csr/n1286 (net)                4      15.9560              0.0000     1.8377 f
  core/be/be_mem/csr/U1699/IN2 (NAND2X1)                          0.1285    0.0021 &   1.8398 f
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0661    0.0421     1.8818 r
  core/be/be_mem/csr/n1295 (net)                1       3.2257              0.0000     1.8818 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0661    0.0000 &   1.8819 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0306    0.1025     1.9843 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       5.0691              0.0000     1.9843 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9843 f
  core/be/be_mem/csr_illegal_instr_lo (net)             5.0691              0.0000     1.9843 f
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0306    0.0000 &   1.9844 f
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0772    0.0325     2.0168 r
  core/be/be_mem/n8 (net)                       1       7.3442              0.0000     2.0168 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0772    0.0000 &   2.0169 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0728    0.0496     2.0664 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  22.5184   0.0000   2.0664 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0664 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    22.5184              0.0000     2.0664 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0664 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   22.5184              0.0000     2.0664 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0664 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  22.5184             0.0000     2.0664 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0664 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  22.5184   0.0000   2.0664 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0728   0.0002 &   2.0667 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0464   0.0697   2.1364 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.4032   0.0000   2.1364 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0464   0.0000 &   2.1364 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0471   0.0676   2.2040 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.1765   0.0000   2.2040 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0471   0.0001 &   2.2041 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0417   0.0655   2.2696 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.7842   0.0000   2.2696 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0417   0.0000 &   2.2696 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0369   0.0616   2.3312 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.8174   0.0000   2.3312 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0369   0.0000 &   2.3312 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0444   0.0665   2.3977 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.0952   0.0000   2.3977 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0444   0.0000 &   2.3978 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0403   0.0646   2.4624 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.4105   0.0000   2.4624 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0403   0.0000 &   2.4624 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0359   0.0595   2.5219 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.7770   0.0000   2.5219 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0359   0.0000 &   2.5219 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0429   0.0656   2.5875 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.5743   0.0000   2.5875 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0429   0.0000 &   2.5875 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0412   0.0651   2.6526 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.7982   0.0000   2.6526 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0412   0.0000 &   2.6526 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0263   0.0525   2.7051 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   6.7742   0.0000   2.7051 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.7051 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   6.7742      0.0000     2.7051 f
  core/be/be_mem/csr/mcause_exception_enc/a/U13/INP (INVX0)       0.0263    0.0000 &   2.7051 f
  core/be/be_mem/csr/mcause_exception_enc/a/U13/ZN (INVX0)        0.0353    0.0226     2.7277 r
  core/be/be_mem/csr/mcause_exception_enc/a/n1 (net)     1   3.1532         0.0000     2.7277 r
  core/be/be_mem/csr/mcause_exception_enc/a/U14/IN2 (NOR2X0)      0.0353    0.0000 &   2.7277 r
  core/be/be_mem/csr/mcause_exception_enc/a/U14/QN (NOR2X0)       0.0477    0.0379     2.7656 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (net)     1   3.0859      0.0000     2.7656 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7656 f
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[13] (net)   3.0859         0.0000     2.7656 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7656 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (net)   3.0859            0.0000     2.7656 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7656 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (net)   3.0859   0.0000   2.7656 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7656 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (net)   3.0859   0.0000   2.7656 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (bsg_encode_one_hot_width_p2_83)   0.0000   2.7656 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (net)   3.0859   0.0000   2.7656 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (bsg_encode_one_hot_width_p1_160)   0.0000   2.7656 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (net)   3.0859   0.0000   2.7656 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/INP (NBUFFX2)   0.0477   0.0000 &   2.7656 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/Z (NBUFFX2)   0.0272   0.0544   2.8199 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (net)     2   7.1516   0.0000   2.8199 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (bsg_encode_one_hot_width_p1_160)   0.0000   2.8199 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/addr_o[0] (net)   7.1516   0.0000   2.8199 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/IN1 (OR2X1)   0.0272   0.0000 &   2.8200 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/Q (OR2X1)   0.0295   0.0510   2.8710 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (net)     1   4.2068   0.0000   2.8710 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p2_83)   0.0000   2.8710 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_vs_0_ (net)   4.2068   0.0000   2.8710 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0295   0.0005 &   2.8715 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0355   0.0597   2.9312 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   6.5116   0.0000   2.9312 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9312 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   6.5116   0.0000   2.9312 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0355   0.0000 &   2.9313 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0488   0.0739   3.0052 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  21.7770   0.0000   3.0052 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.0052 f
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  21.7770        0.0000     3.0052 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0488    0.0001 &   3.0053 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0288    0.0539     3.0592 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.5901        0.0000     3.0592 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0592 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.5901              0.0000     3.0592 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0592 f
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.5901              0.0000     3.0592 f
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0288    0.0000 &   3.0592 f
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.2075    0.0531     3.1123 r
  core/be/be_mem/csr/n1115 (net)                4      12.1288              0.0000     3.1123 r
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.2075    0.0000 &   3.1124 r
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1125    0.0770     3.1894 f
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      10.6360              0.0000     3.1894 f
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.1125    0.0001 &   3.1895 f
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1124    0.0621     3.2516 r
  core/be/be_mem/csr/n1202 (net)                3       7.4576              0.0000     3.2516 r
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1124    0.0000 &   3.2516 r
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3945    0.2454 @   3.4970 r
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     243.6442              0.0000     3.4970 r
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4970 r
  core/be/be_mem/trap_pkt_o[2] (net)                  243.6442              0.0000     3.4970 r
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4970 r
  core/be/n11 (net)                                   243.6442              0.0000     3.4970 r
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4970 r
  core/be/be_checker/trap_pkt_i[2] (net)              243.6442              0.0000     3.4970 r
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4970 r
  core/be/be_checker/director/trap_pkt_i[2] (net)     243.6442              0.0000     3.4970 r
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.3951    0.0019 @   3.4990 r
  core/be/be_checker/director/U11/Q (OR3X1)                       0.1232    0.1583     3.6573 r
  core/be/be_checker/director/n145 (net)        4      31.7909              0.0000     3.6573 r
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1232    0.0005 &   3.6578 r
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1267    0.0758     3.7336 f
  core/be/be_checker/director/n4 (net)          5      17.1726              0.0000     3.7336 f
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1267    0.0001 &   3.7337 f
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1788    0.1757 @   3.9094 r
  core/be/be_checker/director/flush_o (net)     7      55.1735              0.0000     3.9094 r
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9094 r
  core/be/be_checker/flush_o (net)                     55.1735              0.0000     3.9094 r
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9094 r
  core/be/flush (net)                                  55.1735              0.0000     3.9094 r
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9094 r
  core/be/be_calculator/flush_i (net)                  55.1735              0.0000     3.9094 r
  core/be/be_calculator/U23/IN1 (OR2X2)                           0.1791    0.0183 @   3.9277 r
  core/be/be_calculator/U23/Q (OR2X2)                             0.1315    0.1382 @   4.0659 r
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  72.7091       0.0000     4.0659 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0659 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      72.7091              0.0000     4.0659 r
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1316    0.0079 @   4.0738 r
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1378    0.0749     4.1487 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  21.5543           0.0000     4.1487 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1487 f
  core/be/be_calculator/mmu_cmd_v_o (net)              21.5543              0.0000     4.1487 f
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1487 f
  core/be/mmu_cmd_v (net)                              21.5543              0.0000     4.1487 f
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1487 f
  core/be/be_mem/mmu_cmd_v_i (net)                     21.5543              0.0000     4.1487 f
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1378    0.0035 &   4.1522 f
  core/be/be_mem/U270/Q (MUX21X1)                                 0.0939    0.1225     4.2748 f
  core/be/be_mem/dcache_pkt_v (net)             2      22.3942              0.0000     4.2748 f
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2748 f
  core/be/be_mem/dcache/v_i (net)                      22.3942              0.0000     4.2748 f
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.0939    0.0173 &   4.2921 f
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0972    0.1472 @   4.4393 r
  core/be/be_mem/dcache/n664 (net)              9      50.4537              0.0000     4.4393 r
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0981    0.0031 @   4.4423 r
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.1309    0.0810     4.5233 f
  core/be/be_mem/dcache/n734 (net)             10      29.8107              0.0000     4.5233 f
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.1309    0.0004 &   4.5238 f
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.5500    0.2763     4.8000 r
  core/be/be_mem/dcache/n733 (net)             13      65.6237              0.0000     4.8000 r
  core/be/be_mem/dcache/icc_place169/INP (INVX0)                  0.5500    0.0127 &   4.8127 r
  core/be/be_mem/dcache/icc_place169/ZN (INVX0)                   0.1482    0.0664     4.8791 f
  core/be/be_mem/dcache/n1037 (net)             1       3.9314              0.0000     4.8791 f
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.1482    0.0000 &   4.8791 f
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1610    0.0863     4.9654 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  10.3403           0.0000     4.9654 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9654 r
  core/be/be_mem/data_mem_pkt_ready_o (net)            10.3403              0.0000     4.9654 r
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9654 r
  core/be/data_mem_pkt_ready_o (net)                   10.3403              0.0000     4.9654 r
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9654 r
  core/data_mem_pkt_ready_o[1] (net)                   10.3403              0.0000     4.9654 r
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9654 r
  data_mem_pkt_ready_lo[1] (net)                       10.3403              0.0000     4.9654 r
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9654 r
  uce_1__uce/data_mem_pkt_ready_i (net)                10.3403              0.0000     4.9654 r
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1610    0.0001 &   4.9655 r
  uce_1__uce/U51/QN (NAND2X0)                                     0.1005    0.0600     5.0255 f
  uce_1__uce/n19 (net)                          2       5.1171              0.0000     5.0255 f
  uce_1__uce/U52/INP (INVX0)                                      0.1005    0.0000 &   5.0255 f
  uce_1__uce/U52/ZN (INVX0)                                       0.1003    0.0622     5.0877 r
  uce_1__uce/n36 (net)                          4      11.2691              0.0000     5.0877 r
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1003    0.0000 &   5.0877 r
  uce_1__uce/U53/Q (OA221X1)                                      0.0630    0.0870     5.1747 r
  uce_1__uce/cache_req_complete_o (net)         2       8.5046              0.0000     5.1747 r
  uce_1__uce/U72/INP (INVX0)                                      0.0630    0.0001 &   5.1748 r
  uce_1__uce/U72/ZN (INVX0)                                       0.0634    0.0475     5.2223 f
  uce_1__uce/n106 (net)                         2       8.5255              0.0000     5.2223 f
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0634    0.0013 &   5.2237 f
  uce_1__uce/U720/QN (NAND3X1)                                    0.3221    0.2169 @   5.4406 r
  uce_1__uce/mem_resp_yumi_o (net)              3      98.1101              0.0000     5.4406 r
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4406 r
  mem_resp_yumi_lo[1] (net)                            98.1101              0.0000     5.4406 r
  U3127/IN4 (OA221X1)                                             0.3274    0.0495 @   5.4901 r
  U3127/Q (OA221X1)                                               0.0545    0.1225     5.6126 r
  mem_resp_yumi_o (net)                         1       4.0126              0.0000     5.6126 r
  mem_resp_yumi_o (out)                                           0.0545    0.0314 &   5.6440 r
  data arrival time                                                                    5.6440

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6440
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2560


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4474     0.4474
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/CLK (DFFX1)   0.2168   0.0000   0.4474 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/Q (DFFX1)   0.2043   0.2709 @   0.7183 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (net)     7  60.6754   0.0000   0.7183 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7183 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (net)   60.6754              0.0000     0.7183 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (bp_be_pipe_mem_02_0)        0.0000     0.7183 r
  core/be/be_calculator/csr_cmd_o[76] (net)            60.6754              0.0000     0.7183 r
  core/be/be_calculator/csr_cmd_o[76] (bp_be_calculator_top_02_0)           0.0000     0.7183 r
  core/be/csr_cmd[76] (net)                            60.6754              0.0000     0.7183 r
  core/be/be_mem/csr_cmd_i[76] (bp_be_mem_top_02_0)                         0.0000     0.7183 r
  core/be/be_mem/csr_cmd_i[76] (net)                   60.6754              0.0000     0.7183 r
  core/be/be_mem/csr/csr_cmd_i[76] (bp_be_csr_02_0)                         0.0000     0.7183 r
  core/be/be_mem/csr/csr_cmd_i[76] (net)               60.6754              0.0000     0.7183 r
  core/be/be_mem/csr/U211/IN1 (NAND2X0)                           0.2053    0.0099 @   0.7282 r
  core/be/be_mem/csr/U211/QN (NAND2X0)                            0.1627    0.1089     0.8371 f
  core/be/be_mem/csr/n119 (net)                 1      11.7415              0.0000     0.8371 f
  core/be/be_mem/csr/U212/IN2 (NOR2X0)                            0.1627    0.0390 &   0.8760 f
  core/be/be_mem/csr/U212/QN (NOR2X0)                             0.7800    0.3770     1.2531 r
  core/be/be_mem/csr/n1592 (net)               22      94.6212              0.0000     1.2531 r
  core/be/be_mem/csr/icc_place127/INP (INVX0)                     0.7800    0.0853 &   1.3384 r
  core/be/be_mem/csr/icc_place127/ZN (INVX0)                      0.3032    0.1775     1.5159 f
  core/be/be_mem/csr/n1130 (net)                4      21.1912              0.0000     1.5159 f
  core/be/be_mem/csr/U214/IN1 (NOR2X0)                            0.3032    0.0003 &   1.5162 f
  core/be/be_mem/csr/U214/QN (NOR2X0)                             0.1849    0.1025     1.6187 r
  core/be/be_mem/csr/n1825 (net)                3      11.6774              0.0000     1.6187 r
  core/be/be_mem/csr/U215/IN2 (NOR2X0)                            0.1849    0.0001 &   1.6188 r
  core/be/be_mem/csr/U215/QN (NOR2X0)                             0.1029    0.0767     1.6955 f
  core/be/be_mem/csr/n951 (net)                 2       5.7652              0.0000     1.6955 f
  core/be/be_mem/csr/U220/IN1 (NAND2X0)                           0.1029    0.0025 &   1.6980 f
  core/be/be_mem/csr/U220/QN (NAND2X0)                            0.0781    0.0493     1.7473 r
  core/be/be_mem/csr/n124 (net)                 1       3.6869              0.0000     1.7473 r
  core/be/be_mem/csr/U221/IN2 (NOR2X0)                            0.0781    0.0000 &   1.7473 r
  core/be/be_mem/csr/U221/QN (NOR2X0)                             0.1285    0.0903     1.8377 f
  core/be/be_mem/csr/n1286 (net)                4      15.9560              0.0000     1.8377 f
  core/be/be_mem/csr/U1699/IN2 (NAND2X1)                          0.1285    0.0021 &   1.8398 f
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0661    0.0421     1.8818 r
  core/be/be_mem/csr/n1295 (net)                1       3.2257              0.0000     1.8818 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0661    0.0000 &   1.8819 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0306    0.1025     1.9843 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       5.0691              0.0000     1.9843 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9843 f
  core/be/be_mem/csr_illegal_instr_lo (net)             5.0691              0.0000     1.9843 f
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0306    0.0000 &   1.9844 f
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0772    0.0325     2.0168 r
  core/be/be_mem/n8 (net)                       1       7.3442              0.0000     2.0168 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0772    0.0000 &   2.0169 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0728    0.0496     2.0664 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  22.5184   0.0000   2.0664 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0664 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    22.5184              0.0000     2.0664 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0664 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   22.5184              0.0000     2.0664 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0664 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  22.5184             0.0000     2.0664 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0664 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  22.5184   0.0000   2.0664 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0728   0.0002 &   2.0667 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0464   0.0697   2.1364 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.4032   0.0000   2.1364 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0464   0.0000 &   2.1364 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0471   0.0676   2.2040 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.1765   0.0000   2.2040 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0471   0.0001 &   2.2041 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0417   0.0655   2.2696 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.7842   0.0000   2.2696 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0417   0.0000 &   2.2696 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0369   0.0616   2.3312 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.8174   0.0000   2.3312 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0369   0.0000 &   2.3312 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0444   0.0665   2.3977 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.0952   0.0000   2.3977 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0444   0.0000 &   2.3978 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0403   0.0646   2.4624 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.4105   0.0000   2.4624 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0403   0.0000 &   2.4624 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0359   0.0595   2.5219 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.7770   0.0000   2.5219 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0359   0.0000 &   2.5219 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0429   0.0656   2.5875 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.5743   0.0000   2.5875 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0429   0.0000 &   2.5875 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0412   0.0651   2.6526 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.7982   0.0000   2.6526 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6526 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[14] (net)   8.7982      0.0000     2.6526 f
  core/be/be_mem/csr/mcause_exception_enc/a/U15/INP (INVX0)       0.0412    0.0000 &   2.6526 f
  core/be/be_mem/csr/mcause_exception_enc/a/U15/ZN (INVX0)        0.0554    0.0343     2.6869 r
  core/be/be_mem/csr/mcause_exception_enc/a/n2 (net)     2   6.0436         0.0000     2.6869 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN2 (AND2X1)      0.0554    0.0000 &   2.6869 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0334    0.0596     2.7466 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.5650      0.0000     2.7466 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7466 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.5650         0.0000     2.7466 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7466 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.5650            0.0000     2.7466 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7466 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.5650   0.0000   2.7466 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7466 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.5650   0.0000   2.7466 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7466 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.5650   0.0000   2.7466 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.7466 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.5650   0.0000   2.7466 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0334   0.0000 &   2.7466 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0297   0.0532   2.7998 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.1419   0.0000   2.7998 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.7998 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   7.1419   0.0000   2.7998 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0297   0.0000 &   2.7998 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0407   0.0547   2.8545 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   6.8966   0.0000   2.8545 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8545 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   6.8966   0.0000   2.8545 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0407   0.0000 &   2.8546 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0401   0.0571   2.9116 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   6.7092   0.0000   2.9116 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9116 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   6.7092   0.0000   2.9116 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0401   0.0000 &   2.9116 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0547   0.0740   2.9856 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  22.1863   0.0000   2.9856 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9856 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  22.1863        0.0000     2.9856 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0547    0.0001 &   2.9857 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0318    0.0552     3.0410 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.6541        0.0000     3.0410 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0410 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.6541              0.0000     3.0410 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0410 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.6541              0.0000     3.0410 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0318    0.0000 &   3.0410 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1655    0.0536     3.0946 f
  core/be/be_mem/csr/n1115 (net)                4      11.9252              0.0000     3.0946 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1655    0.0000 &   3.0947 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1152    0.0706     3.1652 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      10.8331              0.0000     3.1652 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.1152    0.0001 &   3.1653 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1172    0.0643     3.2296 f
  core/be/be_mem/csr/n1202 (net)                3       7.3910              0.0000     3.2296 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1172    0.0000 &   3.2296 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.4054    0.2697 @   3.4993 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     240.3454              0.0000     3.4993 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4993 f
  core/be/be_mem/trap_pkt_o[2] (net)                  240.3454              0.0000     3.4993 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4993 f
  core/be/n11 (net)                                   240.3454              0.0000     3.4993 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4993 f
  core/be/be_checker/trap_pkt_i[2] (net)              240.3454              0.0000     3.4993 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4993 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     240.3454              0.0000     3.4993 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.4059    0.0019 @   3.5012 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.1034    0.1421     3.6434 f
  core/be/be_checker/director/n145 (net)        4      31.4938              0.0000     3.6434 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1034    0.0005 &   3.6439 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1289    0.0686     3.7125 r
  core/be/be_checker/director/n4 (net)          5      17.4083              0.0000     3.7125 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1289    0.0001 &   3.7126 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1822    0.1809 @   3.8935 f
  core/be/be_checker/director/flush_o (net)     7      54.4907              0.0000     3.8935 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.8935 f
  core/be/be_checker/flush_o (net)                     54.4907              0.0000     3.8935 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.8935 f
  core/be/flush (net)                                  54.4907              0.0000     3.8935 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.8935 f
  core/be/be_calculator/flush_i (net)                  54.4907              0.0000     3.8935 f
  core/be/be_calculator/U23/IN1 (OR2X2)                           0.1824    0.0188 @   3.9123 f
  core/be/be_calculator/U23/Q (OR2X2)                             0.1177    0.1322 @   4.0445 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  72.2975       0.0000     4.0445 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0445 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      72.2975              0.0000     4.0445 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1178    0.0070 @   4.0515 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1543    0.0741     4.1256 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  21.7654           0.0000     4.1256 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1256 r
  core/be/be_calculator/mmu_cmd_v_o (net)              21.7654              0.0000     4.1256 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1256 r
  core/be/mmu_cmd_v (net)                              21.7654              0.0000     4.1256 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1256 r
  core/be/be_mem/mmu_cmd_v_i (net)                     21.7654              0.0000     4.1256 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1543    0.0043 &   4.1299 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.0990    0.1319     4.2618 r
  core/be/be_mem/dcache_pkt_v (net)             2      22.4689              0.0000     4.2618 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2618 r
  core/be/be_mem/dcache/v_i (net)                      22.4689              0.0000     4.2618 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.0990    0.0194 &   4.2813 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0870    0.1495 @   4.4308 f
  core/be/be_mem/dcache/n664 (net)              9      49.9491              0.0000     4.4308 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0876    0.0028 @   4.4336 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.1910    0.0882     4.5218 r
  core/be/be_mem/dcache/n734 (net)             10      30.0214              0.0000     4.5218 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.1910    0.0004 &   4.5222 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.4183    0.2701     4.7924 f
  core/be/be_mem/dcache/n733 (net)             13      65.3679              0.0000     4.7924 f
  core/be/be_mem/dcache/icc_place169/INP (INVX0)                  0.4183    0.0087 &   4.8011 f
  core/be/be_mem/dcache/icc_place169/ZN (INVX0)                   0.1231    0.0572     4.8583 r
  core/be/be_mem/dcache/n1037 (net)             1       4.0340              0.0000     4.8583 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.1231    0.0000 &   4.8583 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1616    0.0949     4.9532 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  10.1476           0.0000     4.9532 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9532 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            10.1476              0.0000     4.9532 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9532 f
  core/be/data_mem_pkt_ready_o (net)                   10.1476              0.0000     4.9532 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9532 f
  core/data_mem_pkt_ready_o[1] (net)                   10.1476              0.0000     4.9532 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9532 f
  data_mem_pkt_ready_lo[1] (net)                       10.1476              0.0000     4.9532 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9532 f
  uce_1__uce/data_mem_pkt_ready_i (net)                10.1476              0.0000     4.9532 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1616    0.0001 &   4.9533 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1101    0.0705     5.0238 r
  uce_1__uce/n19 (net)                          2       5.2000              0.0000     5.0238 r
  uce_1__uce/U52/INP (INVX0)                                      0.1101    0.0000 &   5.0238 r
  uce_1__uce/U52/ZN (INVX0)                                       0.0889    0.0647     5.0885 f
  uce_1__uce/n36 (net)                          4      11.1588              0.0000     5.0885 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.0889    0.0000 &   5.0886 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0589    0.1019     5.1905 f
  uce_1__uce/cache_req_complete_o (net)         2       8.3762              0.0000     5.1905 f
  uce_1__uce/U72/INP (INVX0)                                      0.0589    0.0001 &   5.1906 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0743    0.0460     5.2366 r
  uce_1__uce/n106 (net)                         2       8.6080              0.0000     5.2366 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0743    0.0016 &   5.2382 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2745    0.2074 @   5.4456 f
  uce_1__uce/mem_resp_yumi_o (net)              3      98.0038              0.0000     5.4456 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4456 f
  mem_resp_yumi_lo[1] (net)                            98.0038              0.0000     5.4456 f
  U3127/IN4 (OA221X1)                                             0.2808    0.0449 @   5.4905 f
  U3127/Q (OA221X1)                                               0.0574    0.1195     5.6099 f
  mem_resp_yumi_o (net)                         1       4.0126              0.0000     5.6099 f
  mem_resp_yumi_o (out)                                           0.0574    0.0330 &   5.6429 f
  data arrival time                                                                    5.6429

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6429
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2571


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4474     0.4474
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/CLK (DFFX1)   0.2168   0.0000   0.4474 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/Q (DFFX1)   0.1719   0.2897 @   0.7371 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (net)     7  60.3557   0.0000   0.7371 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7371 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (net)   60.3557              0.0000     0.7371 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (bp_be_pipe_mem_02_0)        0.0000     0.7371 f
  core/be/be_calculator/csr_cmd_o[76] (net)            60.3557              0.0000     0.7371 f
  core/be/be_calculator/csr_cmd_o[76] (bp_be_calculator_top_02_0)           0.0000     0.7371 f
  core/be/csr_cmd[76] (net)                            60.3557              0.0000     0.7371 f
  core/be/be_mem/csr_cmd_i[76] (bp_be_mem_top_02_0)                         0.0000     0.7371 f
  core/be/be_mem/csr_cmd_i[76] (net)                   60.3557              0.0000     0.7371 f
  core/be/be_mem/csr/csr_cmd_i[76] (bp_be_csr_02_0)                         0.0000     0.7371 f
  core/be/be_mem/csr/csr_cmd_i[76] (net)               60.3557              0.0000     0.7371 f
  core/be/be_mem/csr/U211/IN1 (NAND2X0)                           0.1730    0.0084 @   0.7455 f
  core/be/be_mem/csr/U211/QN (NAND2X0)                            0.1604    0.0985     0.8441 r
  core/be/be_mem/csr/n119 (net)                 1      11.8118              0.0000     0.8441 r
  core/be/be_mem/csr/U212/IN2 (NOR2X0)                            0.1604    0.0394 &   0.8835 r
  core/be/be_mem/csr/U212/QN (NOR2X0)                             0.5886    0.3578     1.2413 f
  core/be/be_mem/csr/n1592 (net)               22      93.8998              0.0000     1.2413 f
  core/be/be_mem/csr/icc_place127/INP (INVX0)                     0.5886    0.0610 &   1.3023 f
  core/be/be_mem/csr/icc_place127/ZN (INVX0)                      0.2787    0.1587     1.4610 r
  core/be/be_mem/csr/n1130 (net)                4      21.5496              0.0000     1.4610 r
  core/be/be_mem/csr/U214/IN1 (NOR2X0)                            0.2787    0.0003 &   1.4614 r
  core/be/be_mem/csr/U214/QN (NOR2X0)                             0.1482    0.1060     1.5674 f
  core/be/be_mem/csr/n1825 (net)                3      11.5434              0.0000     1.5674 f
  core/be/be_mem/csr/U215/IN2 (NOR2X0)                            0.1482    0.0001 &   1.5675 f
  core/be/be_mem/csr/U215/QN (NOR2X0)                             0.0970    0.0532     1.6207 r
  core/be/be_mem/csr/n951 (net)                 2       5.8375              0.0000     1.6207 r
  core/be/be_mem/csr/U220/IN1 (NAND2X0)                           0.0970    0.0026 &   1.6233 r
  core/be/be_mem/csr/U220/QN (NAND2X0)                            0.0731    0.0506     1.6739 f
  core/be/be_mem/csr/n124 (net)                 1       3.6166              0.0000     1.6739 f
  core/be/be_mem/csr/U221/IN2 (NOR2X0)                            0.0731    0.0000 &   1.6739 f
  core/be/be_mem/csr/U221/QN (NOR2X0)                             0.1648    0.0864     1.7603 r
  core/be/be_mem/csr/n1286 (net)                4      16.2614              0.0000     1.7603 r
  core/be/be_mem/csr/U1699/IN2 (NAND2X1)                          0.1648    0.0031 &   1.7634 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0594    0.0351     1.7985 f
  core/be/be_mem/csr/n1295 (net)                1       3.2013              0.0000     1.7985 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0594    0.0000 &   1.7985 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0339    0.1026     1.9011 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       5.1196              0.0000     1.9011 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9011 r
  core/be/be_mem/csr_illegal_instr_lo (net)             5.1196              0.0000     1.9011 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0339    0.0000 &   1.9012 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0647    0.0354     1.9365 f
  core/be/be_mem/n8 (net)                       1       7.2924              0.0000     1.9365 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0647    0.0000 &   1.9366 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0833    0.0454     1.9820 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  22.9091   0.0000   1.9820 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9820 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    22.9091              0.0000     1.9820 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9820 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   22.9091              0.0000     1.9820 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9820 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  22.9091             0.0000     1.9820 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9820 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  22.9091   0.0000   1.9820 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0833   0.0002 &   1.9822 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0508   0.0721   2.0543 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.6342   0.0000   2.0543 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0508   0.0014 &   2.0557 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0521   0.0742   2.1299 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.3633   0.0000   2.1299 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0521   0.0001 &   2.1300 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0464   0.0725   2.2025 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.9710   0.0000   2.2025 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0464   0.0000 &   2.2025 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0409   0.0679   2.2704 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.9450   0.0000   2.2704 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0409   0.0000 &   2.2704 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0499   0.0716   2.3420 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.3262   0.0000   2.3420 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0499   0.0000 &   2.3420 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0454   0.0714   2.4134 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.5973   0.0000   2.4134 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0454   0.0000 &   2.4134 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0396   0.0658   2.4792 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.9046   0.0000   2.4792 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0396   0.0000 &   2.4793 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0485   0.0705   2.5497 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.8053   0.0000   2.5497 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0485   0.0000 &   2.5498 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0464   0.0716   2.6213 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.9850   0.0000   2.6213 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0464   0.0000 &   2.6214 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0299   0.0563   2.6777 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   6.8930   0.0000   2.6777 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6777 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   6.8930      0.0000     2.6777 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/INP (INVX0)       0.0299    0.0000 &   2.6777 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/ZN (INVX0)        0.0297    0.0237     2.7014 f
  core/be/be_mem/csr/mcause_exception_enc/a/n1 (net)     1   3.0829         0.0000     2.7014 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/IN2 (NOR2X0)      0.0297    0.0000 &   2.7014 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/QN (NOR2X0)       0.0585    0.0341     2.7355 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (net)     1   3.1451      0.0000     2.7355 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7355 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[13] (net)   3.1451         0.0000     2.7355 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7355 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (net)   3.1451            0.0000     2.7355 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7355 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (net)   3.1451   0.0000   2.7355 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7355 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (net)   3.1451   0.0000   2.7355 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (bsg_encode_one_hot_width_p2_83)   0.0000   2.7355 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (net)   3.1451   0.0000   2.7355 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (bsg_encode_one_hot_width_p1_160)   0.0000   2.7355 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (net)   3.1451   0.0000   2.7355 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/INP (NBUFFX2)   0.0585   0.0000 &   2.7355 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/Z (NBUFFX2)   0.0309   0.0598   2.7954 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (net)     2   7.3455   0.0000   2.7954 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (bsg_encode_one_hot_width_p1_160)   0.0000   2.7954 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/addr_o[0] (net)   7.3455   0.0000   2.7954 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/IN1 (OR2X1)   0.0309   0.0000 &   2.7954 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/Q (OR2X1)   0.0337   0.0506   2.8460 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (net)     1   4.3030   0.0000   2.8460 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p2_83)   0.0000   2.8460 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_vs_0_ (net)   4.3030   0.0000   2.8460 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0337   0.0007 &   2.8467 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0401   0.0642   2.9109 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   6.7092   0.0000   2.9109 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9109 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   6.7092   0.0000   2.9109 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0401   0.0000 &   2.9109 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0547   0.0740   2.9849 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  22.1863   0.0000   2.9849 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9849 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  22.1863        0.0000     2.9849 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0547    0.0001 &   2.9850 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0318    0.0552     3.0403 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.6541        0.0000     3.0403 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0403 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.6541              0.0000     3.0403 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0403 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.6541              0.0000     3.0403 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0318    0.0000 &   3.0403 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1655    0.0536     3.0939 f
  core/be/be_mem/csr/n1115 (net)                4      11.9252              0.0000     3.0939 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1655    0.0000 &   3.0939 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1152    0.0706     3.1645 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      10.8331              0.0000     3.1645 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.1152    0.0001 &   3.1646 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1172    0.0643     3.2288 f
  core/be/be_mem/csr/n1202 (net)                3       7.3910              0.0000     3.2288 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1172    0.0000 &   3.2289 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.4054    0.2697 @   3.4986 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     240.3454              0.0000     3.4986 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4986 f
  core/be/be_mem/trap_pkt_o[2] (net)                  240.3454              0.0000     3.4986 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4986 f
  core/be/n11 (net)                                   240.3454              0.0000     3.4986 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4986 f
  core/be/be_checker/trap_pkt_i[2] (net)              240.3454              0.0000     3.4986 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4986 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     240.3454              0.0000     3.4986 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.4059    0.0019 @   3.5005 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.1034    0.1421     3.6426 f
  core/be/be_checker/director/n145 (net)        4      31.4938              0.0000     3.6426 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1034    0.0005 &   3.6432 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1289    0.0686     3.7117 r
  core/be/be_checker/director/n4 (net)          5      17.4083              0.0000     3.7117 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1289    0.0001 &   3.7118 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1822    0.1809 @   3.8927 f
  core/be/be_checker/director/flush_o (net)     7      54.4907              0.0000     3.8927 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.8927 f
  core/be/be_checker/flush_o (net)                     54.4907              0.0000     3.8927 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.8927 f
  core/be/flush (net)                                  54.4907              0.0000     3.8927 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.8927 f
  core/be/be_calculator/flush_i (net)                  54.4907              0.0000     3.8927 f
  core/be/be_calculator/U23/IN1 (OR2X2)                           0.1824    0.0188 @   3.9116 f
  core/be/be_calculator/U23/Q (OR2X2)                             0.1177    0.1322 @   4.0438 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  72.2975       0.0000     4.0438 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0438 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      72.2975              0.0000     4.0438 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1178    0.0070 @   4.0508 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1543    0.0741     4.1249 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  21.7654           0.0000     4.1249 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1249 r
  core/be/be_calculator/mmu_cmd_v_o (net)              21.7654              0.0000     4.1249 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1249 r
  core/be/mmu_cmd_v (net)                              21.7654              0.0000     4.1249 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1249 r
  core/be/be_mem/mmu_cmd_v_i (net)                     21.7654              0.0000     4.1249 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1543    0.0043 &   4.1292 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.0990    0.1319     4.2611 r
  core/be/be_mem/dcache_pkt_v (net)             2      22.4689              0.0000     4.2611 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2611 r
  core/be/be_mem/dcache/v_i (net)                      22.4689              0.0000     4.2611 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.0990    0.0194 &   4.2805 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0870    0.1495 @   4.4300 f
  core/be/be_mem/dcache/n664 (net)              9      49.9491              0.0000     4.4300 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0876    0.0028 @   4.4329 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.1910    0.0882     4.5210 r
  core/be/be_mem/dcache/n734 (net)             10      30.0214              0.0000     4.5210 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.1910    0.0004 &   4.5215 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.4183    0.2701     4.7916 f
  core/be/be_mem/dcache/n733 (net)             13      65.3679              0.0000     4.7916 f
  core/be/be_mem/dcache/icc_place169/INP (INVX0)                  0.4183    0.0087 &   4.8003 f
  core/be/be_mem/dcache/icc_place169/ZN (INVX0)                   0.1231    0.0572     4.8575 r
  core/be/be_mem/dcache/n1037 (net)             1       4.0340              0.0000     4.8575 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.1231    0.0000 &   4.8575 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1616    0.0949     4.9525 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  10.1476           0.0000     4.9525 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9525 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            10.1476              0.0000     4.9525 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9525 f
  core/be/data_mem_pkt_ready_o (net)                   10.1476              0.0000     4.9525 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9525 f
  core/data_mem_pkt_ready_o[1] (net)                   10.1476              0.0000     4.9525 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9525 f
  data_mem_pkt_ready_lo[1] (net)                       10.1476              0.0000     4.9525 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9525 f
  uce_1__uce/data_mem_pkt_ready_i (net)                10.1476              0.0000     4.9525 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1616    0.0001 &   4.9526 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1101    0.0705     5.0231 r
  uce_1__uce/n19 (net)                          2       5.2000              0.0000     5.0231 r
  uce_1__uce/U52/INP (INVX0)                                      0.1101    0.0000 &   5.0231 r
  uce_1__uce/U52/ZN (INVX0)                                       0.0889    0.0647     5.0878 f
  uce_1__uce/n36 (net)                          4      11.1588              0.0000     5.0878 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.0889    0.0000 &   5.0878 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0589    0.1019     5.1898 f
  uce_1__uce/cache_req_complete_o (net)         2       8.3762              0.0000     5.1898 f
  uce_1__uce/U72/INP (INVX0)                                      0.0589    0.0001 &   5.1898 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0743    0.0460     5.2358 r
  uce_1__uce/n106 (net)                         2       8.6080              0.0000     5.2358 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0743    0.0016 &   5.2375 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2745    0.2074 @   5.4448 f
  uce_1__uce/mem_resp_yumi_o (net)              3      98.0038              0.0000     5.4448 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4448 f
  mem_resp_yumi_lo[1] (net)                            98.0038              0.0000     5.4448 f
  U3127/IN4 (OA221X1)                                             0.2808    0.0449 @   5.4897 f
  U3127/Q (OA221X1)                                               0.0574    0.1195     5.6092 f
  mem_resp_yumi_o (net)                         1       4.0126              0.0000     5.6092 f
  mem_resp_yumi_o (out)                                           0.0574    0.0330 &   5.6422 f
  data arrival time                                                                    5.6422

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6422
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2578


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4363     0.4363
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__80_/CLK (DFFX1)   0.1910   0.0000   0.4363 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__80_/Q (DFFX1)   0.0947   0.2499   0.6861 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[80] (net)     5  30.9011   0.0000   0.6861 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[80] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6861 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[80] (net)   30.9011              0.0000     0.6861 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[80] (bp_be_pipe_mem_02_0)        0.0000     0.6861 f
  core/be/be_calculator/csr_cmd_o[80] (net)            30.9011              0.0000     0.6861 f
  core/be/be_calculator/csr_cmd_o[80] (bp_be_calculator_top_02_0)           0.0000     0.6861 f
  core/be/csr_cmd[80] (net)                            30.9011              0.0000     0.6861 f
  core/be/be_mem/csr_cmd_i[80] (bp_be_mem_top_02_0)                         0.0000     0.6861 f
  core/be/be_mem/csr_cmd_i[80] (net)                   30.9011              0.0000     0.6861 f
  core/be/be_mem/csr/csr_cmd_i[80] (bp_be_csr_02_0)                         0.0000     0.6861 f
  core/be/be_mem/csr/csr_cmd_i[80] (net)               30.9011              0.0000     0.6861 f
  core/be/be_mem/csr/U182/INP (INVX0)                             0.0947    0.0015 &   0.6876 f
  core/be/be_mem/csr/U182/ZN (INVX0)                              0.0906    0.0562     0.7438 r
  core/be/be_mem/csr/n1289 (net)                3       9.7722              0.0000     0.7438 r
  core/be/be_mem/csr/U192/IN1 (NAND2X0)                           0.0906    0.0000 &   0.7438 r
  core/be/be_mem/csr/U192/QN (NAND2X0)                            0.2092    0.1251     0.8689 f
  core/be/be_mem/csr/n1281 (net)                5      21.0710              0.0000     0.8689 f
  core/be/be_mem/csr/U194/IN1 (NOR2X0)                            0.2092    0.0002 &   0.8691 f
  core/be/be_mem/csr/U194/QN (NOR2X0)                             0.1686    0.0960     0.9652 r
  core/be/be_mem/csr/n178 (net)                 3      12.4015              0.0000     0.9652 r
  core/be/be_mem/csr/icc_place128/INP (INVX1)                     0.1686    0.0000 &   0.9652 r
  core/be/be_mem/csr/icc_place128/ZN (INVX1)                      0.4886    0.2875 @   1.2527 f
  core/be/be_mem/csr/n1162 (net)               41     180.0341              0.0000     1.2527 f
  core/be/be_mem/csr/U1254/IN1 (NOR2X0)                           0.4899    0.0229 @   1.2756 f
  core/be/be_mem/csr/U1254/QN (NOR2X0)                            0.1509    0.0656     1.3412 r
  core/be/be_mem/csr/n1355 (net)                1       3.4855              0.0000     1.3412 r
  core/be/be_mem/csr/icc_place132/INP (NBUFFX2)                   0.1509    0.0000 &   1.3413 r
  core/be/be_mem/csr/icc_place132/Z (NBUFFX2)                     0.3319    0.2178 @   1.5591 r
  core/be/be_mem/csr/n1191 (net)               43     210.2437              0.0000     1.5591 r
  core/be/be_mem/csr/icc_place133/INP (INVX0)                     0.3323    0.0073 @   1.5664 r
  core/be/be_mem/csr/icc_place133/ZN (INVX0)                      0.1374    0.0852     1.6516 f
  core/be/be_mem/csr/n1193 (net)                3       9.6168              0.0000     1.6516 f
  core/be/be_mem/csr/U1327/IN1 (NOR2X0)                           0.1374    0.0000 &   1.6516 f
  core/be/be_mem/csr/U1327/QN (NOR2X0)                            0.1221    0.0699     1.7215 r
  core/be/be_mem/csr/n1292 (net)                2       8.5003              0.0000     1.7215 r
  core/be/be_mem/csr/U1703/IN2 (NOR4X0)                           0.1221    0.0001 &   1.7216 r
  core/be/be_mem/csr/U1703/QN (NOR4X0)                            0.1136    0.0679     1.7895 f
  core/be/be_mem/csr/n1294 (net)                1       2.6137              0.0000     1.7895 f
  core/be/be_mem/csr/U1705/IN2 (AOI21X1)                          0.1136    0.0051 &   1.7945 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0339    0.1152     1.9098 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       5.1196              0.0000     1.9098 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9098 r
  core/be/be_mem/csr_illegal_instr_lo (net)             5.1196              0.0000     1.9098 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0339    0.0000 &   1.9098 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0647    0.0354     1.9452 f
  core/be/be_mem/n8 (net)                       1       7.2924              0.0000     1.9452 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0647    0.0000 &   1.9452 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0833    0.0454     1.9907 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  22.9091   0.0000   1.9907 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9907 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    22.9091              0.0000     1.9907 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9907 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   22.9091              0.0000     1.9907 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9907 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  22.9091             0.0000     1.9907 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9907 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  22.9091   0.0000   1.9907 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0833   0.0002 &   1.9909 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0508   0.0721   2.0630 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.6342   0.0000   2.0630 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0508   0.0014 &   2.0644 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0521   0.0742   2.1385 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.3633   0.0000   2.1385 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0521   0.0001 &   2.1386 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0464   0.0725   2.2111 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.9710   0.0000   2.2111 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0464   0.0000 &   2.2112 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0409   0.0679   2.2791 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.9450   0.0000   2.2791 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0409   0.0000 &   2.2791 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0499   0.0716   2.3507 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.3262   0.0000   2.3507 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0499   0.0000 &   2.3507 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0454   0.0714   2.4221 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.5973   0.0000   2.4221 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0454   0.0000 &   2.4221 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0396   0.0658   2.4879 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.9046   0.0000   2.4879 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0396   0.0000 &   2.4879 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0485   0.0705   2.5584 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.8053   0.0000   2.5584 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0485   0.0000 &   2.5584 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0464   0.0716   2.6300 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.9850   0.0000   2.6300 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/IN2 (OR2X1)   0.0464   0.0000 &   2.6300 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)   0.0306   0.0611   2.6911 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (net)     1   3.1057   0.0000   2.6911 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6911 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[15] (net)   3.1057      0.0000     2.6911 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN1 (AND2X1)      0.0306    0.0000 &   2.6911 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0334    0.0547     2.7458 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.5650      0.0000     2.7458 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7458 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.5650         0.0000     2.7458 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7458 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.5650            0.0000     2.7458 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7458 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.5650   0.0000   2.7458 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7458 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.5650   0.0000   2.7458 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7458 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.5650   0.0000   2.7458 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.7458 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.5650   0.0000   2.7458 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0334   0.0000 &   2.7458 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0297   0.0532   2.7990 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.1419   0.0000   2.7990 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.7990 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   7.1419   0.0000   2.7990 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0297   0.0000 &   2.7990 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0407   0.0547   2.8537 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   6.8966   0.0000   2.8537 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8537 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   6.8966   0.0000   2.8537 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0407   0.0000 &   2.8538 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0401   0.0571   2.9108 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   6.7092   0.0000   2.9108 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9108 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   6.7092   0.0000   2.9108 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0401   0.0000 &   2.9109 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0547   0.0740   2.9848 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  22.1863   0.0000   2.9848 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9848 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  22.1863        0.0000     2.9848 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0547    0.0001 &   2.9850 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0318    0.0552     3.0402 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.6541        0.0000     3.0402 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0402 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.6541              0.0000     3.0402 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0402 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.6541              0.0000     3.0402 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0318    0.0000 &   3.0402 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1655    0.0536     3.0938 f
  core/be/be_mem/csr/n1115 (net)                4      11.9252              0.0000     3.0938 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1655    0.0000 &   3.0939 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1152    0.0706     3.1644 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      10.8331              0.0000     3.1644 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.1152    0.0001 &   3.1645 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1172    0.0643     3.2288 f
  core/be/be_mem/csr/n1202 (net)                3       7.3910              0.0000     3.2288 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1172    0.0000 &   3.2288 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.4054    0.2697 @   3.4986 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     240.3454              0.0000     3.4986 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4986 f
  core/be/be_mem/trap_pkt_o[2] (net)                  240.3454              0.0000     3.4986 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4986 f
  core/be/n11 (net)                                   240.3454              0.0000     3.4986 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4986 f
  core/be/be_checker/trap_pkt_i[2] (net)              240.3454              0.0000     3.4986 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4986 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     240.3454              0.0000     3.4986 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.4059    0.0019 @   3.5005 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.1034    0.1421     3.6426 f
  core/be/be_checker/director/n145 (net)        4      31.4938              0.0000     3.6426 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1034    0.0005 &   3.6431 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1289    0.0686     3.7117 r
  core/be/be_checker/director/n4 (net)          5      17.4083              0.0000     3.7117 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1289    0.0001 &   3.7118 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1822    0.1809 @   3.8927 f
  core/be/be_checker/director/flush_o (net)     7      54.4907              0.0000     3.8927 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.8927 f
  core/be/be_checker/flush_o (net)                     54.4907              0.0000     3.8927 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.8927 f
  core/be/flush (net)                                  54.4907              0.0000     3.8927 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.8927 f
  core/be/be_calculator/flush_i (net)                  54.4907              0.0000     3.8927 f
  core/be/be_calculator/U23/IN1 (OR2X2)                           0.1824    0.0188 @   3.9115 f
  core/be/be_calculator/U23/Q (OR2X2)                             0.1177    0.1322 @   4.0437 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  72.2975       0.0000     4.0437 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0437 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      72.2975              0.0000     4.0437 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1178    0.0070 @   4.0507 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1543    0.0741     4.1248 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  21.7654           0.0000     4.1248 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1248 r
  core/be/be_calculator/mmu_cmd_v_o (net)              21.7654              0.0000     4.1248 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1248 r
  core/be/mmu_cmd_v (net)                              21.7654              0.0000     4.1248 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1248 r
  core/be/be_mem/mmu_cmd_v_i (net)                     21.7654              0.0000     4.1248 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1543    0.0043 &   4.1291 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.0990    0.1319     4.2610 r
  core/be/be_mem/dcache_pkt_v (net)             2      22.4689              0.0000     4.2610 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2610 r
  core/be/be_mem/dcache/v_i (net)                      22.4689              0.0000     4.2610 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.0990    0.0194 &   4.2805 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0870    0.1495 @   4.4300 f
  core/be/be_mem/dcache/n664 (net)              9      49.9491              0.0000     4.4300 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0876    0.0028 @   4.4328 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.1910    0.0882     4.5210 r
  core/be/be_mem/dcache/n734 (net)             10      30.0214              0.0000     4.5210 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.1910    0.0004 &   4.5214 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.4183    0.2701     4.7916 f
  core/be/be_mem/dcache/n733 (net)             13      65.3679              0.0000     4.7916 f
  core/be/be_mem/dcache/icc_place169/INP (INVX0)                  0.4183    0.0087 &   4.8003 f
  core/be/be_mem/dcache/icc_place169/ZN (INVX0)                   0.1231    0.0572     4.8575 r
  core/be/be_mem/dcache/n1037 (net)             1       4.0340              0.0000     4.8575 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.1231    0.0000 &   4.8575 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1616    0.0949     4.9524 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  10.1476           0.0000     4.9524 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9524 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            10.1476              0.0000     4.9524 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9524 f
  core/be/data_mem_pkt_ready_o (net)                   10.1476              0.0000     4.9524 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9524 f
  core/data_mem_pkt_ready_o[1] (net)                   10.1476              0.0000     4.9524 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9524 f
  data_mem_pkt_ready_lo[1] (net)                       10.1476              0.0000     4.9524 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9524 f
  uce_1__uce/data_mem_pkt_ready_i (net)                10.1476              0.0000     4.9524 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1616    0.0001 &   4.9525 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1101    0.0705     5.0230 r
  uce_1__uce/n19 (net)                          2       5.2000              0.0000     5.0230 r
  uce_1__uce/U52/INP (INVX0)                                      0.1101    0.0000 &   5.0231 r
  uce_1__uce/U52/ZN (INVX0)                                       0.0889    0.0647     5.0878 f
  uce_1__uce/n36 (net)                          4      11.1588              0.0000     5.0878 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.0889    0.0000 &   5.0878 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0589    0.1019     5.1897 f
  uce_1__uce/cache_req_complete_o (net)         2       8.3762              0.0000     5.1897 f
  uce_1__uce/U72/INP (INVX0)                                      0.0589    0.0001 &   5.1898 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0743    0.0460     5.2358 r
  uce_1__uce/n106 (net)                         2       8.6080              0.0000     5.2358 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0743    0.0016 &   5.2374 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2745    0.2074 @   5.4448 f
  uce_1__uce/mem_resp_yumi_o (net)              3      98.0038              0.0000     5.4448 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4448 f
  mem_resp_yumi_lo[1] (net)                            98.0038              0.0000     5.4448 f
  U3127/IN4 (OA221X1)                                             0.2808    0.0449 @   5.4897 f
  U3127/Q (OA221X1)                                               0.0574    0.1195     5.6092 f
  mem_resp_yumi_o (net)                         1       4.0126              0.0000     5.6092 f
  mem_resp_yumi_o (out)                                           0.0574    0.0330 &   5.6422 f
  data arrival time                                                                    5.6422

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6422
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2578


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4363     0.4363
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__80_/CLK (DFFX1)   0.1910   0.0000   0.4363 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__80_/Q (DFFX1)   0.0947   0.2499   0.6861 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[80] (net)     5  30.9011   0.0000   0.6861 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[80] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6861 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[80] (net)   30.9011              0.0000     0.6861 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[80] (bp_be_pipe_mem_02_0)        0.0000     0.6861 f
  core/be/be_calculator/csr_cmd_o[80] (net)            30.9011              0.0000     0.6861 f
  core/be/be_calculator/csr_cmd_o[80] (bp_be_calculator_top_02_0)           0.0000     0.6861 f
  core/be/csr_cmd[80] (net)                            30.9011              0.0000     0.6861 f
  core/be/be_mem/csr_cmd_i[80] (bp_be_mem_top_02_0)                         0.0000     0.6861 f
  core/be/be_mem/csr_cmd_i[80] (net)                   30.9011              0.0000     0.6861 f
  core/be/be_mem/csr/csr_cmd_i[80] (bp_be_csr_02_0)                         0.0000     0.6861 f
  core/be/be_mem/csr/csr_cmd_i[80] (net)               30.9011              0.0000     0.6861 f
  core/be/be_mem/csr/U182/INP (INVX0)                             0.0947    0.0015 &   0.6876 f
  core/be/be_mem/csr/U182/ZN (INVX0)                              0.0906    0.0562     0.7438 r
  core/be/be_mem/csr/n1289 (net)                3       9.7722              0.0000     0.7438 r
  core/be/be_mem/csr/U192/IN1 (NAND2X0)                           0.0906    0.0000 &   0.7438 r
  core/be/be_mem/csr/U192/QN (NAND2X0)                            0.2092    0.1251     0.8689 f
  core/be/be_mem/csr/n1281 (net)                5      21.0710              0.0000     0.8689 f
  core/be/be_mem/csr/U194/IN1 (NOR2X0)                            0.2092    0.0002 &   0.8691 f
  core/be/be_mem/csr/U194/QN (NOR2X0)                             0.1686    0.0960     0.9652 r
  core/be/be_mem/csr/n178 (net)                 3      12.4015              0.0000     0.9652 r
  core/be/be_mem/csr/icc_place128/INP (INVX1)                     0.1686    0.0000 &   0.9652 r
  core/be/be_mem/csr/icc_place128/ZN (INVX1)                      0.4886    0.2875 @   1.2527 f
  core/be/be_mem/csr/n1162 (net)               41     180.0341              0.0000     1.2527 f
  core/be/be_mem/csr/U1254/IN1 (NOR2X0)                           0.4899    0.0229 @   1.2756 f
  core/be/be_mem/csr/U1254/QN (NOR2X0)                            0.1509    0.0656     1.3412 r
  core/be/be_mem/csr/n1355 (net)                1       3.4855              0.0000     1.3412 r
  core/be/be_mem/csr/icc_place132/INP (NBUFFX2)                   0.1509    0.0000 &   1.3413 r
  core/be/be_mem/csr/icc_place132/Z (NBUFFX2)                     0.3319    0.2178 @   1.5591 r
  core/be/be_mem/csr/n1191 (net)               43     210.2437              0.0000     1.5591 r
  core/be/be_mem/csr/icc_place133/INP (INVX0)                     0.3323    0.0073 @   1.5664 r
  core/be/be_mem/csr/icc_place133/ZN (INVX0)                      0.1374    0.0852     1.6516 f
  core/be/be_mem/csr/n1193 (net)                3       9.6168              0.0000     1.6516 f
  core/be/be_mem/csr/U1327/IN1 (NOR2X0)                           0.1374    0.0000 &   1.6516 f
  core/be/be_mem/csr/U1327/QN (NOR2X0)                            0.1221    0.0699     1.7215 r
  core/be/be_mem/csr/n1292 (net)                2       8.5003              0.0000     1.7215 r
  core/be/be_mem/csr/U1703/IN2 (NOR4X0)                           0.1221    0.0001 &   1.7216 r
  core/be/be_mem/csr/U1703/QN (NOR4X0)                            0.1136    0.0679     1.7895 f
  core/be/be_mem/csr/n1294 (net)                1       2.6137              0.0000     1.7895 f
  core/be/be_mem/csr/U1705/IN2 (AOI21X1)                          0.1136    0.0051 &   1.7945 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0339    0.1152     1.9098 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       5.1196              0.0000     1.9098 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9098 r
  core/be/be_mem/csr_illegal_instr_lo (net)             5.1196              0.0000     1.9098 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0339    0.0000 &   1.9098 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0647    0.0354     1.9452 f
  core/be/be_mem/n8 (net)                       1       7.2924              0.0000     1.9452 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0647    0.0000 &   1.9452 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0833    0.0454     1.9907 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  22.9091   0.0000   1.9907 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9907 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    22.9091              0.0000     1.9907 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9907 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   22.9091              0.0000     1.9907 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9907 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  22.9091             0.0000     1.9907 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9907 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  22.9091   0.0000   1.9907 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0833   0.0002 &   1.9909 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0508   0.0721   2.0630 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.6342   0.0000   2.0630 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0508   0.0014 &   2.0644 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0521   0.0742   2.1385 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.3633   0.0000   2.1385 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0521   0.0001 &   2.1386 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0464   0.0725   2.2111 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.9710   0.0000   2.2111 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0464   0.0000 &   2.2112 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0409   0.0679   2.2791 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.9450   0.0000   2.2791 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0409   0.0000 &   2.2791 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0499   0.0716   2.3507 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.3262   0.0000   2.3507 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0499   0.0000 &   2.3507 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0454   0.0714   2.4221 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.5973   0.0000   2.4221 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0454   0.0000 &   2.4221 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0396   0.0658   2.4879 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.9046   0.0000   2.4879 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0396   0.0000 &   2.4879 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0485   0.0705   2.5584 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.8053   0.0000   2.5584 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0485   0.0000 &   2.5584 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0464   0.0716   2.6300 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.9850   0.0000   2.6300 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0464   0.0000 &   2.6300 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0299   0.0563   2.6863 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   6.8930   0.0000   2.6863 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6863 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   6.8930      0.0000     2.6863 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/INP (INVX0)       0.0299    0.0000 &   2.6863 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/ZN (INVX0)        0.0297    0.0237     2.7101 f
  core/be/be_mem/csr/mcause_exception_enc/a/n1 (net)     1   3.0829         0.0000     2.7101 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/IN2 (NOR2X0)      0.0297    0.0000 &   2.7101 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/QN (NOR2X0)       0.0585    0.0341     2.7442 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (net)     1   3.1451      0.0000     2.7442 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7442 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[13] (net)   3.1451         0.0000     2.7442 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7442 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (net)   3.1451            0.0000     2.7442 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7442 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (net)   3.1451   0.0000   2.7442 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7442 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (net)   3.1451   0.0000   2.7442 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (bsg_encode_one_hot_width_p2_83)   0.0000   2.7442 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (net)   3.1451   0.0000   2.7442 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (bsg_encode_one_hot_width_p1_160)   0.0000   2.7442 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (net)   3.1451   0.0000   2.7442 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/INP (NBUFFX2)   0.0585   0.0000 &   2.7442 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/Z (NBUFFX2)   0.0309   0.0598   2.8040 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (net)     2   7.3455   0.0000   2.8040 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (bsg_encode_one_hot_width_p1_160)   0.0000   2.8040 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/addr_o[0] (net)   7.3455   0.0000   2.8040 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/IN1 (OR2X1)   0.0309   0.0000 &   2.8040 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/Q (OR2X1)   0.0337   0.0506   2.8546 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (net)     1   4.3030   0.0000   2.8546 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p2_83)   0.0000   2.8546 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_vs_0_ (net)   4.3030   0.0000   2.8546 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0337   0.0007 &   2.8553 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0401   0.0642   2.9195 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   6.7092   0.0000   2.9195 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9195 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   6.7092   0.0000   2.9195 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0401   0.0000 &   2.9196 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0547   0.0740   2.9935 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  22.1863   0.0000   2.9935 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9935 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  22.1863        0.0000     2.9935 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0547    0.0001 &   2.9937 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0318    0.0552     3.0489 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.6541        0.0000     3.0489 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0489 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.6541              0.0000     3.0489 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0489 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.6541              0.0000     3.0489 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0318    0.0000 &   3.0489 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1655    0.0536     3.1025 f
  core/be/be_mem/csr/n1115 (net)                4      11.9252              0.0000     3.1025 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1655    0.0000 &   3.1026 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1152    0.0706     3.1731 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      10.8331              0.0000     3.1731 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.1152    0.0001 &   3.1732 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1172    0.0643     3.2375 f
  core/be/be_mem/csr/n1202 (net)                3       7.3910              0.0000     3.2375 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1172    0.0000 &   3.2375 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.4054    0.2697 @   3.5072 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     240.3454              0.0000     3.5072 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.5072 f
  core/be/be_mem/trap_pkt_o[2] (net)                  240.3454              0.0000     3.5072 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.5072 f
  core/be/n11 (net)                                   240.3454              0.0000     3.5072 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.5072 f
  core/be/be_checker/trap_pkt_i[2] (net)              240.3454              0.0000     3.5072 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.5072 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     240.3454              0.0000     3.5072 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.4059    0.0019 @   3.5092 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.1034    0.1421     3.6513 f
  core/be/be_checker/director/n145 (net)        4      31.4938              0.0000     3.6513 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1034    0.0005 &   3.6518 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1289    0.0686     3.7204 r
  core/be/be_checker/director/n4 (net)          5      17.4083              0.0000     3.7204 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1289    0.0001 &   3.7205 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1822    0.1809 @   3.9014 f
  core/be/be_checker/director/flush_o (net)     7      54.4907              0.0000     3.9014 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9014 f
  core/be/be_checker/flush_o (net)                     54.4907              0.0000     3.9014 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9014 f
  core/be/flush (net)                                  54.4907              0.0000     3.9014 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9014 f
  core/be/be_calculator/flush_i (net)                  54.4907              0.0000     3.9014 f
  core/be/be_calculator/U23/IN1 (OR2X2)                           0.1824    0.0188 @   3.9202 f
  core/be/be_calculator/U23/Q (OR2X2)                             0.1177    0.1322 @   4.0524 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  72.2975       0.0000     4.0524 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0524 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      72.2975              0.0000     4.0524 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1178    0.0070 @   4.0594 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1543    0.0741     4.1335 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  21.7654           0.0000     4.1335 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1335 r
  core/be/be_calculator/mmu_cmd_v_o (net)              21.7654              0.0000     4.1335 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1335 r
  core/be/mmu_cmd_v (net)                              21.7654              0.0000     4.1335 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1335 r
  core/be/be_mem/mmu_cmd_v_i (net)                     21.7654              0.0000     4.1335 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1543    0.0043 &   4.1378 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.0990    0.1319     4.2697 r
  core/be/be_mem/dcache_pkt_v (net)             2      22.4689              0.0000     4.2697 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2697 r
  core/be/be_mem/dcache/v_i (net)                      22.4689              0.0000     4.2697 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.0990    0.0194 &   4.2892 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0870    0.1495 @   4.4387 f
  core/be/be_mem/dcache/n664 (net)              9      49.9491              0.0000     4.4387 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0876    0.0028 @   4.4415 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.1910    0.0882     4.5297 r
  core/be/be_mem/dcache/n734 (net)             10      30.0214              0.0000     4.5297 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.1910    0.0004 &   4.5301 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.4183    0.2701     4.8003 f
  core/be/be_mem/dcache/n733 (net)             13      65.3679              0.0000     4.8003 f
  core/be/be_mem/dcache/icc_place169/INP (INVX0)                  0.4183    0.0087 &   4.8090 f
  core/be/be_mem/dcache/icc_place169/ZN (INVX0)                   0.1231    0.0572     4.8662 r
  core/be/be_mem/dcache/n1037 (net)             1       4.0340              0.0000     4.8662 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.1231    0.0000 &   4.8662 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1616    0.0949     4.9611 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  10.1476           0.0000     4.9611 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9611 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            10.1476              0.0000     4.9611 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9611 f
  core/be/data_mem_pkt_ready_o (net)                   10.1476              0.0000     4.9611 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9611 f
  core/data_mem_pkt_ready_o[1] (net)                   10.1476              0.0000     4.9611 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9611 f
  data_mem_pkt_ready_lo[1] (net)                       10.1476              0.0000     4.9611 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9611 f
  uce_1__uce/data_mem_pkt_ready_i (net)                10.1476              0.0000     4.9611 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1616    0.0001 &   4.9612 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1101    0.0705     5.0317 r
  uce_1__uce/n19 (net)                          2       5.2000              0.0000     5.0317 r
  uce_1__uce/U52/INP (INVX0)                                      0.1101    0.0000 &   5.0318 r
  uce_1__uce/U52/ZN (INVX0)                                       0.0889    0.0647     5.0965 f
  uce_1__uce/n36 (net)                          4      11.1588              0.0000     5.0965 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.0889    0.0000 &   5.0965 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0589    0.1019     5.1984 f
  uce_1__uce/cache_req_complete_o (net)         2       8.3762              0.0000     5.1984 f
  uce_1__uce/U72/INP (INVX0)                                      0.0589    0.0001 &   5.1985 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0743    0.0460     5.2445 r
  uce_1__uce/n106 (net)                         2       8.6080              0.0000     5.2445 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0743    0.0016 &   5.2461 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2745    0.2074 @   5.4535 f
  uce_1__uce/mem_resp_yumi_o (net)              3      98.0038              0.0000     5.4535 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4535 f
  mem_resp_yumi_lo[1] (net)                            98.0038              0.0000     5.4535 f
  U3128/IN2 (AO22X1)                                              0.2808    0.0449 @   5.4983 f
  U3128/Q (AO22X1)                                                0.0590    0.1190     5.6174 f
  io_resp_yumi_o (net)                          1       5.5104              0.0000     5.6174 f
  io_resp_yumi_o (out)                                            0.0590    0.0242 &   5.6416 f
  data arrival time                                                                    5.6416

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6416
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2584


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4852     0.4852
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__79_/CLK (DFFX1)   0.3078   0.0000   0.4852 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__79_/Q (DFFX1)   0.1421   0.2538   0.7390 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[79] (net)     6  42.5941   0.0000   0.7390 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[79] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7390 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[79] (net)   42.5941              0.0000     0.7390 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[79] (bp_be_pipe_mem_02_0)        0.0000     0.7390 r
  core/be/be_calculator/csr_cmd_o[79] (net)            42.5941              0.0000     0.7390 r
  core/be/be_calculator/csr_cmd_o[79] (bp_be_calculator_top_02_0)           0.0000     0.7390 r
  core/be/csr_cmd[79] (net)                            42.5941              0.0000     0.7390 r
  core/be/be_mem/csr_cmd_i[79] (bp_be_mem_top_02_0)                         0.0000     0.7390 r
  core/be/be_mem/csr_cmd_i[79] (net)                   42.5941              0.0000     0.7390 r
  core/be/be_mem/csr/csr_cmd_i[79] (bp_be_csr_02_0)                         0.0000     0.7390 r
  core/be/be_mem/csr/csr_cmd_i[79] (net)               42.5941              0.0000     0.7390 r
  core/be/be_mem/csr/U192/IN2 (NAND2X0)                           0.1421    0.0091 &   0.7481 r
  core/be/be_mem/csr/U192/QN (NAND2X0)                            0.2092    0.1286     0.8768 f
  core/be/be_mem/csr/n1281 (net)                5      21.0710              0.0000     0.8768 f
  core/be/be_mem/csr/U194/IN1 (NOR2X0)                            0.2092    0.0002 &   0.8770 f
  core/be/be_mem/csr/U194/QN (NOR2X0)                             0.1686    0.0960     0.9730 r
  core/be/be_mem/csr/n178 (net)                 3      12.4015              0.0000     0.9730 r
  core/be/be_mem/csr/icc_place128/INP (INVX1)                     0.1686    0.0000 &   0.9730 r
  core/be/be_mem/csr/icc_place128/ZN (INVX1)                      0.4886    0.2875 @   1.2605 f
  core/be/be_mem/csr/n1162 (net)               41     180.0341              0.0000     1.2605 f
  core/be/be_mem/csr/U1254/IN1 (NOR2X0)                           0.4899    0.0229 @   1.2835 f
  core/be/be_mem/csr/U1254/QN (NOR2X0)                            0.1509    0.0656     1.3491 r
  core/be/be_mem/csr/n1355 (net)                1       3.4855              0.0000     1.3491 r
  core/be/be_mem/csr/icc_place132/INP (NBUFFX2)                   0.1509    0.0000 &   1.3491 r
  core/be/be_mem/csr/icc_place132/Z (NBUFFX2)                     0.3319    0.2178 @   1.5669 r
  core/be/be_mem/csr/n1191 (net)               43     210.2437              0.0000     1.5669 r
  core/be/be_mem/csr/icc_place133/INP (INVX0)                     0.3323    0.0073 @   1.5742 r
  core/be/be_mem/csr/icc_place133/ZN (INVX0)                      0.1374    0.0852     1.6594 f
  core/be/be_mem/csr/n1193 (net)                3       9.6168              0.0000     1.6594 f
  core/be/be_mem/csr/U1327/IN1 (NOR2X0)                           0.1374    0.0000 &   1.6594 f
  core/be/be_mem/csr/U1327/QN (NOR2X0)                            0.1221    0.0699     1.7294 r
  core/be/be_mem/csr/n1292 (net)                2       8.5003              0.0000     1.7294 r
  core/be/be_mem/csr/U1703/IN2 (NOR4X0)                           0.1221    0.0001 &   1.7294 r
  core/be/be_mem/csr/U1703/QN (NOR4X0)                            0.1136    0.0679     1.7973 f
  core/be/be_mem/csr/n1294 (net)                1       2.6137              0.0000     1.7973 f
  core/be/be_mem/csr/U1705/IN2 (AOI21X1)                          0.1136    0.0051 &   1.8024 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0339    0.1152     1.9176 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       5.1196              0.0000     1.9176 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9176 r
  core/be/be_mem/csr_illegal_instr_lo (net)             5.1196              0.0000     1.9176 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0339    0.0000 &   1.9176 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0647    0.0354     1.9530 f
  core/be/be_mem/n8 (net)                       1       7.2924              0.0000     1.9530 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0647    0.0000 &   1.9531 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0833    0.0454     1.9985 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  22.9091   0.0000   1.9985 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9985 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    22.9091              0.0000     1.9985 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9985 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   22.9091              0.0000     1.9985 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9985 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  22.9091             0.0000     1.9985 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9985 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  22.9091   0.0000   1.9985 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0833   0.0002 &   1.9987 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0508   0.0721   2.0708 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.6342   0.0000   2.0708 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0508   0.0014 &   2.0722 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0521   0.0742   2.1464 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.3633   0.0000   2.1464 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0521   0.0001 &   2.1465 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0464   0.0725   2.2189 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.9710   0.0000   2.2189 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0464   0.0000 &   2.2190 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0409   0.0679   2.2869 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.9450   0.0000   2.2869 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0409   0.0000 &   2.2869 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0499   0.0716   2.3585 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.3262   0.0000   2.3585 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0499   0.0000 &   2.3585 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0454   0.0714   2.4299 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.5973   0.0000   2.4299 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0454   0.0000 &   2.4299 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0396   0.0658   2.4957 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.9046   0.0000   2.4957 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0396   0.0000 &   2.4957 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0485   0.0705   2.5662 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.8053   0.0000   2.5662 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0485   0.0000 &   2.5662 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0464   0.0716   2.6378 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.9850   0.0000   2.6378 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/IN2 (OR2X1)   0.0464   0.0000 &   2.6378 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)   0.0306   0.0611   2.6989 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (net)     1   3.1057   0.0000   2.6989 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6989 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[15] (net)   3.1057      0.0000     2.6989 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN1 (AND2X1)      0.0306    0.0000 &   2.6990 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0334    0.0547     2.7536 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.5650      0.0000     2.7536 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7536 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.5650         0.0000     2.7536 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7536 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.5650            0.0000     2.7536 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7536 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.5650   0.0000   2.7536 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7536 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.5650   0.0000   2.7536 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7536 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.5650   0.0000   2.7536 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.7536 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.5650   0.0000   2.7536 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0334   0.0000 &   2.7536 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0297   0.0532   2.8068 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.1419   0.0000   2.8068 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.8068 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   7.1419   0.0000   2.8068 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0297   0.0000 &   2.8069 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0407   0.0547   2.8616 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   6.8966   0.0000   2.8616 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8616 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   6.8966   0.0000   2.8616 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0407   0.0000 &   2.8616 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0401   0.0571   2.9187 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   6.7092   0.0000   2.9187 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9187 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   6.7092   0.0000   2.9187 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0401   0.0000 &   2.9187 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0547   0.0740   2.9927 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  22.1863   0.0000   2.9927 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9927 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  22.1863        0.0000     2.9927 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0547    0.0001 &   2.9928 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0318    0.0552     3.0480 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.6541        0.0000     3.0480 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0480 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.6541              0.0000     3.0480 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0480 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.6541              0.0000     3.0480 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0318    0.0000 &   3.0481 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1655    0.0536     3.1017 f
  core/be/be_mem/csr/n1115 (net)                4      11.9252              0.0000     3.1017 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1655    0.0000 &   3.1017 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1152    0.0706     3.1723 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      10.8331              0.0000     3.1723 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.1152    0.0001 &   3.1724 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1172    0.0643     3.2366 f
  core/be/be_mem/csr/n1202 (net)                3       7.3910              0.0000     3.2366 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1172    0.0000 &   3.2367 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.4054    0.2697 @   3.5064 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     240.3454              0.0000     3.5064 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.5064 f
  core/be/be_mem/trap_pkt_o[2] (net)                  240.3454              0.0000     3.5064 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.5064 f
  core/be/n11 (net)                                   240.3454              0.0000     3.5064 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.5064 f
  core/be/be_checker/trap_pkt_i[2] (net)              240.3454              0.0000     3.5064 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.5064 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     240.3454              0.0000     3.5064 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.4059    0.0019 @   3.5083 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.1034    0.1421     3.6504 f
  core/be/be_checker/director/n145 (net)        4      31.4938              0.0000     3.6504 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1034    0.0005 &   3.6509 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1289    0.0686     3.7195 r
  core/be/be_checker/director/n4 (net)          5      17.4083              0.0000     3.7195 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1289    0.0001 &   3.7196 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1822    0.1809 @   3.9005 f
  core/be/be_checker/director/flush_o (net)     7      54.4907              0.0000     3.9005 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9005 f
  core/be/be_checker/flush_o (net)                     54.4907              0.0000     3.9005 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9005 f
  core/be/flush (net)                                  54.4907              0.0000     3.9005 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9005 f
  core/be/be_calculator/flush_i (net)                  54.4907              0.0000     3.9005 f
  core/be/be_calculator/U23/IN1 (OR2X2)                           0.1824    0.0188 @   3.9194 f
  core/be/be_calculator/U23/Q (OR2X2)                             0.1177    0.1322 @   4.0516 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  72.2975       0.0000     4.0516 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0516 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      72.2975              0.0000     4.0516 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1178    0.0070 @   4.0586 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1543    0.0741     4.1327 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  21.7654           0.0000     4.1327 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1327 r
  core/be/be_calculator/mmu_cmd_v_o (net)              21.7654              0.0000     4.1327 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1327 r
  core/be/mmu_cmd_v (net)                              21.7654              0.0000     4.1327 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1327 r
  core/be/be_mem/mmu_cmd_v_i (net)                     21.7654              0.0000     4.1327 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1543    0.0043 &   4.1370 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.0990    0.1319     4.2689 r
  core/be/be_mem/dcache_pkt_v (net)             2      22.4689              0.0000     4.2689 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2689 r
  core/be/be_mem/dcache/v_i (net)                      22.4689              0.0000     4.2689 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.0990    0.0194 &   4.2883 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0870    0.1495 @   4.4378 f
  core/be/be_mem/dcache/n664 (net)              9      49.9491              0.0000     4.4378 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0876    0.0028 @   4.4407 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.1910    0.0882     4.5288 r
  core/be/be_mem/dcache/n734 (net)             10      30.0214              0.0000     4.5288 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.1910    0.0004 &   4.5293 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.4183    0.2701     4.7994 f
  core/be/be_mem/dcache/n733 (net)             13      65.3679              0.0000     4.7994 f
  core/be/be_mem/dcache/icc_place169/INP (INVX0)                  0.4183    0.0087 &   4.8081 f
  core/be/be_mem/dcache/icc_place169/ZN (INVX0)                   0.1231    0.0572     4.8653 r
  core/be/be_mem/dcache/n1037 (net)             1       4.0340              0.0000     4.8653 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.1231    0.0000 &   4.8653 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1616    0.0949     4.9602 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  10.1476           0.0000     4.9602 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9602 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            10.1476              0.0000     4.9602 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9602 f
  core/be/data_mem_pkt_ready_o (net)                   10.1476              0.0000     4.9602 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9602 f
  core/data_mem_pkt_ready_o[1] (net)                   10.1476              0.0000     4.9602 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9602 f
  data_mem_pkt_ready_lo[1] (net)                       10.1476              0.0000     4.9602 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9602 f
  uce_1__uce/data_mem_pkt_ready_i (net)                10.1476              0.0000     4.9602 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1616    0.0001 &   4.9604 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1101    0.0705     5.0309 r
  uce_1__uce/n19 (net)                          2       5.2000              0.0000     5.0309 r
  uce_1__uce/U52/INP (INVX0)                                      0.1101    0.0000 &   5.0309 r
  uce_1__uce/U52/ZN (INVX0)                                       0.0889    0.0647     5.0956 f
  uce_1__uce/n36 (net)                          4      11.1588              0.0000     5.0956 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.0889    0.0000 &   5.0956 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0589    0.1019     5.1976 f
  uce_1__uce/cache_req_complete_o (net)         2       8.3762              0.0000     5.1976 f
  uce_1__uce/U72/INP (INVX0)                                      0.0589    0.0001 &   5.1976 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0743    0.0460     5.2436 r
  uce_1__uce/n106 (net)                         2       8.6080              0.0000     5.2436 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0743    0.0016 &   5.2453 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2745    0.2074 @   5.4526 f
  uce_1__uce/mem_resp_yumi_o (net)              3      98.0038              0.0000     5.4526 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4526 f
  mem_resp_yumi_lo[1] (net)                            98.0038              0.0000     5.4526 f
  U3128/IN2 (AO22X1)                                              0.2808    0.0449 @   5.4975 f
  U3128/Q (AO22X1)                                                0.0590    0.1190     5.6165 f
  io_resp_yumi_o (net)                          1       5.5104              0.0000     5.6165 f
  io_resp_yumi_o (out)                                            0.0590    0.0242 &   5.6407 f
  data arrival time                                                                    5.6407

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6407
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2593


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4474     0.4474
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/CLK (DFFX1)   0.2168   0.0000   0.4474 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/Q (DFFX1)   0.2043   0.2709 @   0.7183 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (net)     7  60.6754   0.0000   0.7183 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7183 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (net)   60.6754              0.0000     0.7183 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (bp_be_pipe_mem_02_0)        0.0000     0.7183 r
  core/be/be_calculator/csr_cmd_o[76] (net)            60.6754              0.0000     0.7183 r
  core/be/be_calculator/csr_cmd_o[76] (bp_be_calculator_top_02_0)           0.0000     0.7183 r
  core/be/csr_cmd[76] (net)                            60.6754              0.0000     0.7183 r
  core/be/be_mem/csr_cmd_i[76] (bp_be_mem_top_02_0)                         0.0000     0.7183 r
  core/be/be_mem/csr_cmd_i[76] (net)                   60.6754              0.0000     0.7183 r
  core/be/be_mem/csr/csr_cmd_i[76] (bp_be_csr_02_0)                         0.0000     0.7183 r
  core/be/be_mem/csr/csr_cmd_i[76] (net)               60.6754              0.0000     0.7183 r
  core/be/be_mem/csr/U211/IN1 (NAND2X0)                           0.2053    0.0099 @   0.7282 r
  core/be/be_mem/csr/U211/QN (NAND2X0)                            0.1627    0.1089     0.8371 f
  core/be/be_mem/csr/n119 (net)                 1      11.7415              0.0000     0.8371 f
  core/be/be_mem/csr/U212/IN2 (NOR2X0)                            0.1627    0.0390 &   0.8760 f
  core/be/be_mem/csr/U212/QN (NOR2X0)                             0.7800    0.3770     1.2531 r
  core/be/be_mem/csr/n1592 (net)               22      94.6212              0.0000     1.2531 r
  core/be/be_mem/csr/icc_place127/INP (INVX0)                     0.7800    0.0853 &   1.3384 r
  core/be/be_mem/csr/icc_place127/ZN (INVX0)                      0.3032    0.1775     1.5159 f
  core/be/be_mem/csr/n1130 (net)                4      21.1912              0.0000     1.5159 f
  core/be/be_mem/csr/U214/IN1 (NOR2X0)                            0.3032    0.0003 &   1.5162 f
  core/be/be_mem/csr/U214/QN (NOR2X0)                             0.1849    0.1025     1.6187 r
  core/be/be_mem/csr/n1825 (net)                3      11.6774              0.0000     1.6187 r
  core/be/be_mem/csr/U215/IN2 (NOR2X0)                            0.1849    0.0001 &   1.6188 r
  core/be/be_mem/csr/U215/QN (NOR2X0)                             0.1029    0.0767     1.6955 f
  core/be/be_mem/csr/n951 (net)                 2       5.7652              0.0000     1.6955 f
  core/be/be_mem/csr/U220/IN1 (NAND2X0)                           0.1029    0.0025 &   1.6980 f
  core/be/be_mem/csr/U220/QN (NAND2X0)                            0.0781    0.0493     1.7473 r
  core/be/be_mem/csr/n124 (net)                 1       3.6869              0.0000     1.7473 r
  core/be/be_mem/csr/U221/IN2 (NOR2X0)                            0.0781    0.0000 &   1.7473 r
  core/be/be_mem/csr/U221/QN (NOR2X0)                             0.1285    0.0903     1.8377 f
  core/be/be_mem/csr/n1286 (net)                4      15.9560              0.0000     1.8377 f
  core/be/be_mem/csr/U1699/IN2 (NAND2X1)                          0.1285    0.0021 &   1.8398 f
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0661    0.0421     1.8818 r
  core/be/be_mem/csr/n1295 (net)                1       3.2257              0.0000     1.8818 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0661    0.0000 &   1.8819 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0306    0.1025     1.9843 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       5.0691              0.0000     1.9843 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9843 f
  core/be/be_mem/csr_illegal_instr_lo (net)             5.0691              0.0000     1.9843 f
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0306    0.0000 &   1.9844 f
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0772    0.0325     2.0168 r
  core/be/be_mem/n8 (net)                       1       7.3442              0.0000     2.0168 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0772    0.0000 &   2.0169 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0728    0.0496     2.0664 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  22.5184   0.0000   2.0664 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0664 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    22.5184              0.0000     2.0664 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0664 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   22.5184              0.0000     2.0664 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0664 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  22.5184             0.0000     2.0664 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0664 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  22.5184   0.0000   2.0664 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0728   0.0002 &   2.0667 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0464   0.0697   2.1364 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.4032   0.0000   2.1364 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0464   0.0000 &   2.1364 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0471   0.0676   2.2040 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.1765   0.0000   2.2040 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0471   0.0001 &   2.2041 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0417   0.0655   2.2696 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.7842   0.0000   2.2696 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0417   0.0000 &   2.2696 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0369   0.0616   2.3312 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.8174   0.0000   2.3312 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0369   0.0000 &   2.3312 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0444   0.0665   2.3977 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.0952   0.0000   2.3977 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0444   0.0000 &   2.3978 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0403   0.0646   2.4624 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.4105   0.0000   2.4624 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0403   0.0000 &   2.4624 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0359   0.0595   2.5219 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.7770   0.0000   2.5219 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0359   0.0000 &   2.5219 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0429   0.0656   2.5875 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.5743   0.0000   2.5875 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0429   0.0000 &   2.5875 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0412   0.0651   2.6526 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.7982   0.0000   2.6526 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0412   0.0000 &   2.6526 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0263   0.0525   2.7051 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   6.7742   0.0000   2.7051 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.7051 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   6.7742      0.0000     2.7051 f
  core/be/be_mem/csr/mcause_exception_enc/a/U13/INP (INVX0)       0.0263    0.0000 &   2.7051 f
  core/be/be_mem/csr/mcause_exception_enc/a/U13/ZN (INVX0)        0.0353    0.0226     2.7277 r
  core/be/be_mem/csr/mcause_exception_enc/a/n1 (net)     1   3.1532         0.0000     2.7277 r
  core/be/be_mem/csr/mcause_exception_enc/a/U14/IN2 (NOR2X0)      0.0353    0.0000 &   2.7277 r
  core/be/be_mem/csr/mcause_exception_enc/a/U14/QN (NOR2X0)       0.0477    0.0379     2.7656 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (net)     1   3.0859      0.0000     2.7656 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7656 f
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[13] (net)   3.0859         0.0000     2.7656 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7656 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (net)   3.0859            0.0000     2.7656 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7656 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (net)   3.0859   0.0000   2.7656 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7656 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (net)   3.0859   0.0000   2.7656 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (bsg_encode_one_hot_width_p2_83)   0.0000   2.7656 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (net)   3.0859   0.0000   2.7656 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (bsg_encode_one_hot_width_p1_160)   0.0000   2.7656 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (net)   3.0859   0.0000   2.7656 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/INP (NBUFFX2)   0.0477   0.0000 &   2.7656 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/Z (NBUFFX2)   0.0272   0.0544   2.8199 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (net)     2   7.1516   0.0000   2.8199 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (bsg_encode_one_hot_width_p1_160)   0.0000   2.8199 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/addr_o[0] (net)   7.1516   0.0000   2.8199 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/IN1 (OR2X1)   0.0272   0.0000 &   2.8200 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/Q (OR2X1)   0.0295   0.0510   2.8710 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (net)     1   4.2068   0.0000   2.8710 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p2_83)   0.0000   2.8710 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_vs_0_ (net)   4.2068   0.0000   2.8710 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0295   0.0005 &   2.8715 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0355   0.0597   2.9312 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   6.5116   0.0000   2.9312 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9312 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   6.5116   0.0000   2.9312 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0355   0.0000 &   2.9313 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0488   0.0739   3.0052 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  21.7770   0.0000   3.0052 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.0052 f
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  21.7770        0.0000     3.0052 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0488    0.0001 &   3.0053 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0288    0.0539     3.0592 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.5901        0.0000     3.0592 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0592 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.5901              0.0000     3.0592 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0592 f
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.5901              0.0000     3.0592 f
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0288    0.0000 &   3.0592 f
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.2075    0.0531     3.1123 r
  core/be/be_mem/csr/n1115 (net)                4      12.1288              0.0000     3.1123 r
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.2075    0.0000 &   3.1124 r
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1125    0.0770     3.1894 f
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      10.6360              0.0000     3.1894 f
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.1125    0.0001 &   3.1895 f
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1124    0.0621     3.2516 r
  core/be/be_mem/csr/n1202 (net)                3       7.4576              0.0000     3.2516 r
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1124    0.0000 &   3.2516 r
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3945    0.2454 @   3.4970 r
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     243.6442              0.0000     3.4970 r
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4970 r
  core/be/be_mem/trap_pkt_o[2] (net)                  243.6442              0.0000     3.4970 r
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4970 r
  core/be/n11 (net)                                   243.6442              0.0000     3.4970 r
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4970 r
  core/be/be_checker/trap_pkt_i[2] (net)              243.6442              0.0000     3.4970 r
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4970 r
  core/be/be_checker/director/trap_pkt_i[2] (net)     243.6442              0.0000     3.4970 r
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.3951    0.0019 @   3.4990 r
  core/be/be_checker/director/U11/Q (OR3X1)                       0.1232    0.1583     3.6573 r
  core/be/be_checker/director/n145 (net)        4      31.7909              0.0000     3.6573 r
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1232    0.0005 &   3.6578 r
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1267    0.0758     3.7336 f
  core/be/be_checker/director/n4 (net)          5      17.1726              0.0000     3.7336 f
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1267    0.0001 &   3.7337 f
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1788    0.1757 @   3.9094 r
  core/be/be_checker/director/flush_o (net)     7      55.1735              0.0000     3.9094 r
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9094 r
  core/be/be_checker/flush_o (net)                     55.1735              0.0000     3.9094 r
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9094 r
  core/be/flush (net)                                  55.1735              0.0000     3.9094 r
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9094 r
  core/be/be_calculator/flush_i (net)                  55.1735              0.0000     3.9094 r
  core/be/be_calculator/U23/IN1 (OR2X2)                           0.1791    0.0183 @   3.9277 r
  core/be/be_calculator/U23/Q (OR2X2)                             0.1315    0.1382 @   4.0659 r
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  72.7091       0.0000     4.0659 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0659 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      72.7091              0.0000     4.0659 r
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1316    0.0079 @   4.0738 r
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1378    0.0749     4.1487 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  21.5543           0.0000     4.1487 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1487 f
  core/be/be_calculator/mmu_cmd_v_o (net)              21.5543              0.0000     4.1487 f
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1487 f
  core/be/mmu_cmd_v (net)                              21.5543              0.0000     4.1487 f
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1487 f
  core/be/be_mem/mmu_cmd_v_i (net)                     21.5543              0.0000     4.1487 f
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1378    0.0035 &   4.1522 f
  core/be/be_mem/U270/Q (MUX21X1)                                 0.0939    0.1225     4.2748 f
  core/be/be_mem/dcache_pkt_v (net)             2      22.3942              0.0000     4.2748 f
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2748 f
  core/be/be_mem/dcache/v_i (net)                      22.3942              0.0000     4.2748 f
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.0939    0.0173 &   4.2921 f
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0972    0.1472 @   4.4393 r
  core/be/be_mem/dcache/n664 (net)              9      50.4537              0.0000     4.4393 r
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0981    0.0031 @   4.4423 r
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.1309    0.0810     4.5233 f
  core/be/be_mem/dcache/n734 (net)             10      29.8107              0.0000     4.5233 f
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.1309    0.0004 &   4.5238 f
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.5500    0.2763     4.8000 r
  core/be/be_mem/dcache/n733 (net)             13      65.6237              0.0000     4.8000 r
  core/be/be_mem/dcache/icc_place169/INP (INVX0)                  0.5500    0.0127 &   4.8127 r
  core/be/be_mem/dcache/icc_place169/ZN (INVX0)                   0.1482    0.0664     4.8791 f
  core/be/be_mem/dcache/n1037 (net)             1       3.9314              0.0000     4.8791 f
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.1482    0.0000 &   4.8791 f
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1610    0.0863     4.9654 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  10.3403           0.0000     4.9654 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9654 r
  core/be/be_mem/data_mem_pkt_ready_o (net)            10.3403              0.0000     4.9654 r
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9654 r
  core/be/data_mem_pkt_ready_o (net)                   10.3403              0.0000     4.9654 r
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9654 r
  core/data_mem_pkt_ready_o[1] (net)                   10.3403              0.0000     4.9654 r
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9654 r
  data_mem_pkt_ready_lo[1] (net)                       10.3403              0.0000     4.9654 r
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9654 r
  uce_1__uce/data_mem_pkt_ready_i (net)                10.3403              0.0000     4.9654 r
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1610    0.0001 &   4.9655 r
  uce_1__uce/U51/QN (NAND2X0)                                     0.1005    0.0600     5.0255 f
  uce_1__uce/n19 (net)                          2       5.1171              0.0000     5.0255 f
  uce_1__uce/U52/INP (INVX0)                                      0.1005    0.0000 &   5.0255 f
  uce_1__uce/U52/ZN (INVX0)                                       0.1003    0.0622     5.0877 r
  uce_1__uce/n36 (net)                          4      11.2691              0.0000     5.0877 r
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1003    0.0000 &   5.0877 r
  uce_1__uce/U53/Q (OA221X1)                                      0.0630    0.0870     5.1747 r
  uce_1__uce/cache_req_complete_o (net)         2       8.5046              0.0000     5.1747 r
  uce_1__uce/U72/INP (INVX0)                                      0.0630    0.0001 &   5.1748 r
  uce_1__uce/U72/ZN (INVX0)                                       0.0634    0.0475     5.2223 f
  uce_1__uce/n106 (net)                         2       8.5255              0.0000     5.2223 f
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0634    0.0013 &   5.2237 f
  uce_1__uce/U720/QN (NAND3X1)                                    0.3221    0.2169 @   5.4406 r
  uce_1__uce/mem_resp_yumi_o (net)              3      98.1101              0.0000     5.4406 r
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4406 r
  mem_resp_yumi_lo[1] (net)                            98.1101              0.0000     5.4406 r
  U3128/IN2 (AO22X1)                                              0.3274    0.0494 @   5.4900 r
  U3128/Q (AO22X1)                                                0.0577    0.1241     5.6141 r
  io_resp_yumi_o (net)                          1       5.5104              0.0000     5.6141 r
  io_resp_yumi_o (out)                                            0.0577    0.0240 &   5.6382 r
  data arrival time                                                                    5.6382

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6382
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2618


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4852     0.4852
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__79_/CLK (DFFX1)   0.3078   0.0000   0.4852 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__79_/Q (DFFX1)   0.1421   0.2538   0.7390 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[79] (net)     6  42.5941   0.0000   0.7390 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[79] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7390 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[79] (net)   42.5941              0.0000     0.7390 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[79] (bp_be_pipe_mem_02_0)        0.0000     0.7390 r
  core/be/be_calculator/csr_cmd_o[79] (net)            42.5941              0.0000     0.7390 r
  core/be/be_calculator/csr_cmd_o[79] (bp_be_calculator_top_02_0)           0.0000     0.7390 r
  core/be/csr_cmd[79] (net)                            42.5941              0.0000     0.7390 r
  core/be/be_mem/csr_cmd_i[79] (bp_be_mem_top_02_0)                         0.0000     0.7390 r
  core/be/be_mem/csr_cmd_i[79] (net)                   42.5941              0.0000     0.7390 r
  core/be/be_mem/csr/csr_cmd_i[79] (bp_be_csr_02_0)                         0.0000     0.7390 r
  core/be/be_mem/csr/csr_cmd_i[79] (net)               42.5941              0.0000     0.7390 r
  core/be/be_mem/csr/U192/IN2 (NAND2X0)                           0.1421    0.0091 &   0.7481 r
  core/be/be_mem/csr/U192/QN (NAND2X0)                            0.2092    0.1286     0.8768 f
  core/be/be_mem/csr/n1281 (net)                5      21.0710              0.0000     0.8768 f
  core/be/be_mem/csr/U194/IN1 (NOR2X0)                            0.2092    0.0002 &   0.8770 f
  core/be/be_mem/csr/U194/QN (NOR2X0)                             0.1686    0.0960     0.9730 r
  core/be/be_mem/csr/n178 (net)                 3      12.4015              0.0000     0.9730 r
  core/be/be_mem/csr/icc_place128/INP (INVX1)                     0.1686    0.0000 &   0.9730 r
  core/be/be_mem/csr/icc_place128/ZN (INVX1)                      0.4886    0.2875 @   1.2605 f
  core/be/be_mem/csr/n1162 (net)               41     180.0341              0.0000     1.2605 f
  core/be/be_mem/csr/U1260/IN1 (NOR2X0)                           0.4890    0.0123 @   1.2729 f
  core/be/be_mem/csr/U1260/QN (NOR2X0)                            0.1437    0.0595     1.3324 r
  core/be/be_mem/csr/n1268 (net)                1       2.7773              0.0000     1.3324 r
  core/be/be_mem/csr/icc_place134/INP (NBUFFX2)                   0.1437    0.0000 &   1.3324 r
  core/be/be_mem/csr/icc_place134/Z (NBUFFX2)                     0.3220    0.2047 @   1.5371 r
  core/be/be_mem/csr/n1222 (net)               42     200.7262              0.0000     1.5371 r
  core/be/be_mem/csr/icc_place135/INP (INVX0)                     0.3221    0.0006 @   1.5378 r
  core/be/be_mem/csr/icc_place135/ZN (INVX0)                      0.1285    0.0786     1.6164 f
  core/be/be_mem/csr/n1223 (net)                3       8.4034              0.0000     1.6164 f
  core/be/be_mem/csr/U1324/IN1 (NOR2X0)                           0.1285    0.0000 &   1.6164 f
  core/be/be_mem/csr/U1324/QN (NOR2X0)                            0.1331    0.0765     1.6929 r
  core/be/be_mem/csr/n2098 (net)                3      10.3174              0.0000     1.6929 r
  core/be/be_mem/csr/U1703/IN4 (NOR4X0)                           0.1331    0.0000 &   1.6930 r
  core/be/be_mem/csr/U1703/QN (NOR4X0)                            0.1136    0.0824     1.7754 f
  core/be/be_mem/csr/n1294 (net)                1       2.6137              0.0000     1.7754 f
  core/be/be_mem/csr/U1705/IN2 (AOI21X1)                          0.1136    0.0051 &   1.7805 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0339    0.1152     1.8957 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       5.1196              0.0000     1.8957 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.8957 r
  core/be/be_mem/csr_illegal_instr_lo (net)             5.1196              0.0000     1.8957 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0339    0.0000 &   1.8958 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0647    0.0354     1.9311 f
  core/be/be_mem/n8 (net)                       1       7.2924              0.0000     1.9311 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0647    0.0000 &   1.9312 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0833    0.0454     1.9766 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  22.9091   0.0000   1.9766 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9766 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    22.9091              0.0000     1.9766 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9766 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   22.9091              0.0000     1.9766 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9766 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  22.9091             0.0000     1.9766 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9766 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  22.9091   0.0000   1.9766 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0833   0.0002 &   1.9768 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0508   0.0721   2.0489 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.6342   0.0000   2.0489 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0508   0.0014 &   2.0503 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0521   0.0742   2.1245 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.3633   0.0000   2.1245 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0521   0.0001 &   2.1246 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0464   0.0725   2.1971 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.9710   0.0000   2.1971 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0464   0.0000 &   2.1971 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0409   0.0679   2.2650 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.9450   0.0000   2.2650 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0409   0.0000 &   2.2650 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0499   0.0716   2.3366 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.3262   0.0000   2.3366 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0499   0.0000 &   2.3366 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0454   0.0714   2.4080 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.5973   0.0000   2.4080 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0454   0.0000 &   2.4080 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0396   0.0658   2.4738 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.9046   0.0000   2.4738 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0396   0.0000 &   2.4739 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0485   0.0705   2.5443 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.8053   0.0000   2.5443 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0485   0.0000 &   2.5444 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0464   0.0716   2.6159 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.9850   0.0000   2.6159 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0464   0.0000 &   2.6160 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0299   0.0563   2.6723 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   6.8930   0.0000   2.6723 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6723 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   6.8930      0.0000     2.6723 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/INP (INVX0)       0.0299    0.0000 &   2.6723 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/ZN (INVX0)        0.0297    0.0237     2.6960 f
  core/be/be_mem/csr/mcause_exception_enc/a/n1 (net)     1   3.0829         0.0000     2.6960 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/IN2 (NOR2X0)      0.0297    0.0000 &   2.6960 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/QN (NOR2X0)       0.0585    0.0341     2.7301 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (net)     1   3.1451      0.0000     2.7301 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7301 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[13] (net)   3.1451         0.0000     2.7301 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7301 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (net)   3.1451            0.0000     2.7301 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7301 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (net)   3.1451   0.0000   2.7301 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7301 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (net)   3.1451   0.0000   2.7301 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (bsg_encode_one_hot_width_p2_83)   0.0000   2.7301 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (net)   3.1451   0.0000   2.7301 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (bsg_encode_one_hot_width_p1_160)   0.0000   2.7301 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (net)   3.1451   0.0000   2.7301 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/INP (NBUFFX2)   0.0585   0.0000 &   2.7301 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/Z (NBUFFX2)   0.0309   0.0598   2.7900 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (net)     2   7.3455   0.0000   2.7900 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (bsg_encode_one_hot_width_p1_160)   0.0000   2.7900 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/addr_o[0] (net)   7.3455   0.0000   2.7900 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/IN1 (OR2X1)   0.0309   0.0000 &   2.7900 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/Q (OR2X1)   0.0337   0.0506   2.8406 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (net)     1   4.3030   0.0000   2.8406 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p2_83)   0.0000   2.8406 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_vs_0_ (net)   4.3030   0.0000   2.8406 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0337   0.0007 &   2.8413 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0401   0.0642   2.9055 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   6.7092   0.0000   2.9055 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9055 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   6.7092   0.0000   2.9055 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0401   0.0000 &   2.9055 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0547   0.0740   2.9795 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  22.1863   0.0000   2.9795 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9795 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  22.1863        0.0000     2.9795 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0547    0.0001 &   2.9796 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0318    0.0552     3.0349 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.6541        0.0000     3.0349 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0349 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.6541              0.0000     3.0349 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0349 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.6541              0.0000     3.0349 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0318    0.0000 &   3.0349 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1655    0.0536     3.0885 f
  core/be/be_mem/csr/n1115 (net)                4      11.9252              0.0000     3.0885 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1655    0.0000 &   3.0885 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1152    0.0706     3.1591 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      10.8331              0.0000     3.1591 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.1152    0.0001 &   3.1592 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1172    0.0643     3.2234 f
  core/be/be_mem/csr/n1202 (net)                3       7.3910              0.0000     3.2234 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1172    0.0000 &   3.2235 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.4054    0.2697 @   3.4932 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     240.3454              0.0000     3.4932 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4932 f
  core/be/be_mem/trap_pkt_o[2] (net)                  240.3454              0.0000     3.4932 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4932 f
  core/be/n11 (net)                                   240.3454              0.0000     3.4932 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4932 f
  core/be/be_checker/trap_pkt_i[2] (net)              240.3454              0.0000     3.4932 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4932 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     240.3454              0.0000     3.4932 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.4059    0.0019 @   3.4951 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.1034    0.1421     3.6372 f
  core/be/be_checker/director/n145 (net)        4      31.4938              0.0000     3.6372 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1034    0.0005 &   3.6378 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1289    0.0686     3.7064 r
  core/be/be_checker/director/n4 (net)          5      17.4083              0.0000     3.7064 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1289    0.0001 &   3.7064 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1822    0.1809 @   3.8873 f
  core/be/be_checker/director/flush_o (net)     7      54.4907              0.0000     3.8873 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.8873 f
  core/be/be_checker/flush_o (net)                     54.4907              0.0000     3.8873 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.8873 f
  core/be/flush (net)                                  54.4907              0.0000     3.8873 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.8873 f
  core/be/be_calculator/flush_i (net)                  54.4907              0.0000     3.8873 f
  core/be/be_calculator/U23/IN1 (OR2X2)                           0.1824    0.0188 @   3.9062 f
  core/be/be_calculator/U23/Q (OR2X2)                             0.1177    0.1322 @   4.0384 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  72.2975       0.0000     4.0384 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0384 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      72.2975              0.0000     4.0384 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1178    0.0070 @   4.0454 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1543    0.0741     4.1195 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  21.7654           0.0000     4.1195 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1195 r
  core/be/be_calculator/mmu_cmd_v_o (net)              21.7654              0.0000     4.1195 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1195 r
  core/be/mmu_cmd_v (net)                              21.7654              0.0000     4.1195 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1195 r
  core/be/be_mem/mmu_cmd_v_i (net)                     21.7654              0.0000     4.1195 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1543    0.0043 &   4.1238 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.0990    0.1319     4.2557 r
  core/be/be_mem/dcache_pkt_v (net)             2      22.4689              0.0000     4.2557 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2557 r
  core/be/be_mem/dcache/v_i (net)                      22.4689              0.0000     4.2557 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.0990    0.0194 &   4.2751 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0870    0.1495 @   4.4247 f
  core/be/be_mem/dcache/n664 (net)              9      49.9491              0.0000     4.4247 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0876    0.0028 @   4.4275 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.1910    0.0882     4.5157 r
  core/be/be_mem/dcache/n734 (net)             10      30.0214              0.0000     4.5157 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.1910    0.0004 &   4.5161 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.4183    0.2701     4.7862 f
  core/be/be_mem/dcache/n733 (net)             13      65.3679              0.0000     4.7862 f
  core/be/be_mem/dcache/icc_place169/INP (INVX0)                  0.4183    0.0087 &   4.7950 f
  core/be/be_mem/dcache/icc_place169/ZN (INVX0)                   0.1231    0.0572     4.8521 r
  core/be/be_mem/dcache/n1037 (net)             1       4.0340              0.0000     4.8521 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.1231    0.0000 &   4.8522 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1616    0.0949     4.9471 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  10.1476           0.0000     4.9471 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9471 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            10.1476              0.0000     4.9471 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9471 f
  core/be/data_mem_pkt_ready_o (net)                   10.1476              0.0000     4.9471 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9471 f
  core/data_mem_pkt_ready_o[1] (net)                   10.1476              0.0000     4.9471 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9471 f
  data_mem_pkt_ready_lo[1] (net)                       10.1476              0.0000     4.9471 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9471 f
  uce_1__uce/data_mem_pkt_ready_i (net)                10.1476              0.0000     4.9471 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1616    0.0001 &   4.9472 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1101    0.0705     5.0177 r
  uce_1__uce/n19 (net)                          2       5.2000              0.0000     5.0177 r
  uce_1__uce/U52/INP (INVX0)                                      0.1101    0.0000 &   5.0177 r
  uce_1__uce/U52/ZN (INVX0)                                       0.0889    0.0647     5.0824 f
  uce_1__uce/n36 (net)                          4      11.1588              0.0000     5.0824 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.0889    0.0000 &   5.0825 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0589    0.1019     5.1844 f
  uce_1__uce/cache_req_complete_o (net)         2       8.3762              0.0000     5.1844 f
  uce_1__uce/U72/INP (INVX0)                                      0.0589    0.0001 &   5.1845 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0743    0.0460     5.2304 r
  uce_1__uce/n106 (net)                         2       8.6080              0.0000     5.2304 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0743    0.0016 &   5.2321 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2745    0.2074 @   5.4394 f
  uce_1__uce/mem_resp_yumi_o (net)              3      98.0038              0.0000     5.4394 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4394 f
  mem_resp_yumi_lo[1] (net)                            98.0038              0.0000     5.4394 f
  U3127/IN4 (OA221X1)                                             0.2808    0.0449 @   5.4844 f
  U3127/Q (OA221X1)                                               0.0574    0.1195     5.6038 f
  mem_resp_yumi_o (net)                         1       4.0126              0.0000     5.6038 f
  mem_resp_yumi_o (out)                                           0.0574    0.0330 &   5.6368 f
  data arrival time                                                                    5.6368

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6368
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2632


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4474     0.4474
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/CLK (DFFX1)   0.2168   0.0000   0.4474 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/Q (DFFX1)   0.2043   0.2709 @   0.7183 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (net)     7  60.6754   0.0000   0.7183 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7183 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (net)   60.6754              0.0000     0.7183 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (bp_be_pipe_mem_02_0)        0.0000     0.7183 r
  core/be/be_calculator/csr_cmd_o[76] (net)            60.6754              0.0000     0.7183 r
  core/be/be_calculator/csr_cmd_o[76] (bp_be_calculator_top_02_0)           0.0000     0.7183 r
  core/be/csr_cmd[76] (net)                            60.6754              0.0000     0.7183 r
  core/be/be_mem/csr_cmd_i[76] (bp_be_mem_top_02_0)                         0.0000     0.7183 r
  core/be/be_mem/csr_cmd_i[76] (net)                   60.6754              0.0000     0.7183 r
  core/be/be_mem/csr/csr_cmd_i[76] (bp_be_csr_02_0)                         0.0000     0.7183 r
  core/be/be_mem/csr/csr_cmd_i[76] (net)               60.6754              0.0000     0.7183 r
  core/be/be_mem/csr/U211/IN1 (NAND2X0)                           0.2053    0.0099 @   0.7282 r
  core/be/be_mem/csr/U211/QN (NAND2X0)                            0.1627    0.1089     0.8371 f
  core/be/be_mem/csr/n119 (net)                 1      11.7415              0.0000     0.8371 f
  core/be/be_mem/csr/U212/IN2 (NOR2X0)                            0.1627    0.0390 &   0.8760 f
  core/be/be_mem/csr/U212/QN (NOR2X0)                             0.7800    0.3770     1.2531 r
  core/be/be_mem/csr/n1592 (net)               22      94.6212              0.0000     1.2531 r
  core/be/be_mem/csr/icc_place127/INP (INVX0)                     0.7800    0.0853 &   1.3384 r
  core/be/be_mem/csr/icc_place127/ZN (INVX0)                      0.3032    0.1775     1.5159 f
  core/be/be_mem/csr/n1130 (net)                4      21.1912              0.0000     1.5159 f
  core/be/be_mem/csr/U214/IN1 (NOR2X0)                            0.3032    0.0003 &   1.5162 f
  core/be/be_mem/csr/U214/QN (NOR2X0)                             0.1849    0.1025     1.6187 r
  core/be/be_mem/csr/n1825 (net)                3      11.6774              0.0000     1.6187 r
  core/be/be_mem/csr/U215/IN2 (NOR2X0)                            0.1849    0.0001 &   1.6188 r
  core/be/be_mem/csr/U215/QN (NOR2X0)                             0.1029    0.0767     1.6955 f
  core/be/be_mem/csr/n951 (net)                 2       5.7652              0.0000     1.6955 f
  core/be/be_mem/csr/U220/IN1 (NAND2X0)                           0.1029    0.0025 &   1.6980 f
  core/be/be_mem/csr/U220/QN (NAND2X0)                            0.0781    0.0493     1.7473 r
  core/be/be_mem/csr/n124 (net)                 1       3.6869              0.0000     1.7473 r
  core/be/be_mem/csr/U221/IN2 (NOR2X0)                            0.0781    0.0000 &   1.7473 r
  core/be/be_mem/csr/U221/QN (NOR2X0)                             0.1285    0.0903     1.8377 f
  core/be/be_mem/csr/n1286 (net)                4      15.9560              0.0000     1.8377 f
  core/be/be_mem/csr/U1699/IN2 (NAND2X1)                          0.1285    0.0021 &   1.8398 f
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0661    0.0421     1.8818 r
  core/be/be_mem/csr/n1295 (net)                1       3.2257              0.0000     1.8818 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0661    0.0000 &   1.8819 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0306    0.1025     1.9843 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       5.0691              0.0000     1.9843 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9843 f
  core/be/be_mem/csr_illegal_instr_lo (net)             5.0691              0.0000     1.9843 f
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0306    0.0000 &   1.9844 f
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0772    0.0325     2.0168 r
  core/be/be_mem/n8 (net)                       1       7.3442              0.0000     2.0168 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0772    0.0000 &   2.0169 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0728    0.0496     2.0664 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  22.5184   0.0000   2.0664 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0664 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    22.5184              0.0000     2.0664 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0664 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   22.5184              0.0000     2.0664 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0664 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  22.5184             0.0000     2.0664 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0664 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  22.5184   0.0000   2.0664 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0728   0.0002 &   2.0667 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0464   0.0697   2.1364 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.4032   0.0000   2.1364 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0464   0.0000 &   2.1364 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0471   0.0676   2.2040 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.1765   0.0000   2.2040 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0471   0.0001 &   2.2041 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0417   0.0655   2.2696 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.7842   0.0000   2.2696 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0417   0.0000 &   2.2696 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0369   0.0616   2.3312 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.8174   0.0000   2.3312 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0369   0.0000 &   2.3312 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0444   0.0665   2.3977 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.0952   0.0000   2.3977 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0444   0.0000 &   2.3978 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0403   0.0646   2.4624 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.4105   0.0000   2.4624 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0403   0.0000 &   2.4624 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0359   0.0595   2.5219 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.7770   0.0000   2.5219 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0359   0.0000 &   2.5219 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0429   0.0656   2.5875 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.5743   0.0000   2.5875 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0429   0.0000 &   2.5875 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0412   0.0651   2.6526 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.7982   0.0000   2.6526 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0412   0.0000 &   2.6526 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0263   0.0525   2.7051 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   6.7742   0.0000   2.7051 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.7051 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   6.7742      0.0000     2.7051 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/IN1 (NOR2X0)      0.0263    0.0000 &   2.7051 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/QN (NOR2X0)       0.0588    0.0317     2.7369 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (net)     1   3.4828      0.0000     2.7369 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7369 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[14] (net)   3.4828         0.0000     2.7369 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7369 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (net)   3.4828            0.0000     2.7369 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7369 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (net)   3.4828   0.0000   2.7369 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7369 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (net)   3.4828   0.0000   2.7369 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7369 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (net)   3.4828   0.0000   2.7369 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_159)   0.0000   2.7369 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (net)   3.4828   0.0000   2.7369 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/INP (NBUFFX2)   0.0588   0.0000 &   2.7369 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)   0.0264   0.0567   2.7936 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (net)     1   4.0247   0.0000   2.7936 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_159)   0.0000   2.7936 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_vs_0_ (net)   4.0247   0.0000   2.7936 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0264   0.0000 &   2.7936 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0407   0.0627   2.8563 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   6.8966   0.0000   2.8563 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8563 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   6.8966   0.0000   2.8563 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0407   0.0000 &   2.8563 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0401   0.0571   2.9134 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   6.7092   0.0000   2.9134 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9134 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   6.7092   0.0000   2.9134 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0401   0.0000 &   2.9134 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0547   0.0740   2.9874 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  22.1863   0.0000   2.9874 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9874 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  22.1863        0.0000     2.9874 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0547    0.0001 &   2.9875 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0318    0.0552     3.0428 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.6541        0.0000     3.0428 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0428 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.6541              0.0000     3.0428 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0428 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.6541              0.0000     3.0428 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0318    0.0000 &   3.0428 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1655    0.0536     3.0964 f
  core/be/be_mem/csr/n1115 (net)                4      11.9252              0.0000     3.0964 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1655    0.0000 &   3.0964 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1152    0.0706     3.1670 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      10.8331              0.0000     3.1670 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.1152    0.0001 &   3.1671 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1172    0.0643     3.2314 f
  core/be/be_mem/csr/n1202 (net)                3       7.3910              0.0000     3.2314 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1172    0.0000 &   3.2314 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.4054    0.2697 @   3.5011 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     240.3454              0.0000     3.5011 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.5011 f
  core/be/be_mem/trap_pkt_o[2] (net)                  240.3454              0.0000     3.5011 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.5011 f
  core/be/n11 (net)                                   240.3454              0.0000     3.5011 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.5011 f
  core/be/be_checker/trap_pkt_i[2] (net)              240.3454              0.0000     3.5011 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.5011 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     240.3454              0.0000     3.5011 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.4059    0.0019 @   3.5030 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.1034    0.1421     3.6452 f
  core/be/be_checker/director/n145 (net)        4      31.4938              0.0000     3.6452 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1034    0.0005 &   3.6457 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1289    0.0686     3.7143 r
  core/be/be_checker/director/n4 (net)          5      17.4083              0.0000     3.7143 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1289    0.0001 &   3.7143 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1822    0.1809 @   3.8952 f
  core/be/be_checker/director/flush_o (net)     7      54.4907              0.0000     3.8952 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.8952 f
  core/be/be_checker/flush_o (net)                     54.4907              0.0000     3.8952 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.8952 f
  core/be/flush (net)                                  54.4907              0.0000     3.8952 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.8952 f
  core/be/be_calculator/flush_i (net)                  54.4907              0.0000     3.8952 f
  core/be/be_calculator/U23/IN1 (OR2X2)                           0.1824    0.0188 @   3.9141 f
  core/be/be_calculator/U23/Q (OR2X2)                             0.1177    0.1322 @   4.0463 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  72.2975       0.0000     4.0463 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0463 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      72.2975              0.0000     4.0463 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1178    0.0070 @   4.0533 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1543    0.0741     4.1274 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  21.7654           0.0000     4.1274 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1274 r
  core/be/be_calculator/mmu_cmd_v_o (net)              21.7654              0.0000     4.1274 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1274 r
  core/be/mmu_cmd_v (net)                              21.7654              0.0000     4.1274 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1274 r
  core/be/be_mem/mmu_cmd_v_i (net)                     21.7654              0.0000     4.1274 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1543    0.0043 &   4.1317 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.0990    0.1319     4.2636 r
  core/be/be_mem/dcache_pkt_v (net)             2      22.4689              0.0000     4.2636 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2636 r
  core/be/be_mem/dcache/v_i (net)                      22.4689              0.0000     4.2636 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.0990    0.0194 &   4.2830 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0870    0.1495 @   4.4326 f
  core/be/be_mem/dcache/n664 (net)              9      49.9491              0.0000     4.4326 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0876    0.0028 @   4.4354 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.1910    0.0882     4.5236 r
  core/be/be_mem/dcache/n734 (net)             10      30.0214              0.0000     4.5236 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.1910    0.0004 &   4.5240 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.4183    0.2701     4.7941 f
  core/be/be_mem/dcache/n733 (net)             13      65.3679              0.0000     4.7941 f
  core/be/be_mem/dcache/icc_place169/INP (INVX0)                  0.4183    0.0087 &   4.8029 f
  core/be/be_mem/dcache/icc_place169/ZN (INVX0)                   0.1231    0.0572     4.8601 r
  core/be/be_mem/dcache/n1037 (net)             1       4.0340              0.0000     4.8601 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.1231    0.0000 &   4.8601 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1616    0.0949     4.9550 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  10.1476           0.0000     4.9550 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9550 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            10.1476              0.0000     4.9550 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9550 f
  core/be/data_mem_pkt_ready_o (net)                   10.1476              0.0000     4.9550 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9550 f
  core/data_mem_pkt_ready_o[1] (net)                   10.1476              0.0000     4.9550 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9550 f
  data_mem_pkt_ready_lo[1] (net)                       10.1476              0.0000     4.9550 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9550 f
  uce_1__uce/data_mem_pkt_ready_i (net)                10.1476              0.0000     4.9550 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1616    0.0001 &   4.9551 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1101    0.0705     5.0256 r
  uce_1__uce/n19 (net)                          2       5.2000              0.0000     5.0256 r
  uce_1__uce/U52/INP (INVX0)                                      0.1101    0.0000 &   5.0256 r
  uce_1__uce/U52/ZN (INVX0)                                       0.0889    0.0647     5.0903 f
  uce_1__uce/n36 (net)                          4      11.1588              0.0000     5.0903 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.0889    0.0000 &   5.0904 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0589    0.1019     5.1923 f
  uce_1__uce/cache_req_complete_o (net)         2       8.3762              0.0000     5.1923 f
  uce_1__uce/U72/INP (INVX0)                                      0.0589    0.0001 &   5.1924 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0743    0.0460     5.2384 r
  uce_1__uce/n106 (net)                         2       8.6080              0.0000     5.2384 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0743    0.0016 &   5.2400 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2745    0.2074 @   5.4474 f
  uce_1__uce/mem_resp_yumi_o (net)              3      98.0038              0.0000     5.4474 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4474 f
  mem_resp_yumi_lo[1] (net)                            98.0038              0.0000     5.4474 f
  U3128/IN2 (AO22X1)                                              0.2808    0.0449 @   5.4922 f
  U3128/Q (AO22X1)                                                0.0590    0.1190     5.6112 f
  io_resp_yumi_o (net)                          1       5.5104              0.0000     5.6112 f
  io_resp_yumi_o (out)                                            0.0590    0.0242 &   5.6355 f
  data arrival time                                                                    5.6355

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6355
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2645


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4476     0.4476
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__77_/CLK (DFFX1)   0.2168   0.0000   0.4476 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__77_/Q (DFFX1)   0.1619   0.2843 @   0.7319 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[77] (net)     5  56.2170   0.0000   0.7319 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[77] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7319 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[77] (net)   56.2170              0.0000     0.7319 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[77] (bp_be_pipe_mem_02_0)        0.0000     0.7319 f
  core/be/be_calculator/csr_cmd_o[77] (net)            56.2170              0.0000     0.7319 f
  core/be/be_calculator/csr_cmd_o[77] (bp_be_calculator_top_02_0)           0.0000     0.7319 f
  core/be/csr_cmd[77] (net)                            56.2170              0.0000     0.7319 f
  core/be/be_mem/csr_cmd_i[77] (bp_be_mem_top_02_0)                         0.0000     0.7319 f
  core/be/be_mem/csr_cmd_i[77] (net)                   56.2170              0.0000     0.7319 f
  core/be/be_mem/csr/csr_cmd_i[77] (bp_be_csr_02_0)                         0.0000     0.7319 f
  core/be/be_mem/csr/csr_cmd_i[77] (net)               56.2170              0.0000     0.7319 f
  core/be/be_mem/csr/U211/IN2 (NAND2X0)                           0.1630    0.0128 @   0.7447 f
  core/be/be_mem/csr/U211/QN (NAND2X0)                            0.1604    0.1012     0.8459 r
  core/be/be_mem/csr/n119 (net)                 1      11.8118              0.0000     0.8459 r
  core/be/be_mem/csr/U212/IN2 (NOR2X0)                            0.1604    0.0394 &   0.8853 r
  core/be/be_mem/csr/U212/QN (NOR2X0)                             0.5886    0.3578     1.2431 f
  core/be/be_mem/csr/n1592 (net)               22      93.8998              0.0000     1.2431 f
  core/be/be_mem/csr/icc_place127/INP (INVX0)                     0.5886    0.0610 &   1.3042 f
  core/be/be_mem/csr/icc_place127/ZN (INVX0)                      0.2787    0.1587     1.4629 r
  core/be/be_mem/csr/n1130 (net)                4      21.5496              0.0000     1.4629 r
  core/be/be_mem/csr/U214/IN1 (NOR2X0)                            0.2787    0.0003 &   1.4632 r
  core/be/be_mem/csr/U214/QN (NOR2X0)                             0.1482    0.1060     1.5692 f
  core/be/be_mem/csr/n1825 (net)                3      11.5434              0.0000     1.5692 f
  core/be/be_mem/csr/U215/IN2 (NOR2X0)                            0.1482    0.0001 &   1.5693 f
  core/be/be_mem/csr/U215/QN (NOR2X0)                             0.0970    0.0532     1.6226 r
  core/be/be_mem/csr/n951 (net)                 2       5.8375              0.0000     1.6226 r
  core/be/be_mem/csr/U220/IN1 (NAND2X0)                           0.0970    0.0026 &   1.6252 r
  core/be/be_mem/csr/U220/QN (NAND2X0)                            0.0731    0.0506     1.6758 f
  core/be/be_mem/csr/n124 (net)                 1       3.6166              0.0000     1.6758 f
  core/be/be_mem/csr/U221/IN2 (NOR2X0)                            0.0731    0.0000 &   1.6758 f
  core/be/be_mem/csr/U221/QN (NOR2X0)                             0.1648    0.0864     1.7622 r
  core/be/be_mem/csr/n1286 (net)                4      16.2614              0.0000     1.7622 r
  core/be/be_mem/csr/U1699/IN2 (NAND2X1)                          0.1648    0.0031 &   1.7652 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0594    0.0351     1.8004 f
  core/be/be_mem/csr/n1295 (net)                1       3.2013              0.0000     1.8004 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0594    0.0000 &   1.8004 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0339    0.1026     1.9030 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       5.1196              0.0000     1.9030 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9030 r
  core/be/be_mem/csr_illegal_instr_lo (net)             5.1196              0.0000     1.9030 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0339    0.0000 &   1.9030 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0647    0.0354     1.9384 f
  core/be/be_mem/n8 (net)                       1       7.2924              0.0000     1.9384 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0647    0.0000 &   1.9384 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0833    0.0454     1.9839 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  22.9091   0.0000   1.9839 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9839 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    22.9091              0.0000     1.9839 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9839 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   22.9091              0.0000     1.9839 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9839 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  22.9091             0.0000     1.9839 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9839 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  22.9091   0.0000   1.9839 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0833   0.0002 &   1.9841 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0508   0.0721   2.0562 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.6342   0.0000   2.0562 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0508   0.0014 &   2.0576 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0521   0.0742   2.1317 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.3633   0.0000   2.1317 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0521   0.0001 &   2.1319 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0464   0.0725   2.2043 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.9710   0.0000   2.2043 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0464   0.0000 &   2.2044 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0409   0.0679   2.2723 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.9450   0.0000   2.2723 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0409   0.0000 &   2.2723 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0499   0.0716   2.3439 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.3262   0.0000   2.3439 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0499   0.0000 &   2.3439 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0454   0.0714   2.4153 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.5973   0.0000   2.4153 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0454   0.0000 &   2.4153 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0396   0.0658   2.4811 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.9046   0.0000   2.4811 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0396   0.0000 &   2.4811 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0485   0.0705   2.5516 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.8053   0.0000   2.5516 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0485   0.0000 &   2.5516 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0464   0.0716   2.6232 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.9850   0.0000   2.6232 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0464   0.0000 &   2.6232 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0299   0.0563   2.6795 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   6.8930   0.0000   2.6795 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6795 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   6.8930      0.0000     2.6795 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/INP (INVX0)       0.0299    0.0000 &   2.6795 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/ZN (INVX0)        0.0297    0.0237     2.7033 f
  core/be/be_mem/csr/mcause_exception_enc/a/n1 (net)     1   3.0829         0.0000     2.7033 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/IN2 (NOR2X0)      0.0297    0.0000 &   2.7033 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/QN (NOR2X0)       0.0585    0.0341     2.7374 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (net)     1   3.1451      0.0000     2.7374 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7374 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[13] (net)   3.1451         0.0000     2.7374 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7374 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (net)   3.1451            0.0000     2.7374 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7374 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (net)   3.1451   0.0000   2.7374 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7374 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (net)   3.1451   0.0000   2.7374 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (bsg_encode_one_hot_width_p2_83)   0.0000   2.7374 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (net)   3.1451   0.0000   2.7374 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (bsg_encode_one_hot_width_p1_160)   0.0000   2.7374 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (net)   3.1451   0.0000   2.7374 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/INP (NBUFFX2)   0.0585   0.0000 &   2.7374 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/Z (NBUFFX2)   0.0309   0.0598   2.7972 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (net)     2   7.3455   0.0000   2.7972 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (bsg_encode_one_hot_width_p1_160)   0.0000   2.7972 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/addr_o[0] (net)   7.3455   0.0000   2.7972 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/IN1 (OR2X1)   0.0309   0.0000 &   2.7973 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/Q (OR2X1)   0.0337   0.0506   2.8478 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (net)     1   4.3030   0.0000   2.8478 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p2_83)   0.0000   2.8478 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_vs_0_ (net)   4.3030   0.0000   2.8478 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0337   0.0007 &   2.8486 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0401   0.0642   2.9128 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   6.7092   0.0000   2.9128 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9128 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   6.7092   0.0000   2.9128 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0401   0.0000 &   2.9128 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0547   0.0740   2.9867 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  22.1863   0.0000   2.9867 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9867 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  22.1863        0.0000     2.9867 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0547    0.0001 &   2.9869 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0318    0.0552     3.0421 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.6541        0.0000     3.0421 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0421 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.6541              0.0000     3.0421 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0421 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.6541              0.0000     3.0421 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0318    0.0000 &   3.0422 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1655    0.0536     3.0958 f
  core/be/be_mem/csr/n1115 (net)                4      11.9252              0.0000     3.0958 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1655    0.0000 &   3.0958 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1152    0.0706     3.1664 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      10.8331              0.0000     3.1664 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.1152    0.0001 &   3.1664 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1172    0.0643     3.2307 f
  core/be/be_mem/csr/n1202 (net)                3       7.3910              0.0000     3.2307 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1172    0.0000 &   3.2307 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.4054    0.2697 @   3.5005 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     240.3454              0.0000     3.5005 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.5005 f
  core/be/be_mem/trap_pkt_o[2] (net)                  240.3454              0.0000     3.5005 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.5005 f
  core/be/n11 (net)                                   240.3454              0.0000     3.5005 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.5005 f
  core/be/be_checker/trap_pkt_i[2] (net)              240.3454              0.0000     3.5005 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.5005 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     240.3454              0.0000     3.5005 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.4059    0.0019 @   3.5024 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.1034    0.1421     3.6445 f
  core/be/be_checker/director/n145 (net)        4      31.4938              0.0000     3.6445 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1034    0.0005 &   3.6450 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1289    0.0686     3.7136 r
  core/be/be_checker/director/n4 (net)          5      17.4083              0.0000     3.7136 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1289    0.0001 &   3.7137 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1822    0.1809 @   3.8946 f
  core/be/be_checker/director/flush_o (net)     7      54.4907              0.0000     3.8946 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.8946 f
  core/be/be_checker/flush_o (net)                     54.4907              0.0000     3.8946 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.8946 f
  core/be/flush (net)                                  54.4907              0.0000     3.8946 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.8946 f
  core/be/be_calculator/flush_i (net)                  54.4907              0.0000     3.8946 f
  core/be/be_calculator/U23/IN1 (OR2X2)                           0.1824    0.0188 @   3.9134 f
  core/be/be_calculator/U23/Q (OR2X2)                             0.1177    0.1322 @   4.0456 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  72.2975       0.0000     4.0456 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0456 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      72.2975              0.0000     4.0456 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1178    0.0070 @   4.0526 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1543    0.0741     4.1268 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  21.7654           0.0000     4.1268 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1268 r
  core/be/be_calculator/mmu_cmd_v_o (net)              21.7654              0.0000     4.1268 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1268 r
  core/be/mmu_cmd_v (net)                              21.7654              0.0000     4.1268 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1268 r
  core/be/be_mem/mmu_cmd_v_i (net)                     21.7654              0.0000     4.1268 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1543    0.0043 &   4.1310 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.0990    0.1319     4.2630 r
  core/be/be_mem/dcache_pkt_v (net)             2      22.4689              0.0000     4.2630 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2630 r
  core/be/be_mem/dcache/v_i (net)                      22.4689              0.0000     4.2630 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.0990    0.0194 &   4.2824 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0870    0.1495 @   4.4319 f
  core/be/be_mem/dcache/n664 (net)              9      49.9491              0.0000     4.4319 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0876    0.0028 @   4.4348 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.1910    0.0882     4.5229 r
  core/be/be_mem/dcache/n734 (net)             10      30.0214              0.0000     4.5229 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.1910    0.0004 &   4.5234 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.4183    0.2701     4.7935 f
  core/be/be_mem/dcache/n733 (net)             13      65.3679              0.0000     4.7935 f
  core/be/be_mem/dcache/icc_place169/INP (INVX0)                  0.4183    0.0087 &   4.8022 f
  core/be/be_mem/dcache/icc_place169/ZN (INVX0)                   0.1231    0.0572     4.8594 r
  core/be/be_mem/dcache/n1037 (net)             1       4.0340              0.0000     4.8594 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.1231    0.0000 &   4.8594 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1616    0.0949     4.9543 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  10.1476           0.0000     4.9543 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9543 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            10.1476              0.0000     4.9543 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9543 f
  core/be/data_mem_pkt_ready_o (net)                   10.1476              0.0000     4.9543 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9543 f
  core/data_mem_pkt_ready_o[1] (net)                   10.1476              0.0000     4.9543 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9543 f
  data_mem_pkt_ready_lo[1] (net)                       10.1476              0.0000     4.9543 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9543 f
  uce_1__uce/data_mem_pkt_ready_i (net)                10.1476              0.0000     4.9543 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1616    0.0001 &   4.9544 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1101    0.0705     5.0250 r
  uce_1__uce/n19 (net)                          2       5.2000              0.0000     5.0250 r
  uce_1__uce/U52/INP (INVX0)                                      0.1101    0.0000 &   5.0250 r
  uce_1__uce/U52/ZN (INVX0)                                       0.0889    0.0647     5.0897 f
  uce_1__uce/n36 (net)                          4      11.1588              0.0000     5.0897 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.0889    0.0000 &   5.0897 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0589    0.1019     5.1916 f
  uce_1__uce/cache_req_complete_o (net)         2       8.3762              0.0000     5.1916 f
  uce_1__uce/U72/INP (INVX0)                                      0.0589    0.0001 &   5.1917 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0743    0.0460     5.2377 r
  uce_1__uce/n106 (net)                         2       8.6080              0.0000     5.2377 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0743    0.0016 &   5.2393 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2745    0.2074 @   5.4467 f
  uce_1__uce/mem_resp_yumi_o (net)              3      98.0038              0.0000     5.4467 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4467 f
  mem_resp_yumi_lo[1] (net)                            98.0038              0.0000     5.4467 f
  U3128/IN2 (AO22X1)                                              0.2808    0.0449 @   5.4916 f
  U3128/Q (AO22X1)                                                0.0590    0.1190     5.6106 f
  io_resp_yumi_o (net)                          1       5.5104              0.0000     5.6106 f
  io_resp_yumi_o (out)                                            0.0590    0.0242 &   5.6348 f
  data arrival time                                                                    5.6348

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6348
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2652


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4474     0.4474
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/CLK (DFFX1)   0.2168   0.0000   0.4474 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/Q (DFFX1)   0.2043   0.2709 @   0.7183 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (net)     7  60.6754   0.0000   0.7183 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7183 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (net)   60.6754              0.0000     0.7183 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (bp_be_pipe_mem_02_0)        0.0000     0.7183 r
  core/be/be_calculator/csr_cmd_o[76] (net)            60.6754              0.0000     0.7183 r
  core/be/be_calculator/csr_cmd_o[76] (bp_be_calculator_top_02_0)           0.0000     0.7183 r
  core/be/csr_cmd[76] (net)                            60.6754              0.0000     0.7183 r
  core/be/be_mem/csr_cmd_i[76] (bp_be_mem_top_02_0)                         0.0000     0.7183 r
  core/be/be_mem/csr_cmd_i[76] (net)                   60.6754              0.0000     0.7183 r
  core/be/be_mem/csr/csr_cmd_i[76] (bp_be_csr_02_0)                         0.0000     0.7183 r
  core/be/be_mem/csr/csr_cmd_i[76] (net)               60.6754              0.0000     0.7183 r
  core/be/be_mem/csr/U211/IN1 (NAND2X0)                           0.2053    0.0099 @   0.7282 r
  core/be/be_mem/csr/U211/QN (NAND2X0)                            0.1627    0.1089     0.8371 f
  core/be/be_mem/csr/n119 (net)                 1      11.7415              0.0000     0.8371 f
  core/be/be_mem/csr/U212/IN2 (NOR2X0)                            0.1627    0.0390 &   0.8760 f
  core/be/be_mem/csr/U212/QN (NOR2X0)                             0.7800    0.3770     1.2531 r
  core/be/be_mem/csr/n1592 (net)               22      94.6212              0.0000     1.2531 r
  core/be/be_mem/csr/icc_place127/INP (INVX0)                     0.7800    0.0853 &   1.3384 r
  core/be/be_mem/csr/icc_place127/ZN (INVX0)                      0.3032    0.1775     1.5159 f
  core/be/be_mem/csr/n1130 (net)                4      21.1912              0.0000     1.5159 f
  core/be/be_mem/csr/U214/IN1 (NOR2X0)                            0.3032    0.0003 &   1.5162 f
  core/be/be_mem/csr/U214/QN (NOR2X0)                             0.1849    0.1025     1.6187 r
  core/be/be_mem/csr/n1825 (net)                3      11.6774              0.0000     1.6187 r
  core/be/be_mem/csr/U215/IN2 (NOR2X0)                            0.1849    0.0001 &   1.6188 r
  core/be/be_mem/csr/U215/QN (NOR2X0)                             0.1029    0.0767     1.6955 f
  core/be/be_mem/csr/n951 (net)                 2       5.7652              0.0000     1.6955 f
  core/be/be_mem/csr/U220/IN1 (NAND2X0)                           0.1029    0.0025 &   1.6980 f
  core/be/be_mem/csr/U220/QN (NAND2X0)                            0.0781    0.0493     1.7473 r
  core/be/be_mem/csr/n124 (net)                 1       3.6869              0.0000     1.7473 r
  core/be/be_mem/csr/U221/IN2 (NOR2X0)                            0.0781    0.0000 &   1.7473 r
  core/be/be_mem/csr/U221/QN (NOR2X0)                             0.1285    0.0903     1.8377 f
  core/be/be_mem/csr/n1286 (net)                4      15.9560              0.0000     1.8377 f
  core/be/be_mem/csr/U1699/IN2 (NAND2X1)                          0.1285    0.0021 &   1.8398 f
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0661    0.0421     1.8818 r
  core/be/be_mem/csr/n1295 (net)                1       3.2257              0.0000     1.8818 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0661    0.0000 &   1.8819 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0306    0.1025     1.9843 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       5.0691              0.0000     1.9843 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9843 f
  core/be/be_mem/csr_illegal_instr_lo (net)             5.0691              0.0000     1.9843 f
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0306    0.0000 &   1.9844 f
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0772    0.0325     2.0168 r
  core/be/be_mem/n8 (net)                       1       7.3442              0.0000     2.0168 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0772    0.0000 &   2.0169 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0728    0.0496     2.0664 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  22.5184   0.0000   2.0664 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0664 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    22.5184              0.0000     2.0664 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0664 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   22.5184              0.0000     2.0664 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0664 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  22.5184             0.0000     2.0664 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0664 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  22.5184   0.0000   2.0664 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0728   0.0002 &   2.0667 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0464   0.0697   2.1364 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.4032   0.0000   2.1364 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0464   0.0000 &   2.1364 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0471   0.0676   2.2040 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.1765   0.0000   2.2040 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0471   0.0001 &   2.2041 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0417   0.0655   2.2696 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.7842   0.0000   2.2696 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0417   0.0000 &   2.2696 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0369   0.0616   2.3312 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.8174   0.0000   2.3312 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0369   0.0000 &   2.3312 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0444   0.0665   2.3977 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.0952   0.0000   2.3977 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0444   0.0000 &   2.3978 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0403   0.0646   2.4624 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.4105   0.0000   2.4624 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0403   0.0000 &   2.4624 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0359   0.0595   2.5219 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.7770   0.0000   2.5219 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0359   0.0000 &   2.5219 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0429   0.0656   2.5875 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.5743   0.0000   2.5875 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0429   0.0000 &   2.5875 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0412   0.0651   2.6526 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.7982   0.0000   2.6526 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6526 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[14] (net)   8.7982      0.0000     2.6526 f
  core/be/be_mem/csr/mcause_exception_enc/a/U15/INP (INVX0)       0.0412    0.0000 &   2.6526 f
  core/be/be_mem/csr/mcause_exception_enc/a/U15/ZN (INVX0)        0.0554    0.0343     2.6869 r
  core/be/be_mem/csr/mcause_exception_enc/a/n2 (net)     2   6.0436         0.0000     2.6869 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN2 (AND2X1)      0.0554    0.0000 &   2.6869 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0334    0.0596     2.7466 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.5650      0.0000     2.7466 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7466 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.5650         0.0000     2.7466 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7466 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.5650            0.0000     2.7466 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7466 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.5650   0.0000   2.7466 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7466 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.5650   0.0000   2.7466 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7466 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.5650   0.0000   2.7466 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.7466 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.5650   0.0000   2.7466 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0334   0.0000 &   2.7466 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0297   0.0532   2.7998 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.1419   0.0000   2.7998 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.7998 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   7.1419   0.0000   2.7998 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0297   0.0000 &   2.7998 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0407   0.0547   2.8545 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   6.8966   0.0000   2.8545 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8545 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   6.8966   0.0000   2.8545 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0407   0.0000 &   2.8546 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0401   0.0571   2.9116 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   6.7092   0.0000   2.9116 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9116 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   6.7092   0.0000   2.9116 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0401   0.0000 &   2.9116 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0547   0.0740   2.9856 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  22.1863   0.0000   2.9856 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9856 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  22.1863        0.0000     2.9856 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0547    0.0001 &   2.9857 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0318    0.0552     3.0410 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.6541        0.0000     3.0410 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0410 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.6541              0.0000     3.0410 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0410 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.6541              0.0000     3.0410 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0318    0.0000 &   3.0410 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1655    0.0536     3.0946 f
  core/be/be_mem/csr/n1115 (net)                4      11.9252              0.0000     3.0946 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1655    0.0000 &   3.0947 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1152    0.0706     3.1652 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      10.8331              0.0000     3.1652 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.1152    0.0001 &   3.1653 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1172    0.0643     3.2296 f
  core/be/be_mem/csr/n1202 (net)                3       7.3910              0.0000     3.2296 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1172    0.0000 &   3.2296 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.4054    0.2697 @   3.4993 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     240.3454              0.0000     3.4993 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4993 f
  core/be/be_mem/trap_pkt_o[2] (net)                  240.3454              0.0000     3.4993 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4993 f
  core/be/n11 (net)                                   240.3454              0.0000     3.4993 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4993 f
  core/be/be_checker/trap_pkt_i[2] (net)              240.3454              0.0000     3.4993 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4993 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     240.3454              0.0000     3.4993 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.4059    0.0019 @   3.5012 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.1034    0.1421     3.6434 f
  core/be/be_checker/director/n145 (net)        4      31.4938              0.0000     3.6434 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1034    0.0005 &   3.6439 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1289    0.0686     3.7125 r
  core/be/be_checker/director/n4 (net)          5      17.4083              0.0000     3.7125 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1289    0.0001 &   3.7126 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1822    0.1809 @   3.8935 f
  core/be/be_checker/director/flush_o (net)     7      54.4907              0.0000     3.8935 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.8935 f
  core/be/be_checker/flush_o (net)                     54.4907              0.0000     3.8935 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.8935 f
  core/be/flush (net)                                  54.4907              0.0000     3.8935 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.8935 f
  core/be/be_calculator/flush_i (net)                  54.4907              0.0000     3.8935 f
  core/be/be_calculator/U23/IN1 (OR2X2)                           0.1824    0.0188 @   3.9123 f
  core/be/be_calculator/U23/Q (OR2X2)                             0.1177    0.1322 @   4.0445 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  72.2975       0.0000     4.0445 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0445 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      72.2975              0.0000     4.0445 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1178    0.0070 @   4.0515 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1543    0.0741     4.1256 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  21.7654           0.0000     4.1256 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1256 r
  core/be/be_calculator/mmu_cmd_v_o (net)              21.7654              0.0000     4.1256 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1256 r
  core/be/mmu_cmd_v (net)                              21.7654              0.0000     4.1256 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1256 r
  core/be/be_mem/mmu_cmd_v_i (net)                     21.7654              0.0000     4.1256 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1543    0.0043 &   4.1299 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.0990    0.1319     4.2618 r
  core/be/be_mem/dcache_pkt_v (net)             2      22.4689              0.0000     4.2618 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2618 r
  core/be/be_mem/dcache/v_i (net)                      22.4689              0.0000     4.2618 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.0990    0.0194 &   4.2813 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0870    0.1495 @   4.4308 f
  core/be/be_mem/dcache/n664 (net)              9      49.9491              0.0000     4.4308 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0876    0.0028 @   4.4336 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.1910    0.0882     4.5218 r
  core/be/be_mem/dcache/n734 (net)             10      30.0214              0.0000     4.5218 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.1910    0.0004 &   4.5222 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.4183    0.2701     4.7923 f
  core/be/be_mem/dcache/n733 (net)             13      65.3679              0.0000     4.7923 f
  core/be/be_mem/dcache/icc_place169/INP (INVX0)                  0.4183    0.0087 &   4.8011 f
  core/be/be_mem/dcache/icc_place169/ZN (INVX0)                   0.1231    0.0572     4.8583 r
  core/be/be_mem/dcache/n1037 (net)             1       4.0340              0.0000     4.8583 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.1231    0.0000 &   4.8583 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1616    0.0949     4.9532 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  10.1476           0.0000     4.9532 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9532 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            10.1476              0.0000     4.9532 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9532 f
  core/be/data_mem_pkt_ready_o (net)                   10.1476              0.0000     4.9532 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9532 f
  core/data_mem_pkt_ready_o[1] (net)                   10.1476              0.0000     4.9532 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9532 f
  data_mem_pkt_ready_lo[1] (net)                       10.1476              0.0000     4.9532 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9532 f
  uce_1__uce/data_mem_pkt_ready_i (net)                10.1476              0.0000     4.9532 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1616    0.0001 &   4.9533 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1101    0.0705     5.0238 r
  uce_1__uce/n19 (net)                          2       5.2000              0.0000     5.0238 r
  uce_1__uce/U52/INP (INVX0)                                      0.1101    0.0000 &   5.0238 r
  uce_1__uce/U52/ZN (INVX0)                                       0.0889    0.0647     5.0885 f
  uce_1__uce/n36 (net)                          4      11.1588              0.0000     5.0885 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.0889    0.0000 &   5.0886 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0589    0.1019     5.1905 f
  uce_1__uce/cache_req_complete_o (net)         2       8.3762              0.0000     5.1905 f
  uce_1__uce/U72/INP (INVX0)                                      0.0589    0.0001 &   5.1906 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0743    0.0460     5.2366 r
  uce_1__uce/n106 (net)                         2       8.6080              0.0000     5.2366 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0743    0.0016 &   5.2382 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2745    0.2074 @   5.4456 f
  uce_1__uce/mem_resp_yumi_o (net)              3      98.0038              0.0000     5.4456 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4456 f
  mem_resp_yumi_lo[1] (net)                            98.0038              0.0000     5.4456 f
  U3128/IN2 (AO22X1)                                              0.2808    0.0449 @   5.4904 f
  U3128/Q (AO22X1)                                                0.0590    0.1190     5.6095 f
  io_resp_yumi_o (net)                          1       5.5104              0.0000     5.6095 f
  io_resp_yumi_o (out)                                            0.0590    0.0242 &   5.6337 f
  data arrival time                                                                    5.6337

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6337
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2663


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4474     0.4474
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/CLK (DFFX1)   0.2168   0.0000   0.4474 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/Q (DFFX1)   0.1719   0.2897 @   0.7371 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (net)     7  60.3557   0.0000   0.7371 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7371 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (net)   60.3557              0.0000     0.7371 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (bp_be_pipe_mem_02_0)        0.0000     0.7371 f
  core/be/be_calculator/csr_cmd_o[76] (net)            60.3557              0.0000     0.7371 f
  core/be/be_calculator/csr_cmd_o[76] (bp_be_calculator_top_02_0)           0.0000     0.7371 f
  core/be/csr_cmd[76] (net)                            60.3557              0.0000     0.7371 f
  core/be/be_mem/csr_cmd_i[76] (bp_be_mem_top_02_0)                         0.0000     0.7371 f
  core/be/be_mem/csr_cmd_i[76] (net)                   60.3557              0.0000     0.7371 f
  core/be/be_mem/csr/csr_cmd_i[76] (bp_be_csr_02_0)                         0.0000     0.7371 f
  core/be/be_mem/csr/csr_cmd_i[76] (net)               60.3557              0.0000     0.7371 f
  core/be/be_mem/csr/U211/IN1 (NAND2X0)                           0.1730    0.0084 @   0.7455 f
  core/be/be_mem/csr/U211/QN (NAND2X0)                            0.1604    0.0985     0.8441 r
  core/be/be_mem/csr/n119 (net)                 1      11.8118              0.0000     0.8441 r
  core/be/be_mem/csr/U212/IN2 (NOR2X0)                            0.1604    0.0394 &   0.8835 r
  core/be/be_mem/csr/U212/QN (NOR2X0)                             0.5886    0.3578     1.2413 f
  core/be/be_mem/csr/n1592 (net)               22      93.8998              0.0000     1.2413 f
  core/be/be_mem/csr/icc_place127/INP (INVX0)                     0.5886    0.0610 &   1.3023 f
  core/be/be_mem/csr/icc_place127/ZN (INVX0)                      0.2787    0.1587     1.4610 r
  core/be/be_mem/csr/n1130 (net)                4      21.5496              0.0000     1.4610 r
  core/be/be_mem/csr/U214/IN1 (NOR2X0)                            0.2787    0.0003 &   1.4614 r
  core/be/be_mem/csr/U214/QN (NOR2X0)                             0.1482    0.1060     1.5674 f
  core/be/be_mem/csr/n1825 (net)                3      11.5434              0.0000     1.5674 f
  core/be/be_mem/csr/U215/IN2 (NOR2X0)                            0.1482    0.0001 &   1.5675 f
  core/be/be_mem/csr/U215/QN (NOR2X0)                             0.0970    0.0532     1.6207 r
  core/be/be_mem/csr/n951 (net)                 2       5.8375              0.0000     1.6207 r
  core/be/be_mem/csr/U220/IN1 (NAND2X0)                           0.0970    0.0026 &   1.6233 r
  core/be/be_mem/csr/U220/QN (NAND2X0)                            0.0731    0.0506     1.6739 f
  core/be/be_mem/csr/n124 (net)                 1       3.6166              0.0000     1.6739 f
  core/be/be_mem/csr/U221/IN2 (NOR2X0)                            0.0731    0.0000 &   1.6739 f
  core/be/be_mem/csr/U221/QN (NOR2X0)                             0.1648    0.0864     1.7603 r
  core/be/be_mem/csr/n1286 (net)                4      16.2614              0.0000     1.7603 r
  core/be/be_mem/csr/U1699/IN2 (NAND2X1)                          0.1648    0.0031 &   1.7634 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0594    0.0351     1.7985 f
  core/be/be_mem/csr/n1295 (net)                1       3.2013              0.0000     1.7985 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0594    0.0000 &   1.7985 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0339    0.1026     1.9011 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       5.1196              0.0000     1.9011 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9011 r
  core/be/be_mem/csr_illegal_instr_lo (net)             5.1196              0.0000     1.9011 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0339    0.0000 &   1.9012 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0647    0.0354     1.9365 f
  core/be/be_mem/n8 (net)                       1       7.2924              0.0000     1.9365 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0647    0.0000 &   1.9366 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0833    0.0454     1.9820 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  22.9091   0.0000   1.9820 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9820 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    22.9091              0.0000     1.9820 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9820 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   22.9091              0.0000     1.9820 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9820 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  22.9091             0.0000     1.9820 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9820 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  22.9091   0.0000   1.9820 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0833   0.0002 &   1.9822 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0508   0.0721   2.0543 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.6342   0.0000   2.0543 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0508   0.0014 &   2.0557 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0521   0.0742   2.1299 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.3633   0.0000   2.1299 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0521   0.0001 &   2.1300 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0464   0.0725   2.2025 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.9710   0.0000   2.2025 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0464   0.0000 &   2.2025 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0409   0.0679   2.2704 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.9450   0.0000   2.2704 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0409   0.0000 &   2.2704 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0499   0.0716   2.3420 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.3262   0.0000   2.3420 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0499   0.0000 &   2.3420 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0454   0.0714   2.4134 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.5973   0.0000   2.4134 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0454   0.0000 &   2.4134 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0396   0.0658   2.4792 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.9046   0.0000   2.4792 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0396   0.0000 &   2.4793 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0485   0.0705   2.5497 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.8053   0.0000   2.5497 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0485   0.0000 &   2.5498 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0464   0.0716   2.6213 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.9850   0.0000   2.6213 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0464   0.0000 &   2.6214 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0299   0.0563   2.6777 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   6.8930   0.0000   2.6777 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6777 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   6.8930      0.0000     2.6777 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/INP (INVX0)       0.0299    0.0000 &   2.6777 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/ZN (INVX0)        0.0297    0.0237     2.7014 f
  core/be/be_mem/csr/mcause_exception_enc/a/n1 (net)     1   3.0829         0.0000     2.7014 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/IN2 (NOR2X0)      0.0297    0.0000 &   2.7014 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/QN (NOR2X0)       0.0585    0.0341     2.7355 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (net)     1   3.1451      0.0000     2.7355 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7355 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[13] (net)   3.1451         0.0000     2.7355 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7355 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (net)   3.1451            0.0000     2.7355 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7355 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (net)   3.1451   0.0000   2.7355 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7355 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (net)   3.1451   0.0000   2.7355 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (bsg_encode_one_hot_width_p2_83)   0.0000   2.7355 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (net)   3.1451   0.0000   2.7355 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (bsg_encode_one_hot_width_p1_160)   0.0000   2.7355 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (net)   3.1451   0.0000   2.7355 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/INP (NBUFFX2)   0.0585   0.0000 &   2.7355 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/Z (NBUFFX2)   0.0309   0.0598   2.7954 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (net)     2   7.3455   0.0000   2.7954 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (bsg_encode_one_hot_width_p1_160)   0.0000   2.7954 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/addr_o[0] (net)   7.3455   0.0000   2.7954 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/IN1 (OR2X1)   0.0309   0.0000 &   2.7954 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/Q (OR2X1)   0.0337   0.0506   2.8460 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (net)     1   4.3030   0.0000   2.8460 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p2_83)   0.0000   2.8460 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_vs_0_ (net)   4.3030   0.0000   2.8460 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0337   0.0007 &   2.8467 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0401   0.0642   2.9109 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   6.7092   0.0000   2.9109 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9109 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   6.7092   0.0000   2.9109 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0401   0.0000 &   2.9109 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0547   0.0740   2.9849 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  22.1863   0.0000   2.9849 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9849 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  22.1863        0.0000     2.9849 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0547    0.0001 &   2.9850 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0318    0.0552     3.0403 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.6541        0.0000     3.0403 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0403 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.6541              0.0000     3.0403 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0403 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.6541              0.0000     3.0403 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0318    0.0000 &   3.0403 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1655    0.0536     3.0939 f
  core/be/be_mem/csr/n1115 (net)                4      11.9252              0.0000     3.0939 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1655    0.0000 &   3.0939 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1152    0.0706     3.1645 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      10.8331              0.0000     3.1645 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.1152    0.0001 &   3.1646 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1172    0.0643     3.2288 f
  core/be/be_mem/csr/n1202 (net)                3       7.3910              0.0000     3.2288 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1172    0.0000 &   3.2289 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.4054    0.2697 @   3.4986 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     240.3454              0.0000     3.4986 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4986 f
  core/be/be_mem/trap_pkt_o[2] (net)                  240.3454              0.0000     3.4986 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4986 f
  core/be/n11 (net)                                   240.3454              0.0000     3.4986 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4986 f
  core/be/be_checker/trap_pkt_i[2] (net)              240.3454              0.0000     3.4986 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4986 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     240.3454              0.0000     3.4986 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.4059    0.0019 @   3.5005 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.1034    0.1421     3.6426 f
  core/be/be_checker/director/n145 (net)        4      31.4938              0.0000     3.6426 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1034    0.0005 &   3.6432 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1289    0.0686     3.7117 r
  core/be/be_checker/director/n4 (net)          5      17.4083              0.0000     3.7117 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1289    0.0001 &   3.7118 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1822    0.1809 @   3.8927 f
  core/be/be_checker/director/flush_o (net)     7      54.4907              0.0000     3.8927 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.8927 f
  core/be/be_checker/flush_o (net)                     54.4907              0.0000     3.8927 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.8927 f
  core/be/flush (net)                                  54.4907              0.0000     3.8927 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.8927 f
  core/be/be_calculator/flush_i (net)                  54.4907              0.0000     3.8927 f
  core/be/be_calculator/U23/IN1 (OR2X2)                           0.1824    0.0188 @   3.9116 f
  core/be/be_calculator/U23/Q (OR2X2)                             0.1177    0.1322 @   4.0438 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  72.2975       0.0000     4.0438 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0438 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      72.2975              0.0000     4.0438 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1178    0.0070 @   4.0508 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1543    0.0741     4.1249 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  21.7654           0.0000     4.1249 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1249 r
  core/be/be_calculator/mmu_cmd_v_o (net)              21.7654              0.0000     4.1249 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1249 r
  core/be/mmu_cmd_v (net)                              21.7654              0.0000     4.1249 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1249 r
  core/be/be_mem/mmu_cmd_v_i (net)                     21.7654              0.0000     4.1249 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1543    0.0043 &   4.1292 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.0990    0.1319     4.2611 r
  core/be/be_mem/dcache_pkt_v (net)             2      22.4689              0.0000     4.2611 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2611 r
  core/be/be_mem/dcache/v_i (net)                      22.4689              0.0000     4.2611 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.0990    0.0194 &   4.2805 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0870    0.1495 @   4.4300 f
  core/be/be_mem/dcache/n664 (net)              9      49.9491              0.0000     4.4300 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0876    0.0028 @   4.4329 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.1910    0.0882     4.5210 r
  core/be/be_mem/dcache/n734 (net)             10      30.0214              0.0000     4.5210 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.1910    0.0004 &   4.5215 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.4183    0.2701     4.7916 f
  core/be/be_mem/dcache/n733 (net)             13      65.3679              0.0000     4.7916 f
  core/be/be_mem/dcache/icc_place169/INP (INVX0)                  0.4183    0.0087 &   4.8003 f
  core/be/be_mem/dcache/icc_place169/ZN (INVX0)                   0.1231    0.0572     4.8575 r
  core/be/be_mem/dcache/n1037 (net)             1       4.0340              0.0000     4.8575 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.1231    0.0000 &   4.8575 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1616    0.0949     4.9525 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  10.1476           0.0000     4.9525 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9525 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            10.1476              0.0000     4.9525 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9525 f
  core/be/data_mem_pkt_ready_o (net)                   10.1476              0.0000     4.9525 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9525 f
  core/data_mem_pkt_ready_o[1] (net)                   10.1476              0.0000     4.9525 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9525 f
  data_mem_pkt_ready_lo[1] (net)                       10.1476              0.0000     4.9525 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9525 f
  uce_1__uce/data_mem_pkt_ready_i (net)                10.1476              0.0000     4.9525 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1616    0.0001 &   4.9526 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1101    0.0705     5.0231 r
  uce_1__uce/n19 (net)                          2       5.2000              0.0000     5.0231 r
  uce_1__uce/U52/INP (INVX0)                                      0.1101    0.0000 &   5.0231 r
  uce_1__uce/U52/ZN (INVX0)                                       0.0889    0.0647     5.0878 f
  uce_1__uce/n36 (net)                          4      11.1588              0.0000     5.0878 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.0889    0.0000 &   5.0878 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0589    0.1019     5.1898 f
  uce_1__uce/cache_req_complete_o (net)         2       8.3762              0.0000     5.1898 f
  uce_1__uce/U72/INP (INVX0)                                      0.0589    0.0001 &   5.1898 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0743    0.0460     5.2358 r
  uce_1__uce/n106 (net)                         2       8.6080              0.0000     5.2358 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0743    0.0016 &   5.2375 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2745    0.2074 @   5.4448 f
  uce_1__uce/mem_resp_yumi_o (net)              3      98.0038              0.0000     5.4448 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4448 f
  mem_resp_yumi_lo[1] (net)                            98.0038              0.0000     5.4448 f
  U3128/IN2 (AO22X1)                                              0.2808    0.0449 @   5.4897 f
  U3128/Q (AO22X1)                                                0.0590    0.1190     5.6087 f
  io_resp_yumi_o (net)                          1       5.5104              0.0000     5.6087 f
  io_resp_yumi_o (out)                                            0.0590    0.0242 &   5.6329 f
  data arrival time                                                                    5.6329

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6329
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2671


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4363     0.4363
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__80_/CLK (DFFX1)   0.1910   0.0000   0.4363 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__80_/Q (DFFX1)   0.0947   0.2499   0.6861 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[80] (net)     5  30.9011   0.0000   0.6861 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[80] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6861 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[80] (net)   30.9011              0.0000     0.6861 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[80] (bp_be_pipe_mem_02_0)        0.0000     0.6861 f
  core/be/be_calculator/csr_cmd_o[80] (net)            30.9011              0.0000     0.6861 f
  core/be/be_calculator/csr_cmd_o[80] (bp_be_calculator_top_02_0)           0.0000     0.6861 f
  core/be/csr_cmd[80] (net)                            30.9011              0.0000     0.6861 f
  core/be/be_mem/csr_cmd_i[80] (bp_be_mem_top_02_0)                         0.0000     0.6861 f
  core/be/be_mem/csr_cmd_i[80] (net)                   30.9011              0.0000     0.6861 f
  core/be/be_mem/csr/csr_cmd_i[80] (bp_be_csr_02_0)                         0.0000     0.6861 f
  core/be/be_mem/csr/csr_cmd_i[80] (net)               30.9011              0.0000     0.6861 f
  core/be/be_mem/csr/U182/INP (INVX0)                             0.0947    0.0015 &   0.6876 f
  core/be/be_mem/csr/U182/ZN (INVX0)                              0.0906    0.0562     0.7438 r
  core/be/be_mem/csr/n1289 (net)                3       9.7722              0.0000     0.7438 r
  core/be/be_mem/csr/U192/IN1 (NAND2X0)                           0.0906    0.0000 &   0.7438 r
  core/be/be_mem/csr/U192/QN (NAND2X0)                            0.2092    0.1251     0.8689 f
  core/be/be_mem/csr/n1281 (net)                5      21.0710              0.0000     0.8689 f
  core/be/be_mem/csr/U194/IN1 (NOR2X0)                            0.2092    0.0002 &   0.8691 f
  core/be/be_mem/csr/U194/QN (NOR2X0)                             0.1686    0.0960     0.9652 r
  core/be/be_mem/csr/n178 (net)                 3      12.4015              0.0000     0.9652 r
  core/be/be_mem/csr/icc_place128/INP (INVX1)                     0.1686    0.0000 &   0.9652 r
  core/be/be_mem/csr/icc_place128/ZN (INVX1)                      0.4886    0.2875 @   1.2527 f
  core/be/be_mem/csr/n1162 (net)               41     180.0341              0.0000     1.2527 f
  core/be/be_mem/csr/U1254/IN1 (NOR2X0)                           0.4899    0.0229 @   1.2756 f
  core/be/be_mem/csr/U1254/QN (NOR2X0)                            0.1509    0.0656     1.3412 r
  core/be/be_mem/csr/n1355 (net)                1       3.4855              0.0000     1.3412 r
  core/be/be_mem/csr/icc_place132/INP (NBUFFX2)                   0.1509    0.0000 &   1.3413 r
  core/be/be_mem/csr/icc_place132/Z (NBUFFX2)                     0.3319    0.2178 @   1.5591 r
  core/be/be_mem/csr/n1191 (net)               43     210.2437              0.0000     1.5591 r
  core/be/be_mem/csr/icc_place133/INP (INVX0)                     0.3323    0.0073 @   1.5664 r
  core/be/be_mem/csr/icc_place133/ZN (INVX0)                      0.1374    0.0852     1.6516 f
  core/be/be_mem/csr/n1193 (net)                3       9.6168              0.0000     1.6516 f
  core/be/be_mem/csr/U1327/IN1 (NOR2X0)                           0.1374    0.0000 &   1.6516 f
  core/be/be_mem/csr/U1327/QN (NOR2X0)                            0.1221    0.0699     1.7215 r
  core/be/be_mem/csr/n1292 (net)                2       8.5003              0.0000     1.7215 r
  core/be/be_mem/csr/U1703/IN2 (NOR4X0)                           0.1221    0.0001 &   1.7216 r
  core/be/be_mem/csr/U1703/QN (NOR4X0)                            0.1136    0.0679     1.7895 f
  core/be/be_mem/csr/n1294 (net)                1       2.6137              0.0000     1.7895 f
  core/be/be_mem/csr/U1705/IN2 (AOI21X1)                          0.1136    0.0051 &   1.7945 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0339    0.1152     1.9098 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       5.1196              0.0000     1.9098 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9098 r
  core/be/be_mem/csr_illegal_instr_lo (net)             5.1196              0.0000     1.9098 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0339    0.0000 &   1.9098 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0647    0.0354     1.9452 f
  core/be/be_mem/n8 (net)                       1       7.2924              0.0000     1.9452 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0647    0.0000 &   1.9452 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0833    0.0454     1.9907 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  22.9091   0.0000   1.9907 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9907 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    22.9091              0.0000     1.9907 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9907 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   22.9091              0.0000     1.9907 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9907 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  22.9091             0.0000     1.9907 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9907 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  22.9091   0.0000   1.9907 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0833   0.0002 &   1.9909 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0508   0.0721   2.0630 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.6342   0.0000   2.0630 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0508   0.0014 &   2.0644 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0521   0.0742   2.1385 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.3633   0.0000   2.1385 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0521   0.0001 &   2.1386 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0464   0.0725   2.2111 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.9710   0.0000   2.2111 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0464   0.0000 &   2.2112 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0409   0.0679   2.2791 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.9450   0.0000   2.2791 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0409   0.0000 &   2.2791 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0499   0.0716   2.3507 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.3262   0.0000   2.3507 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0499   0.0000 &   2.3507 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0454   0.0714   2.4221 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.5973   0.0000   2.4221 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0454   0.0000 &   2.4221 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0396   0.0658   2.4879 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.9046   0.0000   2.4879 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0396   0.0000 &   2.4879 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0485   0.0705   2.5584 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.8053   0.0000   2.5584 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0485   0.0000 &   2.5584 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0464   0.0716   2.6300 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.9850   0.0000   2.6300 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/IN2 (OR2X1)   0.0464   0.0000 &   2.6300 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)   0.0306   0.0611   2.6911 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (net)     1   3.1057   0.0000   2.6911 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6911 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[15] (net)   3.1057      0.0000     2.6911 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN1 (AND2X1)      0.0306    0.0000 &   2.6911 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0334    0.0547     2.7458 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.5650      0.0000     2.7458 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7458 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.5650         0.0000     2.7458 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7458 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.5650            0.0000     2.7458 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7458 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.5650   0.0000   2.7458 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7458 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.5650   0.0000   2.7458 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7458 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.5650   0.0000   2.7458 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.7458 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.5650   0.0000   2.7458 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0334   0.0000 &   2.7458 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0297   0.0532   2.7990 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.1419   0.0000   2.7990 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.7990 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   7.1419   0.0000   2.7990 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0297   0.0000 &   2.7990 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0407   0.0547   2.8537 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   6.8966   0.0000   2.8537 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8537 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   6.8966   0.0000   2.8537 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0407   0.0000 &   2.8538 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0401   0.0571   2.9108 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   6.7092   0.0000   2.9108 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9108 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   6.7092   0.0000   2.9108 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0401   0.0000 &   2.9109 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0547   0.0740   2.9848 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  22.1863   0.0000   2.9848 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9848 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  22.1863        0.0000     2.9848 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0547    0.0001 &   2.9850 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0318    0.0552     3.0402 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.6541        0.0000     3.0402 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0402 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.6541              0.0000     3.0402 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0402 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.6541              0.0000     3.0402 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0318    0.0000 &   3.0402 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1655    0.0536     3.0938 f
  core/be/be_mem/csr/n1115 (net)                4      11.9252              0.0000     3.0938 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1655    0.0000 &   3.0939 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1152    0.0706     3.1644 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      10.8331              0.0000     3.1644 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.1152    0.0001 &   3.1645 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1172    0.0643     3.2288 f
  core/be/be_mem/csr/n1202 (net)                3       7.3910              0.0000     3.2288 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1172    0.0000 &   3.2288 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.4054    0.2697 @   3.4986 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     240.3454              0.0000     3.4986 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4986 f
  core/be/be_mem/trap_pkt_o[2] (net)                  240.3454              0.0000     3.4986 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4986 f
  core/be/n11 (net)                                   240.3454              0.0000     3.4986 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4986 f
  core/be/be_checker/trap_pkt_i[2] (net)              240.3454              0.0000     3.4986 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4986 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     240.3454              0.0000     3.4986 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.4059    0.0019 @   3.5005 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.1034    0.1421     3.6426 f
  core/be/be_checker/director/n145 (net)        4      31.4938              0.0000     3.6426 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1034    0.0005 &   3.6431 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1289    0.0686     3.7117 r
  core/be/be_checker/director/n4 (net)          5      17.4083              0.0000     3.7117 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1289    0.0001 &   3.7118 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1822    0.1809 @   3.8927 f
  core/be/be_checker/director/flush_o (net)     7      54.4907              0.0000     3.8927 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.8927 f
  core/be/be_checker/flush_o (net)                     54.4907              0.0000     3.8927 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.8927 f
  core/be/flush (net)                                  54.4907              0.0000     3.8927 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.8927 f
  core/be/be_calculator/flush_i (net)                  54.4907              0.0000     3.8927 f
  core/be/be_calculator/U23/IN1 (OR2X2)                           0.1824    0.0188 @   3.9115 f
  core/be/be_calculator/U23/Q (OR2X2)                             0.1177    0.1322 @   4.0437 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  72.2975       0.0000     4.0437 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0437 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      72.2975              0.0000     4.0437 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1178    0.0070 @   4.0507 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1543    0.0741     4.1248 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  21.7654           0.0000     4.1248 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1248 r
  core/be/be_calculator/mmu_cmd_v_o (net)              21.7654              0.0000     4.1248 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1248 r
  core/be/mmu_cmd_v (net)                              21.7654              0.0000     4.1248 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1248 r
  core/be/be_mem/mmu_cmd_v_i (net)                     21.7654              0.0000     4.1248 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1543    0.0043 &   4.1291 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.0990    0.1319     4.2610 r
  core/be/be_mem/dcache_pkt_v (net)             2      22.4689              0.0000     4.2610 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2610 r
  core/be/be_mem/dcache/v_i (net)                      22.4689              0.0000     4.2610 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.0990    0.0194 &   4.2805 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0870    0.1495 @   4.4300 f
  core/be/be_mem/dcache/n664 (net)              9      49.9491              0.0000     4.4300 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0876    0.0028 @   4.4328 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.1910    0.0882     4.5210 r
  core/be/be_mem/dcache/n734 (net)             10      30.0214              0.0000     4.5210 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.1910    0.0004 &   4.5214 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.4183    0.2701     4.7916 f
  core/be/be_mem/dcache/n733 (net)             13      65.3679              0.0000     4.7916 f
  core/be/be_mem/dcache/icc_place169/INP (INVX0)                  0.4183    0.0087 &   4.8003 f
  core/be/be_mem/dcache/icc_place169/ZN (INVX0)                   0.1231    0.0572     4.8575 r
  core/be/be_mem/dcache/n1037 (net)             1       4.0340              0.0000     4.8575 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.1231    0.0000 &   4.8575 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1616    0.0949     4.9524 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  10.1476           0.0000     4.9524 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9524 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            10.1476              0.0000     4.9524 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9524 f
  core/be/data_mem_pkt_ready_o (net)                   10.1476              0.0000     4.9524 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9524 f
  core/data_mem_pkt_ready_o[1] (net)                   10.1476              0.0000     4.9524 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9524 f
  data_mem_pkt_ready_lo[1] (net)                       10.1476              0.0000     4.9524 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9524 f
  uce_1__uce/data_mem_pkt_ready_i (net)                10.1476              0.0000     4.9524 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1616    0.0001 &   4.9525 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1101    0.0705     5.0230 r
  uce_1__uce/n19 (net)                          2       5.2000              0.0000     5.0230 r
  uce_1__uce/U52/INP (INVX0)                                      0.1101    0.0000 &   5.0231 r
  uce_1__uce/U52/ZN (INVX0)                                       0.0889    0.0647     5.0878 f
  uce_1__uce/n36 (net)                          4      11.1588              0.0000     5.0878 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.0889    0.0000 &   5.0878 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0589    0.1019     5.1897 f
  uce_1__uce/cache_req_complete_o (net)         2       8.3762              0.0000     5.1897 f
  uce_1__uce/U72/INP (INVX0)                                      0.0589    0.0001 &   5.1898 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0743    0.0460     5.2358 r
  uce_1__uce/n106 (net)                         2       8.6080              0.0000     5.2358 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0743    0.0016 &   5.2374 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2745    0.2074 @   5.4448 f
  uce_1__uce/mem_resp_yumi_o (net)              3      98.0038              0.0000     5.4448 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4448 f
  mem_resp_yumi_lo[1] (net)                            98.0038              0.0000     5.4448 f
  U3128/IN2 (AO22X1)                                              0.2808    0.0449 @   5.4897 f
  U3128/Q (AO22X1)                                                0.0590    0.1190     5.6087 f
  io_resp_yumi_o (net)                          1       5.5104              0.0000     5.6087 f
  io_resp_yumi_o (out)                                            0.0590    0.0242 &   5.6329 f
  data arrival time                                                                    5.6329

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6329
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2671


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4474     0.4474
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/CLK (DFFX1)   0.2168   0.0000   0.4474 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/Q (DFFX1)   0.2043   0.2709 @   0.7183 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (net)     7  60.6754   0.0000   0.7183 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7183 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (net)   60.6754              0.0000     0.7183 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (bp_be_pipe_mem_02_0)        0.0000     0.7183 r
  core/be/be_calculator/csr_cmd_o[76] (net)            60.6754              0.0000     0.7183 r
  core/be/be_calculator/csr_cmd_o[76] (bp_be_calculator_top_02_0)           0.0000     0.7183 r
  core/be/csr_cmd[76] (net)                            60.6754              0.0000     0.7183 r
  core/be/be_mem/csr_cmd_i[76] (bp_be_mem_top_02_0)                         0.0000     0.7183 r
  core/be/be_mem/csr_cmd_i[76] (net)                   60.6754              0.0000     0.7183 r
  core/be/be_mem/csr/csr_cmd_i[76] (bp_be_csr_02_0)                         0.0000     0.7183 r
  core/be/be_mem/csr/csr_cmd_i[76] (net)               60.6754              0.0000     0.7183 r
  core/be/be_mem/csr/U211/IN1 (NAND2X0)                           0.2053    0.0099 @   0.7282 r
  core/be/be_mem/csr/U211/QN (NAND2X0)                            0.1627    0.1089     0.8371 f
  core/be/be_mem/csr/n119 (net)                 1      11.7415              0.0000     0.8371 f
  core/be/be_mem/csr/U212/IN2 (NOR2X0)                            0.1627    0.0390 &   0.8760 f
  core/be/be_mem/csr/U212/QN (NOR2X0)                             0.7800    0.3770     1.2531 r
  core/be/be_mem/csr/n1592 (net)               22      94.6212              0.0000     1.2531 r
  core/be/be_mem/csr/icc_place127/INP (INVX0)                     0.7800    0.0853 &   1.3384 r
  core/be/be_mem/csr/icc_place127/ZN (INVX0)                      0.3032    0.1775     1.5159 f
  core/be/be_mem/csr/n1130 (net)                4      21.1912              0.0000     1.5159 f
  core/be/be_mem/csr/U214/IN1 (NOR2X0)                            0.3032    0.0003 &   1.5162 f
  core/be/be_mem/csr/U214/QN (NOR2X0)                             0.1849    0.1025     1.6187 r
  core/be/be_mem/csr/n1825 (net)                3      11.6774              0.0000     1.6187 r
  core/be/be_mem/csr/U215/IN2 (NOR2X0)                            0.1849    0.0001 &   1.6188 r
  core/be/be_mem/csr/U215/QN (NOR2X0)                             0.1029    0.0767     1.6955 f
  core/be/be_mem/csr/n951 (net)                 2       5.7652              0.0000     1.6955 f
  core/be/be_mem/csr/U220/IN1 (NAND2X0)                           0.1029    0.0025 &   1.6980 f
  core/be/be_mem/csr/U220/QN (NAND2X0)                            0.0781    0.0493     1.7473 r
  core/be/be_mem/csr/n124 (net)                 1       3.6869              0.0000     1.7473 r
  core/be/be_mem/csr/U221/IN2 (NOR2X0)                            0.0781    0.0000 &   1.7473 r
  core/be/be_mem/csr/U221/QN (NOR2X0)                             0.1285    0.0903     1.8377 f
  core/be/be_mem/csr/n1286 (net)                4      15.9560              0.0000     1.8377 f
  core/be/be_mem/csr/U1699/IN2 (NAND2X1)                          0.1285    0.0021 &   1.8398 f
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0661    0.0421     1.8818 r
  core/be/be_mem/csr/n1295 (net)                1       3.2257              0.0000     1.8818 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0661    0.0000 &   1.8819 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0306    0.1025     1.9843 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       5.0691              0.0000     1.9843 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9843 f
  core/be/be_mem/csr_illegal_instr_lo (net)             5.0691              0.0000     1.9843 f
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0306    0.0000 &   1.9844 f
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0772    0.0325     2.0168 r
  core/be/be_mem/n8 (net)                       1       7.3442              0.0000     2.0168 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0772    0.0000 &   2.0169 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0728    0.0496     2.0664 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  22.5184   0.0000   2.0664 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0664 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    22.5184              0.0000     2.0664 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0664 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   22.5184              0.0000     2.0664 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0664 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  22.5184             0.0000     2.0664 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0664 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  22.5184   0.0000   2.0664 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0728   0.0002 &   2.0667 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0464   0.0697   2.1364 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.4032   0.0000   2.1364 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0464   0.0000 &   2.1364 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0471   0.0676   2.2040 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.1765   0.0000   2.2040 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0471   0.0001 &   2.2041 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0417   0.0655   2.2696 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.7842   0.0000   2.2696 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0417   0.0000 &   2.2696 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0369   0.0616   2.3312 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.8174   0.0000   2.3312 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0369   0.0000 &   2.3312 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0444   0.0665   2.3977 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.0952   0.0000   2.3977 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0444   0.0000 &   2.3978 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0403   0.0646   2.4624 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.4105   0.0000   2.4624 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0403   0.0000 &   2.4624 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0359   0.0595   2.5219 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.7770   0.0000   2.5219 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0359   0.0000 &   2.5219 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0429   0.0656   2.5875 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.5743   0.0000   2.5875 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0429   0.0000 &   2.5875 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0412   0.0651   2.6526 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.7982   0.0000   2.6526 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/IN2 (OR2X1)   0.0412   0.0000 &   2.6526 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)   0.0270   0.0544   2.7070 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (net)     1   3.0857   0.0000   2.7070 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.7070 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[15] (net)   3.0857      0.0000     2.7070 f
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN1 (AND2X1)      0.0270    0.0000 &   2.7071 f
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0306    0.0519     2.7590 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.5059      0.0000     2.7590 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7590 f
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.5059         0.0000     2.7590 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7590 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.5059            0.0000     2.7590 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7590 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.5059   0.0000   2.7590 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7590 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.5059   0.0000   2.7590 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7590 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.5059   0.0000   2.7590 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.7590 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.5059   0.0000   2.7590 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0306   0.0000 &   2.7590 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0261   0.0502   2.8092 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   6.9488   0.0000   2.8092 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.8092 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   6.9488   0.0000   2.8092 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0261   0.0000 &   2.8092 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0358   0.0555   2.8647 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   6.7035   0.0000   2.8647 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8647 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   6.7035   0.0000   2.8647 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0358   0.0000 &   2.8648 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0355   0.0571   2.9218 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   6.5116   0.0000   2.9218 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9218 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   6.5116   0.0000   2.9218 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0355   0.0000 &   2.9219 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0488   0.0739   2.9958 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  21.7770   0.0000   2.9958 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9958 f
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  21.7770        0.0000     2.9958 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0488    0.0001 &   2.9959 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0288    0.0539     3.0498 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.5901        0.0000     3.0498 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0498 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.5901              0.0000     3.0498 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0498 f
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.5901              0.0000     3.0498 f
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0288    0.0000 &   3.0498 f
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.2075    0.0531     3.1029 r
  core/be/be_mem/csr/n1115 (net)                4      12.1288              0.0000     3.1029 r
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.2075    0.0000 &   3.1030 r
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1125    0.0770     3.1800 f
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      10.6360              0.0000     3.1800 f
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.1125    0.0001 &   3.1801 f
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1124    0.0621     3.2421 r
  core/be/be_mem/csr/n1202 (net)                3       7.4576              0.0000     3.2421 r
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1124    0.0000 &   3.2422 r
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3945    0.2454 @   3.4876 r
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     243.6442              0.0000     3.4876 r
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4876 r
  core/be/be_mem/trap_pkt_o[2] (net)                  243.6442              0.0000     3.4876 r
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4876 r
  core/be/n11 (net)                                   243.6442              0.0000     3.4876 r
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4876 r
  core/be/be_checker/trap_pkt_i[2] (net)              243.6442              0.0000     3.4876 r
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4876 r
  core/be/be_checker/director/trap_pkt_i[2] (net)     243.6442              0.0000     3.4876 r
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.3951    0.0019 @   3.4896 r
  core/be/be_checker/director/U11/Q (OR3X1)                       0.1232    0.1583     3.6479 r
  core/be/be_checker/director/n145 (net)        4      31.7909              0.0000     3.6479 r
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1232    0.0005 &   3.6484 r
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1267    0.0758     3.7242 f
  core/be/be_checker/director/n4 (net)          5      17.1726              0.0000     3.7242 f
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1267    0.0001 &   3.7243 f
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1788    0.1757 @   3.9000 r
  core/be/be_checker/director/flush_o (net)     7      55.1735              0.0000     3.9000 r
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9000 r
  core/be/be_checker/flush_o (net)                     55.1735              0.0000     3.9000 r
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9000 r
  core/be/flush (net)                                  55.1735              0.0000     3.9000 r
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9000 r
  core/be/be_calculator/flush_i (net)                  55.1735              0.0000     3.9000 r
  core/be/be_calculator/U23/IN1 (OR2X2)                           0.1791    0.0183 @   3.9183 r
  core/be/be_calculator/U23/Q (OR2X2)                             0.1315    0.1382 @   4.0565 r
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  72.7091       0.0000     4.0565 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0565 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      72.7091              0.0000     4.0565 r
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1316    0.0079 @   4.0644 r
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1378    0.0749     4.1393 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  21.5543           0.0000     4.1393 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1393 f
  core/be/be_calculator/mmu_cmd_v_o (net)              21.5543              0.0000     4.1393 f
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1393 f
  core/be/mmu_cmd_v (net)                              21.5543              0.0000     4.1393 f
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1393 f
  core/be/be_mem/mmu_cmd_v_i (net)                     21.5543              0.0000     4.1393 f
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1378    0.0035 &   4.1428 f
  core/be/be_mem/U270/Q (MUX21X1)                                 0.0939    0.1225     4.2654 f
  core/be/be_mem/dcache_pkt_v (net)             2      22.3942              0.0000     4.2654 f
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2654 f
  core/be/be_mem/dcache/v_i (net)                      22.3942              0.0000     4.2654 f
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.0939    0.0173 &   4.2827 f
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0972    0.1472 @   4.4299 r
  core/be/be_mem/dcache/n664 (net)              9      50.4537              0.0000     4.4299 r
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0981    0.0031 @   4.4329 r
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.1309    0.0810     4.5139 f
  core/be/be_mem/dcache/n734 (net)             10      29.8107              0.0000     4.5139 f
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.1309    0.0004 &   4.5144 f
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.5500    0.2763     4.7906 r
  core/be/be_mem/dcache/n733 (net)             13      65.6237              0.0000     4.7906 r
  core/be/be_mem/dcache/icc_place169/INP (INVX0)                  0.5500    0.0127 &   4.8033 r
  core/be/be_mem/dcache/icc_place169/ZN (INVX0)                   0.1482    0.0664     4.8697 f
  core/be/be_mem/dcache/n1037 (net)             1       3.9314              0.0000     4.8697 f
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.1482    0.0000 &   4.8697 f
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1610    0.0863     4.9560 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  10.3403           0.0000     4.9560 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9560 r
  core/be/be_mem/data_mem_pkt_ready_o (net)            10.3403              0.0000     4.9560 r
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9560 r
  core/be/data_mem_pkt_ready_o (net)                   10.3403              0.0000     4.9560 r
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9560 r
  core/data_mem_pkt_ready_o[1] (net)                   10.3403              0.0000     4.9560 r
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9560 r
  data_mem_pkt_ready_lo[1] (net)                       10.3403              0.0000     4.9560 r
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9560 r
  uce_1__uce/data_mem_pkt_ready_i (net)                10.3403              0.0000     4.9560 r
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1610    0.0001 &   4.9561 r
  uce_1__uce/U51/QN (NAND2X0)                                     0.1005    0.0600     5.0161 f
  uce_1__uce/n19 (net)                          2       5.1171              0.0000     5.0161 f
  uce_1__uce/U52/INP (INVX0)                                      0.1005    0.0000 &   5.0161 f
  uce_1__uce/U52/ZN (INVX0)                                       0.1003    0.0622     5.0783 r
  uce_1__uce/n36 (net)                          4      11.2691              0.0000     5.0783 r
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1003    0.0000 &   5.0783 r
  uce_1__uce/U53/Q (OA221X1)                                      0.0630    0.0870     5.1653 r
  uce_1__uce/cache_req_complete_o (net)         2       8.5046              0.0000     5.1653 r
  uce_1__uce/U72/INP (INVX0)                                      0.0630    0.0001 &   5.1654 r
  uce_1__uce/U72/ZN (INVX0)                                       0.0634    0.0475     5.2129 f
  uce_1__uce/n106 (net)                         2       8.5255              0.0000     5.2129 f
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0634    0.0013 &   5.2143 f
  uce_1__uce/U720/QN (NAND3X1)                                    0.3221    0.2169 @   5.4312 r
  uce_1__uce/mem_resp_yumi_o (net)              3      98.1101              0.0000     5.4312 r
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4312 r
  mem_resp_yumi_lo[1] (net)                            98.1101              0.0000     5.4312 r
  U3128/IN2 (AO22X1)                                              0.3274    0.0494 @   5.4806 r
  U3128/Q (AO22X1)                                                0.0577    0.1241     5.6047 r
  io_resp_yumi_o (net)                          1       5.5104              0.0000     5.6047 r
  io_resp_yumi_o (out)                                            0.0577    0.0240 &   5.6288 r
  data arrival time                                                                    5.6288

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6288
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2712


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1828/S (MUX21X1)                                               0.4840    0.0392 @   1.1520 f
  U1828/Q (MUX21X1)                                               0.2433    0.2295 @   1.3815 r
  n2646 (net)                                   1      70.6837              0.0000     1.3815 r
  icc_place1905/INP (NBUFFX2)                                     0.2435    0.0374 @   1.4189 r
  icc_place1905/Z (NBUFFX2)                                       0.3460    0.1973 @   1.6162 r
  mem_cmd_o[36] (net)                           5     197.7016              0.0000     1.6162 r
  U1989/IN1 (NOR4X0)                                              0.3741    0.1145 @   1.7308 r
  U1989/QN (NOR4X0)                                               0.1769    0.0965     1.8273 f
  n37 (net)                                     1       5.9953              0.0000     1.8273 f
  U1991/IN2 (NAND4X0)                                             0.1769    0.0001 &   1.8273 f
  U1991/QN (NAND4X0)                                              0.1560    0.0666     1.8940 r
  n39 (net)                                     1       4.5975              0.0000     1.8940 r
  U1992/IN3 (NOR3X0)                                              0.1560    0.0000 &   1.8940 r
  U1992/QN (NOR3X0)                                               0.2308    0.1198     2.0138 f
  n238 (net)                                    2      13.0092              0.0000     2.0138 f
  U1995/IN1 (NAND2X0)                                             0.2308    0.0149 &   2.0287 f
  U1995/QN (NAND2X0)                                              0.1939    0.1202     2.1489 r
  n236 (net)                                    2      14.2800              0.0000     2.1489 r
  U3122/IN2 (NOR2X0)                                              0.1939    0.0002 &   2.1491 r
  U3122/QN (NOR2X0)                                               0.1087    0.0691     2.2182 f
  io_cmd_v_o (net)                              1       3.7642              0.0000     2.2182 f
  io_cmd_v_o (out)                                                0.1087    0.0069 &   2.2251 f
  data arrival time                                                                    2.2251

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.2251
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.6749


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1828/S (MUX21X1)                                               0.5070    0.0398 @   1.1434 r
  U1828/Q (MUX21X1)                                               0.2433    0.2324 @   1.3758 r
  n2646 (net)                                   1      70.6837              0.0000     1.3758 r
  icc_place1905/INP (NBUFFX2)                                     0.2435    0.0374 @   1.4132 r
  icc_place1905/Z (NBUFFX2)                                       0.3460    0.1973 @   1.6105 r
  mem_cmd_o[36] (net)                           5     197.7016              0.0000     1.6105 r
  U1989/IN1 (NOR4X0)                                              0.3741    0.1145 @   1.7251 r
  U1989/QN (NOR4X0)                                               0.1769    0.0965     1.8215 f
  n37 (net)                                     1       5.9953              0.0000     1.8215 f
  U1991/IN2 (NAND4X0)                                             0.1769    0.0001 &   1.8216 f
  U1991/QN (NAND4X0)                                              0.1560    0.0666     1.8883 r
  n39 (net)                                     1       4.5975              0.0000     1.8883 r
  U1992/IN3 (NOR3X0)                                              0.1560    0.0000 &   1.8883 r
  U1992/QN (NOR3X0)                                               0.2308    0.1198     2.0081 f
  n238 (net)                                    2      13.0092              0.0000     2.0081 f
  U1995/IN1 (NAND2X0)                                             0.2308    0.0149 &   2.0229 f
  U1995/QN (NAND2X0)                                              0.1939    0.1202     2.1432 r
  n236 (net)                                    2      14.2800              0.0000     2.1432 r
  U3122/IN2 (NOR2X0)                                              0.1939    0.0002 &   2.1434 r
  U3122/QN (NOR2X0)                                               0.1087    0.0691     2.2125 f
  io_cmd_v_o (net)                              1       3.7642              0.0000     2.2125 f
  io_cmd_v_o (out)                                                0.1087    0.0069 &   2.2194 f
  data arrival time                                                                    2.2194

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.2194
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.6806


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1828/S (MUX21X1)                                               0.4840    0.0392 @   1.1520 f
  U1828/Q (MUX21X1)                                               0.2320    0.2086 @   1.3605 f
  n2646 (net)                                   1      70.6245              0.0000     1.3605 f
  icc_place1905/INP (NBUFFX2)                                     0.2322    0.0347 @   1.3952 f
  icc_place1905/Z (NBUFFX2)                                       0.3332    0.1940 @   1.5892 f
  mem_cmd_o[36] (net)                           5     197.3347              0.0000     1.5892 f
  U1989/IN1 (NOR4X0)                                              0.3624    0.1105 @   1.6997 f
  U1989/QN (NOR4X0)                                               0.2077    0.1005     1.8001 r
  n37 (net)                                     1       6.0033              0.0000     1.8001 r
  U1991/IN2 (NAND4X0)                                             0.2077    0.0001 &   1.8002 r
  U1991/QN (NAND4X0)                                              0.1358    0.0589     1.8591 f
  n39 (net)                                     1       4.5128              0.0000     1.8591 f
  U1992/IN3 (NOR3X0)                                              0.1358    0.0000 &   1.8591 f
  U1992/QN (NOR3X0)                                               0.2392    0.0946     1.9538 r
  n238 (net)                                    2      13.1261              0.0000     1.9538 r
  U1995/IN1 (NAND2X0)                                             0.2392    0.0158 &   1.9696 r
  U1995/QN (NAND2X0)                                              0.1901    0.1271     2.0967 f
  n236 (net)                                    2      14.1394              0.0000     2.0967 f
  U3122/IN2 (NOR2X0)                                              0.1901    0.0002 &   2.0969 f
  U3122/QN (NOR2X0)                                               0.1182    0.0457     2.1426 r
  io_cmd_v_o (net)                              1       3.7642              0.0000     2.1426 r
  io_cmd_v_o (out)                                                0.1182    0.0082 &   2.1508 r
  data arrival time                                                                    2.1508

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.1508
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.7492


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1828/S (MUX21X1)                                               0.5070    0.0398 @   1.1434 r
  U1828/Q (MUX21X1)                                               0.2320    0.2098 @   1.3532 f
  n2646 (net)                                   1      70.6245              0.0000     1.3532 f
  icc_place1905/INP (NBUFFX2)                                     0.2322    0.0347 @   1.3879 f
  icc_place1905/Z (NBUFFX2)                                       0.3332    0.1940 @   1.5819 f
  mem_cmd_o[36] (net)                           5     197.3347              0.0000     1.5819 f
  U1989/IN1 (NOR4X0)                                              0.3624    0.1105 @   1.6923 f
  U1989/QN (NOR4X0)                                               0.2077    0.1005     1.7928 r
  n37 (net)                                     1       6.0033              0.0000     1.7928 r
  U1991/IN2 (NAND4X0)                                             0.2077    0.0001 &   1.7929 r
  U1991/QN (NAND4X0)                                              0.1358    0.0589     1.8518 f
  n39 (net)                                     1       4.5128              0.0000     1.8518 f
  U1992/IN3 (NOR3X0)                                              0.1358    0.0000 &   1.8518 f
  U1992/QN (NOR3X0)                                               0.2392    0.0946     1.9465 r
  n238 (net)                                    2      13.1261              0.0000     1.9465 r
  U1995/IN1 (NAND2X0)                                             0.2392    0.0158 &   1.9623 r
  U1995/QN (NAND2X0)                                              0.1901    0.1271     2.0894 f
  n236 (net)                                    2      14.1394              0.0000     2.0894 f
  U3122/IN2 (NOR2X0)                                              0.1901    0.0002 &   2.0896 f
  U3122/QN (NOR2X0)                                               0.1182    0.0457     2.1353 r
  io_cmd_v_o (net)                              1       3.7642              0.0000     2.1353 r
  io_cmd_v_o (out)                                                0.1182    0.0082 &   2.1435 r
  data arrival time                                                                    2.1435

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.1435
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.7565


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1828/S (MUX21X1)                                               0.4840    0.0392 @   1.1520 f
  U1828/Q (MUX21X1)                                               0.2433    0.2295 @   1.3815 r
  n2646 (net)                                   1      70.6837              0.0000     1.3815 r
  icc_place1905/INP (NBUFFX2)                                     0.2435    0.0374 @   1.4189 r
  icc_place1905/Z (NBUFFX2)                                       0.3460    0.1973 @   1.6162 r
  mem_cmd_o[36] (net)                           5     197.7016              0.0000     1.6162 r
  U1989/IN1 (NOR4X0)                                              0.3741    0.1145 @   1.7308 r
  U1989/QN (NOR4X0)                                               0.1769    0.0965     1.8273 f
  n37 (net)                                     1       5.9953              0.0000     1.8273 f
  U1991/IN2 (NAND4X0)                                             0.1769    0.0001 &   1.8273 f
  U1991/QN (NAND4X0)                                              0.1560    0.0666     1.8940 r
  n39 (net)                                     1       4.5975              0.0000     1.8940 r
  U1992/IN3 (NOR3X0)                                              0.1560    0.0000 &   1.8940 r
  U1992/QN (NOR3X0)                                               0.2308    0.1198     2.0138 f
  n238 (net)                                    2      13.0092              0.0000     2.0138 f
  U3123/IN1 (NOR2X0)                                              0.2308    0.0149 &   2.0287 f
  U3123/QN (NOR2X0)                                               0.1539    0.0693     2.0979 r
  mem_cmd_v_o (net)                             1       6.3433              0.0000     2.0979 r
  mem_cmd_v_o (out)                                               0.1539    0.0001 &   2.0981 r
  data arrival time                                                                    2.0981

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.0981
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.8019


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1828/S (MUX21X1)                                               0.5070    0.0398 @   1.1434 r
  U1828/Q (MUX21X1)                                               0.2433    0.2324 @   1.3758 r
  n2646 (net)                                   1      70.6837              0.0000     1.3758 r
  icc_place1905/INP (NBUFFX2)                                     0.2435    0.0374 @   1.4132 r
  icc_place1905/Z (NBUFFX2)                                       0.3460    0.1973 @   1.6105 r
  mem_cmd_o[36] (net)                           5     197.7016              0.0000     1.6105 r
  U1989/IN1 (NOR4X0)                                              0.3741    0.1145 @   1.7251 r
  U1989/QN (NOR4X0)                                               0.1769    0.0965     1.8215 f
  n37 (net)                                     1       5.9953              0.0000     1.8215 f
  U1991/IN2 (NAND4X0)                                             0.1769    0.0001 &   1.8216 f
  U1991/QN (NAND4X0)                                              0.1560    0.0666     1.8883 r
  n39 (net)                                     1       4.5975              0.0000     1.8883 r
  U1992/IN3 (NOR3X0)                                              0.1560    0.0000 &   1.8883 r
  U1992/QN (NOR3X0)                                               0.2308    0.1198     2.0081 f
  n238 (net)                                    2      13.0092              0.0000     2.0081 f
  U3123/IN1 (NOR2X0)                                              0.2308    0.0149 &   2.0229 f
  U3123/QN (NOR2X0)                                               0.1539    0.0693     2.0922 r
  mem_cmd_v_o (net)                             1       6.3433              0.0000     2.0922 r
  mem_cmd_v_o (out)                                               0.1539    0.0001 &   2.0924 r
  data arrival time                                                                    2.0924

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.0924
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.8076


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1828/S (MUX21X1)                                               0.4840    0.0392 @   1.1520 f
  U1828/Q (MUX21X1)                                               0.2320    0.2086 @   1.3605 f
  n2646 (net)                                   1      70.6245              0.0000     1.3605 f
  icc_place1905/INP (NBUFFX2)                                     0.2322    0.0347 @   1.3952 f
  icc_place1905/Z (NBUFFX2)                                       0.3332    0.1940 @   1.5892 f
  mem_cmd_o[36] (net)                           5     197.3347              0.0000     1.5892 f
  U1989/IN1 (NOR4X0)                                              0.3624    0.1105 @   1.6997 f
  U1989/QN (NOR4X0)                                               0.2077    0.1005     1.8001 r
  n37 (net)                                     1       6.0033              0.0000     1.8001 r
  U1991/IN2 (NAND4X0)                                             0.2077    0.0001 &   1.8002 r
  U1991/QN (NAND4X0)                                              0.1358    0.0589     1.8591 f
  n39 (net)                                     1       4.5128              0.0000     1.8591 f
  U1992/IN3 (NOR3X0)                                              0.1358    0.0000 &   1.8591 f
  U1992/QN (NOR3X0)                                               0.2392    0.0946     1.9538 r
  n238 (net)                                    2      13.1261              0.0000     1.9538 r
  U3123/IN1 (NOR2X0)                                              0.2392    0.0158 &   1.9696 r
  U3123/QN (NOR2X0)                                               0.2018    0.0765     2.0460 f
  mem_cmd_v_o (net)                             1       6.3433              0.0000     2.0460 f
  mem_cmd_v_o (out)                                               0.2018    0.0001 &   2.0461 f
  data arrival time                                                                    2.0461

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.0461
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.8539


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1828/S (MUX21X1)                                               0.5070    0.0398 @   1.1434 r
  U1828/Q (MUX21X1)                                               0.2320    0.2098 @   1.3532 f
  n2646 (net)                                   1      70.6245              0.0000     1.3532 f
  icc_place1905/INP (NBUFFX2)                                     0.2322    0.0347 @   1.3879 f
  icc_place1905/Z (NBUFFX2)                                       0.3332    0.1940 @   1.5819 f
  mem_cmd_o[36] (net)                           5     197.3347              0.0000     1.5819 f
  U1989/IN1 (NOR4X0)                                              0.3624    0.1105 @   1.6923 f
  U1989/QN (NOR4X0)                                               0.2077    0.1005     1.7928 r
  n37 (net)                                     1       6.0033              0.0000     1.7928 r
  U1991/IN2 (NAND4X0)                                             0.2077    0.0001 &   1.7929 r
  U1991/QN (NAND4X0)                                              0.1358    0.0589     1.8518 f
  n39 (net)                                     1       4.5128              0.0000     1.8518 f
  U1992/IN3 (NOR3X0)                                              0.1358    0.0000 &   1.8518 f
  U1992/QN (NOR3X0)                                               0.2392    0.0946     1.9465 r
  n238 (net)                                    2      13.1261              0.0000     1.9465 r
  U3123/IN1 (NOR2X0)                                              0.2392    0.0158 &   1.9623 r
  U3123/QN (NOR2X0)                                               0.2018    0.0765     2.0387 f
  mem_cmd_v_o (net)                             1       6.3433              0.0000     2.0387 f
  mem_cmd_v_o (out)                                               0.2018    0.0001 &   2.0388 f
  data arrival time                                                                    2.0388

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.0388
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.8612


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  mem_arbiter/reqs_i[1]_hfs_netlink_273 (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)   0.0000   1.1128 f
  mem_arbiter/reqs_i[1]_hfs_netlink_273 (net)         298.7808              0.0000     1.1128 f
  mem_arbiter/enc/i[1] (bsg_priority_encode_one_hot_out_width_p2_lo_to_hi_p0_0)   0.0000   1.1128 f
  mem_arbiter/enc/i[1] (net)                          298.7808              0.0000     1.1128 f
  mem_arbiter/enc/genblk1_scan/i[1] (bsg_scan_width_p2_or_p1_lo_to_hi_p0_0)   0.0000   1.1128 f
  mem_arbiter/enc/genblk1_scan/i[1] (net)             298.7808              0.0000     1.1128 f
  mem_arbiter/enc/genblk1_scan/U3/IN2 (OR2X1)                     0.4834    0.0297 @   1.1425 f
  mem_arbiter/enc/genblk1_scan/U3/Q (OR2X1)                       0.0419    0.0672     1.2097 f
  mem_arbiter/enc/genblk1_scan/o[0] (net)       1       2.7947              0.0000     1.2097 f
  mem_arbiter/enc/genblk1_scan/o[0] (bsg_scan_width_p2_or_p1_lo_to_hi_p0_0)   0.0000   1.2097 f
  mem_arbiter/enc/scan_lo_0_ (net)                      2.7947              0.0000     1.2097 f
  mem_arbiter/enc/U1/INP (INVX0)                                  0.0419    0.0000 &   1.2097 f
  mem_arbiter/enc/U1/ZN (INVX0)                                   0.0413    0.0266     1.2363 r
  mem_arbiter/enc/n1 (net)                      1       3.4556              0.0000     1.2363 r
  mem_arbiter/enc/U2/IN1 (NOR2X0)                                 0.0413    0.0000 &   1.2363 r
  mem_arbiter/enc/U2/QN (NOR2X0)                                  0.1659    0.0338     1.2701 f
  mem_arbiter/enc/o[0] (net)                    1       3.1437              0.0000     1.2701 f
  mem_arbiter/enc/o[0] (bsg_priority_encode_one_hot_out_width_p2_lo_to_hi_p0_0)   0.0000   1.2701 f
  mem_arbiter/grants_unmasked_lo[0] (net)               3.1437              0.0000     1.2701 f
  mem_arbiter/U2/IN2 (AND2X1)                                     0.1659    0.0051 &   1.2752 f
  mem_arbiter/U2/Q (AND2X1)                                       0.0533    0.0903     1.3655 f
  mem_arbiter/grants_o[0] (net)                 2       8.1193              0.0000     1.3655 f
  mem_arbiter/grants_o[0] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)           0.0000     1.3655 f
  fifo_yumi_li[0] (net)                                 8.1193              0.0000     1.3655 f
  U1993/IN2 (NOR2X0)                                              0.0533    0.0000 &   1.3655 f
  U1993/QN (NOR2X0)                                               0.5644    0.2694     1.6349 r
  n237 (net)                                    2      67.9472              0.0000     1.6349 r
  U1994/INP (INVX0)                                               0.5644    0.1615 &   1.7964 r
  U1994/ZN (INVX0)                                                0.1358    0.0529     1.8493 f
  n40 (net)                                     1       2.2641              0.0000     1.8493 f
  U1995/IN2 (NAND2X0)                                             0.1358    0.0000 &   1.8493 f
  U1995/QN (NAND2X0)                                              0.1939    0.1062     1.9555 r
  n236 (net)                                    2      14.2800              0.0000     1.9555 r
  U3122/IN2 (NOR2X0)                                              0.1939    0.0002 &   1.9556 r
  U3122/QN (NOR2X0)                                               0.1087    0.0691     2.0248 f
  io_cmd_v_o (net)                              1       3.7642              0.0000     2.0248 f
  io_cmd_v_o (out)                                                0.1087    0.0069 &   2.0317 f
  data arrival time                                                                    2.0317

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.0317
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.8683


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  mem_arbiter/reqs_i[1]_hfs_netlink_273 (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)   0.0000   1.1036 r
  mem_arbiter/reqs_i[1]_hfs_netlink_273 (net)         303.1169              0.0000     1.1036 r
  mem_arbiter/enc/i[1] (bsg_priority_encode_one_hot_out_width_p2_lo_to_hi_p0_0)   0.0000   1.1036 r
  mem_arbiter/enc/i[1] (net)                          303.1169              0.0000     1.1036 r
  mem_arbiter/enc/U2/IN2 (NOR2X0)                                 0.5064    0.0302 @   1.1338 r
  mem_arbiter/enc/U2/QN (NOR2X0)                                  0.1659    0.1008     1.2345 f
  mem_arbiter/enc/o[0] (net)                    1       3.1437              0.0000     1.2345 f
  mem_arbiter/enc/o[0] (bsg_priority_encode_one_hot_out_width_p2_lo_to_hi_p0_0)   0.0000   1.2345 f
  mem_arbiter/grants_unmasked_lo[0] (net)               3.1437              0.0000     1.2345 f
  mem_arbiter/U2/IN2 (AND2X1)                                     0.1659    0.0051 &   1.2396 f
  mem_arbiter/U2/Q (AND2X1)                                       0.0533    0.0903     1.3299 f
  mem_arbiter/grants_o[0] (net)                 2       8.1193              0.0000     1.3299 f
  mem_arbiter/grants_o[0] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)           0.0000     1.3299 f
  fifo_yumi_li[0] (net)                                 8.1193              0.0000     1.3299 f
  U1993/IN2 (NOR2X0)                                              0.0533    0.0000 &   1.3299 f
  U1993/QN (NOR2X0)                                               0.5644    0.2694     1.5993 r
  n237 (net)                                    2      67.9472              0.0000     1.5993 r
  U1994/INP (INVX0)                                               0.5644    0.1615 &   1.7608 r
  U1994/ZN (INVX0)                                                0.1358    0.0529     1.8137 f
  n40 (net)                                     1       2.2641              0.0000     1.8137 f
  U1995/IN2 (NAND2X0)                                             0.1358    0.0000 &   1.8137 f
  U1995/QN (NAND2X0)                                              0.1939    0.1062     1.9199 r
  n236 (net)                                    2      14.2800              0.0000     1.9199 r
  U3122/IN2 (NOR2X0)                                              0.1939    0.0002 &   1.9201 r
  U3122/QN (NOR2X0)                                               0.1087    0.0691     1.9892 f
  io_cmd_v_o (net)                              1       3.7642              0.0000     1.9892 f
  io_cmd_v_o (out)                                                0.1087    0.0069 &   1.9961 f
  data arrival time                                                                    1.9961

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.9961
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.9039


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1808/S (MUX21X1)                                               0.4843    0.0381 @   1.1509 f
  U1808/Q (MUX21X1)                                               0.3032    0.2488 @   1.3997 r
  io_cmd_o[26] (net)                            5      88.9020              0.0000     1.3997 r
  U1989/IN4 (NOR4X0)                                              0.3055    0.0478 @   1.4475 r
  U1989/QN (NOR4X0)                                               0.1769    0.1289     1.5764 f
  n37 (net)                                     1       5.9953              0.0000     1.5764 f
  U1991/IN2 (NAND4X0)                                             0.1769    0.0001 &   1.5764 f
  U1991/QN (NAND4X0)                                              0.1560    0.0666     1.6431 r
  n39 (net)                                     1       4.5975              0.0000     1.6431 r
  U1992/IN3 (NOR3X0)                                              0.1560    0.0000 &   1.6431 r
  U1992/QN (NOR3X0)                                               0.2308    0.1198     1.7629 f
  n238 (net)                                    2      13.0092              0.0000     1.7629 f
  U1995/IN1 (NAND2X0)                                             0.2308    0.0149 &   1.7778 f
  U1995/QN (NAND2X0)                                              0.1939    0.1202     1.8980 r
  n236 (net)                                    2      14.2800              0.0000     1.8980 r
  U3122/IN2 (NOR2X0)                                              0.1939    0.0002 &   1.8982 r
  U3122/QN (NOR2X0)                                               0.1087    0.0691     1.9673 f
  io_cmd_v_o (net)                              1       3.7642              0.0000     1.9673 f
  io_cmd_v_o (out)                                                0.1087    0.0069 &   1.9742 f
  data arrival time                                                                    1.9742

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.9742
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.9258


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1838/S (MUX21X1)                                               0.4841    0.0352 @   1.1480 f
  U1838/Q (MUX21X1)                                               0.3430    0.2637 @   1.4117 r
  io_cmd_o[41] (net)                            5     101.4967              0.0000     1.4117 r
  U1990/IN2 (NOR4X0)                                              0.3464    0.0707 @   1.4823 r
  U1990/QN (NOR4X0)                                               0.1549    0.0967     1.5790 f
  n36 (net)                                     1       2.9469              0.0000     1.5790 f
  U1991/IN3 (NAND4X0)                                             0.1549    0.0000 &   1.5790 f
  U1991/QN (NAND4X0)                                              0.1560    0.0624     1.6413 r
  n39 (net)                                     1       4.5975              0.0000     1.6413 r
  U1992/IN3 (NOR3X0)                                              0.1560    0.0000 &   1.6414 r
  U1992/QN (NOR3X0)                                               0.2308    0.1198     1.7612 f
  n238 (net)                                    2      13.0092              0.0000     1.7612 f
  U1995/IN1 (NAND2X0)                                             0.2308    0.0149 &   1.7760 f
  U1995/QN (NAND2X0)                                              0.1939    0.1202     1.8963 r
  n236 (net)                                    2      14.2800              0.0000     1.8963 r
  U3122/IN2 (NOR2X0)                                              0.1939    0.0002 &   1.8964 r
  U3122/QN (NOR2X0)                                               0.1087    0.0691     1.9656 f
  io_cmd_v_o (net)                              1       3.7642              0.0000     1.9656 f
  io_cmd_v_o (out)                                                0.1087    0.0069 &   1.9725 f
  data arrival time                                                                    1.9725

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.9725
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.9275


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1808/S (MUX21X1)                                               0.5073    0.0387 @   1.1423 r
  U1808/Q (MUX21X1)                                               0.3032    0.2517 @   1.3940 r
  io_cmd_o[26] (net)                            5      88.9020              0.0000     1.3940 r
  U1989/IN4 (NOR4X0)                                              0.3055    0.0478 @   1.4418 r
  U1989/QN (NOR4X0)                                               0.1769    0.1289     1.5707 f
  n37 (net)                                     1       5.9953              0.0000     1.5707 f
  U1991/IN2 (NAND4X0)                                             0.1769    0.0001 &   1.5707 f
  U1991/QN (NAND4X0)                                              0.1560    0.0666     1.6374 r
  n39 (net)                                     1       4.5975              0.0000     1.6374 r
  U1992/IN3 (NOR3X0)                                              0.1560    0.0000 &   1.6374 r
  U1992/QN (NOR3X0)                                               0.2308    0.1198     1.7572 f
  n238 (net)                                    2      13.0092              0.0000     1.7572 f
  U1995/IN1 (NAND2X0)                                             0.2308    0.0149 &   1.7721 f
  U1995/QN (NAND2X0)                                              0.1939    0.1202     1.8923 r
  n236 (net)                                    2      14.2800              0.0000     1.8923 r
  U3122/IN2 (NOR2X0)                                              0.1939    0.0002 &   1.8925 r
  U3122/QN (NOR2X0)                                               0.1087    0.0691     1.9616 f
  io_cmd_v_o (net)                              1       3.7642              0.0000     1.9616 f
  io_cmd_v_o (out)                                                0.1087    0.0069 &   1.9685 f
  data arrival time                                                                    1.9685

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.9685
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.9315


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  mem_arbiter/reqs_i[1]_hfs_netlink_273 (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)   0.0000   1.1036 r
  mem_arbiter/reqs_i[1]_hfs_netlink_273 (net)         303.1169              0.0000     1.1036 r
  mem_arbiter/enc/i[1] (bsg_priority_encode_one_hot_out_width_p2_lo_to_hi_p0_0)   0.0000   1.1036 r
  mem_arbiter/enc/i[1] (net)                          303.1169              0.0000     1.1036 r
  mem_arbiter/enc/genblk1_scan/i[1] (bsg_scan_width_p2_or_p1_lo_to_hi_p0_0)   0.0000   1.1036 r
  mem_arbiter/enc/genblk1_scan/i[1] (net)             303.1169              0.0000     1.1036 r
  mem_arbiter/enc/genblk1_scan/U3/IN2 (OR2X1)                     0.5064    0.0302 @   1.1337 r
  mem_arbiter/enc/genblk1_scan/U3/Q (OR2X1)                       0.0492    0.1363     1.2701 r
  mem_arbiter/enc/genblk1_scan/o[0] (net)       1       2.8261              0.0000     1.2701 r
  mem_arbiter/enc/genblk1_scan/o[0] (bsg_scan_width_p2_or_p1_lo_to_hi_p0_0)   0.0000   1.2701 r
  mem_arbiter/enc/scan_lo_0_ (net)                      2.8261              0.0000     1.2701 r
  mem_arbiter/enc/U1/INP (INVX0)                                  0.0492    0.0000 &   1.2701 r
  mem_arbiter/enc/U1/ZN (INVX0)                                   0.0363    0.0282     1.2983 f
  mem_arbiter/enc/n1 (net)                      1       3.3681              0.0000     1.2983 f
  mem_arbiter/enc/U2/IN1 (NOR2X0)                                 0.0363    0.0000 &   1.2983 f
  mem_arbiter/enc/U2/QN (NOR2X0)                                  0.1410    0.0325     1.3308 r
  mem_arbiter/enc/o[0] (net)                    1       3.1911              0.0000     1.3308 r
  mem_arbiter/enc/o[0] (bsg_priority_encode_one_hot_out_width_p2_lo_to_hi_p0_0)   0.0000   1.3308 r
  mem_arbiter/grants_unmasked_lo[0] (net)               3.1911              0.0000     1.3308 r
  mem_arbiter/U2/IN2 (AND2X1)                                     0.1410    0.0041 &   1.3349 r
  mem_arbiter/U2/Q (AND2X1)                                       0.0574    0.0790     1.4139 r
  mem_arbiter/grants_o[0] (net)                 2       8.2771              0.0000     1.4139 r
  mem_arbiter/grants_o[0] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)           0.0000     1.4139 r
  fifo_yumi_li[0] (net)                                 8.2771              0.0000     1.4139 r
  U1993/IN2 (NOR2X0)                                              0.0574    0.0000 &   1.4139 r
  U1993/QN (NOR2X0)                                               0.4284    0.2481     1.6620 f
  n237 (net)                                    2      67.8455              0.0000     1.6620 f
  U1994/INP (INVX0)                                               0.4284    0.1125 &   1.7745 f
  U1994/ZN (INVX0)                                                0.1097    0.0445     1.8190 r
  n40 (net)                                     1       2.3068              0.0000     1.8190 r
  U1995/IN2 (NAND2X0)                                             0.1097    0.0000 &   1.8190 r
  U1995/QN (NAND2X0)                                              0.1901    0.0948     1.9138 f
  n236 (net)                                    2      14.1394              0.0000     1.9138 f
  U3122/IN2 (NOR2X0)                                              0.1901    0.0002 &   1.9140 f
  U3122/QN (NOR2X0)                                               0.1182    0.0457     1.9597 r
  io_cmd_v_o (net)                              1       3.7642              0.0000     1.9597 r
  io_cmd_v_o (out)                                                0.1182    0.0082 &   1.9679 r
  data arrival time                                                                    1.9679

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.9679
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.9321


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  mem_arbiter/reqs_i[1]_hfs_netlink_273 (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)   0.0000   1.1128 f
  mem_arbiter/reqs_i[1]_hfs_netlink_273 (net)         298.7808              0.0000     1.1128 f
  mem_arbiter/enc/i[1] (bsg_priority_encode_one_hot_out_width_p2_lo_to_hi_p0_0)   0.0000   1.1128 f
  mem_arbiter/enc/i[1] (net)                          298.7808              0.0000     1.1128 f
  mem_arbiter/enc/genblk1_scan/i[1] (bsg_scan_width_p2_or_p1_lo_to_hi_p0_0)   0.0000   1.1128 f
  mem_arbiter/enc/genblk1_scan/i[1] (net)             298.7808              0.0000     1.1128 f
  mem_arbiter/enc/genblk1_scan/U3/IN2 (OR2X1)                     0.4834    0.0297 @   1.1425 f
  mem_arbiter/enc/genblk1_scan/U3/Q (OR2X1)                       0.0419    0.0672     1.2097 f
  mem_arbiter/enc/genblk1_scan/o[0] (net)       1       2.7947              0.0000     1.2097 f
  mem_arbiter/enc/genblk1_scan/o[0] (bsg_scan_width_p2_or_p1_lo_to_hi_p0_0)   0.0000   1.2097 f
  mem_arbiter/enc/scan_lo_0_ (net)                      2.7947              0.0000     1.2097 f
  mem_arbiter/enc/U1/INP (INVX0)                                  0.0419    0.0000 &   1.2097 f
  mem_arbiter/enc/U1/ZN (INVX0)                                   0.0413    0.0266     1.2363 r
  mem_arbiter/enc/n1 (net)                      1       3.4556              0.0000     1.2363 r
  mem_arbiter/enc/U2/IN1 (NOR2X0)                                 0.0413    0.0000 &   1.2363 r
  mem_arbiter/enc/U2/QN (NOR2X0)                                  0.1659    0.0338     1.2701 f
  mem_arbiter/enc/o[0] (net)                    1       3.1437              0.0000     1.2701 f
  mem_arbiter/enc/o[0] (bsg_priority_encode_one_hot_out_width_p2_lo_to_hi_p0_0)   0.0000   1.2701 f
  mem_arbiter/grants_unmasked_lo[0] (net)               3.1437              0.0000     1.2701 f
  mem_arbiter/U2/IN2 (AND2X1)                                     0.1659    0.0051 &   1.2752 f
  mem_arbiter/U2/Q (AND2X1)                                       0.0533    0.0903     1.3655 f
  mem_arbiter/grants_o[0] (net)                 2       8.1193              0.0000     1.3655 f
  mem_arbiter/grants_o[0] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)           0.0000     1.3655 f
  fifo_yumi_li[0] (net)                                 8.1193              0.0000     1.3655 f
  U1993/IN2 (NOR2X0)                                              0.0533    0.0000 &   1.3655 f
  U1993/QN (NOR2X0)                                               0.5644    0.2694     1.6349 r
  n237 (net)                                    2      67.9472              0.0000     1.6349 r
  U3123/IN2 (NOR2X0)                                              0.5644    0.1615 &   1.7964 r
  U3123/QN (NOR2X0)                                               0.2018    0.1259     1.9223 f
  mem_cmd_v_o (net)                             1       6.3433              0.0000     1.9223 f
  mem_cmd_v_o (out)                                               0.2018    0.0001 &   1.9224 f
  data arrival time                                                                    1.9224

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.9224
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.9776


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1780/S (MUX21X1)                                               0.4841    0.0352 @   1.1480 f
  U1780/Q (MUX21X1)                                               0.3069    0.2586 @   1.4065 r
  n2649 (net)                                   1      92.3777              0.0000     1.4065 r
  icc_place1909/INP (NBUFFX2)                                     0.3071    0.0746 @   1.4811 r
  icc_place1909/Z (NBUFFX2)                                       0.3581    0.2045 @   1.6856 r
  mem_cmd_o[12] (net)                           4     201.9305              0.0000     1.6856 r
  icc_place1987/INP (NBUFFX2)                                     0.3939    0.1005 @   1.7861 r
  icc_place1987/Z (NBUFFX2)                                       0.0479    0.1072     1.8933 r
  io_cmd_o[12] (net)                            1       5.5182              0.0000     1.8933 r
  io_cmd_o[12] (out)                                              0.0479    0.0001 &   1.8934 r
  data arrival time                                                                    1.8934

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8934
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0066


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1780/S (MUX21X1)                                               0.5071    0.0357 @   1.1393 r
  U1780/Q (MUX21X1)                                               0.3069    0.2615 @   1.4008 r
  n2649 (net)                                   1      92.3777              0.0000     1.4008 r
  icc_place1909/INP (NBUFFX2)                                     0.3071    0.0746 @   1.4754 r
  icc_place1909/Z (NBUFFX2)                                       0.3581    0.2045 @   1.6799 r
  mem_cmd_o[12] (net)                           4     201.9305              0.0000     1.6799 r
  icc_place1987/INP (NBUFFX2)                                     0.3939    0.1005 @   1.7804 r
  icc_place1987/Z (NBUFFX2)                                       0.0479    0.1072     1.8876 r
  io_cmd_o[12] (net)                            1       5.5182              0.0000     1.8876 r
  io_cmd_o[12] (out)                                              0.0479    0.0001 &   1.8877 r
  data arrival time                                                                    1.8877

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8877
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0123


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  mem_arbiter/reqs_i[1]_hfs_netlink_273 (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)   0.0000   1.1036 r
  mem_arbiter/reqs_i[1]_hfs_netlink_273 (net)         303.1169              0.0000     1.1036 r
  mem_arbiter/enc/i[1] (bsg_priority_encode_one_hot_out_width_p2_lo_to_hi_p0_0)   0.0000   1.1036 r
  mem_arbiter/enc/i[1] (net)                          303.1169              0.0000     1.1036 r
  mem_arbiter/enc/U2/IN2 (NOR2X0)                                 0.5064    0.0302 @   1.1338 r
  mem_arbiter/enc/U2/QN (NOR2X0)                                  0.1659    0.1008     1.2345 f
  mem_arbiter/enc/o[0] (net)                    1       3.1437              0.0000     1.2345 f
  mem_arbiter/enc/o[0] (bsg_priority_encode_one_hot_out_width_p2_lo_to_hi_p0_0)   0.0000   1.2345 f
  mem_arbiter/grants_unmasked_lo[0] (net)               3.1437              0.0000     1.2345 f
  mem_arbiter/U2/IN2 (AND2X1)                                     0.1659    0.0051 &   1.2396 f
  mem_arbiter/U2/Q (AND2X1)                                       0.0533    0.0903     1.3299 f
  mem_arbiter/grants_o[0] (net)                 2       8.1193              0.0000     1.3299 f
  mem_arbiter/grants_o[0] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)           0.0000     1.3299 f
  fifo_yumi_li[0] (net)                                 8.1193              0.0000     1.3299 f
  U1993/IN2 (NOR2X0)                                              0.0533    0.0000 &   1.3299 f
  U1993/QN (NOR2X0)                                               0.5644    0.2694     1.5993 r
  n237 (net)                                    2      67.9472              0.0000     1.5993 r
  U3123/IN2 (NOR2X0)                                              0.5644    0.1615 &   1.7608 r
  U3123/QN (NOR2X0)                                               0.2018    0.1259     1.8868 f
  mem_cmd_v_o (net)                             1       6.3433              0.0000     1.8868 f
  mem_cmd_v_o (out)                                               0.2018    0.0001 &   1.8869 f
  data arrival time                                                                    1.8869

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8869
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0131


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1808/S (MUX21X1)                                               0.4843    0.0381 @   1.1509 f
  U1808/Q (MUX21X1)                                               0.3032    0.2488 @   1.3997 r
  io_cmd_o[26] (net)                            5      88.9020              0.0000     1.3997 r
  U1989/IN4 (NOR4X0)                                              0.3055    0.0478 @   1.4475 r
  U1989/QN (NOR4X0)                                               0.1769    0.1289     1.5764 f
  n37 (net)                                     1       5.9953              0.0000     1.5764 f
  U1991/IN2 (NAND4X0)                                             0.1769    0.0001 &   1.5764 f
  U1991/QN (NAND4X0)                                              0.1560    0.0666     1.6431 r
  n39 (net)                                     1       4.5975              0.0000     1.6431 r
  U1992/IN3 (NOR3X0)                                              0.1560    0.0000 &   1.6431 r
  U1992/QN (NOR3X0)                                               0.2308    0.1198     1.7629 f
  n238 (net)                                    2      13.0092              0.0000     1.7629 f
  U3123/IN1 (NOR2X0)                                              0.2308    0.0149 &   1.7778 f
  U3123/QN (NOR2X0)                                               0.1539    0.0693     1.8471 r
  mem_cmd_v_o (net)                             1       6.3433              0.0000     1.8471 r
  mem_cmd_v_o (out)                                               0.1539    0.0001 &   1.8472 r
  data arrival time                                                                    1.8472

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8472
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0528


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1838/S (MUX21X1)                                               0.4841    0.0352 @   1.1480 f
  U1838/Q (MUX21X1)                                               0.3430    0.2637 @   1.4117 r
  io_cmd_o[41] (net)                            5     101.4967              0.0000     1.4117 r
  U1990/IN2 (NOR4X0)                                              0.3464    0.0707 @   1.4823 r
  U1990/QN (NOR4X0)                                               0.1549    0.0967     1.5790 f
  n36 (net)                                     1       2.9469              0.0000     1.5790 f
  U1991/IN3 (NAND4X0)                                             0.1549    0.0000 &   1.5790 f
  U1991/QN (NAND4X0)                                              0.1560    0.0624     1.6413 r
  n39 (net)                                     1       4.5975              0.0000     1.6413 r
  U1992/IN3 (NOR3X0)                                              0.1560    0.0000 &   1.6414 r
  U1992/QN (NOR3X0)                                               0.2308    0.1198     1.7612 f
  n238 (net)                                    2      13.0092              0.0000     1.7612 f
  U3123/IN1 (NOR2X0)                                              0.2308    0.0149 &   1.7760 f
  U3123/QN (NOR2X0)                                               0.1539    0.0693     1.8453 r
  mem_cmd_v_o (net)                             1       6.3433              0.0000     1.8453 r
  mem_cmd_v_o (out)                                               0.1539    0.0001 &   1.8455 r
  data arrival time                                                                    1.8455

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8455
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0545


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1808/S (MUX21X1)                                               0.5073    0.0387 @   1.1423 r
  U1808/Q (MUX21X1)                                               0.3032    0.2517 @   1.3940 r
  io_cmd_o[26] (net)                            5      88.9020              0.0000     1.3940 r
  U1989/IN4 (NOR4X0)                                              0.3055    0.0478 @   1.4418 r
  U1989/QN (NOR4X0)                                               0.1769    0.1289     1.5707 f
  n37 (net)                                     1       5.9953              0.0000     1.5707 f
  U1991/IN2 (NAND4X0)                                             0.1769    0.0001 &   1.5707 f
  U1991/QN (NAND4X0)                                              0.1560    0.0666     1.6374 r
  n39 (net)                                     1       4.5975              0.0000     1.6374 r
  U1992/IN3 (NOR3X0)                                              0.1560    0.0000 &   1.6374 r
  U1992/QN (NOR3X0)                                               0.2308    0.1198     1.7572 f
  n238 (net)                                    2      13.0092              0.0000     1.7572 f
  U3123/IN1 (NOR2X0)                                              0.2308    0.0149 &   1.7721 f
  U3123/QN (NOR2X0)                                               0.1539    0.0693     1.8414 r
  mem_cmd_v_o (net)                             1       6.3433              0.0000     1.8414 r
  mem_cmd_v_o (out)                                               0.1539    0.0001 &   1.8415 r
  data arrival time                                                                    1.8415

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8415
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0585


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1838/S (MUX21X1)                                               0.5071    0.0357 @   1.1393 r
  U1838/Q (MUX21X1)                                               0.3430    0.2666 @   1.4059 r
  io_cmd_o[41] (net)                            5     101.4967              0.0000     1.4059 r
  U1990/IN2 (NOR4X0)                                              0.3464    0.0707 @   1.4766 r
  U1990/QN (NOR4X0)                                               0.1549    0.0967     1.5733 f
  n36 (net)                                     1       2.9469              0.0000     1.5733 f
  U1991/IN3 (NAND4X0)                                             0.1549    0.0000 &   1.5733 f
  U1991/QN (NAND4X0)                                              0.1560    0.0624     1.6356 r
  n39 (net)                                     1       4.5975              0.0000     1.6356 r
  U1992/IN3 (NOR3X0)                                              0.1560    0.0000 &   1.6357 r
  U1992/QN (NOR3X0)                                               0.2308    0.1198     1.7554 f
  n238 (net)                                    2      13.0092              0.0000     1.7554 f
  U3123/IN1 (NOR2X0)                                              0.2308    0.0149 &   1.7703 f
  U3123/QN (NOR2X0)                                               0.1539    0.0693     1.8396 r
  mem_cmd_v_o (net)                             1       6.3433              0.0000     1.8396 r
  mem_cmd_v_o (out)                                               0.1539    0.0001 &   1.8397 r
  data arrival time                                                                    1.8397

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8397
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0603


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1780/S (MUX21X1)                                               0.4841    0.0352 @   1.1480 f
  U1780/Q (MUX21X1)                                               0.2933    0.2415 @   1.3894 f
  n2649 (net)                                   1      92.3185              0.0000     1.3894 f
  icc_place1909/INP (NBUFFX2)                                     0.2935    0.0699 @   1.4594 f
  icc_place1909/Z (NBUFFX2)                                       0.3447    0.1969 @   1.6563 f
  mem_cmd_o[12] (net)                           4     201.7058              0.0000     1.6563 f
  icc_place1987/INP (NBUFFX2)                                     0.3818    0.0976 @   1.7539 f
  icc_place1987/Z (NBUFFX2)                                       0.0416    0.0851     1.8389 f
  io_cmd_o[12] (net)                            1       5.5182              0.0000     1.8389 f
  io_cmd_o[12] (out)                                              0.0416    0.0001 &   1.8390 f
  data arrival time                                                                    1.8390

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8390
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0610


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1828/S (MUX21X1)                                               0.4840    0.0392 @   1.1520 f
  U1828/Q (MUX21X1)                                               0.2433    0.2295 @   1.3815 r
  n2646 (net)                                   1      70.6837              0.0000     1.3815 r
  icc_place1905/INP (NBUFFX2)                                     0.2435    0.0374 @   1.4189 r
  icc_place1905/Z (NBUFFX2)                                       0.3460    0.1973 @   1.6162 r
  mem_cmd_o[36] (net)                           5     197.7016              0.0000     1.6162 r
  icc_place1983/INP (NBUFFX2)                                     0.3729    0.1097 @   1.7260 r
  icc_place1983/Z (NBUFFX2)                                       0.0466    0.1046     1.8306 r
  io_cmd_o[36] (net)                            1       5.2909              0.0000     1.8306 r
  io_cmd_o[36] (out)                                              0.0466    0.0039 &   1.8344 r
  data arrival time                                                                    1.8344

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8344
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0656


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1780/S (MUX21X1)                                               0.5071    0.0357 @   1.1393 r
  U1780/Q (MUX21X1)                                               0.2933    0.2428 @   1.3821 f
  n2649 (net)                                   1      92.3185              0.0000     1.3821 f
  icc_place1909/INP (NBUFFX2)                                     0.2935    0.0699 @   1.4520 f
  icc_place1909/Z (NBUFFX2)                                       0.3447    0.1969 @   1.6489 f
  mem_cmd_o[12] (net)                           4     201.7058              0.0000     1.6489 f
  icc_place1987/INP (NBUFFX2)                                     0.3818    0.0976 @   1.7465 f
  icc_place1987/Z (NBUFFX2)                                       0.0416    0.0851     1.8316 f
  io_cmd_o[12] (net)                            1       5.5182              0.0000     1.8316 f
  io_cmd_o[12] (out)                                              0.0416    0.0001 &   1.8317 f
  data arrival time                                                                    1.8317

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8317
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0683


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1828/S (MUX21X1)                                               0.5070    0.0398 @   1.1434 r
  U1828/Q (MUX21X1)                                               0.2433    0.2324 @   1.3758 r
  n2646 (net)                                   1      70.6837              0.0000     1.3758 r
  icc_place1905/INP (NBUFFX2)                                     0.2435    0.0374 @   1.4132 r
  icc_place1905/Z (NBUFFX2)                                       0.3460    0.1973 @   1.6105 r
  mem_cmd_o[36] (net)                           5     197.7016              0.0000     1.6105 r
  icc_place1983/INP (NBUFFX2)                                     0.3729    0.1097 @   1.7202 r
  icc_place1983/Z (NBUFFX2)                                       0.0466    0.1046     1.8248 r
  io_cmd_o[36] (net)                            1       5.2909              0.0000     1.8248 r
  io_cmd_o[36] (out)                                              0.0466    0.0039 &   1.8287 r
  data arrival time                                                                    1.8287

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8287
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0713


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1780/S (MUX21X1)                                               0.4841    0.0352 @   1.1480 f
  U1780/Q (MUX21X1)                                               0.3069    0.2586 @   1.4065 r
  n2649 (net)                                   1      92.3777              0.0000     1.4065 r
  icc_place1909/INP (NBUFFX2)                                     0.3071    0.0746 @   1.4811 r
  icc_place1909/Z (NBUFFX2)                                       0.3581    0.2045 @   1.6856 r
  mem_cmd_o[12] (net)                           4     201.9305              0.0000     1.6856 r
  mem_cmd_o[12] (out)                                             0.3982    0.1427 @   1.8283 r
  data arrival time                                                                    1.8283

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8283
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0717


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1812/S (MUX21X1)                                               0.4841    0.0351 @   1.1479 f
  U1812/Q (MUX21X1)                                               0.2597    0.2336 @   1.3815 r
  n4553 (net)                                   1      74.5948              0.0000     1.3815 r
  icc_place1908/INP (NBUFFX2)                                     0.2611    0.1112 @   1.4927 r
  icc_place1908/Z (NBUFFX2)                                       0.2784    0.1815 @   1.6742 r
  mem_cmd_o[28] (net)                           4     155.9876              0.0000     1.6742 r
  icc_place1986/INP (NBUFFX2)                                     0.2999    0.0497 @   1.7239 r
  icc_place1986/Z (NBUFFX2)                                       0.0383    0.0921     1.8160 r
  io_cmd_o[28] (net)                            1       1.4915              0.0000     1.8160 r
  io_cmd_o[28] (out)                                              0.0383    0.0121 &   1.8281 r
  data arrival time                                                                    1.8281

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8281
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0719


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1780/S (MUX21X1)                                               0.5071    0.0357 @   1.1393 r
  U1780/Q (MUX21X1)                                               0.3069    0.2615 @   1.4008 r
  n2649 (net)                                   1      92.3777              0.0000     1.4008 r
  icc_place1909/INP (NBUFFX2)                                     0.3071    0.0746 @   1.4754 r
  icc_place1909/Z (NBUFFX2)                                       0.3581    0.2045 @   1.6799 r
  mem_cmd_o[12] (net)                           4     201.9305              0.0000     1.6799 r
  mem_cmd_o[12] (out)                                             0.3982    0.1427 @   1.8226 r
  data arrival time                                                                    1.8226

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8226
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0774


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1812/S (MUX21X1)                                               0.5071    0.0357 @   1.1392 r
  U1812/Q (MUX21X1)                                               0.2597    0.2365 @   1.3758 r
  n4553 (net)                                   1      74.5948              0.0000     1.3758 r
  icc_place1908/INP (NBUFFX2)                                     0.2611    0.1112 @   1.4869 r
  icc_place1908/Z (NBUFFX2)                                       0.2784    0.1815 @   1.6684 r
  mem_cmd_o[28] (net)                           4     155.9876              0.0000     1.6684 r
  icc_place1986/INP (NBUFFX2)                                     0.2999    0.0497 @   1.7182 r
  icc_place1986/Z (NBUFFX2)                                       0.0383    0.0921     1.8102 r
  io_cmd_o[28] (net)                            1       1.4915              0.0000     1.8102 r
  io_cmd_o[28] (out)                                              0.0383    0.0121 &   1.8223 r
  data arrival time                                                                    1.8223

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8223
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0777


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1814/S (MUX21X1)                                               0.4840    0.0392 @   1.1520 f
  U1814/Q (MUX21X1)                                               0.2009    0.2053 @   1.3573 r
  n2648 (net)                                   1      54.7402              0.0000     1.3573 r
  icc_place1907/INP (NBUFFX2)                                     0.2018    0.0350 @   1.3924 r
  icc_place1907/Z (NBUFFX2)                                       0.3377    0.1877 @   1.5800 r
  mem_cmd_o[29] (net)                           4     193.0858              0.0000     1.5800 r
  icc_place1985/INP (NBUFFX2)                                     0.3654    0.1274 @   1.7075 r
  icc_place1985/Z (NBUFFX2)                                       0.0463    0.1038     1.8113 r
  io_cmd_o[29] (net)                            1       5.3279              0.0000     1.8113 r
  io_cmd_o[29] (out)                                              0.0463    0.0001 &   1.8114 r
  data arrival time                                                                    1.8114

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8114
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0886


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1814/S (MUX21X1)                                               0.5070    0.0398 @   1.1434 r
  U1814/Q (MUX21X1)                                               0.2009    0.2082 @   1.3516 r
  n2648 (net)                                   1      54.7402              0.0000     1.3516 r
  icc_place1907/INP (NBUFFX2)                                     0.2018    0.0350 @   1.3866 r
  icc_place1907/Z (NBUFFX2)                                       0.3377    0.1877 @   1.5743 r
  mem_cmd_o[29] (net)                           4     193.0858              0.0000     1.5743 r
  icc_place1985/INP (NBUFFX2)                                     0.3654    0.1274 @   1.7017 r
  icc_place1985/Z (NBUFFX2)                                       0.0463    0.1038     1.8055 r
  io_cmd_o[29] (net)                            1       5.3279              0.0000     1.8055 r
  io_cmd_o[29] (out)                                              0.0463    0.0001 &   1.8056 r
  data arrival time                                                                    1.8056

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8056
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0944


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1790/S (MUX21X1)                                               0.4842    0.0337 @   1.1465 f
  U1790/Q (MUX21X1)                                               0.4555    0.2990 @   1.4455 r
  io_cmd_o[17] (net)                            4     134.8213              0.0000     1.4455 r
  U1791/INP (NBUFFX2)                                             0.4656    0.0752 @   1.5207 r
  U1791/Z (NBUFFX2)                                               0.1479    0.1668 @   1.6875 r
  mem_cmd_o[17] (net)                           1      71.6940              0.0000     1.6875 r
  mem_cmd_o[17] (out)                                             0.1497    0.1158 @   1.8033 r
  data arrival time                                                                    1.8033

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8033
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0967


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1790/S (MUX21X1)                                               0.5072    0.0342 @   1.1378 r
  U1790/Q (MUX21X1)                                               0.4555    0.3020 @   1.4397 r
  io_cmd_o[17] (net)                            4     134.8213              0.0000     1.4397 r
  U1791/INP (NBUFFX2)                                             0.4656    0.0752 @   1.5149 r
  U1791/Z (NBUFFX2)                                               0.1479    0.1668 @   1.6818 r
  mem_cmd_o[17] (net)                           1      71.6940              0.0000     1.6818 r
  mem_cmd_o[17] (out)                                             0.1497    0.1158 @   1.7976 r
  data arrival time                                                                    1.7976

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7976
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1024


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1780/S (MUX21X1)                                               0.4841    0.0352 @   1.1480 f
  U1780/Q (MUX21X1)                                               0.2933    0.2415 @   1.3894 f
  n2649 (net)                                   1      92.3185              0.0000     1.3894 f
  icc_place1909/INP (NBUFFX2)                                     0.2935    0.0699 @   1.4594 f
  icc_place1909/Z (NBUFFX2)                                       0.3447    0.1969 @   1.6563 f
  mem_cmd_o[12] (net)                           4     201.7058              0.0000     1.6563 f
  mem_cmd_o[12] (out)                                             0.3863    0.1395 @   1.7958 f
  data arrival time                                                                    1.7958

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7958
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1042


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1780/S (MUX21X1)                                               0.5071    0.0357 @   1.1393 r
  U1780/Q (MUX21X1)                                               0.2933    0.2428 @   1.3821 f
  n2649 (net)                                   1      92.3185              0.0000     1.3821 f
  icc_place1909/INP (NBUFFX2)                                     0.2935    0.0699 @   1.4520 f
  icc_place1909/Z (NBUFFX2)                                       0.3447    0.1969 @   1.6489 f
  mem_cmd_o[12] (net)                           4     201.7058              0.0000     1.6489 f
  mem_cmd_o[12] (out)                                             0.3863    0.1395 @   1.7884 f
  data arrival time                                                                    1.7884

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7884
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1116


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1828/S (MUX21X1)                                               0.4840    0.0392 @   1.1520 f
  U1828/Q (MUX21X1)                                               0.2320    0.2086 @   1.3605 f
  n2646 (net)                                   1      70.6245              0.0000     1.3605 f
  icc_place1905/INP (NBUFFX2)                                     0.2322    0.0347 @   1.3952 f
  icc_place1905/Z (NBUFFX2)                                       0.3332    0.1940 @   1.5892 f
  mem_cmd_o[36] (net)                           5     197.3347              0.0000     1.5892 f
  icc_place1983/INP (NBUFFX2)                                     0.3611    0.1058 @   1.6950 f
  icc_place1983/Z (NBUFFX2)                                       0.0405    0.0836     1.7786 f
  io_cmd_o[36] (net)                            1       5.2909              0.0000     1.7786 f
  io_cmd_o[36] (out)                                              0.0405    0.0022 &   1.7808 f
  data arrival time                                                                    1.7808

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7808
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1192


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1812/S (MUX21X1)                                               0.4841    0.0351 @   1.1479 f
  U1812/Q (MUX21X1)                                               0.2475    0.2108 @   1.3587 f
  n4553 (net)                                   1      74.5356              0.0000     1.3587 f
  icc_place1908/INP (NBUFFX2)                                     0.2489    0.1059 @   1.4646 f
  icc_place1908/Z (NBUFFX2)                                       0.2677    0.1751 @   1.6398 f
  mem_cmd_o[28] (net)                           4     155.7628              0.0000     1.6398 f
  icc_place1986/INP (NBUFFX2)                                     0.2901    0.0483 @   1.6880 f
  icc_place1986/Z (NBUFFX2)                                       0.0328    0.0753     1.7634 f
  io_cmd_o[28] (net)                            1       1.4915              0.0000     1.7634 f
  io_cmd_o[28] (out)                                              0.0328    0.0103 &   1.7736 f
  data arrival time                                                                    1.7736

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7736
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1264


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1828/S (MUX21X1)                                               0.5070    0.0398 @   1.1434 r
  U1828/Q (MUX21X1)                                               0.2320    0.2098 @   1.3532 f
  n2646 (net)                                   1      70.6245              0.0000     1.3532 f
  icc_place1905/INP (NBUFFX2)                                     0.2322    0.0347 @   1.3879 f
  icc_place1905/Z (NBUFFX2)                                       0.3332    0.1940 @   1.5819 f
  mem_cmd_o[36] (net)                           5     197.3347              0.0000     1.5819 f
  icc_place1983/INP (NBUFFX2)                                     0.3611    0.1058 @   1.6877 f
  icc_place1983/Z (NBUFFX2)                                       0.0405    0.0836     1.7713 f
  io_cmd_o[36] (net)                            1       5.2909              0.0000     1.7713 f
  io_cmd_o[36] (out)                                              0.0405    0.0022 &   1.7735 f
  data arrival time                                                                    1.7735

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7735
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1265


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1822/S (MUX21X1)                                               0.4841    0.0341 @   1.1468 f
  U1822/Q (MUX21X1)                                               0.4720    0.3030 @   1.4498 r
  io_cmd_o[33] (net)                            4     139.3722              0.0000     1.4498 r
  U1823/INP (NBUFFX2)                                             0.4839    0.0918 @   1.5417 r
  U1823/Z (NBUFFX2)                                               0.1395    0.1653 @   1.7070 r
  mem_cmd_o[33] (net)                           1      65.3758              0.0000     1.7070 r
  mem_cmd_o[33] (out)                                             0.1412    0.0665 @   1.7735 r
  data arrival time                                                                    1.7735

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7735
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1265


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1822/S (MUX21X1)                                               0.5072    0.0346 @   1.1382 r
  U1822/Q (MUX21X1)                                               0.4720    0.3059 @   1.4441 r
  io_cmd_o[33] (net)                            4     139.3722              0.0000     1.4441 r
  U1823/INP (NBUFFX2)                                             0.4839    0.0918 @   1.5359 r
  U1823/Z (NBUFFX2)                                               0.1395    0.1653 @   1.7012 r
  mem_cmd_o[33] (net)                           1      65.3758              0.0000     1.7012 r
  mem_cmd_o[33] (out)                                             0.1412    0.0665 @   1.7678 r
  data arrival time                                                                    1.7678

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7678
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1322


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1812/S (MUX21X1)                                               0.5071    0.0357 @   1.1392 r
  U1812/Q (MUX21X1)                                               0.2475    0.2121 @   1.3514 f
  n4553 (net)                                   1      74.5356              0.0000     1.3514 f
  icc_place1908/INP (NBUFFX2)                                     0.2489    0.1059 @   1.4573 f
  icc_place1908/Z (NBUFFX2)                                       0.2677    0.1751 @   1.6324 f
  mem_cmd_o[28] (net)                           4     155.7628              0.0000     1.6324 f
  icc_place1986/INP (NBUFFX2)                                     0.2901    0.0483 @   1.6807 f
  icc_place1986/Z (NBUFFX2)                                       0.0328    0.0753     1.7560 f
  io_cmd_o[28] (net)                            1       1.4915              0.0000     1.7560 f
  io_cmd_o[28] (out)                                              0.0328    0.0103 &   1.7663 f
  data arrival time                                                                    1.7663

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7663
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1337


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1816/S (MUX21X1)                                               0.4840    0.0392 @   1.1520 f
  U1816/Q (MUX21X1)                                               0.2720    0.2435 @   1.3954 r
  n2647 (net)                                   1      80.9074              0.0000     1.3954 r
  icc_place1906/INP (NBUFFX2)                                     0.2721    0.0489 @   1.4443 r
  icc_place1906/Z (NBUFFX2)                                       0.2762    0.1858 @   1.6301 r
  mem_cmd_o[30] (net)                           4     155.3814              0.0000     1.6301 r
  icc_place1984/INP (NBUFFX2)                                     0.2890    0.0370 @   1.6671 r
  icc_place1984/Z (NBUFFX2)                                       0.0441    0.0966     1.7637 r
  io_cmd_o[30] (net)                            1       6.5562              0.0000     1.7637 r
  io_cmd_o[30] (out)                                              0.0441    0.0001 &   1.7638 r
  data arrival time                                                                    1.7638

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7638
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1362


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1814/S (MUX21X1)                                               0.4840    0.0392 @   1.1520 f
  U1814/Q (MUX21X1)                                               0.1915    0.1835 @   1.3355 f
  n2648 (net)                                   1      54.6810              0.0000     1.3355 f
  icc_place1907/INP (NBUFFX2)                                     0.1924    0.0324 @   1.3679 f
  icc_place1907/Z (NBUFFX2)                                       0.3259    0.1870 @   1.5550 f
  mem_cmd_o[29] (net)                           4     192.8611              0.0000     1.5550 f
  icc_place1985/INP (NBUFFX2)                                     0.3546    0.1236 @   1.6786 f
  icc_place1985/Z (NBUFFX2)                                       0.0402    0.0833     1.7619 f
  io_cmd_o[29] (net)                            1       5.3279              0.0000     1.7619 f
  io_cmd_o[29] (out)                                              0.0402    0.0001 &   1.7620 f
  data arrival time                                                                    1.7620

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7620
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1380


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1812/S (MUX21X1)                                               0.4841    0.0351 @   1.1479 f
  U1812/Q (MUX21X1)                                               0.2597    0.2336 @   1.3815 r
  n4553 (net)                                   1      74.5948              0.0000     1.3815 r
  icc_place1908/INP (NBUFFX2)                                     0.2611    0.1112 @   1.4927 r
  icc_place1908/Z (NBUFFX2)                                       0.2784    0.1815 @   1.6742 r
  mem_cmd_o[28] (net)                           4     155.9876              0.0000     1.6742 r
  mem_cmd_o[28] (out)                                             0.3053    0.0840 @   1.7582 r
  data arrival time                                                                    1.7582

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7582
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1418


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1816/S (MUX21X1)                                               0.5071    0.0398 @   1.1434 r
  U1816/Q (MUX21X1)                                               0.2720    0.2464 @   1.3897 r
  n2647 (net)                                   1      80.9074              0.0000     1.3897 r
  icc_place1906/INP (NBUFFX2)                                     0.2721    0.0489 @   1.4386 r
  icc_place1906/Z (NBUFFX2)                                       0.2762    0.1858 @   1.6244 r
  mem_cmd_o[30] (net)                           4     155.3814              0.0000     1.6244 r
  icc_place1984/INP (NBUFFX2)                                     0.2890    0.0370 @   1.6614 r
  icc_place1984/Z (NBUFFX2)                                       0.0441    0.0966     1.7580 r
  io_cmd_o[30] (net)                            1       6.5562              0.0000     1.7580 r
  io_cmd_o[30] (out)                                              0.0441    0.0001 &   1.7581 r
  data arrival time                                                                    1.7581

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7581
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1419


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1828/S (MUX21X1)                                               0.4840    0.0392 @   1.1520 f
  U1828/Q (MUX21X1)                                               0.2433    0.2295 @   1.3815 r
  n2646 (net)                                   1      70.6837              0.0000     1.3815 r
  icc_place1905/INP (NBUFFX2)                                     0.2435    0.0374 @   1.4189 r
  icc_place1905/Z (NBUFFX2)                                       0.3460    0.1973 @   1.6162 r
  mem_cmd_o[36] (net)                           5     197.7016              0.0000     1.6162 r
  mem_cmd_o[36] (out)                                             0.3760    0.1385 @   1.7548 r
  data arrival time                                                                    1.7548

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7548
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1452


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1814/S (MUX21X1)                                               0.5070    0.0398 @   1.1434 r
  U1814/Q (MUX21X1)                                               0.1915    0.1848 @   1.3282 f
  n2648 (net)                                   1      54.6810              0.0000     1.3282 f
  icc_place1907/INP (NBUFFX2)                                     0.1924    0.0324 @   1.3606 f
  icc_place1907/Z (NBUFFX2)                                       0.3259    0.1870 @   1.5476 f
  mem_cmd_o[29] (net)                           4     192.8611              0.0000     1.5476 f
  icc_place1985/INP (NBUFFX2)                                     0.3546    0.1236 @   1.6713 f
  icc_place1985/Z (NBUFFX2)                                       0.0402    0.0833     1.7546 f
  io_cmd_o[29] (net)                            1       5.3279              0.0000     1.7546 f
  io_cmd_o[29] (out)                                              0.0402    0.0001 &   1.7547 f
  data arrival time                                                                    1.7547

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7547
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1453


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1812/S (MUX21X1)                                               0.5071    0.0357 @   1.1392 r
  U1812/Q (MUX21X1)                                               0.2597    0.2365 @   1.3758 r
  n4553 (net)                                   1      74.5948              0.0000     1.3758 r
  icc_place1908/INP (NBUFFX2)                                     0.2611    0.1112 @   1.4869 r
  icc_place1908/Z (NBUFFX2)                                       0.2784    0.1815 @   1.6684 r
  mem_cmd_o[28] (net)                           4     155.9876              0.0000     1.6684 r
  mem_cmd_o[28] (out)                                             0.3053    0.0840 @   1.7524 r
  data arrival time                                                                    1.7524

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7524
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1476


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1790/S (MUX21X1)                                               0.4842    0.0337 @   1.1465 f
  U1790/Q (MUX21X1)                                               0.4404    0.2864 @   1.4328 f
  io_cmd_o[17] (net)                            4     134.5965              0.0000     1.4328 f
  U1791/INP (NBUFFX2)                                             0.4509    0.0736 @   1.5064 f
  U1791/Z (NBUFFX2)                                               0.1380    0.1430 @   1.6494 f
  mem_cmd_o[17] (net)                           1      71.6940              0.0000     1.6494 f
  mem_cmd_o[17] (out)                                             0.1400    0.1027 @   1.7521 f
  data arrival time                                                                    1.7521

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7521
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1479


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1828/S (MUX21X1)                                               0.5070    0.0398 @   1.1434 r
  U1828/Q (MUX21X1)                                               0.2433    0.2324 @   1.3758 r
  n2646 (net)                                   1      70.6837              0.0000     1.3758 r
  icc_place1905/INP (NBUFFX2)                                     0.2435    0.0374 @   1.4132 r
  icc_place1905/Z (NBUFFX2)                                       0.3460    0.1973 @   1.6105 r
  mem_cmd_o[36] (net)                           5     197.7016              0.0000     1.6105 r
  mem_cmd_o[36] (out)                                             0.3760    0.1385 @   1.7491 r
  data arrival time                                                                    1.7491

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7491
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1509


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1790/S (MUX21X1)                                               0.5072    0.0342 @   1.1378 r
  U1790/Q (MUX21X1)                                               0.4404    0.2877 @   1.4255 f
  io_cmd_o[17] (net)                            4     134.5965              0.0000     1.4255 f
  U1791/INP (NBUFFX2)                                             0.4509    0.0736 @   1.4990 f
  U1791/Z (NBUFFX2)                                               0.1380    0.1430 @   1.6420 f
  mem_cmd_o[17] (net)                           1      71.6940              0.0000     1.6420 f
  mem_cmd_o[17] (out)                                             0.1400    0.1027 @   1.7447 f
  data arrival time                                                                    1.7447

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7447
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1553


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1814/S (MUX21X1)                                               0.4840    0.0392 @   1.1520 f
  U1814/Q (MUX21X1)                                               0.2009    0.2053 @   1.3573 r
  n2648 (net)                                   1      54.7402              0.0000     1.3573 r
  icc_place1907/INP (NBUFFX2)                                     0.2018    0.0350 @   1.3924 r
  icc_place1907/Z (NBUFFX2)                                       0.3377    0.1877 @   1.5800 r
  mem_cmd_o[29] (net)                           4     193.0858              0.0000     1.5800 r
  mem_cmd_o[29] (out)                                             0.3683    0.1534 @   1.7335 r
  data arrival time                                                                    1.7335

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7335
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1665


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1814/S (MUX21X1)                                               0.5070    0.0398 @   1.1434 r
  U1814/Q (MUX21X1)                                               0.2009    0.2082 @   1.3516 r
  n2648 (net)                                   1      54.7402              0.0000     1.3516 r
  icc_place1907/INP (NBUFFX2)                                     0.2018    0.0350 @   1.3866 r
  icc_place1907/Z (NBUFFX2)                                       0.3377    0.1877 @   1.5743 r
  mem_cmd_o[29] (net)                           4     193.0858              0.0000     1.5743 r
  mem_cmd_o[29] (out)                                             0.3683    0.1534 @   1.7278 r
  data arrival time                                                                    1.7278

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7278
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1722


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1822/S (MUX21X1)                                               0.4841    0.0341 @   1.1468 f
  U1822/Q (MUX21X1)                                               0.4565    0.2908 @   1.4377 f
  io_cmd_o[33] (net)                            4     139.1474              0.0000     1.4377 f
  U1823/INP (NBUFFX2)                                             0.4688    0.0899 @   1.5276 f
  U1823/Z (NBUFFX2)                                               0.1296    0.1399 @   1.6674 f
  mem_cmd_o[33] (net)                           1      65.3758              0.0000     1.6674 f
  mem_cmd_o[33] (out)                                             0.1315    0.0592 @   1.7266 f
  data arrival time                                                                    1.7266

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7266
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1734


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1828/S (MUX21X1)                                               0.4840    0.0392 @   1.1520 f
  U1828/Q (MUX21X1)                                               0.2320    0.2086 @   1.3605 f
  n2646 (net)                                   1      70.6245              0.0000     1.3605 f
  icc_place1905/INP (NBUFFX2)                                     0.2322    0.0347 @   1.3952 f
  icc_place1905/Z (NBUFFX2)                                       0.3332    0.1940 @   1.5892 f
  mem_cmd_o[36] (net)                           5     197.3347              0.0000     1.5892 f
  mem_cmd_o[36] (out)                                             0.3643    0.1339 @   1.7231 f
  data arrival time                                                                    1.7231

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7231
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1769


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1822/S (MUX21X1)                                               0.5072    0.0346 @   1.1382 r
  U1822/Q (MUX21X1)                                               0.4565    0.2921 @   1.4303 f
  io_cmd_o[33] (net)                            4     139.1474              0.0000     1.4303 f
  U1823/INP (NBUFFX2)                                             0.4688    0.0899 @   1.5202 f
  U1823/Z (NBUFFX2)                                               0.1296    0.1399 @   1.6601 f
  mem_cmd_o[33] (net)                           1      65.3758              0.0000     1.6601 f
  mem_cmd_o[33] (out)                                             0.1315    0.0592 @   1.7193 f
  data arrival time                                                                    1.7193

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7193
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1807


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1816/S (MUX21X1)                                               0.4840    0.0392 @   1.1520 f
  U1816/Q (MUX21X1)                                               0.2598    0.2242 @   1.3762 f
  n2647 (net)                                   1      80.8483              0.0000     1.3762 f
  icc_place1906/INP (NBUFFX2)                                     0.2600    0.0459 @   1.4221 f
  icc_place1906/Z (NBUFFX2)                                       0.2656    0.1795 @   1.6015 f
  mem_cmd_o[30] (net)                           4     155.1566              0.0000     1.6015 f
  icc_place1984/INP (NBUFFX2)                                     0.2789    0.0364 @   1.6380 f
  icc_place1984/Z (NBUFFX2)                                       0.0386    0.0804     1.7184 f
  io_cmd_o[30] (net)                            1       6.5562              0.0000     1.7184 f
  io_cmd_o[30] (out)                                              0.0386    0.0001 &   1.7185 f
  data arrival time                                                                    1.7185

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7185
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1815


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1812/S (MUX21X1)                                               0.4841    0.0351 @   1.1479 f
  U1812/Q (MUX21X1)                                               0.2475    0.2108 @   1.3587 f
  n4553 (net)                                   1      74.5356              0.0000     1.3587 f
  icc_place1908/INP (NBUFFX2)                                     0.2489    0.1059 @   1.4646 f
  icc_place1908/Z (NBUFFX2)                                       0.2677    0.1751 @   1.6398 f
  mem_cmd_o[28] (net)                           4     155.7628              0.0000     1.6398 f
  mem_cmd_o[28] (out)                                             0.2957    0.0772 @   1.7169 f
  data arrival time                                                                    1.7169

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7169
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1831


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1828/S (MUX21X1)                                               0.5070    0.0398 @   1.1434 r
  U1828/Q (MUX21X1)                                               0.2320    0.2098 @   1.3532 f
  n2646 (net)                                   1      70.6245              0.0000     1.3532 f
  icc_place1905/INP (NBUFFX2)                                     0.2322    0.0347 @   1.3879 f
  icc_place1905/Z (NBUFFX2)                                       0.3332    0.1940 @   1.5819 f
  mem_cmd_o[36] (net)                           5     197.3347              0.0000     1.5819 f
  mem_cmd_o[36] (out)                                             0.3643    0.1339 @   1.7158 f
  data arrival time                                                                    1.7158

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7158
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1842


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1768/S (MUX21X1)                                               0.4843    0.0380 @   1.1508 f
  U1768/Q (MUX21X1)                                               0.4773    0.3098 @   1.4607 r
  io_cmd_o[6] (net)                             4     142.5596              0.0000     1.4607 r
  U1769/INP (NBUFFX2)                                             0.4872    0.0769 @   1.5375 r
  U1769/Z (NBUFFX2)                                               0.0930    0.1453 @   1.6829 r
  mem_cmd_o[6] (net)                            1      34.5071              0.0000     1.6829 r
  mem_cmd_o[6] (out)                                              0.0933    0.0287 @   1.7115 r
  data arrival time                                                                    1.7115

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7115
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1885


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1816/S (MUX21X1)                                               0.5071    0.0398 @   1.1434 r
  U1816/Q (MUX21X1)                                               0.2598    0.2255 @   1.3689 f
  n2647 (net)                                   1      80.8483              0.0000     1.3689 f
  icc_place1906/INP (NBUFFX2)                                     0.2600    0.0459 @   1.4148 f
  icc_place1906/Z (NBUFFX2)                                       0.2656    0.1795 @   1.5942 f
  mem_cmd_o[30] (net)                           4     155.1566              0.0000     1.5942 f
  icc_place1984/INP (NBUFFX2)                                     0.2789    0.0364 @   1.6307 f
  icc_place1984/Z (NBUFFX2)                                       0.0386    0.0804     1.7111 f
  io_cmd_o[30] (net)                            1       6.5562              0.0000     1.7111 f
  io_cmd_o[30] (out)                                              0.0386    0.0001 &   1.7112 f
  data arrival time                                                                    1.7112

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7112
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1888


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1854/S (MUX21X1)                                               0.4841    0.0352 @   1.1480 f
  U1854/Q (MUX21X1)                                               0.5933    0.3471 @   1.4950 r
  n2645 (net)                                   4     177.6627              0.0000     1.4950 r
  icc_place1982/INP (NBUFFX2)                                     0.6133    0.0820 @   1.5770 r
  icc_place1982/Z (NBUFFX2)                                       0.0575    0.1291     1.7060 r
  io_cmd_o[53] (net)                            1       5.5068              0.0000     1.7060 r
  io_cmd_o[53] (out)                                              0.0575    0.0038 &   1.7098 r
  data arrival time                                                                    1.7098

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7098
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1902


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1812/S (MUX21X1)                                               0.5071    0.0357 @   1.1392 r
  U1812/Q (MUX21X1)                                               0.2475    0.2121 @   1.3514 f
  n4553 (net)                                   1      74.5356              0.0000     1.3514 f
  icc_place1908/INP (NBUFFX2)                                     0.2489    0.1059 @   1.4573 f
  icc_place1908/Z (NBUFFX2)                                       0.2677    0.1751 @   1.6324 f
  mem_cmd_o[28] (net)                           4     155.7628              0.0000     1.6324 f
  mem_cmd_o[28] (out)                                             0.2957    0.0772 @   1.7096 f
  data arrival time                                                                    1.7096

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7096
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1904


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1768/S (MUX21X1)                                               0.5073    0.0386 @   1.1422 r
  U1768/Q (MUX21X1)                                               0.4773    0.3128 @   1.4550 r
  io_cmd_o[6] (net)                             4     142.5596              0.0000     1.4550 r
  U1769/INP (NBUFFX2)                                             0.4872    0.0769 @   1.5319 r
  U1769/Z (NBUFFX2)                                               0.0930    0.1453 @   1.6772 r
  mem_cmd_o[6] (net)                            1      34.5071              0.0000     1.6772 r
  mem_cmd_o[6] (out)                                              0.0933    0.0287 @   1.7058 r
  data arrival time                                                                    1.7058

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7058
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1942


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1814/S (MUX21X1)                                               0.4840    0.0392 @   1.1520 f
  U1814/Q (MUX21X1)                                               0.1915    0.1835 @   1.3355 f
  n2648 (net)                                   1      54.6810              0.0000     1.3355 f
  icc_place1907/INP (NBUFFX2)                                     0.1924    0.0324 @   1.3679 f
  icc_place1907/Z (NBUFFX2)                                       0.3259    0.1870 @   1.5550 f
  mem_cmd_o[29] (net)                           4     192.8611              0.0000     1.5550 f
  mem_cmd_o[29] (out)                                             0.3575    0.1494 @   1.7044 f
  data arrival time                                                                    1.7044

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7044
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1956


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1854/S (MUX21X1)                                               0.5071    0.0357 @   1.1393 r
  U1854/Q (MUX21X1)                                               0.5933    0.3500 @   1.4893 r
  n2645 (net)                                   4     177.6627              0.0000     1.4893 r
  icc_place1982/INP (NBUFFX2)                                     0.6133    0.0820 @   1.5712 r
  icc_place1982/Z (NBUFFX2)                                       0.0575    0.1291     1.7003 r
  io_cmd_o[53] (net)                            1       5.5068              0.0000     1.7003 r
  io_cmd_o[53] (out)                                              0.0575    0.0038 &   1.7041 r
  data arrival time                                                                    1.7041

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7041
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1959


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1814/S (MUX21X1)                                               0.5070    0.0398 @   1.1434 r
  U1814/Q (MUX21X1)                                               0.1915    0.1848 @   1.3282 f
  n2648 (net)                                   1      54.6810              0.0000     1.3282 f
  icc_place1907/INP (NBUFFX2)                                     0.1924    0.0324 @   1.3606 f
  icc_place1907/Z (NBUFFX2)                                       0.3259    0.1870 @   1.5476 f
  mem_cmd_o[29] (net)                           4     192.8611              0.0000     1.5476 f
  mem_cmd_o[29] (out)                                             0.3575    0.1494 @   1.6971 f
  data arrival time                                                                    1.6971

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6971
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2029


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1832/S (MUX21X1)                                               0.4840    0.0354 @   1.1482 f
  U1832/Q (MUX21X1)                                               0.4599    0.2989 @   1.4471 r
  io_cmd_o[38] (net)                            5     135.7407              0.0000     1.4471 r
  U1833/INP (NBUFFX2)                                             0.4732    0.0751 @   1.5223 r
  U1833/Z (NBUFFX2)                                               0.0732    0.1352 @   1.6575 r
  mem_cmd_o[38] (net)                           1      23.7600              0.0000     1.6575 r
  mem_cmd_o[38] (out)                                             0.0732    0.0230 @   1.6805 r
  data arrival time                                                                    1.6805

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6805
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2195


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1816/S (MUX21X1)                                               0.4840    0.0392 @   1.1520 f
  U1816/Q (MUX21X1)                                               0.2720    0.2435 @   1.3954 r
  n2647 (net)                                   1      80.9074              0.0000     1.3954 r
  icc_place1906/INP (NBUFFX2)                                     0.2721    0.0489 @   1.4443 r
  icc_place1906/Z (NBUFFX2)                                       0.2762    0.1858 @   1.6301 r
  mem_cmd_o[30] (net)                           4     155.3814              0.0000     1.6301 r
  mem_cmd_o[30] (out)                                             0.2908    0.0483 @   1.6784 r
  data arrival time                                                                    1.6784

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6784
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2216


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1832/S (MUX21X1)                                               0.5071    0.0360 @   1.1396 r
  U1832/Q (MUX21X1)                                               0.4599    0.3019 @   1.4414 r
  io_cmd_o[38] (net)                            5     135.7407              0.0000     1.4414 r
  U1833/INP (NBUFFX2)                                             0.4732    0.0751 @   1.5165 r
  U1833/Z (NBUFFX2)                                               0.0732    0.1352 @   1.6518 r
  mem_cmd_o[38] (net)                           1      23.7600              0.0000     1.6518 r
  mem_cmd_o[38] (out)                                             0.0732    0.0230 @   1.6748 r
  data arrival time                                                                    1.6748

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6748
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2252


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1816/S (MUX21X1)                                               0.5071    0.0398 @   1.1434 r
  U1816/Q (MUX21X1)                                               0.2720    0.2464 @   1.3897 r
  n2647 (net)                                   1      80.9074              0.0000     1.3897 r
  icc_place1906/INP (NBUFFX2)                                     0.2721    0.0489 @   1.4386 r
  icc_place1906/Z (NBUFFX2)                                       0.2762    0.1858 @   1.6244 r
  mem_cmd_o[30] (net)                           4     155.3814              0.0000     1.6244 r
  mem_cmd_o[30] (out)                                             0.2908    0.0483 @   1.6727 r
  data arrival time                                                                    1.6727

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6727
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2273


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1768/S (MUX21X1)                                               0.4843    0.0380 @   1.1508 f
  U1768/Q (MUX21X1)                                               0.4616    0.2986 @   1.4495 f
  io_cmd_o[6] (net)                             4     142.3349              0.0000     1.4495 f
  U1769/INP (NBUFFX2)                                             0.4719    0.0751 @   1.5246 f
  U1769/Z (NBUFFX2)                                               0.0852    0.1182 @   1.6428 f
  mem_cmd_o[6] (net)                            1      34.5071              0.0000     1.6428 f
  mem_cmd_o[6] (out)                                              0.0855    0.0242 @   1.6670 f
  data arrival time                                                                    1.6670

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6670
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2330


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1854/S (MUX21X1)                                               0.4841    0.0352 @   1.1480 f
  U1854/Q (MUX21X1)                                               0.5741    0.3408 @   1.4887 f
  n2645 (net)                                   4     177.4379              0.0000     1.4887 f
  icc_place1982/INP (NBUFFX2)                                     0.5949    0.0805 @   1.5692 f
  icc_place1982/Z (NBUFFX2)                                       0.0500    0.0946     1.6638 f
  io_cmd_o[53] (net)                            1       5.5068              0.0000     1.6638 f
  io_cmd_o[53] (out)                                              0.0500    0.0028 &   1.6666 f
  data arrival time                                                                    1.6666

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6666
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2334


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1766/S (MUX21X1)                                               0.4841    0.0350 @   1.1478 f
  U1766/Q (MUX21X1)                                               0.4399    0.2974 @   1.4453 r
  io_cmd_o[5] (net)                             4     131.3198              0.0000     1.4453 r
  U1767/INP (NBUFFX2)                                             0.4487    0.0949 @   1.5401 r
  U1767/Z (NBUFFX2)                                               0.0585    0.1212     1.6613 r
  mem_cmd_o[5] (net)                            1      11.9821              0.0000     1.6613 r
  mem_cmd_o[5] (out)                                              0.0585    0.0005 &   1.6618 r
  data arrival time                                                                    1.6618

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6618
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2382


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1768/S (MUX21X1)                                               0.5073    0.0386 @   1.1422 r
  U1768/Q (MUX21X1)                                               0.4616    0.2999 @   1.4422 f
  io_cmd_o[6] (net)                             4     142.3349              0.0000     1.4422 f
  U1769/INP (NBUFFX2)                                             0.4719    0.0751 @   1.5173 f
  U1769/Z (NBUFFX2)                                               0.0852    0.1182 @   1.6355 f
  mem_cmd_o[6] (net)                            1      34.5071              0.0000     1.6355 f
  mem_cmd_o[6] (out)                                              0.0855    0.0242 @   1.6597 f
  data arrival time                                                                    1.6597

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6597
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2403


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1854/S (MUX21X1)                                               0.5071    0.0357 @   1.1393 r
  U1854/Q (MUX21X1)                                               0.5741    0.3420 @   1.4813 f
  n2645 (net)                                   4     177.4379              0.0000     1.4813 f
  icc_place1982/INP (NBUFFX2)                                     0.5949    0.0805 @   1.5618 f
  icc_place1982/Z (NBUFFX2)                                       0.0500    0.0946     1.6564 f
  io_cmd_o[53] (net)                            1       5.5068              0.0000     1.6564 f
  io_cmd_o[53] (out)                                              0.0500    0.0028 &   1.6593 f
  data arrival time                                                                    1.6593

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6593
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2407


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1804/S (MUX21X1)                                               0.4841    0.0391 @   1.1519 f
  U1804/Q (MUX21X1)                                               0.4176    0.2878 @   1.4397 r
  io_cmd_o[24] (net)                            5     123.7914              0.0000     1.4397 r
  U1805/INP (NBUFFX2)                                             0.4246    0.0392 @   1.4789 r
  U1805/Z (NBUFFX2)                                               0.0756    0.1328 @   1.6116 r
  mem_cmd_o[24] (net)                           1      27.6470              0.0000     1.6116 r
  mem_cmd_o[24] (out)                                             0.0757    0.0476 @   1.6592 r
  data arrival time                                                                    1.6592

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6592
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2408


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1766/S (MUX21X1)                                               0.5071    0.0356 @   1.1392 r
  U1766/Q (MUX21X1)                                               0.4399    0.3004 @   1.4395 r
  io_cmd_o[5] (net)                             4     131.3198              0.0000     1.4395 r
  U1767/INP (NBUFFX2)                                             0.4487    0.0949 @   1.5344 r
  U1767/Z (NBUFFX2)                                               0.0585    0.1212     1.6556 r
  mem_cmd_o[5] (net)                            1      11.9821              0.0000     1.6556 r
  mem_cmd_o[5] (out)                                              0.0585    0.0005 &   1.6561 r
  data arrival time                                                                    1.6561

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6561
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2439


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1804/S (MUX21X1)                                               0.5072    0.0397 @   1.1433 r
  U1804/Q (MUX21X1)                                               0.4176    0.2908 @   1.4341 r
  io_cmd_o[24] (net)                            5     123.7914              0.0000     1.4341 r
  U1805/INP (NBUFFX2)                                             0.4246    0.0392 @   1.4732 r
  U1805/Z (NBUFFX2)                                               0.0756    0.1328 @   1.6060 r
  mem_cmd_o[24] (net)                           1      27.6470              0.0000     1.6060 r
  mem_cmd_o[24] (out)                                             0.0757    0.0476 @   1.6536 r
  data arrival time                                                                    1.6536

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6536
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2464


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1816/S (MUX21X1)                                               0.4840    0.0392 @   1.1520 f
  U1816/Q (MUX21X1)                                               0.2598    0.2242 @   1.3762 f
  n2647 (net)                                   1      80.8483              0.0000     1.3762 f
  icc_place1906/INP (NBUFFX2)                                     0.2600    0.0459 @   1.4221 f
  icc_place1906/Z (NBUFFX2)                                       0.2656    0.1795 @   1.6015 f
  mem_cmd_o[30] (net)                           4     155.1566              0.0000     1.6015 f
  mem_cmd_o[30] (out)                                             0.2808    0.0477 @   1.6493 f
  data arrival time                                                                    1.6493

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6493
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2507


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1816/S (MUX21X1)                                               0.5071    0.0398 @   1.1434 r
  U1816/Q (MUX21X1)                                               0.2598    0.2255 @   1.3689 f
  n2647 (net)                                   1      80.8483              0.0000     1.3689 f
  icc_place1906/INP (NBUFFX2)                                     0.2600    0.0459 @   1.4148 f
  icc_place1906/Z (NBUFFX2)                                       0.2656    0.1795 @   1.5942 f
  mem_cmd_o[30] (net)                           4     155.1566              0.0000     1.5942 f
  mem_cmd_o[30] (out)                                             0.2808    0.0477 @   1.6420 f
  data arrival time                                                                    1.6420

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6420
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2580


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1832/S (MUX21X1)                                               0.4840    0.0354 @   1.1482 f
  U1832/Q (MUX21X1)                                               0.4444    0.2861 @   1.4343 f
  io_cmd_o[38] (net)                            5     135.4134              0.0000     1.4343 f
  U1833/INP (NBUFFX2)                                             0.4581    0.0741 @   1.5084 f
  U1833/Z (NBUFFX2)                                               0.0659    0.1084 @   1.6169 f
  mem_cmd_o[38] (net)                           1      23.7600              0.0000     1.6169 f
  mem_cmd_o[38] (out)                                             0.0660    0.0188 @   1.6357 f
  data arrival time                                                                    1.6357

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6357
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2643


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1832/S (MUX21X1)                                               0.5071    0.0360 @   1.1396 r
  U1832/Q (MUX21X1)                                               0.4444    0.2874 @   1.4270 f
  io_cmd_o[38] (net)                            5     135.4134              0.0000     1.4270 f
  U1833/INP (NBUFFX2)                                             0.4581    0.0741 @   1.5011 f
  U1833/Z (NBUFFX2)                                               0.0659    0.1084 @   1.6095 f
  mem_cmd_o[38] (net)                           1      23.7600              0.0000     1.6095 f
  mem_cmd_o[38] (out)                                             0.0660    0.0188 @   1.6283 f
  data arrival time                                                                    1.6283

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6283
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2717


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1840/S (MUX21X1)                                               0.4840    0.0354 @   1.1482 f
  U1840/Q (MUX21X1)                                               0.4192    0.2876 @   1.4358 r
  io_cmd_o[42] (net)                            5     124.0614              0.0000     1.4358 r
  U1841/INP (NBUFFX2)                                             0.4270    0.0545 @   1.4903 r
  U1841/Z (NBUFFX2)                                               0.0671    0.1268 @   1.6171 r
  mem_cmd_o[42] (net)                           1      20.3742              0.0000     1.6171 r
  mem_cmd_o[42] (out)                                             0.0672    0.0072 @   1.6243 r
  data arrival time                                                                    1.6243

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6243
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2757


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1766/S (MUX21X1)                                               0.4841    0.0350 @   1.1478 f
  U1766/Q (MUX21X1)                                               0.4253    0.2846 @   1.4325 f
  io_cmd_o[5] (net)                             4     131.0951              0.0000     1.4325 f
  U1767/INP (NBUFFX2)                                             0.4343    0.0921 @   1.5246 f
  U1767/Z (NBUFFX2)                                               0.0517    0.0957     1.6203 f
  mem_cmd_o[5] (net)                            1      11.9821              0.0000     1.6203 f
  mem_cmd_o[5] (out)                                              0.0517    0.0005 &   1.6208 f
  data arrival time                                                                    1.6208

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6208
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2792


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1840/S (MUX21X1)                                               0.5071    0.0360 @   1.1396 r
  U1840/Q (MUX21X1)                                               0.4192    0.2905 @   1.4301 r
  io_cmd_o[42] (net)                            5     124.0614              0.0000     1.4301 r
  U1841/INP (NBUFFX2)                                             0.4270    0.0545 @   1.4846 r
  U1841/Z (NBUFFX2)                                               0.0671    0.1268 @   1.6114 r
  mem_cmd_o[42] (net)                           1      20.3742              0.0000     1.6114 r
  mem_cmd_o[42] (out)                                             0.0672    0.0072 @   1.6186 r
  data arrival time                                                                    1.6186

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6186
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2814


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1794/S (MUX21X1)                                               0.4841    0.0344 @   1.1472 f
  U1794/Q (MUX21X1)                                               0.3446    0.2648 @   1.4121 r
  io_cmd_o[19] (net)                            4     102.1902              0.0000     1.4121 r
  U1795/INP (NBUFFX2)                                             0.3475    0.0945 @   1.5065 r
  U1795/Z (NBUFFX2)                                               0.0472    0.1035     1.6100 r
  mem_cmd_o[19] (net)                           1       6.7929              0.0000     1.6100 r
  mem_cmd_o[19] (out)                                             0.0472    0.0045 &   1.6145 r
  data arrival time                                                                    1.6145

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6145
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2855


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1766/S (MUX21X1)                                               0.5071    0.0356 @   1.1392 r
  U1766/Q (MUX21X1)                                               0.4253    0.2859 @   1.4251 f
  io_cmd_o[5] (net)                             4     131.0951              0.0000     1.4251 f
  U1767/INP (NBUFFX2)                                             0.4343    0.0921 @   1.5172 f
  U1767/Z (NBUFFX2)                                               0.0517    0.0957     1.6129 f
  mem_cmd_o[5] (net)                            1      11.9821              0.0000     1.6129 f
  mem_cmd_o[5] (out)                                              0.0517    0.0005 &   1.6134 f
  data arrival time                                                                    1.6134

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6134
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2866


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1804/S (MUX21X1)                                               0.4841    0.0391 @   1.1519 f
  U1804/Q (MUX21X1)                                               0.4034    0.2736 @   1.4255 f
  io_cmd_o[24] (net)                            5     123.4761              0.0000     1.4255 f
  U1805/INP (NBUFFX2)                                             0.4106    0.0390 @   1.4645 f
  U1805/Z (NBUFFX2)                                               0.0686    0.1089 @   1.5734 f
  mem_cmd_o[24] (net)                           1      27.6470              0.0000     1.5734 f
  mem_cmd_o[24] (out)                                             0.0687    0.0377 @   1.6111 f
  data arrival time                                                                    1.6111

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6111
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2889


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1838/S (MUX21X1)                                               0.4841    0.0352 @   1.1480 f
  U1838/Q (MUX21X1)                                               0.3430    0.2637 @   1.4117 r
  io_cmd_o[41] (net)                            5     101.4967              0.0000     1.4117 r
  U1839/INP (NBUFFX2)                                             0.3462    0.0799 @   1.4916 r
  U1839/Z (NBUFFX2)                                               0.0585    0.1135     1.6051 r
  mem_cmd_o[41] (net)                           1      15.8829              0.0000     1.6051 r
  mem_cmd_o[41] (out)                                             0.0585    0.0036 &   1.6087 r
  data arrival time                                                                    1.6087

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6087
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2913


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1794/S (MUX21X1)                                               0.5072    0.0350 @   1.1386 r
  U1794/Q (MUX21X1)                                               0.3446    0.2678 @   1.4063 r
  io_cmd_o[19] (net)                            4     102.1902              0.0000     1.4063 r
  U1795/INP (NBUFFX2)                                             0.3475    0.0945 @   1.5008 r
  U1795/Z (NBUFFX2)                                               0.0472    0.1035     1.6043 r
  mem_cmd_o[19] (net)                           1       6.7929              0.0000     1.6043 r
  mem_cmd_o[19] (out)                                             0.0472    0.0045 &   1.6087 r
  data arrival time                                                                    1.6087

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6087
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2913


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1804/S (MUX21X1)                                               0.5072    0.0397 @   1.1433 r
  U1804/Q (MUX21X1)                                               0.4034    0.2749 @   1.4182 f
  io_cmd_o[24] (net)                            5     123.4761              0.0000     1.4182 f
  U1805/INP (NBUFFX2)                                             0.4106    0.0390 @   1.4572 f
  U1805/Z (NBUFFX2)                                               0.0686    0.1089 @   1.5661 f
  mem_cmd_o[24] (net)                           1      27.6470              0.0000     1.5661 f
  mem_cmd_o[24] (out)                                             0.0687    0.0377 @   1.6038 f
  data arrival time                                                                    1.6038

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6038
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2962


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1838/S (MUX21X1)                                               0.5071    0.0357 @   1.1393 r
  U1838/Q (MUX21X1)                                               0.3430    0.2666 @   1.4059 r
  io_cmd_o[41] (net)                            5     101.4967              0.0000     1.4059 r
  U1839/INP (NBUFFX2)                                             0.3462    0.0799 @   1.4858 r
  U1839/Z (NBUFFX2)                                               0.0585    0.1135     1.5994 r
  mem_cmd_o[41] (net)                           1      15.8829              0.0000     1.5994 r
  mem_cmd_o[41] (out)                                             0.0585    0.0036 &   1.6030 r
  data arrival time                                                                    1.6030

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6030
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2970


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1854/S (MUX21X1)                                               0.4841    0.0352 @   1.1480 f
  U1854/Q (MUX21X1)                                               0.5933    0.3471 @   1.4950 r
  n2645 (net)                                   4     177.6627              0.0000     1.4950 r
  mem_cmd_o[53] (out)                                             0.6147    0.1073 @   1.6023 r
  data arrival time                                                                    1.6023

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6023
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2977


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1776/S (MUX21X1)                                               0.4841    0.0333 @   1.1461 f
  U1776/Q (MUX21X1)                                               0.3322    0.2576 @   1.4037 r
  io_cmd_o[10] (net)                            4      97.3548              0.0000     1.4037 r
  U1777/INP (NBUFFX2)                                             0.3358    0.0779 @   1.4816 r
  U1777/Z (NBUFFX2)                                               0.0622    0.1151     1.5967 r
  mem_cmd_o[10] (net)                           1      19.1368              0.0000     1.5967 r
  mem_cmd_o[10] (out)                                             0.0622    0.0032 &   1.5999 r
  data arrival time                                                                    1.5999

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5999
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3001


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1854/S (MUX21X1)                                               0.5071    0.0357 @   1.1393 r
  U1854/Q (MUX21X1)                                               0.5933    0.3500 @   1.4893 r
  n2645 (net)                                   4     177.6627              0.0000     1.4893 r
  mem_cmd_o[53] (out)                                             0.6147    0.1073 @   1.5966 r
  data arrival time                                                                    1.5966

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5966
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3034


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1770/S (MUX21X1)                                               0.4841    0.0332 @   1.1460 f
  U1770/Q (MUX21X1)                                               0.3322    0.2586 @   1.4046 r
  io_cmd_o[7] (net)                             4      97.6954              0.0000     1.4046 r
  U1771/INP (NBUFFX2)                                             0.3353    0.0741 @   1.4787 r
  U1771/Z (NBUFFX2)                                               0.0624    0.1155 @   1.5942 r
  mem_cmd_o[7] (net)                            1      19.9387              0.0000     1.5942 r
  mem_cmd_o[7] (out)                                              0.0625    0.0008 @   1.5950 r
  data arrival time                                                                    1.5950

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5950
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3050


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1776/S (MUX21X1)                                               0.5072    0.0338 @   1.1374 r
  U1776/Q (MUX21X1)                                               0.3322    0.2605 @   1.3980 r
  io_cmd_o[10] (net)                            4      97.3548              0.0000     1.3980 r
  U1777/INP (NBUFFX2)                                             0.3358    0.0779 @   1.4759 r
  U1777/Z (NBUFFX2)                                               0.0622    0.1151     1.5910 r
  mem_cmd_o[10] (net)                           1      19.1368              0.0000     1.5910 r
  mem_cmd_o[10] (out)                                             0.0622    0.0032 &   1.5941 r
  data arrival time                                                                    1.5941

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5941
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3059


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1824/S (MUX21X1)                                               0.4841    0.0345 @   1.1472 f
  U1824/Q (MUX21X1)                                               0.3492    0.2626 @   1.4099 r
  io_cmd_o[34] (net)                            4     102.2843              0.0000     1.4099 r
  U1825/INP (NBUFFX2)                                             0.3541    0.0475 @   1.4573 r
  U1825/Z (NBUFFX2)                                               0.0791    0.1256 @   1.5829 r
  mem_cmd_o[34] (net)                           1      29.4828              0.0000     1.5829 r
  mem_cmd_o[34] (out)                                             0.0793    0.0094 @   1.5922 r
  data arrival time                                                                    1.5922

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5922
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3078


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1770/S (MUX21X1)                                               0.5072    0.0338 @   1.1373 r
  U1770/Q (MUX21X1)                                               0.3322    0.2615 @   1.3988 r
  io_cmd_o[7] (net)                             4      97.6954              0.0000     1.3988 r
  U1771/INP (NBUFFX2)                                             0.3353    0.0741 @   1.4730 r
  U1771/Z (NBUFFX2)                                               0.0624    0.1155 @   1.5885 r
  mem_cmd_o[7] (net)                            1      19.9387              0.0000     1.5885 r
  mem_cmd_o[7] (out)                                              0.0625    0.0008 @   1.5892 r
  data arrival time                                                                    1.5892

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5892
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3108


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1854/S (MUX21X1)                                               0.4841    0.0352 @   1.1480 f
  U1854/Q (MUX21X1)                                               0.5741    0.3408 @   1.4887 f
  n2645 (net)                                   4     177.4379              0.0000     1.4887 f
  mem_cmd_o[53] (out)                                             0.5963    0.0987 @   1.5874 f
  data arrival time                                                                    1.5874

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5874
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3126


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1824/S (MUX21X1)                                               0.5072    0.0350 @   1.1386 r
  U1824/Q (MUX21X1)                                               0.3492    0.2655 @   1.4041 r
  io_cmd_o[34] (net)                            4     102.2843              0.0000     1.4041 r
  U1825/INP (NBUFFX2)                                             0.3541    0.0475 @   1.4516 r
  U1825/Z (NBUFFX2)                                               0.0791    0.1256 @   1.5771 r
  mem_cmd_o[34] (net)                           1      29.4828              0.0000     1.5771 r
  mem_cmd_o[34] (out)                                             0.0793    0.0094 @   1.5865 r
  data arrival time                                                                    1.5865

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5865
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3135


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1774/S (MUX21X1)                                               0.4841    0.0351 @   1.1479 f
  U1774/Q (MUX21X1)                                               0.3561    0.2652 @   1.4132 r
  io_cmd_o[9] (net)                             4     104.4856              0.0000     1.4132 r
  U1775/INP (NBUFFX2)                                             0.3612    0.0419 @   1.4551 r
  U1775/Z (NBUFFX2)                                               0.0720    0.1246 @   1.5797 r
  mem_cmd_o[9] (net)                            1      27.1005              0.0000     1.5797 r
  mem_cmd_o[9] (out)                                              0.0722    0.0062 @   1.5859 r
  data arrival time                                                                    1.5859

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5859
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3141


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1840/S (MUX21X1)                                               0.4840    0.0354 @   1.1482 f
  U1840/Q (MUX21X1)                                               0.4051    0.2734 @   1.4217 f
  io_cmd_o[42] (net)                            5     123.8052              0.0000     1.4217 f
  U1841/INP (NBUFFX2)                                             0.4131    0.0535 @   1.4752 f
  U1841/Z (NBUFFX2)                                               0.0603    0.1026 @   1.5778 f
  mem_cmd_o[42] (net)                           1      20.3742              0.0000     1.5778 f
  mem_cmd_o[42] (out)                                             0.0604    0.0060 @   1.5838 f
  data arrival time                                                                    1.5838

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5838
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3162


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1818/S (MUX21X1)                                               0.4840    0.0351 @   1.1479 f
  U1818/Q (MUX21X1)                                               0.3108    0.2510 @   1.3989 r
  io_cmd_o[31] (net)                            4      91.1023              0.0000     1.3989 r
  U1819/INP (NBUFFX2)                                             0.3135    0.0783 @   1.4772 r
  U1819/Z (NBUFFX2)                                               0.0510    0.1045     1.5817 r
  mem_cmd_o[31] (net)                           1      11.0614              0.0000     1.5817 r
  mem_cmd_o[31] (out)                                             0.0510    0.0004 &   1.5821 r
  data arrival time                                                                    1.5821

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5821
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3179


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[0]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U5077/IN1 (AND2X1)                                              0.5057    0.0239 @   1.1275 r
  U5077/Q (AND2X1)                                                0.3988    0.2684 @   1.3960 r
  io_cmd_o[0] (net)                             4     117.6069              0.0000     1.3960 r
  U1758/INP (NBUFFX2)                                             0.4058    0.0449 @   1.4409 r
  U1758/Z (NBUFFX2)                                               0.0811    0.1311 @   1.5720 r
  mem_cmd_o[0] (net)                            1      28.7956              0.0000     1.5720 r
  mem_cmd_o[0] (out)                                              0.0813    0.0098 @   1.5818 r
  data arrival time                                                                    1.5818

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5818
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3182


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1774/S (MUX21X1)                                               0.5071    0.0357 @   1.1393 r
  U1774/Q (MUX21X1)                                               0.3561    0.2682 @   1.4075 r
  io_cmd_o[9] (net)                             4     104.4856              0.0000     1.4075 r
  U1775/INP (NBUFFX2)                                             0.3612    0.0419 @   1.4494 r
  U1775/Z (NBUFFX2)                                               0.0720    0.1246 @   1.5740 r
  mem_cmd_o[9] (net)                            1      27.1005              0.0000     1.5740 r
  mem_cmd_o[9] (out)                                              0.0722    0.0062 @   1.5802 r
  data arrival time                                                                    1.5802

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5802
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3198


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1854/S (MUX21X1)                                               0.5071    0.0357 @   1.1393 r
  U1854/Q (MUX21X1)                                               0.5741    0.3420 @   1.4813 f
  n2645 (net)                                   4     177.4379              0.0000     1.4813 f
  mem_cmd_o[53] (out)                                             0.5963    0.0987 @   1.5800 f
  data arrival time                                                                    1.5800

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5800
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3200


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1784/S (MUX21X1)                                               0.4840    0.0352 @   1.1479 f
  U1784/Q (MUX21X1)                                               0.3275    0.2576 @   1.4056 r
  io_cmd_o[14] (net)                            4      96.5116              0.0000     1.4056 r
  U1785/INP (NBUFFX2)                                             0.3302    0.0723 @   1.4779 r
  U1785/Z (NBUFFX2)                                               0.0425    0.0980     1.5758 r
  mem_cmd_o[14] (net)                           1       3.6978              0.0000     1.5758 r
  mem_cmd_o[14] (out)                                             0.0425    0.0035 &   1.5793 r
  data arrival time                                                                    1.5793

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5793
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3207


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1820/S (MUX21X1)                                               0.4841    0.0333 @   1.1461 f
  U1820/Q (MUX21X1)                                               0.2835    0.2407 @   1.3867 r
  io_cmd_o[32] (net)                            4      82.4217              0.0000     1.3867 r
  U1821/INP (NBUFFX2)                                             0.2855    0.0779 @   1.4646 r
  U1821/Z (NBUFFX2)                                               0.0525    0.1038     1.5685 r
  mem_cmd_o[32] (net)                           1      13.3573              0.0000     1.5685 r
  mem_cmd_o[32] (out)                                             0.0525    0.0088 &   1.5773 r
  data arrival time                                                                    1.5773

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5773
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3227


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1840/S (MUX21X1)                                               0.5071    0.0360 @   1.1396 r
  U1840/Q (MUX21X1)                                               0.4051    0.2747 @   1.4143 f
  io_cmd_o[42] (net)                            5     123.8052              0.0000     1.4143 f
  U1841/INP (NBUFFX2)                                             0.4131    0.0535 @   1.4678 f
  U1841/Z (NBUFFX2)                                               0.0603    0.1026 @   1.5705 f
  mem_cmd_o[42] (net)                           1      20.3742              0.0000     1.5705 f
  mem_cmd_o[42] (out)                                             0.0604    0.0060 @   1.5765 f
  data arrival time                                                                    1.5765

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5765
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3235


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1818/S (MUX21X1)                                               0.5071    0.0357 @   1.1393 r
  U1818/Q (MUX21X1)                                               0.3108    0.2539 @   1.3932 r
  io_cmd_o[31] (net)                            4      91.1023              0.0000     1.3932 r
  U1819/INP (NBUFFX2)                                             0.3135    0.0783 @   1.4715 r
  U1819/Z (NBUFFX2)                                               0.0510    0.1045     1.5760 r
  mem_cmd_o[31] (net)                           1      11.0614              0.0000     1.5760 r
  mem_cmd_o[31] (out)                                             0.0510    0.0004 &   1.5763 r
  data arrival time                                                                    1.5763

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5763
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3237


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1762/S (MUX21X1)                                               0.4835    0.0295 @   1.1423 f
  U1762/Q (MUX21X1)                                               0.2850    0.2424 @   1.3847 r
  io_cmd_o[2] (net)                             4      83.4939              0.0000     1.3847 r
  U1763/INP (NBUFFX2)                                             0.2875    0.0942 @   1.4789 r
  U1763/Z (NBUFFX2)                                               0.0399    0.0927     1.5716 r
  mem_cmd_o[2] (net)                            1       3.2483              0.0000     1.5716 r
  mem_cmd_o[2] (out)                                              0.0399    0.0023 &   1.5739 r
  data arrival time                                                                    1.5739

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5739
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3261


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1784/S (MUX21X1)                                               0.5071    0.0357 @   1.1393 r
  U1784/Q (MUX21X1)                                               0.3275    0.2606 @   1.3998 r
  io_cmd_o[14] (net)                            4      96.5116              0.0000     1.3998 r
  U1785/INP (NBUFFX2)                                             0.3302    0.0723 @   1.4721 r
  U1785/Z (NBUFFX2)                                               0.0425    0.0980     1.5701 r
  mem_cmd_o[14] (net)                           1       3.6978              0.0000     1.5701 r
  mem_cmd_o[14] (out)                                             0.0425    0.0035 &   1.5735 r
  data arrival time                                                                    1.5735

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5735
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3265


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[0]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U5077/IN1 (AND2X1)                                              0.4826    0.0236 @   1.1364 f
  U5077/Q (AND2X1)                                                0.4069    0.2726 @   1.4089 f
  io_cmd_o[0] (net)                             4     117.3821              0.0000     1.4089 f
  U1758/INP (NBUFFX2)                                             0.4136    0.0450 @   1.4539 f
  U1758/Z (NBUFFX2)                                               0.0750    0.1098 @   1.5637 f
  mem_cmd_o[0] (net)                            1      28.7956              0.0000     1.5637 f
  mem_cmd_o[0] (out)                                              0.0752    0.0087 @   1.5725 f
  data arrival time                                                                    1.5725

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5725
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3275


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1794/S (MUX21X1)                                               0.4841    0.0345 @   1.1472 f
  U1794/Q (MUX21X1)                                               0.3326    0.2478 @   1.3950 f
  io_cmd_o[19] (net)                            4     101.9654              0.0000     1.3950 f
  U1795/INP (NBUFFX2)                                             0.3357    0.0897 @   1.4847 f
  U1795/Z (NBUFFX2)                                               0.0413    0.0839     1.5686 f
  mem_cmd_o[19] (net)                           1       6.7929              0.0000     1.5686 f
  mem_cmd_o[19] (out)                                             0.0413    0.0033 &   1.5720 f
  data arrival time                                                                    1.5720

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5720
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3280


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1820/S (MUX21X1)                                               0.5072    0.0338 @   1.1374 r
  U1820/Q (MUX21X1)                                               0.2835    0.2436 @   1.3810 r
  io_cmd_o[32] (net)                            4      82.4217              0.0000     1.3810 r
  U1821/INP (NBUFFX2)                                             0.2855    0.0779 @   1.4589 r
  U1821/Z (NBUFFX2)                                               0.0525    0.1038     1.5627 r
  mem_cmd_o[32] (net)                           1      13.3573              0.0000     1.5627 r
  mem_cmd_o[32] (out)                                             0.0525    0.0088 &   1.5715 r
  data arrival time                                                                    1.5715

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5715
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3285


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1762/S (MUX21X1)                                               0.5066    0.0300 @   1.1336 r
  U1762/Q (MUX21X1)                                               0.2850    0.2453 @   1.3789 r
  io_cmd_o[2] (net)                             4      83.4939              0.0000     1.3789 r
  U1763/INP (NBUFFX2)                                             0.2875    0.0942 @   1.4731 r
  U1763/Z (NBUFFX2)                                               0.0399    0.0927     1.5657 r
  mem_cmd_o[2] (net)                            1       3.2483              0.0000     1.5657 r
  mem_cmd_o[2] (out)                                              0.0399    0.0023 &   1.5681 r
  data arrival time                                                                    1.5681

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5681
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3319


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1838/S (MUX21X1)                                               0.4841    0.0352 @   1.1480 f
  U1838/Q (MUX21X1)                                               0.3309    0.2463 @   1.3943 f
  io_cmd_o[41] (net)                            5     101.1758              0.0000     1.3943 f
  U1839/INP (NBUFFX2)                                             0.3341    0.0766 @   1.4709 f
  U1839/Z (NBUFFX2)                                               0.0524    0.0940     1.5650 f
  mem_cmd_o[41] (net)                           1      15.8829              0.0000     1.5650 f
  mem_cmd_o[41] (out)                                             0.0524    0.0030 &   1.5680 f
  data arrival time                                                                    1.5680

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5680
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3320


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1852/S (MUX21X1)                                               0.4840    0.0339 @   1.1467 f
  U1852/Q (MUX21X1)                                               0.3322    0.2597 @   1.4064 r
  io_cmd_o[52] (net)                            4      98.0977              0.0000     1.4064 r
  U1853/INP (NBUFFX2)                                             0.3349    0.0558 @   1.4622 r
  U1853/Z (NBUFFX2)                                               0.0485    0.1037     1.5659 r
  mem_cmd_o[52] (net)                           1       8.2769              0.0000     1.5659 r
  mem_cmd_o[52] (out)                                             0.0485    0.0002 &   1.5662 r
  data arrival time                                                                    1.5662

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5662
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3338


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1844/S (MUX21X1)                                               0.4839    0.0351 @   1.1478 f
  U1844/Q (MUX21X1)                                               0.3116    0.2538 @   1.4017 r
  io_cmd_o[44] (net)                            4      92.4318              0.0000     1.4017 r
  U1845/INP (NBUFFX2)                                             0.3142    0.0552 @   1.4568 r
  U1845/Z (NBUFFX2)                                               0.0515    0.1050     1.5619 r
  mem_cmd_o[44] (net)                           1      11.4986              0.0000     1.5619 r
  mem_cmd_o[44] (out)                                             0.0515    0.0035 &   1.5654 r
  data arrival time                                                                    1.5654

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5654
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3346


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1794/S (MUX21X1)                                               0.5072    0.0350 @   1.1386 r
  U1794/Q (MUX21X1)                                               0.3326    0.2491 @   1.3877 f
  io_cmd_o[19] (net)                            4     101.9654              0.0000     1.3877 f
  U1795/INP (NBUFFX2)                                             0.3357    0.0897 @   1.4774 f
  U1795/Z (NBUFFX2)                                               0.0413    0.0839     1.5613 f
  mem_cmd_o[19] (net)                           1       6.7929              0.0000     1.5613 f
  mem_cmd_o[19] (out)                                             0.0413    0.0033 &   1.5646 f
  data arrival time                                                                    1.5646

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5646
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3354


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1850/S (MUX21X1)                                               0.4840    0.0352 @   1.1480 f
  U1850/Q (MUX21X1)                                               0.3543    0.2638 @   1.4118 r
  io_cmd_o[51] (net)                            4     103.6839              0.0000     1.4118 r
  U1851/INP (NBUFFX2)                                             0.3600    0.0320 @   1.4438 r
  U1851/Z (NBUFFX2)                                               0.0620    0.1171     1.5609 r
  mem_cmd_o[51] (net)                           1      18.1069              0.0000     1.5609 r
  mem_cmd_o[51] (out)                                             0.0620    0.0008 &   1.5617 r
  data arrival time                                                                    1.5617

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5617
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3383


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1838/S (MUX21X1)                                               0.5071    0.0357 @   1.1393 r
  U1838/Q (MUX21X1)                                               0.3309    0.2476 @   1.3870 f
  io_cmd_o[41] (net)                            5     101.1758              0.0000     1.3870 f
  U1839/INP (NBUFFX2)                                             0.3341    0.0766 @   1.4636 f
  U1839/Z (NBUFFX2)                                               0.0524    0.0940     1.5577 f
  mem_cmd_o[41] (net)                           1      15.8829              0.0000     1.5577 f
  mem_cmd_o[41] (out)                                             0.0524    0.0030 &   1.5607 f
  data arrival time                                                                    1.5607

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5607
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3393


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1852/S (MUX21X1)                                               0.5071    0.0344 @   1.1380 r
  U1852/Q (MUX21X1)                                               0.3322    0.2626 @   1.4007 r
  io_cmd_o[52] (net)                            4      98.0977              0.0000     1.4007 r
  U1853/INP (NBUFFX2)                                             0.3349    0.0558 @   1.4565 r
  U1853/Z (NBUFFX2)                                               0.0485    0.1037     1.5602 r
  mem_cmd_o[52] (net)                           1       8.2769              0.0000     1.5602 r
  mem_cmd_o[52] (out)                                             0.0485    0.0002 &   1.5604 r
  data arrival time                                                                    1.5604

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5604
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3396


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1844/S (MUX21X1)                                               0.5070    0.0356 @   1.1392 r
  U1844/Q (MUX21X1)                                               0.3116    0.2567 @   1.3959 r
  io_cmd_o[44] (net)                            4      92.4318              0.0000     1.3959 r
  U1845/INP (NBUFFX2)                                             0.3142    0.0552 @   1.4511 r
  U1845/Z (NBUFFX2)                                               0.0515    0.1050     1.5561 r
  mem_cmd_o[44] (net)                           1      11.4986              0.0000     1.5561 r
  mem_cmd_o[44] (out)                                             0.0515    0.0035 &   1.5596 r
  data arrival time                                                                    1.5596

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5596
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3404


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1776/S (MUX21X1)                                               0.4841    0.0333 @   1.1461 f
  U1776/Q (MUX21X1)                                               0.3206    0.2396 @   1.3857 f
  io_cmd_o[10] (net)                            4      97.1301              0.0000     1.3857 f
  U1777/INP (NBUFFX2)                                             0.3243    0.0748 @   1.4605 f
  U1777/Z (NBUFFX2)                                               0.0560    0.0963     1.5568 f
  mem_cmd_o[10] (net)                           1      19.1368              0.0000     1.5568 f
  mem_cmd_o[10] (out)                                             0.0560    0.0027 &   1.5595 f
  data arrival time                                                                    1.5595

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5595
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3405


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1808/S (MUX21X1)                                               0.4843    0.0381 @   1.1509 f
  U1808/Q (MUX21X1)                                               0.3032    0.2488 @   1.3997 r
  io_cmd_o[26] (net)                            5      88.9020              0.0000     1.3997 r
  U1809/INP (NBUFFX2)                                             0.3053    0.0486 @   1.4483 r
  U1809/Z (NBUFFX2)                                               0.0548    0.1073     1.5556 r
  mem_cmd_o[26] (net)                           1      14.4300              0.0000     1.5556 r
  mem_cmd_o[26] (out)                                             0.0548    0.0034 &   1.5591 r
  data arrival time                                                                    1.5591

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5591
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3409


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1770/S (MUX21X1)                                               0.4841    0.0332 @   1.1460 f
  U1770/Q (MUX21X1)                                               0.3206    0.2407 @   1.3867 f
  io_cmd_o[7] (net)                             4      97.4707              0.0000     1.3867 f
  U1771/INP (NBUFFX2)                                             0.3238    0.0724 @   1.4590 f
  U1771/Z (NBUFFX2)                                               0.0563    0.0968 @   1.5558 f
  mem_cmd_o[7] (net)                            1      19.9387              0.0000     1.5558 f
  mem_cmd_o[7] (out)                                              0.0563    0.0008 @   1.5566 f
  data arrival time                                                                    1.5566

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5566
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3434


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1788/S (MUX21X1)                                               0.4841    0.0390 @   1.1518 f
  U1788/Q (MUX21X1)                                               0.3394    0.2619 @   1.4137 r
  io_cmd_o[16] (net)                            4     100.2080              0.0000     1.4137 r
  U1789/INP (NBUFFX2)                                             0.3424    0.0367 @   1.4504 r
  U1789/Z (NBUFFX2)                                               0.0498    0.1055     1.5559 r
  mem_cmd_o[16] (net)                           1       9.0396              0.0000     1.5559 r
  mem_cmd_o[16] (out)                                             0.0498    0.0003 &   1.5562 r
  data arrival time                                                                    1.5562

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5562
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3438


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1850/S (MUX21X1)                                               0.5071    0.0357 @   1.1393 r
  U1850/Q (MUX21X1)                                               0.3543    0.2667 @   1.4061 r
  io_cmd_o[51] (net)                            4     103.6839              0.0000     1.4061 r
  U1851/INP (NBUFFX2)                                             0.3600    0.0320 @   1.4381 r
  U1851/Z (NBUFFX2)                                               0.0620    0.1171     1.5551 r
  mem_cmd_o[51] (net)                           1      18.1069              0.0000     1.5551 r
  mem_cmd_o[51] (out)                                             0.0620    0.0008 &   1.5560 r
  data arrival time                                                                    1.5560

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5560
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3440


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1806/S (MUX21X1)                                               0.4841    0.0352 @   1.1480 f
  U1806/Q (MUX21X1)                                               0.3069    0.2509 @   1.3989 r
  io_cmd_o[25] (net)                            6      90.3331              0.0000     1.3989 r
  U1807/INP (NBUFFX2)                                             0.3088    0.0504 @   1.4493 r
  U1807/Z (NBUFFX2)                                               0.0453    0.0990     1.5483 r
  mem_cmd_o[25] (net)                           1       6.7388              0.0000     1.5483 r
  mem_cmd_o[25] (out)                                             0.0453    0.0057 &   1.5541 r
  data arrival time                                                                    1.5541

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5541
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3459


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1808/S (MUX21X1)                                               0.5073    0.0387 @   1.1423 r
  U1808/Q (MUX21X1)                                               0.3032    0.2517 @   1.3940 r
  io_cmd_o[26] (net)                            5      88.9020              0.0000     1.3940 r
  U1809/INP (NBUFFX2)                                             0.3053    0.0486 @   1.4426 r
  U1809/Z (NBUFFX2)                                               0.0548    0.1073     1.5500 r
  mem_cmd_o[26] (net)                           1      14.4300              0.0000     1.5500 r
  mem_cmd_o[26] (out)                                             0.0548    0.0034 &   1.5534 r
  data arrival time                                                                    1.5534

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5534
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3466


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1776/S (MUX21X1)                                               0.5072    0.0338 @   1.1374 r
  U1776/Q (MUX21X1)                                               0.3206    0.2409 @   1.3783 f
  io_cmd_o[10] (net)                            4      97.1301              0.0000     1.3783 f
  U1777/INP (NBUFFX2)                                             0.3243    0.0748 @   1.4531 f
  U1777/Z (NBUFFX2)                                               0.0560    0.0963     1.5494 f
  mem_cmd_o[10] (net)                           1      19.1368              0.0000     1.5494 f
  mem_cmd_o[10] (out)                                             0.0560    0.0027 &   1.5522 f
  data arrival time                                                                    1.5522

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5522
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3478


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1788/S (MUX21X1)                                               0.5072    0.0396 @   1.1432 r
  U1788/Q (MUX21X1)                                               0.3394    0.2649 @   1.4080 r
  io_cmd_o[16] (net)                            4     100.2080              0.0000     1.4080 r
  U1789/INP (NBUFFX2)                                             0.3424    0.0367 @   1.4448 r
  U1789/Z (NBUFFX2)                                               0.0498    0.1055     1.5502 r
  mem_cmd_o[16] (net)                           1       9.0396              0.0000     1.5502 r
  mem_cmd_o[16] (out)                                             0.0498    0.0003 &   1.5505 r
  data arrival time                                                                    1.5505

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5505
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3495


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1770/S (MUX21X1)                                               0.5072    0.0338 @   1.1373 r
  U1770/Q (MUX21X1)                                               0.3206    0.2420 @   1.3793 f
  io_cmd_o[7] (net)                             4      97.4707              0.0000     1.3793 f
  U1771/INP (NBUFFX2)                                             0.3238    0.0724 @   1.4517 f
  U1771/Z (NBUFFX2)                                               0.0563    0.0968 @   1.5484 f
  mem_cmd_o[7] (net)                            1      19.9387              0.0000     1.5484 f
  mem_cmd_o[7] (out)                                              0.0563    0.0008 @   1.5492 f
  data arrival time                                                                    1.5492

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5492
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3508


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1806/S (MUX21X1)                                               0.5071    0.0358 @   1.1394 r
  U1806/Q (MUX21X1)                                               0.3069    0.2538 @   1.3932 r
  io_cmd_o[25] (net)                            6      90.3331              0.0000     1.3932 r
  U1807/INP (NBUFFX2)                                             0.3088    0.0504 @   1.4436 r
  U1807/Z (NBUFFX2)                                               0.0453    0.0990     1.5426 r
  mem_cmd_o[25] (net)                           1       6.7388              0.0000     1.5426 r
  mem_cmd_o[25] (out)                                             0.0453    0.0057 &   1.5483 r
  data arrival time                                                                    1.5483

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5483
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3517


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1774/S (MUX21X1)                                               0.4841    0.0351 @   1.1479 f
  U1774/Q (MUX21X1)                                               0.3439    0.2482 @   1.3961 f
  io_cmd_o[9] (net)                             4     104.2608              0.0000     1.3961 f
  U1775/INP (NBUFFX2)                                             0.3492    0.0416 @   1.4377 f
  U1775/Z (NBUFFX2)                                               0.0655    0.1045 @   1.5422 f
  mem_cmd_o[9] (net)                            1      27.1005              0.0000     1.5422 f
  mem_cmd_o[9] (out)                                              0.0656    0.0053 @   1.5475 f
  data arrival time                                                                    1.5475

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5475
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3525


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1824/S (MUX21X1)                                               0.4841    0.0345 @   1.1472 f
  U1824/Q (MUX21X1)                                               0.3372    0.2452 @   1.3924 f
  io_cmd_o[34] (net)                            4     102.0595              0.0000     1.3924 f
  U1825/INP (NBUFFX2)                                             0.3423    0.0407 @   1.4331 f
  U1825/Z (NBUFFX2)                                               0.0726    0.1060 @   1.5391 f
  mem_cmd_o[34] (net)                           1      29.4828              0.0000     1.5391 f
  mem_cmd_o[34] (out)                                             0.0728    0.0083 @   1.5474 f
  data arrival time                                                                    1.5474

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5474
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3526


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1848/S (MUX21X1)                                               0.4841    0.0333 @   1.1461 f
  U1848/Q (MUX21X1)                                               0.2798    0.2410 @   1.3871 r
  io_cmd_o[46] (net)                            4      82.0102              0.0000     1.3871 r
  U1849/INP (NBUFFX2)                                             0.2819    0.0611 @   1.4482 r
  U1849/Z (NBUFFX2)                                               0.0379    0.0905     1.5387 r
  mem_cmd_o[46] (net)                           1       1.8723              0.0000     1.5387 r
  mem_cmd_o[46] (out)                                             0.0379    0.0077 &   1.5464 r
  data arrival time                                                                    1.5464

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5464
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3536


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1764/S (MUX21X1)                                               0.4841    0.0360 @   1.1488 f
  U1764/Q (MUX21X1)                                               0.2733    0.2379 @   1.3867 r
  io_cmd_o[4] (net)                             4      79.7120              0.0000     1.3867 r
  U1765/INP (NBUFFX2)                                             0.2754    0.0368 @   1.4235 r
  U1765/Z (NBUFFX2)                                               0.0531    0.1036     1.5271 r
  mem_cmd_o[4] (net)                            1      14.2080              0.0000     1.5271 r
  mem_cmd_o[4] (out)                                              0.0531    0.0164 &   1.5435 r
  data arrival time                                                                    1.5435

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5435
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3565


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1818/S (MUX21X1)                                               0.4840    0.0351 @   1.1479 f
  U1818/Q (MUX21X1)                                               0.2997    0.2321 @   1.3801 f
  io_cmd_o[31] (net)                            4      90.8775              0.0000     1.3801 f
  U1819/INP (NBUFFX2)                                             0.3024    0.0745 @   1.4546 f
  U1819/Z (NBUFFX2)                                               0.0452    0.0869     1.5415 f
  mem_cmd_o[31] (net)                           1      11.0614              0.0000     1.5415 f
  mem_cmd_o[31] (out)                                             0.0452    0.0004 &   1.5419 f
  data arrival time                                                                    1.5419

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5419
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3581


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1848/S (MUX21X1)                                               0.5072    0.0339 @   1.1374 r
  U1848/Q (MUX21X1)                                               0.2798    0.2439 @   1.3813 r
  io_cmd_o[46] (net)                            4      82.0102              0.0000     1.3813 r
  U1849/INP (NBUFFX2)                                             0.2819    0.0611 @   1.4424 r
  U1849/Z (NBUFFX2)                                               0.0379    0.0905     1.5329 r
  mem_cmd_o[46] (net)                           1       1.8723              0.0000     1.5329 r
  mem_cmd_o[46] (out)                                             0.0379    0.0077 &   1.5406 r
  data arrival time                                                                    1.5406

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5406
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3594


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1830/S (MUX21X1)                                               0.4840    0.0355 @   1.1483 f
  U1830/Q (MUX21X1)                                               0.3357    0.2588 @   1.4071 r
  io_cmd_o[37] (net)                            5      98.4555              0.0000     1.4071 r
  U1831/INP (NBUFFX2)                                             0.3399    0.0338 @   1.4409 r
  U1831/Z (NBUFFX2)                                               0.0413    0.0975     1.5384 r
  mem_cmd_o[37] (net)                           1       2.3303              0.0000     1.5384 r
  mem_cmd_o[37] (out)                                             0.0413    0.0020 &   1.5404 r
  data arrival time                                                                    1.5404

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5404
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3596


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1774/S (MUX21X1)                                               0.5071    0.0357 @   1.1393 r
  U1774/Q (MUX21X1)                                               0.3439    0.2495 @   1.3888 f
  io_cmd_o[9] (net)                             4     104.2608              0.0000     1.3888 f
  U1775/INP (NBUFFX2)                                             0.3492    0.0416 @   1.4304 f
  U1775/Z (NBUFFX2)                                               0.0655    0.1045 @   1.5349 f
  mem_cmd_o[9] (net)                            1      27.1005              0.0000     1.5349 f
  mem_cmd_o[9] (out)                                              0.0656    0.0053 @   1.5402 f
  data arrival time                                                                    1.5402

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5402
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3598


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1822/S (MUX21X1)                                               0.4841    0.0341 @   1.1468 f
  U1822/Q (MUX21X1)                                               0.4720    0.3030 @   1.4498 r
  io_cmd_o[33] (net)                            4     139.3722              0.0000     1.4498 r
  io_cmd_o[33] (out)                                              0.4848    0.0903 @   1.5402 r
  data arrival time                                                                    1.5402

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5402
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3598


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1782/S (MUX21X1)                                               0.4840    0.0351 @   1.1479 f
  U1782/Q (MUX21X1)                                               0.3037    0.2480 @   1.3959 r
  io_cmd_o[13] (net)                            4      88.7306              0.0000     1.3959 r
  U1783/INP (NBUFFX2)                                             0.3062    0.0414 @   1.4373 r
  U1783/Z (NBUFFX2)                                               0.0446    0.0982     1.5355 r
  mem_cmd_o[13] (net)                           1       6.2630              0.0000     1.5355 r
  mem_cmd_o[13] (out)                                             0.0446    0.0045 &   1.5400 r
  data arrival time                                                                    1.5400

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5400
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3600


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1824/S (MUX21X1)                                               0.5072    0.0350 @   1.1386 r
  U1824/Q (MUX21X1)                                               0.3372    0.2465 @   1.3851 f
  io_cmd_o[34] (net)                            4     102.0595              0.0000     1.3851 f
  U1825/INP (NBUFFX2)                                             0.3423    0.0407 @   1.4258 f
  U1825/Z (NBUFFX2)                                               0.0726    0.1060 @   1.5318 f
  mem_cmd_o[34] (net)                           1      29.4828              0.0000     1.5318 f
  mem_cmd_o[34] (out)                                             0.0728    0.0083 @   1.5400 f
  data arrival time                                                                    1.5400

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5400
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3600


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1760/S (MUX21X1)                                               0.4834    0.0296 @   1.1424 f
  U1760/Q (MUX21X1)                                               0.2766    0.2392 @   1.3817 r
  io_cmd_o[1] (net)                             4      80.8256              0.0000     1.3817 r
  U1761/INP (NBUFFX2)                                             0.2787    0.0565 @   1.4381 r
  U1761/Z (NBUFFX2)                                               0.0481    0.0994     1.5375 r
  mem_cmd_o[1] (net)                            1      10.1203              0.0000     1.5375 r
  mem_cmd_o[1] (out)                                              0.0481    0.0019 &   1.5394 r
  data arrival time                                                                    1.5394

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5394
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3606


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1836/S (MUX21X1)                                               0.4841    0.0390 @   1.1518 f
  U1836/Q (MUX21X1)                                               0.2873    0.2430 @   1.3949 r
  io_cmd_o[40] (net)                            5      84.1246              0.0000     1.3949 r
  U1837/INP (NBUFFX2)                                             0.2901    0.0393 @   1.4342 r
  U1837/Z (NBUFFX2)                                               0.0427    0.0954     1.5295 r
  mem_cmd_o[40] (net)                           1       5.4041              0.0000     1.5295 r
  mem_cmd_o[40] (out)                                             0.0427    0.0099 &   1.5394 r
  data arrival time                                                                    1.5394

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5394
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3606


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1784/S (MUX21X1)                                               0.4840    0.0352 @   1.1479 f
  U1784/Q (MUX21X1)                                               0.3160    0.2396 @   1.3876 f
  io_cmd_o[14] (net)                            4      96.2868              0.0000     1.3876 f
  U1785/INP (NBUFFX2)                                             0.3188    0.0695 @   1.4570 f
  U1785/Z (NBUFFX2)                                               0.0368    0.0794     1.5364 f
  mem_cmd_o[14] (net)                           1       3.6978              0.0000     1.5364 f
  mem_cmd_o[14] (out)                                             0.0368    0.0024 &   1.5388 f
  data arrival time                                                                    1.5388

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5388
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3612


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1766/S (MUX21X1)                                               0.4841    0.0350 @   1.1478 f
  U1766/Q (MUX21X1)                                               0.4399    0.2974 @   1.4453 r
  io_cmd_o[5] (net)                             4     131.3198              0.0000     1.4453 r
  io_cmd_o[5] (out)                                               0.4479    0.0927 @   1.5379 r
  data arrival time                                                                    1.5379

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5379
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3621


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1764/S (MUX21X1)                                               0.5071    0.0366 @   1.1402 r
  U1764/Q (MUX21X1)                                               0.2733    0.2408 @   1.3810 r
  io_cmd_o[4] (net)                             4      79.7120              0.0000     1.3810 r
  U1765/INP (NBUFFX2)                                             0.2754    0.0368 @   1.4178 r
  U1765/Z (NBUFFX2)                                               0.0531    0.1036     1.5214 r
  mem_cmd_o[4] (net)                            1      14.2080              0.0000     1.5214 r
  mem_cmd_o[4] (out)                                              0.0531    0.0164 &   1.5378 r
  data arrival time                                                                    1.5378

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5378
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3622


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1820/S (MUX21X1)                                               0.4841    0.0333 @   1.1461 f
  U1820/Q (MUX21X1)                                               0.2731    0.2204 @   1.3665 f
  io_cmd_o[32] (net)                            4      82.1970              0.0000     1.3665 f
  U1821/INP (NBUFFX2)                                             0.2751    0.0750 @   1.4415 f
  U1821/Z (NBUFFX2)                                               0.0469    0.0879     1.5294 f
  mem_cmd_o[32] (net)                           1      13.3573              0.0000     1.5294 f
  mem_cmd_o[32] (out)                                             0.0469    0.0079 &   1.5373 f
  data arrival time                                                                    1.5373

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5373
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3627


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1768/S (MUX21X1)                                               0.4843    0.0380 @   1.1508 f
  U1768/Q (MUX21X1)                                               0.4773    0.3098 @   1.4607 r
  io_cmd_o[6] (net)                             4     142.5596              0.0000     1.4607 r
  io_cmd_o[6] (out)                                               0.4866    0.0745 @   1.5351 r
  data arrival time                                                                    1.5351

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5351
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3649


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1830/S (MUX21X1)                                               0.5071    0.0360 @   1.1396 r
  U1830/Q (MUX21X1)                                               0.3357    0.2618 @   1.4014 r
  io_cmd_o[37] (net)                            5      98.4555              0.0000     1.4014 r
  U1831/INP (NBUFFX2)                                             0.3399    0.0338 @   1.4352 r
  U1831/Z (NBUFFX2)                                               0.0413    0.0975     1.5326 r
  mem_cmd_o[37] (net)                           1       2.3303              0.0000     1.5326 r
  mem_cmd_o[37] (out)                                             0.0413    0.0020 &   1.5347 r
  data arrival time                                                                    1.5347

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5347
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3653


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1818/S (MUX21X1)                                               0.5071    0.0357 @   1.1393 r
  U1818/Q (MUX21X1)                                               0.2997    0.2334 @   1.3727 f
  io_cmd_o[31] (net)                            4      90.8775              0.0000     1.3727 f
  U1819/INP (NBUFFX2)                                             0.3024    0.0745 @   1.4473 f
  U1819/Z (NBUFFX2)                                               0.0452    0.0869     1.5342 f
  mem_cmd_o[31] (net)                           1      11.0614              0.0000     1.5342 f
  mem_cmd_o[31] (out)                                             0.0452    0.0004 &   1.5345 f
  data arrival time                                                                    1.5345

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5345
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3655


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1822/S (MUX21X1)                                               0.5072    0.0346 @   1.1382 r
  U1822/Q (MUX21X1)                                               0.4720    0.3059 @   1.4441 r
  io_cmd_o[33] (net)                            4     139.3722              0.0000     1.4441 r
  io_cmd_o[33] (out)                                              0.4848    0.0903 @   1.5344 r
  data arrival time                                                                    1.5344

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5344
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3656


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1782/S (MUX21X1)                                               0.5071    0.0357 @   1.1393 r
  U1782/Q (MUX21X1)                                               0.3037    0.2509 @   1.3902 r
  io_cmd_o[13] (net)                            4      88.7306              0.0000     1.3902 r
  U1783/INP (NBUFFX2)                                             0.3062    0.0414 @   1.4316 r
  U1783/Z (NBUFFX2)                                               0.0446    0.0982     1.5298 r
  mem_cmd_o[13] (net)                           1       6.2630              0.0000     1.5298 r
  mem_cmd_o[13] (out)                                             0.0446    0.0045 &   1.5343 r
  data arrival time                                                                    1.5343

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5343
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3657


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1836/S (MUX21X1)                                               0.5072    0.0397 @   1.1433 r
  U1836/Q (MUX21X1)                                               0.2873    0.2459 @   1.3892 r
  io_cmd_o[40] (net)                            5      84.1246              0.0000     1.3892 r
  U1837/INP (NBUFFX2)                                             0.2901    0.0393 @   1.4285 r
  U1837/Z (NBUFFX2)                                               0.0427    0.0954     1.5239 r
  mem_cmd_o[40] (net)                           1       5.4041              0.0000     1.5239 r
  mem_cmd_o[40] (out)                                             0.0427    0.0099 &   1.5337 r
  data arrival time                                                                    1.5337

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5337
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3663


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1760/S (MUX21X1)                                               0.5065    0.0301 @   1.1337 r
  U1760/Q (MUX21X1)                                               0.2766    0.2421 @   1.3758 r
  io_cmd_o[1] (net)                             4      80.8256              0.0000     1.3758 r
  U1761/INP (NBUFFX2)                                             0.2787    0.0565 @   1.4323 r
  U1761/Z (NBUFFX2)                                               0.0481    0.0994     1.5317 r
  mem_cmd_o[1] (net)                            1      10.1203              0.0000     1.5317 r
  mem_cmd_o[1] (out)                                              0.0481    0.0019 &   1.5336 r
  data arrival time                                                                    1.5336

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5336
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3664


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1766/S (MUX21X1)                                               0.5071    0.0356 @   1.1392 r
  U1766/Q (MUX21X1)                                               0.4399    0.3004 @   1.4395 r
  io_cmd_o[5] (net)                             4     131.3198              0.0000     1.4395 r
  io_cmd_o[5] (out)                                               0.4479    0.0927 @   1.5322 r
  data arrival time                                                                    1.5322

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5322
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3678


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1762/S (MUX21X1)                                               0.4835    0.0295 @   1.1423 f
  U1762/Q (MUX21X1)                                               0.2744    0.2224 @   1.3648 f
  io_cmd_o[2] (net)                             4      83.2691              0.0000     1.3648 f
  U1763/INP (NBUFFX2)                                             0.2770    0.0887 @   1.4535 f
  U1763/Z (NBUFFX2)                                               0.0345    0.0766     1.5301 f
  mem_cmd_o[2] (net)                            1       3.2483              0.0000     1.5301 f
  mem_cmd_o[2] (out)                                              0.0345    0.0020 &   1.5321 f
  data arrival time                                                                    1.5321

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5321
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3679


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1784/S (MUX21X1)                                               0.5071    0.0357 @   1.1393 r
  U1784/Q (MUX21X1)                                               0.3160    0.2409 @   1.3802 f
  io_cmd_o[14] (net)                            4      96.2868              0.0000     1.3802 f
  U1785/INP (NBUFFX2)                                             0.3188    0.0695 @   1.4497 f
  U1785/Z (NBUFFX2)                                               0.0368    0.0794     1.5291 f
  mem_cmd_o[14] (net)                           1       3.6978              0.0000     1.5291 f
  mem_cmd_o[14] (out)                                             0.0368    0.0024 &   1.5315 f
  data arrival time                                                                    1.5315

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5315
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3685


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1772/S (MUX21X1)                                               0.4840    0.0319 @   1.1447 f
  U1772/Q (MUX21X1)                                               0.2841    0.2425 @   1.3872 r
  io_cmd_o[8] (net)                             4      83.3611              0.0000     1.3872 r
  U1773/INP (NBUFFX2)                                             0.2863    0.0411 @   1.4284 r
  U1773/Z (NBUFFX2)                                               0.0374    0.0904     1.5187 r
  mem_cmd_o[8] (net)                            1       1.3264              0.0000     1.5187 r
  mem_cmd_o[8] (out)                                              0.0374    0.0115 &   1.5302 r
  data arrival time                                                                    1.5302

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5302
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3698


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1820/S (MUX21X1)                                               0.5072    0.0338 @   1.1374 r
  U1820/Q (MUX21X1)                                               0.2731    0.2217 @   1.3591 f
  io_cmd_o[32] (net)                            4      82.1970              0.0000     1.3591 f
  U1821/INP (NBUFFX2)                                             0.2751    0.0750 @   1.4341 f
  U1821/Z (NBUFFX2)                                               0.0469    0.0879     1.5220 f
  mem_cmd_o[32] (net)                           1      13.3573              0.0000     1.5220 f
  mem_cmd_o[32] (out)                                             0.0469    0.0079 &   1.5299 f
  data arrival time                                                                    1.5299

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5299
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3701


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1834/S (MUX21X1)                                               0.4841    0.0390 @   1.1518 f
  U1834/Q (MUX21X1)                                               0.3046    0.2497 @   1.4015 r
  io_cmd_o[39] (net)                            5      89.4972              0.0000     1.4015 r
  U1835/INP (NBUFFX2)                                             0.3067    0.0340 @   1.4356 r
  U1835/Z (NBUFFX2)                                               0.0399    0.0940     1.5295 r
  mem_cmd_o[39] (net)                           1       2.5166              0.0000     1.5295 r
  mem_cmd_o[39] (out)                                             0.0399    0.0000 &   1.5295 r
  data arrival time                                                                    1.5295

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5295
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3705


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1768/S (MUX21X1)                                               0.5073    0.0386 @   1.1422 r
  U1768/Q (MUX21X1)                                               0.4773    0.3128 @   1.4550 r
  io_cmd_o[6] (net)                             4     142.5596              0.0000     1.4550 r
  io_cmd_o[6] (out)                                               0.4866    0.0745 @   1.5294 r
  data arrival time                                                                    1.5294

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5294
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3706


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1844/S (MUX21X1)                                               0.4839    0.0351 @   1.1478 f
  U1844/Q (MUX21X1)                                               0.3004    0.2353 @   1.3832 f
  io_cmd_o[44] (net)                            4      92.2070              0.0000     1.3832 f
  U1845/INP (NBUFFX2)                                             0.3031    0.0541 @   1.4373 f
  U1845/Z (NBUFFX2)                                               0.0457    0.0874     1.5247 f
  mem_cmd_o[44] (net)                           1      11.4986              0.0000     1.5247 f
  mem_cmd_o[44] (out)                                             0.0457    0.0022 &   1.5269 f
  data arrival time                                                                    1.5269

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5269
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3731


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1838/S (MUX21X1)                                               0.4841    0.0352 @   1.1480 f
  U1838/Q (MUX21X1)                                               0.3430    0.2637 @   1.4117 r
  io_cmd_o[41] (net)                            5     101.4967              0.0000     1.4117 r
  io_cmd_o[41] (out)                                              0.3464    0.1148 @   1.5265 r
  data arrival time                                                                    1.5265

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5265
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3735


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1822/S (MUX21X1)                                               0.4841    0.0341 @   1.1468 f
  U1822/Q (MUX21X1)                                               0.4565    0.2908 @   1.4377 f
  io_cmd_o[33] (net)                            4     139.1474              0.0000     1.4377 f
  io_cmd_o[33] (out)                                              0.4698    0.0884 @   1.5261 f
  data arrival time                                                                    1.5261

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5261
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3739


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1778/S (MUX21X1)                                               0.4839    0.0351 @   1.1479 f
  U1778/Q (MUX21X1)                                               0.2733    0.2379 @   1.3858 r
  io_cmd_o[11] (net)                            4      79.7377              0.0000     1.3858 r
  U1779/INP (NBUFFX2)                                             0.2755    0.0429 @   1.4287 r
  U1779/Z (NBUFFX2)                                               0.0445    0.0959     1.5246 r
  mem_cmd_o[11] (net)                           1       7.3349              0.0000     1.5246 r
  mem_cmd_o[11] (out)                                             0.0445    0.0010 &   1.5256 r
  data arrival time                                                                    1.5256

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5256
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3744


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1826/S (MUX21X1)                                               0.4842    0.0389 @   1.1517 f
  U1826/Q (MUX21X1)                                               0.2871    0.2433 @   1.3950 r
  io_cmd_o[35] (net)                            5      84.1843              0.0000     1.3950 r
  U1827/INP (NBUFFX2)                                             0.2896    0.0343 @   1.4293 r
  U1827/Z (NBUFFX2)                                               0.0429    0.0955     1.5249 r
  mem_cmd_o[35] (net)                           1       5.5940              0.0000     1.5249 r
  mem_cmd_o[35] (out)                                             0.0429    0.0001 &   1.5249 r
  data arrival time                                                                    1.5249

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5249
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3751


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1762/S (MUX21X1)                                               0.5066    0.0300 @   1.1336 r
  U1762/Q (MUX21X1)                                               0.2744    0.2237 @   1.3573 f
  io_cmd_o[2] (net)                             4      83.2691              0.0000     1.3573 f
  U1763/INP (NBUFFX2)                                             0.2770    0.0887 @   1.4461 f
  U1763/Z (NBUFFX2)                                               0.0345    0.0766     1.5227 f
  mem_cmd_o[2] (net)                            1       3.2483              0.0000     1.5227 f
  mem_cmd_o[2] (out)                                              0.0345    0.0020 &   1.5247 f
  data arrival time                                                                    1.5247

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5247
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3753


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1772/S (MUX21X1)                                               0.5071    0.0324 @   1.1360 r
  U1772/Q (MUX21X1)                                               0.2841    0.2454 @   1.3814 r
  io_cmd_o[8] (net)                             4      83.3611              0.0000     1.3814 r
  U1773/INP (NBUFFX2)                                             0.2863    0.0411 @   1.4226 r
  U1773/Z (NBUFFX2)                                               0.0374    0.0904     1.5129 r
  mem_cmd_o[8] (net)                            1       1.3264              0.0000     1.5129 r
  mem_cmd_o[8] (out)                                              0.0374    0.0115 &   1.5244 r
  data arrival time                                                                    1.5244

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5244
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3756


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1852/S (MUX21X1)                                               0.4840    0.0339 @   1.1467 f
  U1852/Q (MUX21X1)                                               0.3206    0.2420 @   1.3886 f
  io_cmd_o[52] (net)                            4      97.8729              0.0000     1.3886 f
  U1853/INP (NBUFFX2)                                             0.3234    0.0506 @   1.4392 f
  U1853/Z (NBUFFX2)                                               0.0426    0.0849     1.5242 f
  mem_cmd_o[52] (net)                           1       8.2769              0.0000     1.5242 f
  mem_cmd_o[52] (out)                                             0.0426    0.0002 &   1.5244 f
  data arrival time                                                                    1.5244

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5244
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3756


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1802/S (MUX21X1)                                               0.4843    0.0381 @   1.1509 f
  U1802/Q (MUX21X1)                                               0.2771    0.2391 @   1.3900 r
  io_cmd_o[23] (net)                            4      80.8330              0.0000     1.3900 r
  U1803/INP (NBUFFX2)                                             0.2795    0.0356 @   1.4255 r
  U1803/Z (NBUFFX2)                                               0.0448    0.0965     1.5220 r
  mem_cmd_o[23] (net)                           1       7.4383              0.0000     1.5220 r
  mem_cmd_o[23] (out)                                             0.0448    0.0023 &   1.5243 r
  data arrival time                                                                    1.5243

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5243
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3757


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1850/S (MUX21X1)                                               0.4840    0.0352 @   1.1480 f
  U1850/Q (MUX21X1)                                               0.3422    0.2465 @   1.3945 f
  io_cmd_o[51] (net)                            4     103.4591              0.0000     1.3945 f
  U1851/INP (NBUFFX2)                                             0.3481    0.0318 @   1.4263 f
  U1851/Z (NBUFFX2)                                               0.0557    0.0969     1.5232 f
  mem_cmd_o[51] (net)                           1      18.1069              0.0000     1.5232 f
  mem_cmd_o[51] (out)                                             0.0557    0.0008 &   1.5240 f
  data arrival time                                                                    1.5240

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5240
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3760


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1834/S (MUX21X1)                                               0.5072    0.0396 @   1.1432 r
  U1834/Q (MUX21X1)                                               0.3046    0.2526 @   1.3959 r
  io_cmd_o[39] (net)                            5      89.4972              0.0000     1.3959 r
  U1835/INP (NBUFFX2)                                             0.3067    0.0340 @   1.4299 r
  U1835/Z (NBUFFX2)                                               0.0399    0.0940     1.5238 r
  mem_cmd_o[39] (net)                           1       2.5166              0.0000     1.5238 r
  mem_cmd_o[39] (out)                                             0.0399    0.0000 &   1.5239 r
  data arrival time                                                                    1.5239

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5239
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3761


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1766/S (MUX21X1)                                               0.4841    0.0350 @   1.1478 f
  U1766/Q (MUX21X1)                                               0.4253    0.2846 @   1.4325 f
  io_cmd_o[5] (net)                             4     131.0951              0.0000     1.4325 f
  io_cmd_o[5] (out)                                               0.4336    0.0900 @   1.5224 f
  data arrival time                                                                    1.5224

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5224
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3776


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1768/S (MUX21X1)                                               0.4843    0.0380 @   1.1508 f
  U1768/Q (MUX21X1)                                               0.4616    0.2986 @   1.4495 f
  io_cmd_o[6] (net)                             4     142.3349              0.0000     1.4495 f
  io_cmd_o[6] (out)                                               0.4712    0.0727 @   1.5222 f
  data arrival time                                                                    1.5222

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5222
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3778


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1810/S (MUX21X1)                                               0.4841    0.0361 @   1.1489 f
  U1810/Q (MUX21X1)                                               0.2855    0.2425 @   1.3914 r
  io_cmd_o[27] (net)                            5      83.5812              0.0000     1.3914 r
  U1811/INP (NBUFFX2)                                             0.2881    0.0386 @   1.4300 r
  U1811/Z (NBUFFX2)                                               0.0384    0.0914     1.5214 r
  mem_cmd_o[27] (net)                           1       2.0362              0.0000     1.5214 r
  mem_cmd_o[27] (out)                                             0.0384    0.0000 &   1.5214 r
  data arrival time                                                                    1.5214

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5214
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3786


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1838/S (MUX21X1)                                               0.5071    0.0357 @   1.1393 r
  U1838/Q (MUX21X1)                                               0.3430    0.2666 @   1.4059 r
  io_cmd_o[41] (net)                            5     101.4967              0.0000     1.4059 r
  io_cmd_o[41] (out)                                              0.3464    0.1148 @   1.5207 r
  data arrival time                                                                    1.5207

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5207
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3793


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1808/S (MUX21X1)                                               0.4843    0.0381 @   1.1509 f
  U1808/Q (MUX21X1)                                               0.2922    0.2295 @   1.3804 f
  io_cmd_o[26] (net)                            5      88.6324              0.0000     1.3804 f
  U1809/INP (NBUFFX2)                                             0.2943    0.0470 @   1.4275 f
  U1809/Z (NBUFFX2)                                               0.0490    0.0902     1.5177 f
  mem_cmd_o[26] (net)                           1      14.4300              0.0000     1.5177 f
  mem_cmd_o[26] (out)                                             0.0490    0.0028 &   1.5205 f
  data arrival time                                                                    1.5205

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5205
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3795


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1832/S (MUX21X1)                                               0.4840    0.0354 @   1.1482 f
  U1832/Q (MUX21X1)                                               0.4599    0.2989 @   1.4471 r
  io_cmd_o[38] (net)                            5     135.7407              0.0000     1.4471 r
  io_cmd_o[38] (out)                                              0.4723    0.0732 @   1.5203 r
  data arrival time                                                                    1.5203

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5203
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3797


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1778/S (MUX21X1)                                               0.5070    0.0357 @   1.1392 r
  U1778/Q (MUX21X1)                                               0.2733    0.2408 @   1.3800 r
  io_cmd_o[11] (net)                            4      79.7377              0.0000     1.3800 r
  U1779/INP (NBUFFX2)                                             0.2755    0.0429 @   1.4229 r
  U1779/Z (NBUFFX2)                                               0.0445    0.0959     1.5188 r
  mem_cmd_o[11] (net)                           1       7.3349              0.0000     1.5188 r
  mem_cmd_o[11] (out)                                             0.0445    0.0010 &   1.5198 r
  data arrival time                                                                    1.5198

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5198
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3802


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1844/S (MUX21X1)                                               0.5070    0.0356 @   1.1392 r
  U1844/Q (MUX21X1)                                               0.3004    0.2367 @   1.3759 f
  io_cmd_o[44] (net)                            4      92.2070              0.0000     1.3759 f
  U1845/INP (NBUFFX2)                                             0.3031    0.0541 @   1.4299 f
  U1845/Z (NBUFFX2)                                               0.0457    0.0874     1.5174 f
  mem_cmd_o[44] (net)                           1      11.4986              0.0000     1.5174 f
  mem_cmd_o[44] (out)                                             0.0457    0.0022 &   1.5196 f
  data arrival time                                                                    1.5196

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5196
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3804


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1790/S (MUX21X1)                                               0.4842    0.0337 @   1.1465 f
  U1790/Q (MUX21X1)                                               0.4555    0.2990 @   1.4455 r
  io_cmd_o[17] (net)                            4     134.8213              0.0000     1.4455 r
  io_cmd_o[17] (out)                                              0.4661    0.0738 @   1.5193 r
  data arrival time                                                                    1.5193

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5193
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3807


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1826/S (MUX21X1)                                               0.5072    0.0395 @   1.1431 r
  U1826/Q (MUX21X1)                                               0.2871    0.2462 @   1.3894 r
  io_cmd_o[35] (net)                            5      84.1843              0.0000     1.3894 r
  U1827/INP (NBUFFX2)                                             0.2896    0.0343 @   1.4236 r
  U1827/Z (NBUFFX2)                                               0.0429    0.0955     1.5192 r
  mem_cmd_o[35] (net)                           1       5.5940              0.0000     1.5192 r
  mem_cmd_o[35] (out)                                             0.0429    0.0001 &   1.5193 r
  data arrival time                                                                    1.5193

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5193
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3807


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1798/S (MUX21X1)                                               0.4840    0.0354 @   1.1482 f
  U1798/Q (MUX21X1)                                               0.3031    0.2478 @   1.3960 r
  io_cmd_o[21] (net)                            4      88.5602              0.0000     1.3960 r
  U1799/INP (NBUFFX2)                                             0.3055    0.0206 @   1.4166 r
  U1799/Z (NBUFFX2)                                               0.0415    0.0954     1.5120 r
  mem_cmd_o[21] (net)                           1       3.8638              0.0000     1.5120 r
  mem_cmd_o[21] (out)                                             0.0415    0.0070 &   1.5190 r
  data arrival time                                                                    1.5190

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5190
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3810


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1822/S (MUX21X1)                                               0.5072    0.0346 @   1.1382 r
  U1822/Q (MUX21X1)                                               0.4565    0.2921 @   1.4303 f
  io_cmd_o[33] (net)                            4     139.1474              0.0000     1.4303 f
  io_cmd_o[33] (out)                                              0.4698    0.0884 @   1.5187 f
  data arrival time                                                                    1.5187

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5187
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3813


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1802/S (MUX21X1)                                               0.5073    0.0387 @   1.1423 r
  U1802/Q (MUX21X1)                                               0.2771    0.2420 @   1.3843 r
  io_cmd_o[23] (net)                            4      80.8330              0.0000     1.3843 r
  U1803/INP (NBUFFX2)                                             0.2795    0.0356 @   1.4198 r
  U1803/Z (NBUFFX2)                                               0.0448    0.0965     1.5163 r
  mem_cmd_o[23] (net)                           1       7.4383              0.0000     1.5163 r
  mem_cmd_o[23] (out)                                             0.0448    0.0023 &   1.5186 r
  data arrival time                                                                    1.5186

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5186
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3814


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1788/S (MUX21X1)                                               0.4841    0.0390 @   1.1518 f
  U1788/Q (MUX21X1)                                               0.3276    0.2445 @   1.3962 f
  io_cmd_o[16] (net)                            4      99.9833              0.0000     1.3962 f
  U1789/INP (NBUFFX2)                                             0.3307    0.0359 @   1.4321 f
  U1789/Z (NBUFFX2)                                               0.0438    0.0862     1.5183 f
  mem_cmd_o[16] (net)                           1       9.0396              0.0000     1.5183 f
  mem_cmd_o[16] (out)                                             0.0438    0.0003 &   1.5186 f
  data arrival time                                                                    1.5186

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5186
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3814


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1852/S (MUX21X1)                                               0.5071    0.0344 @   1.1380 r
  U1852/Q (MUX21X1)                                               0.3206    0.2433 @   1.3813 f
  io_cmd_o[52] (net)                            4      97.8729              0.0000     1.3813 f
  U1853/INP (NBUFFX2)                                             0.3234    0.0506 @   1.4319 f
  U1853/Z (NBUFFX2)                                               0.0426    0.0849     1.5168 f
  mem_cmd_o[52] (net)                           1       8.2769              0.0000     1.5168 f
  mem_cmd_o[52] (out)                                             0.0426    0.0002 &   1.5170 f
  data arrival time                                                                    1.5170

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5170
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3830


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1850/S (MUX21X1)                                               0.5071    0.0357 @   1.1393 r
  U1850/Q (MUX21X1)                                               0.3422    0.2478 @   1.3872 f
  io_cmd_o[51] (net)                            4     103.4591              0.0000     1.3872 f
  U1851/INP (NBUFFX2)                                             0.3481    0.0318 @   1.4190 f
  U1851/Z (NBUFFX2)                                               0.0557    0.0969     1.5159 f
  mem_cmd_o[51] (net)                           1      18.1069              0.0000     1.5159 f
  mem_cmd_o[51] (out)                                             0.0557    0.0008 &   1.5167 f
  data arrival time                                                                    1.5167

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5167
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3833


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1786/S (MUX21X1)                                               0.4837    0.0294 @   1.1422 f
  U1786/Q (MUX21X1)                                               0.2875    0.2437 @   1.3859 r
  io_cmd_o[15] (net)                            4      84.4066              0.0000     1.3859 r
  U1787/INP (NBUFFX2)                                             0.2900    0.0376 @   1.4234 r
  U1787/Z (NBUFFX2)                                               0.0399    0.0929     1.5163 r
  mem_cmd_o[15] (net)                           1       3.1798              0.0000     1.5163 r
  mem_cmd_o[15] (out)                                             0.0399    0.0000 &   1.5163 r
  data arrival time                                                                    1.5163

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5163
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3837


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1810/S (MUX21X1)                                               0.5072    0.0367 @   1.1403 r
  U1810/Q (MUX21X1)                                               0.2855    0.2454 @   1.3856 r
  io_cmd_o[27] (net)                            5      83.5812              0.0000     1.3856 r
  U1811/INP (NBUFFX2)                                             0.2881    0.0386 @   1.4243 r
  U1811/Z (NBUFFX2)                                               0.0384    0.0914     1.5156 r
  mem_cmd_o[27] (net)                           1       2.0362              0.0000     1.5156 r
  mem_cmd_o[27] (out)                                             0.0384    0.0000 &   1.5156 r
  data arrival time                                                                    1.5156

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5156
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3844


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1842/S (MUX21X1)                                               0.4842    0.0373 @   1.1501 f
  U1842/Q (MUX21X1)                                               0.2920    0.2445 @   1.3945 r
  io_cmd_o[43] (net)                            5      85.3075              0.0000     1.3945 r
  U1843/INP (NBUFFX2)                                             0.2939    0.0283 @   1.4228 r
  U1843/Z (NBUFFX2)                                               0.0386    0.0919     1.5148 r
  mem_cmd_o[43] (net)                           1       1.9885              0.0000     1.5148 r
  mem_cmd_o[43] (out)                                             0.0386    0.0007 &   1.5155 r
  data arrival time                                                                    1.5155

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5155
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3845


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1792/S (MUX21X1)                                               0.4841    0.0363 @   1.1491 f
  U1792/Q (MUX21X1)                                               0.2703    0.2359 @   1.3850 r
  io_cmd_o[18] (net)                            4      78.4672              0.0000     1.3850 r
  U1793/INP (NBUFFX2)                                             0.2727    0.0280 @   1.4130 r
  U1793/Z (NBUFFX2)                                               0.0474    0.0983     1.5113 r
  mem_cmd_o[18] (net)                           1       9.7893              0.0000     1.5113 r
  mem_cmd_o[18] (out)                                             0.0474    0.0039 &   1.5153 r
  data arrival time                                                                    1.5153

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5153
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3847


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1766/S (MUX21X1)                                               0.5071    0.0356 @   1.1392 r
  U1766/Q (MUX21X1)                                               0.4253    0.2859 @   1.4251 f
  io_cmd_o[5] (net)                             4     131.0951              0.0000     1.4251 f
  io_cmd_o[5] (out)                                               0.4336    0.0900 @   1.5151 f
  data arrival time                                                                    1.5151

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5151
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3849


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1806/S (MUX21X1)                                               0.4841    0.0352 @   1.1480 f
  U1806/Q (MUX21X1)                                               0.2955    0.2318 @   1.3798 f
  io_cmd_o[25] (net)                            6      89.9895              0.0000     1.3798 f
  U1807/INP (NBUFFX2)                                             0.2975    0.0486 @   1.4284 f
  U1807/Z (NBUFFX2)                                               0.0396    0.0817     1.5101 f
  mem_cmd_o[25] (net)                           1       6.7388              0.0000     1.5101 f
  mem_cmd_o[25] (out)                                             0.0396    0.0049 &   1.5150 f
  data arrival time                                                                    1.5150

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5150
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3850


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1768/S (MUX21X1)                                               0.5073    0.0386 @   1.1422 r
  U1768/Q (MUX21X1)                                               0.4616    0.2999 @   1.4422 f
  io_cmd_o[6] (net)                             4     142.3349              0.0000     1.4422 f
  io_cmd_o[6] (out)                                               0.4712    0.0727 @   1.5149 f
  data arrival time                                                                    1.5149

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5149
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3851


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1832/S (MUX21X1)                                               0.5071    0.0360 @   1.1396 r
  U1832/Q (MUX21X1)                                               0.4599    0.3019 @   1.4414 r
  io_cmd_o[38] (net)                            5     135.7407              0.0000     1.4414 r
  io_cmd_o[38] (out)                                              0.4723    0.0732 @   1.5146 r
  data arrival time                                                                    1.5146

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5146
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3854


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1790/S (MUX21X1)                                               0.5072    0.0342 @   1.1378 r
  U1790/Q (MUX21X1)                                               0.4555    0.3020 @   1.4397 r
  io_cmd_o[17] (net)                            4     134.8213              0.0000     1.4397 r
  io_cmd_o[17] (out)                                              0.4661    0.0738 @   1.5135 r
  data arrival time                                                                    1.5135

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5135
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3865


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1798/S (MUX21X1)                                               0.5071    0.0359 @   1.1395 r
  U1798/Q (MUX21X1)                                               0.3031    0.2508 @   1.3903 r
  io_cmd_o[21] (net)                            4      88.5602              0.0000     1.3903 r
  U1799/INP (NBUFFX2)                                             0.3055    0.0206 @   1.4109 r
  U1799/Z (NBUFFX2)                                               0.0415    0.0954     1.5063 r
  mem_cmd_o[21] (net)                           1       3.8638              0.0000     1.5063 r
  mem_cmd_o[21] (out)                                             0.0415    0.0070 &   1.5133 r
  data arrival time                                                                    1.5133

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5133
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3867


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1808/S (MUX21X1)                                               0.5073    0.0387 @   1.1423 r
  U1808/Q (MUX21X1)                                               0.2922    0.2309 @   1.3731 f
  io_cmd_o[26] (net)                            5      88.6324              0.0000     1.3731 f
  U1809/INP (NBUFFX2)                                             0.2943    0.0470 @   1.4202 f
  U1809/Z (NBUFFX2)                                               0.0490    0.0902     1.5104 f
  mem_cmd_o[26] (net)                           1      14.4300              0.0000     1.5104 f
  mem_cmd_o[26] (out)                                             0.0490    0.0028 &   1.5132 f
  data arrival time                                                                    1.5132

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5132
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3868


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1788/S (MUX21X1)                                               0.5072    0.0396 @   1.1432 r
  U1788/Q (MUX21X1)                                               0.3276    0.2458 @   1.3889 f
  io_cmd_o[16] (net)                            4      99.9833              0.0000     1.3889 f
  U1789/INP (NBUFFX2)                                             0.3307    0.0359 @   1.4248 f
  U1789/Z (NBUFFX2)                                               0.0438    0.0862     1.5110 f
  mem_cmd_o[16] (net)                           1       9.0396              0.0000     1.5110 f
  mem_cmd_o[16] (out)                                             0.0438    0.0003 &   1.5113 f
  data arrival time                                                                    1.5113

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5113
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3887


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1846/S (MUX21X1)                                               0.4839    0.0351 @   1.1479 f
  U1846/Q (MUX21X1)                                               0.2741    0.2380 @   1.3858 r
  io_cmd_o[45] (net)                            4      79.8902              0.0000     1.3858 r
  U1847/INP (NBUFFX2)                                             0.2763    0.0225 @   1.4083 r
  U1847/Z (NBUFFX2)                                               0.0459    0.0972     1.5055 r
  mem_cmd_o[45] (net)                           1       8.4331              0.0000     1.5055 r
  mem_cmd_o[45] (out)                                             0.0459    0.0053 &   1.5108 r
  data arrival time                                                                    1.5108

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5108
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3892


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1786/S (MUX21X1)                                               0.5067    0.0298 @   1.1334 r
  U1786/Q (MUX21X1)                                               0.2875    0.2466 @   1.3800 r
  io_cmd_o[15] (net)                            4      84.4066              0.0000     1.3800 r
  U1787/INP (NBUFFX2)                                             0.2900    0.0376 @   1.4176 r
  U1787/Z (NBUFFX2)                                               0.0399    0.0929     1.5105 r
  mem_cmd_o[15] (net)                           1       3.1798              0.0000     1.5105 r
  mem_cmd_o[15] (out)                                             0.0399    0.0000 &   1.5105 r
  data arrival time                                                                    1.5105

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5105
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3895


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1842/S (MUX21X1)                                               0.5073    0.0379 @   1.1415 r
  U1842/Q (MUX21X1)                                               0.2920    0.2474 @   1.3888 r
  io_cmd_o[43] (net)                            5      85.3075              0.0000     1.3888 r
  U1843/INP (NBUFFX2)                                             0.2939    0.0283 @   1.4171 r
  U1843/Z (NBUFFX2)                                               0.0386    0.0919     1.5091 r
  mem_cmd_o[43] (net)                           1       1.9885              0.0000     1.5091 r
  mem_cmd_o[43] (out)                                             0.0386    0.0007 &   1.5098 r
  data arrival time                                                                    1.5098

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5098
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3902


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1800/S (MUX21X1)                                               0.4843    0.0381 @   1.1509 f
  U1800/Q (MUX21X1)                                               0.2830    0.2402 @   1.3912 r
  io_cmd_o[22] (net)                            4      82.1531              0.0000     1.3912 r
  U1801/INP (NBUFFX2)                                             0.2850    0.0174 @   1.4086 r
  U1801/Z (NBUFFX2)                                               0.0449    0.0970     1.5056 r
  mem_cmd_o[22] (net)                           1       7.3618              0.0000     1.5056 r
  mem_cmd_o[22] (out)                                             0.0449    0.0041 &   1.5096 r
  data arrival time                                                                    1.5096

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5096
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3904


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1792/S (MUX21X1)                                               0.5072    0.0369 @   1.1405 r
  U1792/Q (MUX21X1)                                               0.2703    0.2388 @   1.3793 r
  io_cmd_o[18] (net)                            4      78.4672              0.0000     1.3793 r
  U1793/INP (NBUFFX2)                                             0.2727    0.0280 @   1.4073 r
  U1793/Z (NBUFFX2)                                               0.0474    0.0983     1.5056 r
  mem_cmd_o[18] (net)                           1       9.7893              0.0000     1.5056 r
  mem_cmd_o[18] (out)                                             0.0474    0.0039 &   1.5095 r
  data arrival time                                                                    1.5095

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5095
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3905


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1806/S (MUX21X1)                                               0.5071    0.0358 @   1.1394 r
  U1806/Q (MUX21X1)                                               0.2955    0.2331 @   1.3725 f
  io_cmd_o[25] (net)                            6      89.9895              0.0000     1.3725 f
  U1807/INP (NBUFFX2)                                             0.2975    0.0486 @   1.4211 f
  U1807/Z (NBUFFX2)                                               0.0396    0.0817     1.5028 f
  mem_cmd_o[25] (net)                           1       6.7388              0.0000     1.5028 f
  mem_cmd_o[25] (out)                                             0.0396    0.0049 &   1.5077 f
  data arrival time                                                                    1.5077

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5077
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3923


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1848/S (MUX21X1)                                               0.4841    0.0333 @   1.1461 f
  U1848/Q (MUX21X1)                                               0.2694    0.2208 @   1.3669 f
  io_cmd_o[46] (net)                            4      81.7854              0.0000     1.3669 f
  U1849/INP (NBUFFX2)                                             0.2716    0.0587 @   1.4256 f
  U1849/Z (NBUFFX2)                                               0.0325    0.0747     1.5003 f
  mem_cmd_o[46] (net)                           1       1.8723              0.0000     1.5003 f
  mem_cmd_o[46] (out)                                             0.0325    0.0066 &   1.5069 f
  data arrival time                                                                    1.5069

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5069
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3931


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1832/S (MUX21X1)                                               0.4840    0.0354 @   1.1482 f
  U1832/Q (MUX21X1)                                               0.4444    0.2861 @   1.4343 f
  io_cmd_o[38] (net)                            5     135.4134              0.0000     1.4343 f
  io_cmd_o[38] (out)                                              0.4572    0.0721 @   1.5065 f
  data arrival time                                                                    1.5065

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5065
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3935


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1794/S (MUX21X1)                                               0.4841    0.0345 @   1.1472 f
  U1794/Q (MUX21X1)                                               0.3446    0.2648 @   1.4121 r
  io_cmd_o[19] (net)                            4     102.1902              0.0000     1.4121 r
  io_cmd_o[19] (out)                                              0.3478    0.0936 @   1.5057 r
  data arrival time                                                                    1.5057

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5057
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3943


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1846/S (MUX21X1)                                               0.5070    0.0356 @   1.1392 r
  U1846/Q (MUX21X1)                                               0.2741    0.2409 @   1.3801 r
  io_cmd_o[45] (net)                            4      79.8902              0.0000     1.3801 r
  U1847/INP (NBUFFX2)                                             0.2763    0.0225 @   1.4026 r
  U1847/Z (NBUFFX2)                                               0.0459    0.0972     1.4998 r
  mem_cmd_o[45] (net)                           1       8.4331              0.0000     1.4998 r
  mem_cmd_o[45] (out)                                             0.0459    0.0053 &   1.5051 r
  data arrival time                                                                    1.5051

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5051
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3949


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1790/S (MUX21X1)                                               0.4842    0.0337 @   1.1465 f
  U1790/Q (MUX21X1)                                               0.4404    0.2864 @   1.4328 f
  io_cmd_o[17] (net)                            4     134.5965              0.0000     1.4328 f
  io_cmd_o[17] (out)                                              0.4514    0.0722 @   1.5050 f
  data arrival time                                                                    1.5050

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5050
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3950


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1838/S (MUX21X1)                                               0.4841    0.0352 @   1.1480 f
  U1838/Q (MUX21X1)                                               0.3309    0.2463 @   1.3943 f
  io_cmd_o[41] (net)                            5     101.1758              0.0000     1.3943 f
  io_cmd_o[41] (out)                                              0.3343    0.1101 @   1.5044 f
  data arrival time                                                                    1.5044

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5044
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3956


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1800/S (MUX21X1)                                               0.5073    0.0387 @   1.1423 r
  U1800/Q (MUX21X1)                                               0.2830    0.2431 @   1.3855 r
  io_cmd_o[22] (net)                            4      82.1531              0.0000     1.3855 r
  U1801/INP (NBUFFX2)                                             0.2850    0.0174 @   1.4029 r
  U1801/Z (NBUFFX2)                                               0.0449    0.0970     1.4999 r
  mem_cmd_o[22] (net)                           1       7.3618              0.0000     1.4999 r
  mem_cmd_o[22] (out)                                             0.0449    0.0041 &   1.5039 r
  data arrival time                                                                    1.5039

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5039
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3961


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1764/S (MUX21X1)                                               0.4841    0.0360 @   1.1488 f
  U1764/Q (MUX21X1)                                               0.2631    0.2173 @   1.3661 f
  io_cmd_o[4] (net)                             4      79.4872              0.0000     1.3661 f
  U1765/INP (NBUFFX2)                                             0.2652    0.0349 @   1.4010 f
  U1765/Z (NBUFFX2)                                               0.0475    0.0882     1.4892 f
  mem_cmd_o[4] (net)                            1      14.2080              0.0000     1.4892 f
  mem_cmd_o[4] (out)                                              0.0475    0.0140 &   1.5033 f
  data arrival time                                                                    1.5033

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5033
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3967


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1830/S (MUX21X1)                                               0.4840    0.0355 @   1.1483 f
  U1830/Q (MUX21X1)                                               0.3238    0.2409 @   1.3891 f
  io_cmd_o[37] (net)                            5      98.1776              0.0000     1.3891 f
  U1831/INP (NBUFFX2)                                             0.3281    0.0333 @   1.4225 f
  U1831/Z (NBUFFX2)                                               0.0355    0.0784     1.5008 f
  mem_cmd_o[37] (net)                           1       2.3303              0.0000     1.5008 f
  mem_cmd_o[37] (out)                                             0.0355    0.0000 &   1.5009 f
  data arrival time                                                                    1.5009

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5009
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3991


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1760/S (MUX21X1)                                               0.4834    0.0296 @   1.1424 f
  U1760/Q (MUX21X1)                                               0.2662    0.2189 @   1.3613 f
  io_cmd_o[1] (net)                             4      80.6008              0.0000     1.3613 f
  U1761/INP (NBUFFX2)                                             0.2685    0.0533 @   1.4146 f
  U1761/Z (NBUFFX2)                                               0.0426    0.0838     1.4984 f
  mem_cmd_o[1] (net)                            1      10.1203              0.0000     1.4984 f
  mem_cmd_o[1] (out)                                              0.0426    0.0016 &   1.5001 f
  data arrival time                                                                    1.5001

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5001
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3999


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1794/S (MUX21X1)                                               0.5072    0.0350 @   1.1386 r
  U1794/Q (MUX21X1)                                               0.3446    0.2678 @   1.4063 r
  io_cmd_o[19] (net)                            4     102.1902              0.0000     1.4063 r
  io_cmd_o[19] (out)                                              0.3478    0.0936 @   1.5000 r
  data arrival time                                                                    1.5000

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5000
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4000


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1782/S (MUX21X1)                                               0.4840    0.0351 @   1.1479 f
  U1782/Q (MUX21X1)                                               0.2928    0.2287 @   1.3767 f
  io_cmd_o[13] (net)                            4      88.5058              0.0000     1.3767 f
  U1783/INP (NBUFFX2)                                             0.2953    0.0399 @   1.4165 f
  U1783/Z (NBUFFX2)                                               0.0389    0.0810     1.4976 f
  mem_cmd_o[13] (net)                           1       6.2630              0.0000     1.4976 f
  mem_cmd_o[13] (out)                                             0.0389    0.0023 &   1.4999 f
  data arrival time                                                                    1.4999

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4999
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4001


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1848/S (MUX21X1)                                               0.5072    0.0339 @   1.1374 r
  U1848/Q (MUX21X1)                                               0.2694    0.2221 @   1.3595 f
  io_cmd_o[46] (net)                            4      81.7854              0.0000     1.3595 f
  U1849/INP (NBUFFX2)                                             0.2716    0.0587 @   1.4182 f
  U1849/Z (NBUFFX2)                                               0.0325    0.0747     1.4929 f
  mem_cmd_o[46] (net)                           1       1.8723              0.0000     1.4929 f
  mem_cmd_o[46] (out)                                             0.0325    0.0066 &   1.4995 f
  data arrival time                                                                    1.4995

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4995
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4005


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1796/S (MUX21X1)                                               0.4842    0.0389 @   1.1517 f
  U1796/Q (MUX21X1)                                               0.2627    0.2328 @   1.3845 r
  io_cmd_o[20] (net)                            4      75.9529              0.0000     1.3845 r
  U1797/INP (NBUFFX2)                                             0.2650    0.0152 @   1.3997 r
  U1797/Z (NBUFFX2)                                               0.0457    0.0962     1.4959 r
  mem_cmd_o[20] (net)                           1       8.7036              0.0000     1.4959 r
  mem_cmd_o[20] (out)                                             0.0457    0.0036 &   1.4995 r
  data arrival time                                                                    1.4995

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4995
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4005


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1836/S (MUX21X1)                                               0.4841    0.0390 @   1.1518 f
  U1836/Q (MUX21X1)                                               0.2772    0.2229 @   1.3747 f
  io_cmd_o[40] (net)                            5      83.7577              0.0000     1.3747 f
  U1837/INP (NBUFFX2)                                             0.2791    0.0377 @   1.4124 f
  U1837/Z (NBUFFX2)                                               0.0372    0.0791     1.4916 f
  mem_cmd_o[40] (net)                           1       5.4041              0.0000     1.4916 f
  mem_cmd_o[40] (out)                                             0.0372    0.0076 &   1.4992 f
  data arrival time                                                                    1.4992

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4992
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4008


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1832/S (MUX21X1)                                               0.5071    0.0360 @   1.1396 r
  U1832/Q (MUX21X1)                                               0.4444    0.2874 @   1.4270 f
  io_cmd_o[38] (net)                            5     135.4134              0.0000     1.4270 f
  io_cmd_o[38] (out)                                              0.4572    0.0721 @   1.4991 f
  data arrival time                                                                    1.4991

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4991
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4009


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1790/S (MUX21X1)                                               0.5072    0.0342 @   1.1378 r
  U1790/Q (MUX21X1)                                               0.4404    0.2877 @   1.4255 f
  io_cmd_o[17] (net)                            4     134.5965              0.0000     1.4255 f
  io_cmd_o[17] (out)                                              0.4514    0.0722 @   1.4976 f
  data arrival time                                                                    1.4976

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4976
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4024


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1838/S (MUX21X1)                                               0.5071    0.0357 @   1.1393 r
  U1838/Q (MUX21X1)                                               0.3309    0.2476 @   1.3870 f
  io_cmd_o[41] (net)                            5     101.1758              0.0000     1.3870 f
  io_cmd_o[41] (out)                                              0.3343    0.1101 @   1.4971 f
  data arrival time                                                                    1.4971

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4971
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4029


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1764/S (MUX21X1)                                               0.5071    0.0366 @   1.1402 r
  U1764/Q (MUX21X1)                                               0.2631    0.2186 @   1.3588 f
  io_cmd_o[4] (net)                             4      79.4872              0.0000     1.3588 f
  U1765/INP (NBUFFX2)                                             0.2652    0.0349 @   1.3937 f
  U1765/Z (NBUFFX2)                                               0.0475    0.0882     1.4819 f
  mem_cmd_o[4] (net)                            1      14.2080              0.0000     1.4819 f
  mem_cmd_o[4] (out)                                              0.0475    0.0140 &   1.4959 f
  data arrival time                                                                    1.4959

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4959
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4041


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1796/S (MUX21X1)                                               0.5072    0.0395 @   1.1431 r
  U1796/Q (MUX21X1)                                               0.2627    0.2357 @   1.3788 r
  io_cmd_o[20] (net)                            4      75.9529              0.0000     1.3788 r
  U1797/INP (NBUFFX2)                                             0.2650    0.0152 @   1.3940 r
  U1797/Z (NBUFFX2)                                               0.0457    0.0962     1.4902 r
  mem_cmd_o[20] (net)                           1       8.7036              0.0000     1.4902 r
  mem_cmd_o[20] (out)                                             0.0457    0.0036 &   1.4938 r
  data arrival time                                                                    1.4938

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4938
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4062


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1830/S (MUX21X1)                                               0.5071    0.0360 @   1.1396 r
  U1830/Q (MUX21X1)                                               0.3238    0.2422 @   1.3818 f
  io_cmd_o[37] (net)                            5      98.1776              0.0000     1.3818 f
  U1831/INP (NBUFFX2)                                             0.3281    0.0333 @   1.4151 f
  U1831/Z (NBUFFX2)                                               0.0355    0.0784     1.4935 f
  mem_cmd_o[37] (net)                           1       2.3303              0.0000     1.4935 f
  mem_cmd_o[37] (out)                                             0.0355    0.0000 &   1.4935 f
  data arrival time                                                                    1.4935

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4935
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4065


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1760/S (MUX21X1)                                               0.5065    0.0301 @   1.1337 r
  U1760/Q (MUX21X1)                                               0.2662    0.2202 @   1.3539 f
  io_cmd_o[1] (net)                             4      80.6008              0.0000     1.3539 f
  U1761/INP (NBUFFX2)                                             0.2685    0.0533 @   1.4072 f
  U1761/Z (NBUFFX2)                                               0.0426    0.0838     1.4910 f
  mem_cmd_o[1] (net)                            1      10.1203              0.0000     1.4910 f
  mem_cmd_o[1] (out)                                              0.0426    0.0016 &   1.4926 f
  data arrival time                                                                    1.4926

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4926
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4074


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1782/S (MUX21X1)                                               0.5071    0.0357 @   1.1393 r
  U1782/Q (MUX21X1)                                               0.2928    0.2300 @   1.3693 f
  io_cmd_o[13] (net)                            4      88.5058              0.0000     1.3693 f
  U1783/INP (NBUFFX2)                                             0.2953    0.0399 @   1.4092 f
  U1783/Z (NBUFFX2)                                               0.0389    0.0810     1.4902 f
  mem_cmd_o[13] (net)                           1       6.2630              0.0000     1.4902 f
  mem_cmd_o[13] (out)                                             0.0389    0.0023 &   1.4926 f
  data arrival time                                                                    1.4926

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4926
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4074


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1836/S (MUX21X1)                                               0.5072    0.0397 @   1.1433 r
  U1836/Q (MUX21X1)                                               0.2772    0.2242 @   1.3675 f
  io_cmd_o[40] (net)                            5      83.7577              0.0000     1.3675 f
  U1837/INP (NBUFFX2)                                             0.2791    0.0377 @   1.4052 f
  U1837/Z (NBUFFX2)                                               0.0372    0.0791     1.4843 f
  mem_cmd_o[40] (net)                           1       5.4041              0.0000     1.4843 f
  mem_cmd_o[40] (out)                                             0.0372    0.0076 &   1.4919 f
  data arrival time                                                                    1.4919

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4919
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4081


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1834/S (MUX21X1)                                               0.4841    0.0390 @   1.1518 f
  U1834/Q (MUX21X1)                                               0.2931    0.2304 @   1.3822 f
  io_cmd_o[39] (net)                            5      89.0899              0.0000     1.3822 f
  U1835/INP (NBUFFX2)                                             0.2952    0.0329 @   1.4151 f
  U1835/Z (NBUFFX2)                                               0.0343    0.0768     1.4918 f
  mem_cmd_o[39] (net)                           1       2.5166              0.0000     1.4918 f
  mem_cmd_o[39] (out)                                             0.0343    0.0000 &   1.4919 f
  data arrival time                                                                    1.4919

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4919
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4081


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1772/S (MUX21X1)                                               0.4840    0.0319 @   1.1447 f
  U1772/Q (MUX21X1)                                               0.2736    0.2226 @   1.3673 f
  io_cmd_o[8] (net)                             4      83.1363              0.0000     1.3673 f
  U1773/INP (NBUFFX2)                                             0.2759    0.0399 @   1.4072 f
  U1773/Z (NBUFFX2)                                               0.0320    0.0743     1.4815 f
  mem_cmd_o[8] (net)                            1       1.3264              0.0000     1.4815 f
  mem_cmd_o[8] (out)                                              0.0320    0.0098 &   1.4913 f
  data arrival time                                                                    1.4913

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4913
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4087


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1840/S (MUX21X1)                                               0.4840    0.0354 @   1.1482 f
  U1840/Q (MUX21X1)                                               0.4192    0.2876 @   1.4358 r
  io_cmd_o[42] (net)                            5     124.0614              0.0000     1.4358 r
  io_cmd_o[42] (out)                                              0.4277    0.0534 @   1.4892 r
  data arrival time                                                                    1.4892

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4892
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4108


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1778/S (MUX21X1)                                               0.4839    0.0351 @   1.1479 f
  U1778/Q (MUX21X1)                                               0.2631    0.2173 @   1.3652 f
  io_cmd_o[11] (net)                            4      79.5129              0.0000     1.3652 f
  U1779/INP (NBUFFX2)                                             0.2653    0.0412 @   1.4064 f
  U1779/Z (NBUFFX2)                                               0.0390    0.0805     1.4869 f
  mem_cmd_o[11] (net)                           1       7.3349              0.0000     1.4869 f
  mem_cmd_o[11] (out)                                             0.0390    0.0009 &   1.4878 f
  data arrival time                                                                    1.4878

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4878
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4122


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1826/S (MUX21X1)                                               0.4842    0.0389 @   1.1517 f
  U1826/Q (MUX21X1)                                               0.2764    0.2234 @   1.3751 f
  io_cmd_o[35] (net)                            5      83.9147              0.0000     1.3751 f
  U1827/INP (NBUFFX2)                                             0.2790    0.0328 @   1.4079 f
  U1827/Z (NBUFFX2)                                               0.0374    0.0793     1.4872 f
  mem_cmd_o[35] (net)                           1       5.5940              0.0000     1.4872 f
  mem_cmd_o[35] (out)                                             0.0374    0.0001 &   1.4873 f
  data arrival time                                                                    1.4873

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4873
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4127


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1802/S (MUX21X1)                                               0.4843    0.0381 @   1.1509 f
  U1802/Q (MUX21X1)                                               0.2667    0.2186 @   1.3695 f
  io_cmd_o[23] (net)                            4      80.6082              0.0000     1.3695 f
  U1803/INP (NBUFFX2)                                             0.2692    0.0343 @   1.4038 f
  U1803/Z (NBUFFX2)                                               0.0393    0.0809     1.4846 f
  mem_cmd_o[23] (net)                           1       7.4383              0.0000     1.4846 f
  mem_cmd_o[23] (out)                                             0.0393    0.0017 &   1.4864 f
  data arrival time                                                                    1.4864

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4864
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4136


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1834/S (MUX21X1)                                               0.5072    0.0396 @   1.1432 r
  U1834/Q (MUX21X1)                                               0.2931    0.2317 @   1.3750 f
  io_cmd_o[39] (net)                            5      89.0899              0.0000     1.3750 f
  U1835/INP (NBUFFX2)                                             0.2952    0.0329 @   1.4078 f
  U1835/Z (NBUFFX2)                                               0.0343    0.0768     1.4846 f
  mem_cmd_o[39] (net)                           1       2.5166              0.0000     1.4846 f
  mem_cmd_o[39] (out)                                             0.0343    0.0000 &   1.4846 f
  data arrival time                                                                    1.4846

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4846
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4154


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1772/S (MUX21X1)                                               0.5071    0.0324 @   1.1360 r
  U1772/Q (MUX21X1)                                               0.2736    0.2239 @   1.3599 f
  io_cmd_o[8] (net)                             4      83.1363              0.0000     1.3599 f
  U1773/INP (NBUFFX2)                                             0.2759    0.0399 @   1.3998 f
  U1773/Z (NBUFFX2)                                               0.0320    0.0743     1.4741 f
  mem_cmd_o[8] (net)                            1       1.3264              0.0000     1.4741 f
  mem_cmd_o[8] (out)                                              0.0320    0.0098 &   1.4839 f
  data arrival time                                                                    1.4839

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4839
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4161


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1794/S (MUX21X1)                                               0.4841    0.0344 @   1.1472 f
  U1794/Q (MUX21X1)                                               0.3326    0.2478 @   1.3950 f
  io_cmd_o[19] (net)                            4     101.9654              0.0000     1.3950 f
  io_cmd_o[19] (out)                                              0.3360    0.0889 @   1.4839 f
  data arrival time                                                                    1.4839

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4839
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4161


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1810/S (MUX21X1)                                               0.4841    0.0361 @   1.1489 f
  U1810/Q (MUX21X1)                                               0.2751    0.2224 @   1.3713 f
  io_cmd_o[27] (net)                            5      83.3033              0.0000     1.3713 f
  U1811/INP (NBUFFX2)                                             0.2769    0.0372 @   1.4085 f
  U1811/Z (NBUFFX2)                                               0.0330    0.0752     1.4837 f
  mem_cmd_o[27] (net)                           1       2.0362              0.0000     1.4837 f
  mem_cmd_o[27] (out)                                             0.0330    0.0000 &   1.4837 f
  data arrival time                                                                    1.4837

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4837
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4163


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1840/S (MUX21X1)                                               0.5071    0.0360 @   1.1396 r
  U1840/Q (MUX21X1)                                               0.4192    0.2905 @   1.4301 r
  io_cmd_o[42] (net)                            5     124.0614              0.0000     1.4301 r
  io_cmd_o[42] (out)                                              0.4277    0.0534 @   1.4835 r
  data arrival time                                                                    1.4835

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4835
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4165


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1776/S (MUX21X1)                                               0.4841    0.0333 @   1.1461 f
  U1776/Q (MUX21X1)                                               0.3322    0.2576 @   1.4037 r
  io_cmd_o[10] (net)                            4      97.3548              0.0000     1.4037 r
  io_cmd_o[10] (out)                                              0.3362    0.0789 @   1.4826 r
  data arrival time                                                                    1.4826

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4826
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4174


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1798/S (MUX21X1)                                               0.4840    0.0354 @   1.1482 f
  U1798/Q (MUX21X1)                                               0.2922    0.2285 @   1.3767 f
  io_cmd_o[21] (net)                            4      88.3354              0.0000     1.3767 f
  U1799/INP (NBUFFX2)                                             0.2947    0.0205 @   1.3972 f
  U1799/Z (NBUFFX2)                                               0.0360    0.0783     1.4755 f
  mem_cmd_o[21] (net)                           1       3.8638              0.0000     1.4755 f
  mem_cmd_o[21] (out)                                             0.0360    0.0060 &   1.4815 f
  data arrival time                                                                    1.4815

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4815
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4185


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1786/S (MUX21X1)                                               0.4837    0.0294 @   1.1422 f
  U1786/Q (MUX21X1)                                               0.2769    0.2239 @   1.3661 f
  io_cmd_o[15] (net)                            4      84.1818              0.0000     1.3661 f
  U1787/INP (NBUFFX2)                                             0.2794    0.0386 @   1.4046 f
  U1787/Z (NBUFFX2)                                               0.0345    0.0766     1.4813 f
  mem_cmd_o[15] (net)                           1       3.1798              0.0000     1.4813 f
  mem_cmd_o[15] (out)                                             0.0345    0.0000 &   1.4813 f
  data arrival time                                                                    1.4813

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4813
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4187


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1778/S (MUX21X1)                                               0.5070    0.0357 @   1.1392 r
  U1778/Q (MUX21X1)                                               0.2631    0.2186 @   1.3579 f
  io_cmd_o[11] (net)                            4      79.5129              0.0000     1.3579 f
  U1779/INP (NBUFFX2)                                             0.2653    0.0412 @   1.3990 f
  U1779/Z (NBUFFX2)                                               0.0390    0.0805     1.4795 f
  mem_cmd_o[11] (net)                           1       7.3349              0.0000     1.4795 f
  mem_cmd_o[11] (out)                                             0.0390    0.0009 &   1.4804 f
  data arrival time                                                                    1.4804

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4804
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4196


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1826/S (MUX21X1)                                               0.5072    0.0395 @   1.1431 r
  U1826/Q (MUX21X1)                                               0.2764    0.2247 @   1.3678 f
  io_cmd_o[35] (net)                            5      83.9147              0.0000     1.3678 f
  U1827/INP (NBUFFX2)                                             0.2790    0.0328 @   1.4006 f
  U1827/Z (NBUFFX2)                                               0.0374    0.0793     1.4799 f
  mem_cmd_o[35] (net)                           1       5.5940              0.0000     1.4799 f
  mem_cmd_o[35] (out)                                             0.0374    0.0001 &   1.4800 f
  data arrival time                                                                    1.4800

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4800
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4200


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1802/S (MUX21X1)                                               0.5073    0.0387 @   1.1423 r
  U1802/Q (MUX21X1)                                               0.2667    0.2199 @   1.3622 f
  io_cmd_o[23] (net)                            4      80.6082              0.0000     1.3622 f
  U1803/INP (NBUFFX2)                                             0.2692    0.0343 @   1.3965 f
  U1803/Z (NBUFFX2)                                               0.0393    0.0809     1.4773 f
  mem_cmd_o[23] (net)                           1       7.4383              0.0000     1.4773 f
  mem_cmd_o[23] (out)                                             0.0393    0.0017 &   1.4791 f
  data arrival time                                                                    1.4791

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4791
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4209


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1762/S (MUX21X1)                                               0.4835    0.0295 @   1.1423 f
  U1762/Q (MUX21X1)                                               0.2850    0.2424 @   1.3847 r
  io_cmd_o[2] (net)                             4      83.4939              0.0000     1.3847 r
  io_cmd_o[2] (out)                                               0.2875    0.0942 @   1.4789 r
  data arrival time                                                                    1.4789

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4789
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4211


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1842/S (MUX21X1)                                               0.4842    0.0373 @   1.1501 f
  U1842/Q (MUX21X1)                                               0.2810    0.2246 @   1.3747 f
  io_cmd_o[43] (net)                            5      84.9867              0.0000     1.3747 f
  U1843/INP (NBUFFX2)                                             0.2830    0.0276 @   1.4023 f
  U1843/Z (NBUFFX2)                                               0.0332    0.0755     1.4777 f
  mem_cmd_o[43] (net)                           1       1.9885              0.0000     1.4777 f
  mem_cmd_o[43] (out)                                             0.0332    0.0005 &   1.4782 f
  data arrival time                                                                    1.4782

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4782
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4218


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1784/S (MUX21X1)                                               0.4840    0.0352 @   1.1479 f
  U1784/Q (MUX21X1)                                               0.3275    0.2576 @   1.4056 r
  io_cmd_o[14] (net)                            4      96.5116              0.0000     1.4056 r
  io_cmd_o[14] (out)                                              0.3303    0.0721 @   1.4777 r
  data arrival time                                                                    1.4777

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4777
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4223


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1770/S (MUX21X1)                                               0.4841    0.0332 @   1.1460 f
  U1770/Q (MUX21X1)                                               0.3322    0.2586 @   1.4046 r
  io_cmd_o[7] (net)                             4      97.6954              0.0000     1.4046 r
  io_cmd_o[7] (out)                                               0.3357    0.0731 @   1.4777 r
  data arrival time                                                                    1.4777

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4777
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4223


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1792/S (MUX21X1)                                               0.4841    0.0363 @   1.1491 f
  U1792/Q (MUX21X1)                                               0.2610    0.2150 @   1.3642 f
  io_cmd_o[18] (net)                            4      78.2424              0.0000     1.3642 f
  U1793/INP (NBUFFX2)                                             0.2626    0.0270 @   1.3912 f
  U1793/Z (NBUFFX2)                                               0.0420    0.0831     1.4743 f
  mem_cmd_o[18] (net)                           1       9.7893              0.0000     1.4743 f
  mem_cmd_o[18] (out)                                             0.0420    0.0030 &   1.4773 f
  data arrival time                                                                    1.4773

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4773
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4227


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1818/S (MUX21X1)                                               0.4840    0.0351 @   1.1479 f
  U1818/Q (MUX21X1)                                               0.3108    0.2510 @   1.3989 r
  io_cmd_o[31] (net)                            4      91.1023              0.0000     1.3989 r
  io_cmd_o[31] (out)                                              0.3135    0.0783 @   1.4772 r
  data arrival time                                                                    1.4772

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4772
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4228


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1776/S (MUX21X1)                                               0.5072    0.0338 @   1.1374 r
  U1776/Q (MUX21X1)                                               0.3322    0.2605 @   1.3980 r
  io_cmd_o[10] (net)                            4      97.3548              0.0000     1.3980 r
  io_cmd_o[10] (out)                                              0.3362    0.0789 @   1.4768 r
  data arrival time                                                                    1.4768

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4768
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4232


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1804/S (MUX21X1)                                               0.4841    0.0391 @   1.1519 f
  U1804/Q (MUX21X1)                                               0.4176    0.2878 @   1.4397 r
  io_cmd_o[24] (net)                            5     123.7914              0.0000     1.4397 r
  io_cmd_o[24] (out)                                              0.4253    0.0371 @   1.4768 r
  data arrival time                                                                    1.4768

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4768
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4232


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1794/S (MUX21X1)                                               0.5072    0.0350 @   1.1386 r
  U1794/Q (MUX21X1)                                               0.3326    0.2491 @   1.3877 f
  io_cmd_o[19] (net)                            4     101.9654              0.0000     1.3877 f
  io_cmd_o[19] (out)                                              0.3360    0.0889 @   1.4765 f
  data arrival time                                                                    1.4765

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4765
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4235


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1810/S (MUX21X1)                                               0.5072    0.0367 @   1.1403 r
  U1810/Q (MUX21X1)                                               0.2751    0.2237 @   1.3639 f
  io_cmd_o[27] (net)                            5      83.3033              0.0000     1.3639 f
  U1811/INP (NBUFFX2)                                             0.2769    0.0372 @   1.4012 f
  U1811/Z (NBUFFX2)                                               0.0330    0.0752     1.4764 f
  mem_cmd_o[27] (net)                           1       2.0362              0.0000     1.4764 f
  mem_cmd_o[27] (out)                                             0.0330    0.0000 &   1.4764 f
  data arrival time                                                                    1.4764

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4764
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4236


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1798/S (MUX21X1)                                               0.5071    0.0359 @   1.1395 r
  U1798/Q (MUX21X1)                                               0.2922    0.2299 @   1.3694 f
  io_cmd_o[21] (net)                            4      88.3354              0.0000     1.3694 f
  U1799/INP (NBUFFX2)                                             0.2947    0.0205 @   1.3899 f
  U1799/Z (NBUFFX2)                                               0.0360    0.0783     1.4682 f
  mem_cmd_o[21] (net)                           1       3.8638              0.0000     1.4682 f
  mem_cmd_o[21] (out)                                             0.0360    0.0060 &   1.4742 f
  data arrival time                                                                    1.4742

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4742
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4258


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1840/S (MUX21X1)                                               0.4840    0.0354 @   1.1482 f
  U1840/Q (MUX21X1)                                               0.4051    0.2734 @   1.4217 f
  io_cmd_o[42] (net)                            5     123.8052              0.0000     1.4217 f
  io_cmd_o[42] (out)                                              0.4138    0.0524 @   1.4740 f
  data arrival time                                                                    1.4740

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4740
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4260


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1786/S (MUX21X1)                                               0.5067    0.0298 @   1.1334 r
  U1786/Q (MUX21X1)                                               0.2769    0.2252 @   1.3586 f
  io_cmd_o[15] (net)                            4      84.1818              0.0000     1.3586 f
  U1787/INP (NBUFFX2)                                             0.2794    0.0386 @   1.3972 f
  U1787/Z (NBUFFX2)                                               0.0345    0.0766     1.4738 f
  mem_cmd_o[15] (net)                           1       3.1798              0.0000     1.4738 f
  mem_cmd_o[15] (out)                                             0.0345    0.0000 &   1.4738 f
  data arrival time                                                                    1.4738

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4738
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4262


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1846/S (MUX21X1)                                               0.4839    0.0351 @   1.1479 f
  U1846/Q (MUX21X1)                                               0.2638    0.2174 @   1.3652 f
  io_cmd_o[45] (net)                            4      79.6655              0.0000     1.3652 f
  U1847/INP (NBUFFX2)                                             0.2661    0.0221 @   1.3873 f
  U1847/Z (NBUFFX2)                                               0.0404    0.0818     1.4691 f
  mem_cmd_o[45] (net)                           1       8.4331              0.0000     1.4691 f
  mem_cmd_o[45] (out)                                             0.0404    0.0040 &   1.4731 f
  data arrival time                                                                    1.4731

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4731
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4269


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1762/S (MUX21X1)                                               0.5066    0.0300 @   1.1336 r
  U1762/Q (MUX21X1)                                               0.2850    0.2453 @   1.3789 r
  io_cmd_o[2] (net)                             4      83.4939              0.0000     1.3789 r
  io_cmd_o[2] (out)                                               0.2875    0.0942 @   1.4731 r
  data arrival time                                                                    1.4731

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4731
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4269


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1800/S (MUX21X1)                                               0.4843    0.0381 @   1.1509 f
  U1800/Q (MUX21X1)                                               0.2725    0.2199 @   1.3708 f
  io_cmd_o[22] (net)                            4      81.9283              0.0000     1.3708 f
  U1801/INP (NBUFFX2)                                             0.2746    0.0173 @   1.3882 f
  U1801/Z (NBUFFX2)                                               0.0394    0.0811     1.4693 f
  mem_cmd_o[22] (net)                           1       7.3618              0.0000     1.4693 f
  mem_cmd_o[22] (out)                                             0.0394    0.0031 &   1.4723 f
  data arrival time                                                                    1.4723

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4723
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4277


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1784/S (MUX21X1)                                               0.5071    0.0357 @   1.1393 r
  U1784/Q (MUX21X1)                                               0.3275    0.2606 @   1.3998 r
  io_cmd_o[14] (net)                            4      96.5116              0.0000     1.3998 r
  io_cmd_o[14] (out)                                              0.3303    0.0721 @   1.4720 r
  data arrival time                                                                    1.4720

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4720
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4280


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1770/S (MUX21X1)                                               0.5072    0.0338 @   1.1373 r
  U1770/Q (MUX21X1)                                               0.3322    0.2615 @   1.3988 r
  io_cmd_o[7] (net)                             4      97.6954              0.0000     1.3988 r
  io_cmd_o[7] (out)                                               0.3357    0.0731 @   1.4719 r
  data arrival time                                                                    1.4719

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4719
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4281


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1818/S (MUX21X1)                                               0.5071    0.0357 @   1.1393 r
  U1818/Q (MUX21X1)                                               0.3108    0.2539 @   1.3932 r
  io_cmd_o[31] (net)                            4      91.1023              0.0000     1.3932 r
  io_cmd_o[31] (out)                                              0.3135    0.0783 @   1.4715 r
  data arrival time                                                                    1.4715

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4715
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4285


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1804/S (MUX21X1)                                               0.5072    0.0397 @   1.1433 r
  U1804/Q (MUX21X1)                                               0.4176    0.2908 @   1.4341 r
  io_cmd_o[24] (net)                            5     123.7914              0.0000     1.4341 r
  io_cmd_o[24] (out)                                              0.4253    0.0371 @   1.4711 r
  data arrival time                                                                    1.4711

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4711
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4289


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1842/S (MUX21X1)                                               0.5073    0.0379 @   1.1415 r
  U1842/Q (MUX21X1)                                               0.2810    0.2259 @   1.3674 f
  io_cmd_o[43] (net)                            5      84.9867              0.0000     1.3674 f
  U1843/INP (NBUFFX2)                                             0.2830    0.0276 @   1.3949 f
  U1843/Z (NBUFFX2)                                               0.0332    0.0755     1.4704 f
  mem_cmd_o[43] (net)                           1       1.9885              0.0000     1.4704 f
  mem_cmd_o[43] (out)                                             0.0332    0.0005 &   1.4709 f
  data arrival time                                                                    1.4709

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4709
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4291


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1792/S (MUX21X1)                                               0.5072    0.0369 @   1.1405 r
  U1792/Q (MUX21X1)                                               0.2610    0.2163 @   1.3568 f
  io_cmd_o[18] (net)                            4      78.2424              0.0000     1.3568 f
  U1793/INP (NBUFFX2)                                             0.2626    0.0270 @   1.3839 f
  U1793/Z (NBUFFX2)                                               0.0420    0.0831     1.4670 f
  mem_cmd_o[18] (net)                           1       9.7893              0.0000     1.4670 f
  mem_cmd_o[18] (out)                                             0.0420    0.0030 &   1.4700 f
  data arrival time                                                                    1.4700

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4700
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4300


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1840/S (MUX21X1)                                               0.5071    0.0360 @   1.1396 r
  U1840/Q (MUX21X1)                                               0.4051    0.2747 @   1.4143 f
  io_cmd_o[42] (net)                            5     123.8052              0.0000     1.4143 f
  io_cmd_o[42] (out)                                              0.4138    0.0524 @   1.4667 f
  data arrival time                                                                    1.4667

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4667
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4333


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1846/S (MUX21X1)                                               0.5070    0.0356 @   1.1392 r
  U1846/Q (MUX21X1)                                               0.2638    0.2187 @   1.3579 f
  io_cmd_o[45] (net)                            4      79.6655              0.0000     1.3579 f
  U1847/INP (NBUFFX2)                                             0.2661    0.0221 @   1.3800 f
  U1847/Z (NBUFFX2)                                               0.0404    0.0818     1.4618 f
  mem_cmd_o[45] (net)                           1       8.4331              0.0000     1.4618 f
  mem_cmd_o[45] (out)                                             0.0404    0.0040 &   1.4658 f
  data arrival time                                                                    1.4658

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4658
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4342


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1800/S (MUX21X1)                                               0.5073    0.0387 @   1.1423 r
  U1800/Q (MUX21X1)                                               0.2725    0.2212 @   1.3635 f
  io_cmd_o[22] (net)                            4      81.9283              0.0000     1.3635 f
  U1801/INP (NBUFFX2)                                             0.2746    0.0173 @   1.3809 f
  U1801/Z (NBUFFX2)                                               0.0394    0.0811     1.4620 f
  mem_cmd_o[22] (net)                           1       7.3618              0.0000     1.4620 f
  mem_cmd_o[22] (out)                                             0.0394    0.0031 &   1.4650 f
  data arrival time                                                                    1.4650

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4650
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4350


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1820/S (MUX21X1)                                               0.4841    0.0333 @   1.1461 f
  U1820/Q (MUX21X1)                                               0.2835    0.2407 @   1.3867 r
  io_cmd_o[32] (net)                            4      82.4217              0.0000     1.3867 r
  io_cmd_o[32] (out)                                              0.2855    0.0777 @   1.4644 r
  data arrival time                                                                    1.4644

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4644
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4356


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1796/S (MUX21X1)                                               0.4842    0.0389 @   1.1517 f
  U1796/Q (MUX21X1)                                               0.2527    0.2115 @   1.3632 f
  io_cmd_o[20] (net)                            4      75.7281              0.0000     1.3632 f
  U1797/INP (NBUFFX2)                                             0.2551    0.0151 @   1.3783 f
  U1797/Z (NBUFFX2)                                               0.0403    0.0814     1.4598 f
  mem_cmd_o[20] (net)                           1       8.7036              0.0000     1.4598 f
  mem_cmd_o[20] (out)                                             0.0403    0.0027 &   1.4625 f
  data arrival time                                                                    1.4625

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4625
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4375


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1804/S (MUX21X1)                                               0.4841    0.0391 @   1.1519 f
  U1804/Q (MUX21X1)                                               0.4034    0.2736 @   1.4255 f
  io_cmd_o[24] (net)                            5     123.4761              0.0000     1.4255 f
  io_cmd_o[24] (out)                                              0.4113    0.0369 @   1.4624 f
  data arrival time                                                                    1.4624

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4624
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4376


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1852/S (MUX21X1)                                               0.4840    0.0339 @   1.1467 f
  U1852/Q (MUX21X1)                                               0.3322    0.2597 @   1.4064 r
  io_cmd_o[52] (net)                            4      98.0977              0.0000     1.4064 r
  io_cmd_o[52] (out)                                              0.3351    0.0554 @   1.4617 r
  data arrival time                                                                    1.4617

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4617
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4383


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1776/S (MUX21X1)                                               0.4841    0.0333 @   1.1461 f
  U1776/Q (MUX21X1)                                               0.3206    0.2396 @   1.3857 f
  io_cmd_o[10] (net)                            4      97.1301              0.0000     1.3857 f
  io_cmd_o[10] (out)                                              0.3247    0.0757 @   1.4614 f
  data arrival time                                                                    1.4614

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4614
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4386


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1820/S (MUX21X1)                                               0.5072    0.0338 @   1.1374 r
  U1820/Q (MUX21X1)                                               0.2835    0.2436 @   1.3810 r
  io_cmd_o[32] (net)                            4      82.4217              0.0000     1.3810 r
  io_cmd_o[32] (out)                                              0.2855    0.0777 @   1.4587 r
  data arrival time                                                                    1.4587

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4587
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4413


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1770/S (MUX21X1)                                               0.4841    0.0332 @   1.1460 f
  U1770/Q (MUX21X1)                                               0.3206    0.2407 @   1.3867 f
  io_cmd_o[7] (net)                             4      97.4707              0.0000     1.3867 f
  io_cmd_o[7] (out)                                               0.3242    0.0714 @   1.4580 f
  data arrival time                                                                    1.4580

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4580
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4420


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1784/S (MUX21X1)                                               0.4840    0.0352 @   1.1479 f
  U1784/Q (MUX21X1)                                               0.3160    0.2396 @   1.3876 f
  io_cmd_o[14] (net)                            4      96.2868              0.0000     1.3876 f
  io_cmd_o[14] (out)                                              0.3189    0.0693 @   1.4569 f
  data arrival time                                                                    1.4569

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4569
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4431


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1844/S (MUX21X1)                                               0.4839    0.0351 @   1.1478 f
  U1844/Q (MUX21X1)                                               0.3116    0.2538 @   1.4017 r
  io_cmd_o[44] (net)                            4      92.4318              0.0000     1.4017 r
  io_cmd_o[44] (out)                                              0.3142    0.0552 @   1.4568 r
  data arrival time                                                                    1.4568

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4568
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4432


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1824/S (MUX21X1)                                               0.4841    0.0345 @   1.1472 f
  U1824/Q (MUX21X1)                                               0.3492    0.2626 @   1.4099 r
  io_cmd_o[34] (net)                            4     102.2843              0.0000     1.4099 r
  io_cmd_o[34] (out)                                              0.3546    0.0466 @   1.4565 r
  data arrival time                                                                    1.4565

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4565
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4435


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1852/S (MUX21X1)                                               0.5071    0.0344 @   1.1380 r
  U1852/Q (MUX21X1)                                               0.3322    0.2626 @   1.4007 r
  io_cmd_o[52] (net)                            4      98.0977              0.0000     1.4007 r
  io_cmd_o[52] (out)                                              0.3351    0.0554 @   1.4560 r
  data arrival time                                                                    1.4560

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4560
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4440


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1796/S (MUX21X1)                                               0.5072    0.0395 @   1.1431 r
  U1796/Q (MUX21X1)                                               0.2527    0.2128 @   1.3559 f
  io_cmd_o[20] (net)                            4      75.7281              0.0000     1.3559 f
  U1797/INP (NBUFFX2)                                             0.2551    0.0151 @   1.3710 f
  U1797/Z (NBUFFX2)                                               0.0403    0.0814     1.4525 f
  mem_cmd_o[20] (net)                           1       8.7036              0.0000     1.4525 f
  mem_cmd_o[20] (out)                                             0.0403    0.0027 &   1.4552 f
  data arrival time                                                                    1.4552

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4552
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4448


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1804/S (MUX21X1)                                               0.5072    0.0397 @   1.1433 r
  U1804/Q (MUX21X1)                                               0.4034    0.2749 @   1.4182 f
  io_cmd_o[24] (net)                            5     123.4761              0.0000     1.4182 f
  io_cmd_o[24] (out)                                              0.4113    0.0369 @   1.4551 f
  data arrival time                                                                    1.4551

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4551
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4449


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1818/S (MUX21X1)                                               0.4840    0.0351 @   1.1479 f
  U1818/Q (MUX21X1)                                               0.2997    0.2321 @   1.3801 f
  io_cmd_o[31] (net)                            4      90.8775              0.0000     1.3801 f
  io_cmd_o[31] (out)                                              0.3024    0.0746 @   1.4546 f
  data arrival time                                                                    1.4546

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4546
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4454


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1774/S (MUX21X1)                                               0.4841    0.0351 @   1.1479 f
  U1774/Q (MUX21X1)                                               0.3561    0.2652 @   1.4132 r
  io_cmd_o[9] (net)                             4     104.4856              0.0000     1.4132 r
  io_cmd_o[9] (out)                                               0.3615    0.0411 @   1.4542 r
  data arrival time                                                                    1.4542

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4542
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4458


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1776/S (MUX21X1)                                               0.5072    0.0338 @   1.1374 r
  U1776/Q (MUX21X1)                                               0.3206    0.2409 @   1.3783 f
  io_cmd_o[10] (net)                            4      97.1301              0.0000     1.3783 f
  io_cmd_o[10] (out)                                              0.3247    0.0757 @   1.4540 f
  data arrival time                                                                    1.4540

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4540
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4460


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1762/S (MUX21X1)                                               0.4835    0.0295 @   1.1423 f
  U1762/Q (MUX21X1)                                               0.2744    0.2224 @   1.3648 f
  io_cmd_o[2] (net)                             4      83.2691              0.0000     1.3648 f
  io_cmd_o[2] (out)                                               0.2770    0.0887 @   1.4535 f
  data arrival time                                                                    1.4535

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4535
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4465


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1844/S (MUX21X1)                                               0.5070    0.0356 @   1.1392 r
  U1844/Q (MUX21X1)                                               0.3116    0.2567 @   1.3959 r
  io_cmd_o[44] (net)                            4      92.4318              0.0000     1.3959 r
  io_cmd_o[44] (out)                                              0.3142    0.0552 @   1.4511 r
  data arrival time                                                                    1.4511

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4511
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4489


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[0]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U5077/IN1 (AND2X1)                                              0.4826    0.0236 @   1.1364 f
  U5077/Q (AND2X1)                                                0.4069    0.2726 @   1.4089 f
  io_cmd_o[0] (net)                             4     117.3821              0.0000     1.4089 f
  io_cmd_o[0] (out)                                               0.4142    0.0422 @   1.4511 f
  data arrival time                                                                    1.4511

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4511
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4489


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1824/S (MUX21X1)                                               0.5072    0.0350 @   1.1386 r
  U1824/Q (MUX21X1)                                               0.3492    0.2655 @   1.4041 r
  io_cmd_o[34] (net)                            4     102.2843              0.0000     1.4041 r
  io_cmd_o[34] (out)                                              0.3546    0.0466 @   1.4507 r
  data arrival time                                                                    1.4507

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4507
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4493


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1770/S (MUX21X1)                                               0.5072    0.0338 @   1.1373 r
  U1770/Q (MUX21X1)                                               0.3206    0.2420 @   1.3793 f
  io_cmd_o[7] (net)                             4      97.4707              0.0000     1.3793 f
  io_cmd_o[7] (out)                                               0.3242    0.0714 @   1.4507 f
  data arrival time                                                                    1.4507

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4507
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4493


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1788/S (MUX21X1)                                               0.4841    0.0390 @   1.1518 f
  U1788/Q (MUX21X1)                                               0.3394    0.2619 @   1.4137 r
  io_cmd_o[16] (net)                            4     100.2080              0.0000     1.4137 r
  io_cmd_o[16] (out)                                              0.3428    0.0359 @   1.4496 r
  data arrival time                                                                    1.4496

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4496
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4504


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1784/S (MUX21X1)                                               0.5071    0.0357 @   1.1393 r
  U1784/Q (MUX21X1)                                               0.3160    0.2409 @   1.3802 f
  io_cmd_o[14] (net)                            4      96.2868              0.0000     1.3802 f
  io_cmd_o[14] (out)                                              0.3189    0.0693 @   1.4496 f
  data arrival time                                                                    1.4496

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4496
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4504


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1806/S (MUX21X1)                                               0.4841    0.0352 @   1.1480 f
  U1806/Q (MUX21X1)                                               0.3069    0.2509 @   1.3989 r
  io_cmd_o[25] (net)                            6      90.3331              0.0000     1.3989 r
  io_cmd_o[25] (out)                                              0.3088    0.0504 @   1.4493 r
  data arrival time                                                                    1.4493

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4493
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4507


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1774/S (MUX21X1)                                               0.5071    0.0357 @   1.1393 r
  U1774/Q (MUX21X1)                                               0.3561    0.2682 @   1.4075 r
  io_cmd_o[9] (net)                             4     104.4856              0.0000     1.4075 r
  io_cmd_o[9] (out)                                               0.3615    0.0411 @   1.4485 r
  data arrival time                                                                    1.4485

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4485
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4515


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1808/S (MUX21X1)                                               0.4843    0.0381 @   1.1509 f
  U1808/Q (MUX21X1)                                               0.3032    0.2488 @   1.3997 r
  io_cmd_o[26] (net)                            5      88.9020              0.0000     1.3997 r
  io_cmd_o[26] (out)                                              0.3054    0.0486 @   1.4482 r
  data arrival time                                                                    1.4482

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4482
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4518


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1848/S (MUX21X1)                                               0.4841    0.0333 @   1.1461 f
  U1848/Q (MUX21X1)                                               0.2798    0.2410 @   1.3871 r
  io_cmd_o[46] (net)                            4      82.0102              0.0000     1.3871 r
  io_cmd_o[46] (out)                                              0.2819    0.0611 @   1.4482 r
  data arrival time                                                                    1.4482

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4482
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4518


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[109]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1901/INP (NBUFFX2)                                     0.3972    0.0140 @   0.8129 r
  icc_place1901/Z (NBUFFX2)                                       0.1657    0.1754 @   0.9883 r
  n2563 (net)                                  34      92.7635              0.0000     0.9883 r
  U1961/IN1 (AND2X1)                                              0.1663    0.0009 @   0.9892 r
  U1961/Q (AND2X1)                                                0.0502    0.0870     1.0762 r
  n2643 (net)                                   1       7.2309              0.0000     1.0762 r
  icc_place1912/INP (NBUFFX2)                                     0.0502    0.0001 &   1.0763 r
  icc_place1912/Z (NBUFFX2)                                       0.3435    0.1482 @   1.2246 r
  mem_cmd_o[109] (net)                          4     194.8953              0.0000     1.2246 r
  icc_place1980/INP (NBUFFX2)                                     0.4012    0.1203 @   1.3449 r
  icc_place1980/Z (NBUFFX2)                                       0.0429    0.1030     1.4479 r
  io_cmd_o[109] (net)                           1       1.2313              0.0000     1.4479 r
  io_cmd_o[109] (out)                                             0.0429    0.0000 &   1.4479 r
  data arrival time                                                                    1.4479

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4479
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4521


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1818/S (MUX21X1)                                               0.5071    0.0357 @   1.1393 r
  U1818/Q (MUX21X1)                                               0.2997    0.2334 @   1.3727 f
  io_cmd_o[31] (net)                            4      90.8775              0.0000     1.3727 f
  io_cmd_o[31] (out)                                              0.3024    0.0746 @   1.4473 f
  data arrival time                                                                    1.4473

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4473
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4527


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1762/S (MUX21X1)                                               0.5066    0.0300 @   1.1336 r
  U1762/Q (MUX21X1)                                               0.2744    0.2237 @   1.3573 f
  io_cmd_o[2] (net)                             4      83.2691              0.0000     1.3573 f
  io_cmd_o[2] (out)                                               0.2770    0.0887 @   1.4461 f
  data arrival time                                                                    1.4461

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4461
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4539


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1788/S (MUX21X1)                                               0.5072    0.0396 @   1.1432 r
  U1788/Q (MUX21X1)                                               0.3394    0.2649 @   1.4080 r
  io_cmd_o[16] (net)                            4     100.2080              0.0000     1.4080 r
  io_cmd_o[16] (out)                                              0.3428    0.0359 @   1.4440 r
  data arrival time                                                                    1.4440

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4440
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4560


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1806/S (MUX21X1)                                               0.5071    0.0358 @   1.1394 r
  U1806/Q (MUX21X1)                                               0.3069    0.2538 @   1.3932 r
  io_cmd_o[25] (net)                            6      90.3331              0.0000     1.3932 r
  io_cmd_o[25] (out)                                              0.3088    0.0504 @   1.4435 r
  data arrival time                                                                    1.4435

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4435
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4565


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1850/S (MUX21X1)                                               0.4840    0.0352 @   1.1480 f
  U1850/Q (MUX21X1)                                               0.3543    0.2638 @   1.4118 r
  io_cmd_o[51] (net)                            4     103.6839              0.0000     1.4118 r
  io_cmd_o[51] (out)                                              0.3604    0.0312 @   1.4430 r
  data arrival time                                                                    1.4430

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4430
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4570


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1808/S (MUX21X1)                                               0.5073    0.0387 @   1.1423 r
  U1808/Q (MUX21X1)                                               0.3032    0.2517 @   1.3940 r
  io_cmd_o[26] (net)                            5      88.9020              0.0000     1.3940 r
  io_cmd_o[26] (out)                                              0.3054    0.0486 @   1.4425 r
  data arrival time                                                                    1.4425

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4425
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4575


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1848/S (MUX21X1)                                               0.5072    0.0339 @   1.1374 r
  U1848/Q (MUX21X1)                                               0.2798    0.2439 @   1.3813 r
  io_cmd_o[46] (net)                            4      82.0102              0.0000     1.3813 r
  io_cmd_o[46] (out)                                              0.2819    0.0611 @   1.4424 r
  data arrival time                                                                    1.4424

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4424
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4576


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1820/S (MUX21X1)                                               0.4841    0.0333 @   1.1461 f
  U1820/Q (MUX21X1)                                               0.2731    0.2204 @   1.3665 f
  io_cmd_o[32] (net)                            4      82.1970              0.0000     1.3665 f
  io_cmd_o[32] (out)                                              0.2751    0.0748 @   1.4413 f
  data arrival time                                                                    1.4413

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4413
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4587


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1830/S (MUX21X1)                                               0.4840    0.0355 @   1.1483 f
  U1830/Q (MUX21X1)                                               0.3357    0.2588 @   1.4071 r
  io_cmd_o[37] (net)                            5      98.4555              0.0000     1.4071 r
  io_cmd_o[37] (out)                                              0.3399    0.0338 @   1.4408 r
  data arrival time                                                                    1.4408

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4408
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4592


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1852/S (MUX21X1)                                               0.4840    0.0339 @   1.1467 f
  U1852/Q (MUX21X1)                                               0.3206    0.2420 @   1.3886 f
  io_cmd_o[52] (net)                            4      97.8729              0.0000     1.3886 f
  io_cmd_o[52] (out)                                              0.3236    0.0501 @   1.4388 f
  data arrival time                                                                    1.4388

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4388
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4612


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[0]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U5077/IN1 (AND2X1)                                              0.5057    0.0239 @   1.1275 r
  U5077/Q (AND2X1)                                                0.3988    0.2684 @   1.3960 r
  io_cmd_o[0] (net)                             4     117.6069              0.0000     1.3960 r
  io_cmd_o[0] (out)                                               0.4064    0.0425 @   1.4384 r
  data arrival time                                                                    1.4384

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4384
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4616


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1760/S (MUX21X1)                                               0.4834    0.0296 @   1.1424 f
  U1760/Q (MUX21X1)                                               0.2766    0.2392 @   1.3817 r
  io_cmd_o[1] (net)                             4      80.8256              0.0000     1.3817 r
  io_cmd_o[1] (out)                                               0.2787    0.0565 @   1.4381 r
  data arrival time                                                                    1.4381

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4381
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4619


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[96]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1901/INP (NBUFFX2)                                     0.3972    0.0140 @   0.8129 r
  icc_place1901/Z (NBUFFX2)                                       0.1657    0.1754 @   0.9883 r
  n2563 (net)                                  34      92.7635              0.0000     0.9883 r
  U1935/IN1 (AND2X1)                                              0.1657    0.0008 @   0.9891 r
  U1935/Q (AND2X1)                                                0.0620    0.0941     1.0832 r
  n2644 (net)                                   1      11.6440              0.0000     1.0832 r
  icc_place1911/INP (NBUFFX2)                                     0.0620    0.0004 &   1.0836 r
  icc_place1911/Z (NBUFFX2)                                       0.2888    0.1432 @   1.2268 r
  mem_cmd_o[96] (net)                           4     164.0680              0.0000     1.2268 r
  icc_place1981/INP (NBUFFX2)                                     0.3230    0.1160 @   1.3428 r
  icc_place1981/Z (NBUFFX2)                                       0.0395    0.0947     1.4376 r
  io_cmd_o[96] (net)                            1       1.6080              0.0000     1.4376 r
  io_cmd_o[96] (out)                                              0.0395    0.0000 &   1.4376 r
  data arrival time                                                                    1.4376

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4376
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4624


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1782/S (MUX21X1)                                               0.4840    0.0351 @   1.1479 f
  U1782/Q (MUX21X1)                                               0.3037    0.2480 @   1.3959 r
  io_cmd_o[13] (net)                            4      88.7306              0.0000     1.3959 r
  io_cmd_o[13] (out)                                              0.3062    0.0414 @   1.4373 r
  data arrival time                                                                    1.4373

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4373
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4627


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1844/S (MUX21X1)                                               0.4839    0.0351 @   1.1478 f
  U1844/Q (MUX21X1)                                               0.3004    0.2353 @   1.3832 f
  io_cmd_o[44] (net)                            4      92.2070              0.0000     1.3832 f
  io_cmd_o[44] (out)                                              0.3031    0.0541 @   1.4373 f
  data arrival time                                                                    1.4373

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4373
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4627


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1850/S (MUX21X1)                                               0.5071    0.0357 @   1.1393 r
  U1850/Q (MUX21X1)                                               0.3543    0.2667 @   1.4061 r
  io_cmd_o[51] (net)                            4     103.6839              0.0000     1.4061 r
  io_cmd_o[51] (out)                                              0.3604    0.0312 @   1.4373 r
  data arrival time                                                                    1.4373

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4373
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4627


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1774/S (MUX21X1)                                               0.4841    0.0351 @   1.1479 f
  U1774/Q (MUX21X1)                                               0.3439    0.2482 @   1.3961 f
  io_cmd_o[9] (net)                             4     104.2608              0.0000     1.3961 f
  io_cmd_o[9] (out)                                               0.3495    0.0404 @   1.4365 f
  data arrival time                                                                    1.4365

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4365
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4635


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1834/S (MUX21X1)                                               0.4841    0.0390 @   1.1518 f
  U1834/Q (MUX21X1)                                               0.3046    0.2497 @   1.4015 r
  io_cmd_o[39] (net)                            5      89.4972              0.0000     1.4015 r
  io_cmd_o[39] (out)                                              0.3067    0.0341 @   1.4356 r
  data arrival time                                                                    1.4356

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4356
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4644


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1830/S (MUX21X1)                                               0.5071    0.0360 @   1.1396 r
  U1830/Q (MUX21X1)                                               0.3357    0.2618 @   1.4014 r
  io_cmd_o[37] (net)                            5      98.4555              0.0000     1.4014 r
  io_cmd_o[37] (out)                                              0.3399    0.0338 @   1.4351 r
  data arrival time                                                                    1.4351

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4351
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4649


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1836/S (MUX21X1)                                               0.4841    0.0390 @   1.1518 f
  U1836/Q (MUX21X1)                                               0.2873    0.2430 @   1.3949 r
  io_cmd_o[40] (net)                            5      84.1246              0.0000     1.3949 r
  io_cmd_o[40] (out)                                              0.2901    0.0393 @   1.4342 r
  data arrival time                                                                    1.4342

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4342
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4658


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1820/S (MUX21X1)                                               0.5072    0.0338 @   1.1374 r
  U1820/Q (MUX21X1)                                               0.2731    0.2217 @   1.3591 f
  io_cmd_o[32] (net)                            4      82.1970              0.0000     1.3591 f
  io_cmd_o[32] (out)                                              0.2751    0.0748 @   1.4339 f
  data arrival time                                                                    1.4339

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4339
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4661


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1760/S (MUX21X1)                                               0.5065    0.0301 @   1.1337 r
  U1760/Q (MUX21X1)                                               0.2766    0.2421 @   1.3758 r
  io_cmd_o[1] (net)                             4      80.8256              0.0000     1.3758 r
  io_cmd_o[1] (out)                                               0.2787    0.0565 @   1.4323 r
  data arrival time                                                                    1.4323

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4323
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4677


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1824/S (MUX21X1)                                               0.4841    0.0345 @   1.1472 f
  U1824/Q (MUX21X1)                                               0.3372    0.2452 @   1.3924 f
  io_cmd_o[34] (net)                            4     102.0595              0.0000     1.3924 f
  io_cmd_o[34] (out)                                              0.3427    0.0395 @   1.4319 f
  data arrival time                                                                    1.4319

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4319
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4681


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1782/S (MUX21X1)                                               0.5071    0.0357 @   1.1393 r
  U1782/Q (MUX21X1)                                               0.3037    0.2509 @   1.3902 r
  io_cmd_o[13] (net)                            4      88.7306              0.0000     1.3902 r
  io_cmd_o[13] (out)                                              0.3062    0.0414 @   1.4316 r
  data arrival time                                                                    1.4316

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4316
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4684


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1852/S (MUX21X1)                                               0.5071    0.0344 @   1.1380 r
  U1852/Q (MUX21X1)                                               0.3206    0.2433 @   1.3813 f
  io_cmd_o[52] (net)                            4      97.8729              0.0000     1.3813 f
  io_cmd_o[52] (out)                                              0.3236    0.0501 @   1.4314 f
  data arrival time                                                                    1.4314

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4314
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4686


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1788/S (MUX21X1)                                               0.4841    0.0390 @   1.1518 f
  U1788/Q (MUX21X1)                                               0.3276    0.2445 @   1.3962 f
  io_cmd_o[16] (net)                            4      99.9833              0.0000     1.3962 f
  io_cmd_o[16] (out)                                              0.3311    0.0351 @   1.4313 f
  data arrival time                                                                    1.4313

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4313
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4687


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1810/S (MUX21X1)                                               0.4841    0.0361 @   1.1489 f
  U1810/Q (MUX21X1)                                               0.2855    0.2425 @   1.3914 r
  io_cmd_o[27] (net)                            5      83.5812              0.0000     1.3914 r
  io_cmd_o[27] (out)                                              0.2881    0.0387 @   1.4300 r
  data arrival time                                                                    1.4300

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4300
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4700


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1844/S (MUX21X1)                                               0.5070    0.0356 @   1.1392 r
  U1844/Q (MUX21X1)                                               0.3004    0.2367 @   1.3759 f
  io_cmd_o[44] (net)                            4      92.2070              0.0000     1.3759 f
  io_cmd_o[44] (out)                                              0.3031    0.0541 @   1.4299 f
  data arrival time                                                                    1.4299

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4299
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4701


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1834/S (MUX21X1)                                               0.5072    0.0396 @   1.1432 r
  U1834/Q (MUX21X1)                                               0.3046    0.2526 @   1.3959 r
  io_cmd_o[39] (net)                            5      89.4972              0.0000     1.3959 r
  io_cmd_o[39] (out)                                              0.3067    0.0341 @   1.4299 r
  data arrival time                                                                    1.4299

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4299
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4701


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1826/S (MUX21X1)                                               0.4842    0.0389 @   1.1517 f
  U1826/Q (MUX21X1)                                               0.2871    0.2433 @   1.3950 r
  io_cmd_o[35] (net)                            5      84.1843              0.0000     1.3950 r
  io_cmd_o[35] (out)                                              0.2896    0.0343 @   1.4293 r
  data arrival time                                                                    1.4293

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4293
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4707


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1774/S (MUX21X1)                                               0.5071    0.0357 @   1.1393 r
  U1774/Q (MUX21X1)                                               0.3439    0.2495 @   1.3888 f
  io_cmd_o[9] (net)                             4     104.2608              0.0000     1.3888 f
  io_cmd_o[9] (out)                                               0.3495    0.0404 @   1.4292 f
  data arrival time                                                                    1.4292

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4292
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4708


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1778/S (MUX21X1)                                               0.4839    0.0351 @   1.1479 f
  U1778/Q (MUX21X1)                                               0.2733    0.2379 @   1.3858 r
  io_cmd_o[11] (net)                            4      79.7377              0.0000     1.3858 r
  io_cmd_o[11] (out)                                              0.2755    0.0429 @   1.4287 r
  data arrival time                                                                    1.4287

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4287
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4713


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1836/S (MUX21X1)                                               0.5072    0.0397 @   1.1433 r
  U1836/Q (MUX21X1)                                               0.2873    0.2459 @   1.3892 r
  io_cmd_o[40] (net)                            5      84.1246              0.0000     1.3892 r
  io_cmd_o[40] (out)                                              0.2901    0.0393 @   1.4285 r
  data arrival time                                                                    1.4285

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4285
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4715


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1772/S (MUX21X1)                                               0.4840    0.0319 @   1.1447 f
  U1772/Q (MUX21X1)                                               0.2841    0.2425 @   1.3872 r
  io_cmd_o[8] (net)                             4      83.3611              0.0000     1.3872 r
  io_cmd_o[8] (out)                                               0.2863    0.0412 @   1.4284 r
  data arrival time                                                                    1.4284

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4284
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4716


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1806/S (MUX21X1)                                               0.4841    0.0352 @   1.1480 f
  U1806/Q (MUX21X1)                                               0.2955    0.2318 @   1.3798 f
  io_cmd_o[25] (net)                            6      89.9895              0.0000     1.3798 f
  io_cmd_o[25] (out)                                              0.2975    0.0485 @   1.4284 f
  data arrival time                                                                    1.4284

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4284
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4716


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1808/S (MUX21X1)                                               0.4843    0.0381 @   1.1509 f
  U1808/Q (MUX21X1)                                               0.2922    0.2295 @   1.3804 f
  io_cmd_o[26] (net)                            5      88.6324              0.0000     1.3804 f
  io_cmd_o[26] (out)                                              0.2944    0.0470 @   1.4274 f
  data arrival time                                                                    1.4274

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4274
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4726


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1802/S (MUX21X1)                                               0.4843    0.0381 @   1.1509 f
  U1802/Q (MUX21X1)                                               0.2771    0.2391 @   1.3900 r
  io_cmd_o[23] (net)                            4      80.8330              0.0000     1.3900 r
  io_cmd_o[23] (out)                                              0.2795    0.0356 @   1.4256 r
  data arrival time                                                                    1.4256

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4256
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4745


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1850/S (MUX21X1)                                               0.4840    0.0352 @   1.1480 f
  U1850/Q (MUX21X1)                                               0.3422    0.2465 @   1.3945 f
  io_cmd_o[51] (net)                            4     103.4591              0.0000     1.3945 f
  io_cmd_o[51] (out)                                              0.3485    0.0311 @   1.4255 f
  data arrival time                                                                    1.4255

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4255
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4745


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1848/S (MUX21X1)                                               0.4841    0.0333 @   1.1461 f
  U1848/Q (MUX21X1)                                               0.2694    0.2208 @   1.3669 f
  io_cmd_o[46] (net)                            4      81.7854              0.0000     1.3669 f
  io_cmd_o[46] (out)                                              0.2716    0.0586 @   1.4255 f
  data arrival time                                                                    1.4255

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4255
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4745


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1824/S (MUX21X1)                                               0.5072    0.0350 @   1.1386 r
  U1824/Q (MUX21X1)                                               0.3372    0.2465 @   1.3851 f
  io_cmd_o[34] (net)                            4     102.0595              0.0000     1.3851 f
  io_cmd_o[34] (out)                                              0.3427    0.0395 @   1.4246 f
  data arrival time                                                                    1.4246

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4246
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4754


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1810/S (MUX21X1)                                               0.5072    0.0367 @   1.1403 r
  U1810/Q (MUX21X1)                                               0.2855    0.2454 @   1.3856 r
  io_cmd_o[27] (net)                            5      83.5812              0.0000     1.3856 r
  io_cmd_o[27] (out)                                              0.2881    0.0387 @   1.4243 r
  data arrival time                                                                    1.4243

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4243
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4757


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1788/S (MUX21X1)                                               0.5072    0.0396 @   1.1432 r
  U1788/Q (MUX21X1)                                               0.3276    0.2458 @   1.3889 f
  io_cmd_o[16] (net)                            4      99.9833              0.0000     1.3889 f
  io_cmd_o[16] (out)                                              0.3311    0.0351 @   1.4240 f
  data arrival time                                                                    1.4240

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4240
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4760


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1826/S (MUX21X1)                                               0.5072    0.0395 @   1.1431 r
  U1826/Q (MUX21X1)                                               0.2871    0.2462 @   1.3894 r
  io_cmd_o[35] (net)                            5      84.1843              0.0000     1.3894 r
  io_cmd_o[35] (out)                                              0.2896    0.0343 @   1.4236 r
  data arrival time                                                                    1.4236

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4236
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4764


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1786/S (MUX21X1)                                               0.4837    0.0294 @   1.1422 f
  U1786/Q (MUX21X1)                                               0.2875    0.2437 @   1.3859 r
  io_cmd_o[15] (net)                            4      84.4066              0.0000     1.3859 r
  io_cmd_o[15] (out)                                              0.2899    0.0377 @   1.4236 r
  data arrival time                                                                    1.4236

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4236
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4764


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1764/S (MUX21X1)                                               0.4841    0.0360 @   1.1488 f
  U1764/Q (MUX21X1)                                               0.2733    0.2379 @   1.3867 r
  io_cmd_o[4] (net)                             4      79.7120              0.0000     1.3867 r
  io_cmd_o[4] (out)                                               0.2754    0.0368 @   1.4235 r
  data arrival time                                                                    1.4235

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4235
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4765


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4455     0.4455
  fifo_1__mem_fifo/dff/data_r_reg_12_/CLK (DFFX1)                 0.2126    0.0000     0.4455 r
  fifo_1__mem_fifo/dff/data_r_reg_12_/Q (DFFX1)                   0.1411    0.2451 @   0.6906 r
  fifo_1__mem_fifo/dff/data_o[12] (net)         2      40.6624              0.0000     0.6906 r
  fifo_1__mem_fifo/dff/data_o[12] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6906 r
  fifo_1__mem_fifo/data_o[12] (net)                    40.6624              0.0000     0.6906 r
  fifo_1__mem_fifo/data_o[12] (bsg_one_fifo_width_p570_3)                   0.0000     0.6906 r
  fifo_lo[59] (net)                                    40.6624              0.0000     0.6906 r
  U1780/IN2 (MUX21X1)                                             0.1412    0.0203 @   0.7109 r
  U1780/Q (MUX21X1)                                               0.3069    0.2254 @   0.9363 r
  n2649 (net)                                   1      92.3777              0.0000     0.9363 r
  icc_place1909/INP (NBUFFX2)                                     0.3071    0.0746 @   1.0109 r
  icc_place1909/Z (NBUFFX2)                                       0.3581    0.2045 @   1.2154 r
  mem_cmd_o[12] (net)                           4     201.9305              0.0000     1.2154 r
  icc_place1987/INP (NBUFFX2)                                     0.3939    0.1005 @   1.3159 r
  icc_place1987/Z (NBUFFX2)                                       0.0479    0.1072     1.4231 r
  io_cmd_o[12] (net)                            1       5.5182              0.0000     1.4231 r
  io_cmd_o[12] (out)                                              0.0479    0.0001 &   1.4232 r
  data arrival time                                                                    1.4232

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4232
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4768


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1778/S (MUX21X1)                                               0.5070    0.0357 @   1.1392 r
  U1778/Q (MUX21X1)                                               0.2733    0.2408 @   1.3800 r
  io_cmd_o[11] (net)                            4      79.7377              0.0000     1.3800 r
  io_cmd_o[11] (out)                                              0.2755    0.0429 @   1.4229 r
  data arrival time                                                                    1.4229

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4229
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4771


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1842/S (MUX21X1)                                               0.4842    0.0373 @   1.1501 f
  U1842/Q (MUX21X1)                                               0.2920    0.2445 @   1.3945 r
  io_cmd_o[43] (net)                            5      85.3075              0.0000     1.3945 r
  io_cmd_o[43] (out)                                              0.2938    0.0283 @   1.4228 r
  data arrival time                                                                    1.4228

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4228
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4772


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1772/S (MUX21X1)                                               0.5071    0.0324 @   1.1360 r
  U1772/Q (MUX21X1)                                               0.2841    0.2454 @   1.3814 r
  io_cmd_o[8] (net)                             4      83.3611              0.0000     1.3814 r
  io_cmd_o[8] (out)                                               0.2863    0.0412 @   1.4226 r
  data arrival time                                                                    1.4226

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4226
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4774


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1830/S (MUX21X1)                                               0.4840    0.0355 @   1.1483 f
  U1830/Q (MUX21X1)                                               0.3238    0.2409 @   1.3891 f
  io_cmd_o[37] (net)                            5      98.1776              0.0000     1.3891 f
  io_cmd_o[37] (out)                                              0.3281    0.0333 @   1.4224 f
  data arrival time                                                                    1.4224

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4224
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4776


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1806/S (MUX21X1)                                               0.5071    0.0358 @   1.1394 r
  U1806/Q (MUX21X1)                                               0.2955    0.2331 @   1.3725 f
  io_cmd_o[25] (net)                            6      89.9895              0.0000     1.3725 f
  io_cmd_o[25] (out)                                              0.2975    0.0485 @   1.4210 f
  data arrival time                                                                    1.4210

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4210
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4790


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1808/S (MUX21X1)                                               0.5073    0.0387 @   1.1423 r
  U1808/Q (MUX21X1)                                               0.2922    0.2309 @   1.3731 f
  io_cmd_o[26] (net)                            5      88.6324              0.0000     1.3731 f
  io_cmd_o[26] (out)                                              0.2944    0.0470 @   1.4201 f
  data arrival time                                                                    1.4201

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4201
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4799


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1802/S (MUX21X1)                                               0.5073    0.0387 @   1.1423 r
  U1802/Q (MUX21X1)                                               0.2771    0.2420 @   1.3843 r
  io_cmd_o[23] (net)                            4      80.8330              0.0000     1.3843 r
  io_cmd_o[23] (out)                                              0.2795    0.0356 @   1.4198 r
  data arrival time                                                                    1.4198

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4198
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4802


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1850/S (MUX21X1)                                               0.5071    0.0357 @   1.1393 r
  U1850/Q (MUX21X1)                                               0.3422    0.2478 @   1.3872 f
  io_cmd_o[51] (net)                            4     103.4591              0.0000     1.3872 f
  io_cmd_o[51] (out)                                              0.3485    0.0311 @   1.4182 f
  data arrival time                                                                    1.4182

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4182
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4818


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1848/S (MUX21X1)                                               0.5072    0.0339 @   1.1374 r
  U1848/Q (MUX21X1)                                               0.2694    0.2221 @   1.3595 f
  io_cmd_o[46] (net)                            4      81.7854              0.0000     1.3595 f
  io_cmd_o[46] (out)                                              0.2716    0.0586 @   1.4182 f
  data arrival time                                                                    1.4182

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4182
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4818


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1764/S (MUX21X1)                                               0.5071    0.0366 @   1.1402 r
  U1764/Q (MUX21X1)                                               0.2733    0.2408 @   1.3810 r
  io_cmd_o[4] (net)                             4      79.7120              0.0000     1.3810 r
  io_cmd_o[4] (out)                                               0.2754    0.0368 @   1.4178 r
  data arrival time                                                                    1.4178

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4178
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4822


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1786/S (MUX21X1)                                               0.5067    0.0298 @   1.1334 r
  U1786/Q (MUX21X1)                                               0.2875    0.2466 @   1.3800 r
  io_cmd_o[15] (net)                            4      84.4066              0.0000     1.3800 r
  io_cmd_o[15] (out)                                              0.2899    0.0377 @   1.4178 r
  data arrival time                                                                    1.4178

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4178
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4822


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[109]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1901/INP (NBUFFX2)                                     0.3358    0.0139 @   0.8288 f
  icc_place1901/Z (NBUFFX2)                                       0.1534    0.1545 @   0.9833 f
  n2563 (net)                                  34      92.0836              0.0000     0.9833 f
  U1961/IN1 (AND2X1)                                              0.1534    0.0009 @   0.9842 f
  U1961/Q (AND2X1)                                                0.0458    0.0807     1.0649 f
  n2643 (net)                                   1       7.1717              0.0000     1.0649 f
  icc_place1912/INP (NBUFFX2)                                     0.0458    0.0001 &   1.0650 f
  icc_place1912/Z (NBUFFX2)                                       0.3322    0.1541 @   1.2191 f
  mem_cmd_o[109] (net)                          4     194.6705              0.0000     1.2191 f
  icc_place1980/INP (NBUFFX2)                                     0.3916    0.1176 @   1.3367 f
  icc_place1980/Z (NBUFFX2)                                       0.0367    0.0806     1.4173 f
  io_cmd_o[109] (net)                           1       1.2313              0.0000     1.4173 f
  io_cmd_o[109] (out)                                             0.0367    0.0000 &   1.4173 f
  data arrival time                                                                    1.4173

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4173
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4827


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1842/S (MUX21X1)                                               0.5073    0.0379 @   1.1415 r
  U1842/Q (MUX21X1)                                               0.2920    0.2474 @   1.3888 r
  io_cmd_o[43] (net)                            5      85.3075              0.0000     1.3888 r
  io_cmd_o[43] (out)                                              0.2938    0.0283 @   1.4171 r
  data arrival time                                                                    1.4171

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4171
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4829


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1798/S (MUX21X1)                                               0.4840    0.0354 @   1.1482 f
  U1798/Q (MUX21X1)                                               0.3031    0.2478 @   1.3960 r
  io_cmd_o[21] (net)                            4      88.5602              0.0000     1.3960 r
  io_cmd_o[21] (out)                                              0.3055    0.0206 @   1.4167 r
  data arrival time                                                                    1.4167

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4167
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4833


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1782/S (MUX21X1)                                               0.4840    0.0351 @   1.1479 f
  U1782/Q (MUX21X1)                                               0.2928    0.2287 @   1.3767 f
  io_cmd_o[13] (net)                            4      88.5058              0.0000     1.3767 f
  io_cmd_o[13] (out)                                              0.2953    0.0399 @   1.4165 f
  data arrival time                                                                    1.4165

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4165
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4835


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1834/S (MUX21X1)                                               0.4841    0.0390 @   1.1518 f
  U1834/Q (MUX21X1)                                               0.2931    0.2304 @   1.3822 f
  io_cmd_o[39] (net)                            5      89.0899              0.0000     1.3822 f
  io_cmd_o[39] (out)                                              0.2952    0.0329 @   1.4151 f
  data arrival time                                                                    1.4151

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4151
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4849


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1830/S (MUX21X1)                                               0.5071    0.0360 @   1.1396 r
  U1830/Q (MUX21X1)                                               0.3238    0.2422 @   1.3818 f
  io_cmd_o[37] (net)                            5      98.1776              0.0000     1.3818 f
  io_cmd_o[37] (out)                                              0.3281    0.0333 @   1.4151 f
  data arrival time                                                                    1.4151

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4151
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4849


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1760/S (MUX21X1)                                               0.4834    0.0296 @   1.1424 f
  U1760/Q (MUX21X1)                                               0.2662    0.2189 @   1.3613 f
  io_cmd_o[1] (net)                             4      80.6008              0.0000     1.3613 f
  io_cmd_o[1] (out)                                               0.2685    0.0533 @   1.4146 f
  data arrival time                                                                    1.4146

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4146
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4854


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1792/S (MUX21X1)                                               0.4841    0.0363 @   1.1491 f
  U1792/Q (MUX21X1)                                               0.2703    0.2359 @   1.3850 r
  io_cmd_o[18] (net)                            4      78.4672              0.0000     1.3850 r
  io_cmd_o[18] (out)                                              0.2727    0.0280 @   1.4130 r
  data arrival time                                                                    1.4130

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4130
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4870


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1836/S (MUX21X1)                                               0.4841    0.0390 @   1.1518 f
  U1836/Q (MUX21X1)                                               0.2772    0.2229 @   1.3747 f
  io_cmd_o[40] (net)                            5      83.7577              0.0000     1.3747 f
  io_cmd_o[40] (out)                                              0.2791    0.0377 @   1.4125 f
  data arrival time                                                                    1.4125

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4125
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4875


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1798/S (MUX21X1)                                               0.5071    0.0359 @   1.1395 r
  U1798/Q (MUX21X1)                                               0.3031    0.2508 @   1.3903 r
  io_cmd_o[21] (net)                            4      88.5602              0.0000     1.3903 r
  io_cmd_o[21] (out)                                              0.3055    0.0206 @   1.4109 r
  data arrival time                                                                    1.4109

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4109
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4891


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[96]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1901/INP (NBUFFX2)                                     0.3358    0.0139 @   0.8288 f
  icc_place1901/Z (NBUFFX2)                                       0.1534    0.1545 @   0.9833 f
  n2563 (net)                                  34      92.0836              0.0000     0.9833 f
  U1935/IN1 (AND2X1)                                              0.1534    0.0008 @   0.9841 f
  U1935/Q (AND2X1)                                                0.0579    0.0887     1.0728 f
  n2644 (net)                                   1      11.5848              0.0000     1.0728 f
  icc_place1911/INP (NBUFFX2)                                     0.0579    0.0004 &   1.0731 f
  icc_place1911/Z (NBUFFX2)                                       0.2789    0.1482 @   1.2214 f
  mem_cmd_o[96] (net)                           4     163.8432              0.0000     1.2214 f
  icc_place1981/INP (NBUFFX2)                                     0.3142    0.1120 @   1.3333 f
  icc_place1981/Z (NBUFFX2)                                       0.0340    0.0768     1.4101 f
  io_cmd_o[96] (net)                            1       1.6080              0.0000     1.4101 f
  io_cmd_o[96] (out)                                              0.0340    0.0000 &   1.4101 f
  data arrival time                                                                    1.4101

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4101
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4899


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1782/S (MUX21X1)                                               0.5071    0.0357 @   1.1393 r
  U1782/Q (MUX21X1)                                               0.2928    0.2300 @   1.3693 f
  io_cmd_o[13] (net)                            4      88.5058              0.0000     1.3693 f
  io_cmd_o[13] (out)                                              0.2953    0.0399 @   1.4092 f
  data arrival time                                                                    1.4092

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4092
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4908


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1800/S (MUX21X1)                                               0.4843    0.0381 @   1.1509 f
  U1800/Q (MUX21X1)                                               0.2830    0.2402 @   1.3912 r
  io_cmd_o[22] (net)                            4      82.1531              0.0000     1.3912 r
  io_cmd_o[22] (out)                                              0.2850    0.0174 @   1.4086 r
  data arrival time                                                                    1.4086

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4086
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4914


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1810/S (MUX21X1)                                               0.4841    0.0361 @   1.1489 f
  U1810/Q (MUX21X1)                                               0.2751    0.2224 @   1.3713 f
  io_cmd_o[27] (net)                            5      83.3033              0.0000     1.3713 f
  io_cmd_o[27] (out)                                              0.2769    0.0373 @   1.4085 f
  data arrival time                                                                    1.4085

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4085
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4915


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1846/S (MUX21X1)                                               0.4839    0.0351 @   1.1479 f
  U1846/Q (MUX21X1)                                               0.2741    0.2380 @   1.3858 r
  io_cmd_o[45] (net)                            4      79.8902              0.0000     1.3858 r
  io_cmd_o[45] (out)                                              0.2762    0.0226 @   1.4084 r
  data arrival time                                                                    1.4084

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4084
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4916


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[60]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1901/INP (NBUFFX2)                                     0.3972    0.0140 @   0.8129 r
  icc_place1901/Z (NBUFFX2)                                       0.1657    0.1754 @   0.9883 r
  n2563 (net)                                  34      92.7635              0.0000     0.9883 r
  U1863/IN1 (AND2X1)                                              0.1660    0.0014 @   0.9896 r
  U1863/Q (AND2X1)                                                0.3529    0.2181 @   1.2077 r
  io_cmd_o[60] (net)                            4     108.2592              0.0000     1.2077 r
  U1864/INP (NBUFFX2)                                             0.3560    0.0457 @   1.2534 r
  U1864/Z (NBUFFX2)                                               0.0827    0.1271 @   1.3805 r
  mem_cmd_o[60] (net)                           1      31.6340              0.0000     1.3805 r
  mem_cmd_o[60] (out)                                             0.0829    0.0275 @   1.4081 r
  data arrival time                                                                    1.4081

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4081
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4919


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1826/S (MUX21X1)                                               0.4842    0.0389 @   1.1517 f
  U1826/Q (MUX21X1)                                               0.2764    0.2234 @   1.3751 f
  io_cmd_o[35] (net)                            5      83.9147              0.0000     1.3751 f
  io_cmd_o[35] (out)                                              0.2790    0.0328 @   1.4079 f
  data arrival time                                                                    1.4079

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4079
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4921


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1834/S (MUX21X1)                                               0.5072    0.0396 @   1.1432 r
  U1834/Q (MUX21X1)                                               0.2931    0.2317 @   1.3750 f
  io_cmd_o[39] (net)                            5      89.0899              0.0000     1.3750 f
  io_cmd_o[39] (out)                                              0.2952    0.0329 @   1.4079 f
  data arrival time                                                                    1.4079

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4079
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4921


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1772/S (MUX21X1)                                               0.4840    0.0319 @   1.1447 f
  U1772/Q (MUX21X1)                                               0.2736    0.2226 @   1.3673 f
  io_cmd_o[8] (net)                             4      83.1363              0.0000     1.3673 f
  io_cmd_o[8] (out)                                               0.2759    0.0400 @   1.4073 f
  data arrival time                                                                    1.4073

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4073
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4927


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1792/S (MUX21X1)                                               0.5072    0.0369 @   1.1405 r
  U1792/Q (MUX21X1)                                               0.2703    0.2388 @   1.3793 r
  io_cmd_o[18] (net)                            4      78.4672              0.0000     1.3793 r
  io_cmd_o[18] (out)                                              0.2727    0.0280 @   1.4073 r
  data arrival time                                                                    1.4073

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4073
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4927


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1760/S (MUX21X1)                                               0.5065    0.0301 @   1.1337 r
  U1760/Q (MUX21X1)                                               0.2662    0.2202 @   1.3539 f
  io_cmd_o[1] (net)                             4      80.6008              0.0000     1.3539 f
  io_cmd_o[1] (out)                                               0.2685    0.0533 @   1.4072 f
  data arrival time                                                                    1.4072

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4072
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4928


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1778/S (MUX21X1)                                               0.4839    0.0351 @   1.1479 f
  U1778/Q (MUX21X1)                                               0.2631    0.2173 @   1.3652 f
  io_cmd_o[11] (net)                            4      79.5129              0.0000     1.3652 f
  io_cmd_o[11] (out)                                              0.2653    0.0412 @   1.4064 f
  data arrival time                                                                    1.4064

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4064
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4936


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1836/S (MUX21X1)                                               0.5072    0.0397 @   1.1433 r
  U1836/Q (MUX21X1)                                               0.2772    0.2242 @   1.3675 f
  io_cmd_o[40] (net)                            5      83.7577              0.0000     1.3675 f
  io_cmd_o[40] (out)                                              0.2791    0.0377 @   1.4052 f
  data arrival time                                                                    1.4052

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4052
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4948


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1786/S (MUX21X1)                                               0.4837    0.0294 @   1.1422 f
  U1786/Q (MUX21X1)                                               0.2769    0.2239 @   1.3661 f
  io_cmd_o[15] (net)                            4      84.1818              0.0000     1.3661 f
  io_cmd_o[15] (out)                                              0.2794    0.0387 @   1.4048 f
  data arrival time                                                                    1.4048

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4048
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4952


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4455     0.4455
  fifo_1__mem_fifo/dff/data_r_reg_12_/CLK (DFFX1)                 0.2126    0.0000     0.4455 r
  fifo_1__mem_fifo/dff/data_r_reg_12_/Q (DFFX1)                   0.1203    0.2639 @   0.7095 f
  fifo_1__mem_fifo/dff/data_o[12] (net)         2      40.4936              0.0000     0.7095 f
  fifo_1__mem_fifo/dff/data_o[12] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.7095 f
  fifo_1__mem_fifo/data_o[12] (net)                    40.4936              0.0000     0.7095 f
  fifo_1__mem_fifo/data_o[12] (bsg_one_fifo_width_p570_3)                   0.0000     0.7095 f
  fifo_lo[59] (net)                                    40.4936              0.0000     0.7095 f
  U1780/IN2 (MUX21X1)                                             0.1205    0.0152 @   0.7247 f
  U1780/Q (MUX21X1)                                               0.2933    0.2304 @   0.9551 f
  n2649 (net)                                   1      92.3185              0.0000     0.9551 f
  icc_place1909/INP (NBUFFX2)                                     0.2935    0.0699 @   1.0250 f
  icc_place1909/Z (NBUFFX2)                                       0.3447    0.1969 @   1.2219 f
  mem_cmd_o[12] (net)                           4     201.7058              0.0000     1.2219 f
  icc_place1987/INP (NBUFFX2)                                     0.3818    0.0976 @   1.3195 f
  icc_place1987/Z (NBUFFX2)                                       0.0416    0.0851     1.4046 f
  io_cmd_o[12] (net)                            1       5.5182              0.0000     1.4046 f
  io_cmd_o[12] (out)                                              0.0416    0.0001 &   1.4047 f
  data arrival time                                                                    1.4047

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4047
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4953


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1802/S (MUX21X1)                                               0.4843    0.0381 @   1.1509 f
  U1802/Q (MUX21X1)                                               0.2667    0.2186 @   1.3695 f
  io_cmd_o[23] (net)                            4      80.6082              0.0000     1.3695 f
  io_cmd_o[23] (out)                                              0.2692    0.0343 @   1.4038 f
  data arrival time                                                                    1.4038

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4038
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4962


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1800/S (MUX21X1)                                               0.5073    0.0387 @   1.1423 r
  U1800/Q (MUX21X1)                                               0.2830    0.2431 @   1.3855 r
  io_cmd_o[22] (net)                            4      82.1531              0.0000     1.3855 r
  io_cmd_o[22] (out)                                              0.2850    0.0174 @   1.4029 r
  data arrival time                                                                    1.4029

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4029
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4971


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1846/S (MUX21X1)                                               0.5070    0.0356 @   1.1392 r
  U1846/Q (MUX21X1)                                               0.2741    0.2409 @   1.3801 r
  io_cmd_o[45] (net)                            4      79.8902              0.0000     1.3801 r
  io_cmd_o[45] (out)                                              0.2762    0.0226 @   1.4026 r
  data arrival time                                                                    1.4026

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4026
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4974


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1842/S (MUX21X1)                                               0.4842    0.0373 @   1.1501 f
  U1842/Q (MUX21X1)                                               0.2810    0.2246 @   1.3747 f
  io_cmd_o[43] (net)                            5      84.9867              0.0000     1.3747 f
  io_cmd_o[43] (out)                                              0.2829    0.0276 @   1.4023 f
  data arrival time                                                                    1.4023

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4023
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4977


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1810/S (MUX21X1)                                               0.5072    0.0367 @   1.1403 r
  U1810/Q (MUX21X1)                                               0.2751    0.2237 @   1.3639 f
  io_cmd_o[27] (net)                            5      83.3033              0.0000     1.3639 f
  io_cmd_o[27] (out)                                              0.2769    0.0373 @   1.4012 f
  data arrival time                                                                    1.4012

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4012
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4988


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1764/S (MUX21X1)                                               0.4841    0.0360 @   1.1488 f
  U1764/Q (MUX21X1)                                               0.2631    0.2173 @   1.3661 f
  io_cmd_o[4] (net)                             4      79.4872              0.0000     1.3661 f
  io_cmd_o[4] (out)                                               0.2652    0.0349 @   1.4010 f
  data arrival time                                                                    1.4010

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4010
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4990


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[60]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1901/INP (NBUFFX2)                                     0.3358    0.0139 @   0.8288 f
  icc_place1901/Z (NBUFFX2)                                       0.1534    0.1545 @   0.9833 f
  n2563 (net)                                  34      92.0836              0.0000     0.9833 f
  U1863/IN1 (AND2X1)                                              0.1537    0.0013 @   0.9846 f
  U1863/Q (AND2X1)                                                0.3630    0.2381 @   1.2228 f
  io_cmd_o[60] (net)                            4     108.0344              0.0000     1.2228 f
  U1864/INP (NBUFFX2)                                             0.3660    0.0462 @   1.2690 f
  U1864/Z (NBUFFX2)                                               0.0770    0.1091 @   1.3781 f
  mem_cmd_o[60] (net)                           1      31.6340              0.0000     1.3781 f
  mem_cmd_o[60] (out)                                             0.0773    0.0229 @   1.4009 f
  data arrival time                                                                    1.4009

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4009
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4991


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1826/S (MUX21X1)                                               0.5072    0.0395 @   1.1431 r
  U1826/Q (MUX21X1)                                               0.2764    0.2247 @   1.3678 f
  io_cmd_o[35] (net)                            5      83.9147              0.0000     1.3678 f
  io_cmd_o[35] (out)                                              0.2790    0.0328 @   1.4006 f
  data arrival time                                                                    1.4006

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4006
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4994


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1772/S (MUX21X1)                                               0.5071    0.0324 @   1.1360 r
  U1772/Q (MUX21X1)                                               0.2736    0.2239 @   1.3599 f
  io_cmd_o[8] (net)                             4      83.1363              0.0000     1.3599 f
  io_cmd_o[8] (out)                                               0.2759    0.0400 @   1.3999 f
  data arrival time                                                                    1.3999

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3999
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5001


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1796/S (MUX21X1)                                               0.4842    0.0389 @   1.1517 f
  U1796/Q (MUX21X1)                                               0.2627    0.2328 @   1.3845 r
  io_cmd_o[20] (net)                            4      75.9529              0.0000     1.3845 r
  io_cmd_o[20] (out)                                              0.2650    0.0152 @   1.3997 r
  data arrival time                                                                    1.3997

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3997
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5003


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1778/S (MUX21X1)                                               0.5070    0.0357 @   1.1392 r
  U1778/Q (MUX21X1)                                               0.2631    0.2186 @   1.3579 f
  io_cmd_o[11] (net)                            4      79.5129              0.0000     1.3579 f
  io_cmd_o[11] (out)                                              0.2653    0.0412 @   1.3990 f
  data arrival time                                                                    1.3990

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3990
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5010


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1786/S (MUX21X1)                                               0.5067    0.0298 @   1.1334 r
  U1786/Q (MUX21X1)                                               0.2769    0.2252 @   1.3586 f
  io_cmd_o[15] (net)                            4      84.1818              0.0000     1.3586 f
  io_cmd_o[15] (out)                                              0.2794    0.0387 @   1.3974 f
  data arrival time                                                                    1.3974

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3974
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5026


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1798/S (MUX21X1)                                               0.4840    0.0354 @   1.1482 f
  U1798/Q (MUX21X1)                                               0.2922    0.2285 @   1.3767 f
  io_cmd_o[21] (net)                            4      88.3354              0.0000     1.3767 f
  io_cmd_o[21] (out)                                              0.2947    0.0205 @   1.3972 f
  data arrival time                                                                    1.3972

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3972
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5028


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1802/S (MUX21X1)                                               0.5073    0.0387 @   1.1423 r
  U1802/Q (MUX21X1)                                               0.2667    0.2199 @   1.3622 f
  io_cmd_o[23] (net)                            4      80.6082              0.0000     1.3622 f
  io_cmd_o[23] (out)                                              0.2692    0.0343 @   1.3965 f
  data arrival time                                                                    1.3965

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3965
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5035


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1842/S (MUX21X1)                                               0.5073    0.0379 @   1.1415 r
  U1842/Q (MUX21X1)                                               0.2810    0.2259 @   1.3674 f
  io_cmd_o[43] (net)                            5      84.9867              0.0000     1.3674 f
  io_cmd_o[43] (out)                                              0.2829    0.0276 @   1.3950 f
  data arrival time                                                                    1.3950

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3950
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5050


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1796/S (MUX21X1)                                               0.5072    0.0395 @   1.1431 r
  U1796/Q (MUX21X1)                                               0.2627    0.2357 @   1.3788 r
  io_cmd_o[20] (net)                            4      75.9529              0.0000     1.3788 r
  io_cmd_o[20] (out)                                              0.2650    0.0152 @   1.3940 r
  data arrival time                                                                    1.3940

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3940
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5060


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1764/S (MUX21X1)                                               0.5071    0.0366 @   1.1402 r
  U1764/Q (MUX21X1)                                               0.2631    0.2186 @   1.3588 f
  io_cmd_o[4] (net)                             4      79.4872              0.0000     1.3588 f
  io_cmd_o[4] (out)                                               0.2652    0.0349 @   1.3937 f
  data arrival time                                                                    1.3937

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3937
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5063


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1792/S (MUX21X1)                                               0.4841    0.0363 @   1.1491 f
  U1792/Q (MUX21X1)                                               0.2610    0.2150 @   1.3642 f
  io_cmd_o[18] (net)                            4      78.2424              0.0000     1.3642 f
  io_cmd_o[18] (out)                                              0.2626    0.0270 @   1.3912 f
  data arrival time                                                                    1.3912

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3912
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5088


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[99]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1901/INP (NBUFFX2)                                     0.3972    0.0140 @   0.8129 r
  icc_place1901/Z (NBUFFX2)                                       0.1657    0.1754 @   0.9883 r
  n2563 (net)                                  34      92.7635              0.0000     0.9883 r
  U1941/IN1 (AND2X1)                                              0.1660    0.0015 @   0.9898 r
  U1941/Q (AND2X1)                                                0.3445    0.2138 @   1.2036 r
  io_cmd_o[99] (net)                            4     105.1554              0.0000     1.2036 r
  U1942/INP (NBUFFX2)                                             0.3470    0.0721 @   1.2756 r
  U1942/Z (NBUFFX2)                                               0.0507    0.1066     1.3823 r
  mem_cmd_o[99] (net)                           1       9.5601              0.0000     1.3823 r
  mem_cmd_o[99] (out)                                             0.0507    0.0081 &   1.3903 r
  data arrival time                                                                    1.3903

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3903
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5097


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1798/S (MUX21X1)                                               0.5071    0.0359 @   1.1395 r
  U1798/Q (MUX21X1)                                               0.2922    0.2299 @   1.3694 f
  io_cmd_o[21] (net)                            4      88.3354              0.0000     1.3694 f
  io_cmd_o[21] (out)                                              0.2947    0.0205 @   1.3899 f
  data arrival time                                                                    1.3899

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3899
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5101


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[109]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1901/INP (NBUFFX2)                                     0.3972    0.0140 @   0.8129 r
  icc_place1901/Z (NBUFFX2)                                       0.1657    0.1754 @   0.9883 r
  n2563 (net)                                  34      92.7635              0.0000     0.9883 r
  U1961/IN1 (AND2X1)                                              0.1663    0.0009 @   0.9892 r
  U1961/Q (AND2X1)                                                0.0502    0.0870     1.0762 r
  n2643 (net)                                   1       7.2309              0.0000     1.0762 r
  icc_place1912/INP (NBUFFX2)                                     0.0502    0.0001 &   1.0763 r
  icc_place1912/Z (NBUFFX2)                                       0.3435    0.1482 @   1.2246 r
  mem_cmd_o[109] (net)                          4     194.8953              0.0000     1.2246 r
  mem_cmd_o[109] (out)                                            0.4064    0.1653 @   1.3898 r
  data arrival time                                                                    1.3898

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3898
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5102


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1800/S (MUX21X1)                                               0.4843    0.0381 @   1.1509 f
  U1800/Q (MUX21X1)                                               0.2725    0.2199 @   1.3708 f
  io_cmd_o[22] (net)                            4      81.9283              0.0000     1.3708 f
  io_cmd_o[22] (out)                                              0.2746    0.0173 @   1.3882 f
  data arrival time                                                                    1.3882

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3882
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5118


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1846/S (MUX21X1)                                               0.4839    0.0351 @   1.1479 f
  U1846/Q (MUX21X1)                                               0.2638    0.2174 @   1.3652 f
  io_cmd_o[45] (net)                            4      79.6655              0.0000     1.3652 f
  io_cmd_o[45] (out)                                              0.2660    0.0222 @   1.3874 f
  data arrival time                                                                    1.3874

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3874
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5126


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[99]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1901/INP (NBUFFX2)                                     0.3358    0.0139 @   0.8288 f
  icc_place1901/Z (NBUFFX2)                                       0.1534    0.1545 @   0.9833 f
  n2563 (net)                                  34      92.0836              0.0000     0.9833 f
  U1941/IN1 (AND2X1)                                              0.1537    0.0015 @   0.9848 f
  U1941/Q (AND2X1)                                                0.3541    0.2329 @   1.2177 f
  io_cmd_o[99] (net)                            4     104.9306              0.0000     1.2177 f
  U1942/INP (NBUFFX2)                                             0.3565    0.0742 @   1.2919 f
  U1942/Z (NBUFFX2)                                               0.0455    0.0883     1.3802 f
  mem_cmd_o[99] (net)                           1       9.5601              0.0000     1.3802 f
  mem_cmd_o[99] (out)                                             0.0455    0.0063 &   1.3865 f
  data arrival time                                                                    1.3865

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3865
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5135


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1792/S (MUX21X1)                                               0.5072    0.0369 @   1.1405 r
  U1792/Q (MUX21X1)                                               0.2610    0.2163 @   1.3568 f
  io_cmd_o[18] (net)                            4      78.2424              0.0000     1.3568 f
  io_cmd_o[18] (out)                                              0.2626    0.0270 @   1.3838 f
  data arrival time                                                                    1.3838

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3838
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5162


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4464     0.4464
  fifo_1__mem_fifo/dff/data_r_reg_28_/CLK (DFFX1)                 0.2126    0.0000     0.4464 r
  fifo_1__mem_fifo/dff/data_r_reg_28_/Q (DFFX1)                   0.1476    0.2478 @   0.6942 r
  fifo_1__mem_fifo/dff/data_o[28] (net)         2      42.7938              0.0000     0.6942 r
  fifo_1__mem_fifo/dff/data_o[28] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6942 r
  fifo_1__mem_fifo/data_o[28] (net)                    42.7938              0.0000     0.6942 r
  fifo_1__mem_fifo/data_o[28] (bsg_one_fifo_width_p570_3)                   0.0000     0.6942 r
  fifo_lo[75] (net)                                    42.7938              0.0000     0.6942 r
  U1812/IN2 (MUX21X1)                                             0.1478    0.0424 @   0.7366 r
  U1812/Q (MUX21X1)                                               0.2597    0.2001 @   0.9367 r
  n4553 (net)                                   1      74.5948              0.0000     0.9367 r
  icc_place1908/INP (NBUFFX2)                                     0.2611    0.1112 @   1.0479 r
  icc_place1908/Z (NBUFFX2)                                       0.2784    0.1815 @   1.2294 r
  mem_cmd_o[28] (net)                           4     155.9876              0.0000     1.2294 r
  icc_place1986/INP (NBUFFX2)                                     0.2999    0.0497 @   1.2791 r
  icc_place1986/Z (NBUFFX2)                                       0.0383    0.0921     1.3712 r
  io_cmd_o[28] (net)                            1       1.4915              0.0000     1.3712 r
  io_cmd_o[28] (out)                                              0.0383    0.0121 &   1.3833 r
  data arrival time                                                                    1.3833

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3833
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5167


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[109]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1901/INP (NBUFFX2)                                     0.3358    0.0139 @   0.8288 f
  icc_place1901/Z (NBUFFX2)                                       0.1534    0.1545 @   0.9833 f
  n2563 (net)                                  34      92.0836              0.0000     0.9833 f
  U1961/IN1 (AND2X1)                                              0.1534    0.0009 @   0.9842 f
  U1961/Q (AND2X1)                                                0.0458    0.0807     1.0649 f
  n2643 (net)                                   1       7.1717              0.0000     1.0649 f
  icc_place1912/INP (NBUFFX2)                                     0.0458    0.0001 &   1.0650 f
  icc_place1912/Z (NBUFFX2)                                       0.3322    0.1541 @   1.2191 f
  mem_cmd_o[109] (net)                          4     194.6705              0.0000     1.2191 f
  mem_cmd_o[109] (out)                                            0.3969    0.1625 @   1.3816 f
  data arrival time                                                                    1.3816

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3816
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5184


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1800/S (MUX21X1)                                               0.5073    0.0387 @   1.1423 r
  U1800/Q (MUX21X1)                                               0.2725    0.2212 @   1.3635 f
  io_cmd_o[22] (net)                            4      81.9283              0.0000     1.3635 f
  io_cmd_o[22] (out)                                              0.2746    0.0173 @   1.3809 f
  data arrival time                                                                    1.3809

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3809
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5191


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1846/S (MUX21X1)                                               0.5070    0.0356 @   1.1392 r
  U1846/Q (MUX21X1)                                               0.2638    0.2187 @   1.3579 f
  io_cmd_o[45] (net)                            4      79.6655              0.0000     1.3579 f
  io_cmd_o[45] (out)                                              0.2660    0.0222 @   1.3800 f
  data arrival time                                                                    1.3800

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3800
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5200


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1898/INP (NBUFFX2)                                     0.3350    0.0069 @   0.8218 f
  icc_place1898/Z (NBUFFX2)                                       0.4762    0.2910 @   1.1128 f
  n2560 (net)                                  53     298.7808              0.0000     1.1128 f
  U1796/S (MUX21X1)                                               0.4842    0.0389 @   1.1517 f
  U1796/Q (MUX21X1)                                               0.2527    0.2115 @   1.3632 f
  io_cmd_o[20] (net)                            4      75.7281              0.0000     1.3632 f
  io_cmd_o[20] (out)                                              0.2551    0.0151 @   1.3783 f
  data arrival time                                                                    1.3783

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3783
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5217


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4461     0.4461
  fifo_1__mem_fifo/dff/data_r_reg_36_/CLK (DFFX1)                 0.2126    0.0000     0.4461 r
  fifo_1__mem_fifo/dff/data_r_reg_36_/Q (DFFX1)                   0.1690    0.2558 @   0.7019 r
  fifo_1__mem_fifo/dff/data_o[36] (net)         2      49.3380              0.0000     0.7019 r
  fifo_1__mem_fifo/dff/data_o[36] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.7019 r
  fifo_1__mem_fifo/data_o[36] (net)                    49.3380              0.0000     0.7019 r
  fifo_1__mem_fifo/data_o[36] (bsg_one_fifo_width_p570_3)                   0.0000     0.7019 r
  fifo_lo[83] (net)                                    49.3380              0.0000     0.7019 r
  U1828/IN2 (MUX21X1)                                             0.1695    0.0183 @   0.7202 r
  U1828/Q (MUX21X1)                                               0.2433    0.2018 @   0.9220 r
  n2646 (net)                                   1      70.6837              0.0000     0.9220 r
  icc_place1905/INP (NBUFFX2)                                     0.2435    0.0374 @   0.9594 r
  icc_place1905/Z (NBUFFX2)                                       0.3460    0.1973 @   1.1567 r
  mem_cmd_o[36] (net)                           5     197.7016              0.0000     1.1567 r
  icc_place1983/INP (NBUFFX2)                                     0.3729    0.1097 @   1.2664 r
  icc_place1983/Z (NBUFFX2)                                       0.0466    0.1046     1.3710 r
  io_cmd_o[36] (net)                            1       5.2909              0.0000     1.3710 r
  io_cmd_o[36] (out)                                              0.0466    0.0039 &   1.3749 r
  data arrival time                                                                    1.3749

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3749
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5251


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[68]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1901/INP (NBUFFX2)                                     0.3358    0.0139 @   0.8288 f
  icc_place1901/Z (NBUFFX2)                                       0.1534    0.1545 @   0.9833 f
  n2563 (net)                                  34      92.0836              0.0000     0.9833 f
  U1879/IN1 (AND2X1)                                              0.1535    0.0023 @   0.9856 f
  U1879/Q (AND2X1)                                                0.2903    0.2093 @   1.1950 f
  io_cmd_o[68] (net)                            4      85.9567              0.0000     1.1950 f
  U1880/INP (NBUFFX2)                                             0.2918    0.0245 @   1.2195 f
  U1880/Z (NBUFFX2)                                               0.1438    0.1326 @   1.3521 f
  mem_cmd_o[68] (net)                           1      76.2923              0.0000     1.3521 f
  mem_cmd_o[68] (out)                                             0.1501    0.0202 @   1.3723 f
  data arrival time                                                                    1.3723

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3723
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5277


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[68]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1901/INP (NBUFFX2)                                     0.3972    0.0140 @   0.8129 r
  icc_place1901/Z (NBUFFX2)                                       0.1657    0.1754 @   0.9883 r
  n2563 (net)                                  34      92.7635              0.0000     0.9883 r
  U1879/IN1 (AND2X1)                                              0.1657    0.0024 @   0.9907 r
  U1879/Q (AND2X1)                                                0.2856    0.1911 @   1.1818 r
  io_cmd_o[68] (net)                            4      86.1814              0.0000     1.1818 r
  U1880/INP (NBUFFX2)                                             0.2872    0.0249 @   1.2066 r
  U1880/Z (NBUFFX2)                                               0.1511    0.1445 @   1.3512 r
  mem_cmd_o[68] (net)                           1      76.2923              0.0000     1.3512 r
  mem_cmd_o[68] (out)                                             0.1570    0.0203 @   1.3715 r
  data arrival time                                                                    1.3715

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3715
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5285


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4457     0.4457
  fifo_1__mem_fifo/dff/data_r_reg_29_/CLK (DFFX1)                 0.2126    0.0000     0.4457 r
  fifo_1__mem_fifo/dff/data_r_reg_29_/Q (DFFX1)                   0.1751    0.2593 @   0.7050 r
  fifo_1__mem_fifo/dff/data_o[29] (net)         2      51.8202              0.0000     0.7050 r
  fifo_1__mem_fifo/dff/data_o[29] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.7050 r
  fifo_1__mem_fifo/data_o[29] (net)                    51.8202              0.0000     0.7050 r
  fifo_1__mem_fifo/data_o[29] (bsg_one_fifo_width_p570_3)                   0.0000     0.7050 r
  fifo_lo[76] (net)                                    51.8202              0.0000     0.7050 r
  U1814/IN2 (MUX21X1)                                             0.1755    0.0332 @   0.7382 r
  U1814/Q (MUX21X1)                                               0.2009    0.1788 @   0.9171 r
  n2648 (net)                                   1      54.7402              0.0000     0.9171 r
  icc_place1907/INP (NBUFFX2)                                     0.2018    0.0350 @   0.9521 r
  icc_place1907/Z (NBUFFX2)                                       0.3377    0.1877 @   1.1398 r
  mem_cmd_o[29] (net)                           4     193.0858              0.0000     1.1398 r
  icc_place1985/INP (NBUFFX2)                                     0.3654    0.1274 @   1.2672 r
  icc_place1985/Z (NBUFFX2)                                       0.0463    0.1038     1.3710 r
  io_cmd_o[29] (net)                            1       5.3279              0.0000     1.3710 r
  io_cmd_o[29] (out)                                              0.0463    0.0001 &   1.3711 r
  data arrival time                                                                    1.3711

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3711
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5289


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1898/INP (NBUFFX2)                                     0.3965    0.0070 @   0.8058 r
  icc_place1898/Z (NBUFFX2)                                       0.4995    0.2978 @   1.1036 r
  n2560 (net)                                  53     303.1169              0.0000     1.1036 r
  U1796/S (MUX21X1)                                               0.5072    0.0395 @   1.1431 r
  U1796/Q (MUX21X1)                                               0.2527    0.2128 @   1.3559 f
  io_cmd_o[20] (net)                            4      75.7281              0.0000     1.3559 f
  io_cmd_o[20] (out)                                              0.2551    0.0151 @   1.3710 f
  data arrival time                                                                    1.3710

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3710
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5290


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[96]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1901/INP (NBUFFX2)                                     0.3972    0.0140 @   0.8129 r
  icc_place1901/Z (NBUFFX2)                                       0.1657    0.1754 @   0.9883 r
  n2563 (net)                                  34      92.7635              0.0000     0.9883 r
  U1935/IN1 (AND2X1)                                              0.1657    0.0008 @   0.9891 r
  U1935/Q (AND2X1)                                                0.0620    0.0941     1.0832 r
  n2644 (net)                                   1      11.6440              0.0000     1.0832 r
  icc_place1911/INP (NBUFFX2)                                     0.0620    0.0004 &   1.0836 r
  icc_place1911/Z (NBUFFX2)                                       0.2888    0.1432 @   1.2268 r
  mem_cmd_o[96] (net)                           4     164.0680              0.0000     1.2268 r
  mem_cmd_o[96] (out)                                             0.3252    0.1377 @   1.3645 r
  data arrival time                                                                    1.3645

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3645
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5355


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[58]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1901/INP (NBUFFX2)                                     0.3972    0.0140 @   0.8129 r
  icc_place1901/Z (NBUFFX2)                                       0.1657    0.1754 @   0.9883 r
  n2563 (net)                                  34      92.7635              0.0000     0.9883 r
  U1858/IN1 (AND2X1)                                              0.1657    0.0024 @   0.9907 r
  U1858/Q (AND2X1)                                                0.2835    0.1904 @   1.1811 r
  io_cmd_o[58] (net)                            4      85.9050              0.0000     1.1811 r
  U1859/INP (NBUFFX2)                                             0.2859    0.0153 @   1.1964 r
  U1859/Z (NBUFFX2)                                               0.1544    0.1458 @   1.3421 r
  mem_cmd_o[58] (net)                           1      78.5994              0.0000     1.3421 r
  mem_cmd_o[58] (out)                                             0.1606    0.0207 @   1.3629 r
  data arrival time                                                                    1.3629

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3629
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5371


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4455     0.4455
  fifo_1__mem_fifo/dff/data_r_reg_12_/CLK (DFFX1)                 0.2126    0.0000     0.4455 r
  fifo_1__mem_fifo/dff/data_r_reg_12_/Q (DFFX1)                   0.1203    0.2639 @   0.7095 f
  fifo_1__mem_fifo/dff/data_o[12] (net)         2      40.4936              0.0000     0.7095 f
  fifo_1__mem_fifo/dff/data_o[12] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.7095 f
  fifo_1__mem_fifo/data_o[12] (net)                    40.4936              0.0000     0.7095 f
  fifo_1__mem_fifo/data_o[12] (bsg_one_fifo_width_p570_3)                   0.0000     0.7095 f
  fifo_lo[59] (net)                                    40.4936              0.0000     0.7095 f
  U1780/IN2 (MUX21X1)                                             0.1205    0.0152 @   0.7247 f
  U1780/Q (MUX21X1)                                               0.2933    0.2304 @   0.9551 f
  n2649 (net)                                   1      92.3185              0.0000     0.9551 f
  icc_place1909/INP (NBUFFX2)                                     0.2935    0.0699 @   1.0250 f
  icc_place1909/Z (NBUFFX2)                                       0.3447    0.1969 @   1.2219 f
  mem_cmd_o[12] (net)                           4     201.7058              0.0000     1.2219 f
  mem_cmd_o[12] (out)                                             0.3863    0.1395 @   1.3614 f
  data arrival time                                                                    1.3614

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3614
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5386


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4464     0.4464
  fifo_1__mem_fifo/dff/data_r_reg_28_/CLK (DFFX1)                 0.2126    0.0000     0.4464 r
  fifo_1__mem_fifo/dff/data_r_reg_28_/Q (DFFX1)                   0.1257    0.2667 @   0.7131 f
  fifo_1__mem_fifo/dff/data_o[28] (net)         2      42.6250              0.0000     0.7131 f
  fifo_1__mem_fifo/dff/data_o[28] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.7131 f
  fifo_1__mem_fifo/data_o[28] (net)                    42.6250              0.0000     0.7131 f
  fifo_1__mem_fifo/data_o[28] (bsg_one_fifo_width_p570_3)                   0.0000     0.7131 f
  fifo_lo[75] (net)                                    42.6250              0.0000     0.7131 f
  U1812/IN2 (MUX21X1)                                             0.1259    0.0316 @   0.7448 f
  U1812/Q (MUX21X1)                                               0.2475    0.2007 @   0.9454 f
  n4553 (net)                                   1      74.5356              0.0000     0.9454 f
  icc_place1908/INP (NBUFFX2)                                     0.2489    0.1059 @   1.0513 f
  icc_place1908/Z (NBUFFX2)                                       0.2677    0.1751 @   1.2264 f
  mem_cmd_o[28] (net)                           4     155.7628              0.0000     1.2264 f
  icc_place1986/INP (NBUFFX2)                                     0.2901    0.0483 @   1.2747 f
  icc_place1986/Z (NBUFFX2)                                       0.0328    0.0753     1.3500 f
  io_cmd_o[28] (net)                            1       1.4915              0.0000     1.3500 f
  io_cmd_o[28] (out)                                              0.0328    0.0103 &   1.3603 f
  data arrival time                                                                    1.3603

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3603
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5397


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[58]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1901/INP (NBUFFX2)                                     0.3358    0.0139 @   0.8288 f
  icc_place1901/Z (NBUFFX2)                                       0.1534    0.1545 @   0.9833 f
  n2563 (net)                                  34      92.0836              0.0000     0.9833 f
  U1858/IN1 (AND2X1)                                              0.1535    0.0023 @   0.9856 f
  U1858/Q (AND2X1)                                                0.2897    0.2043 @   1.1899 f
  io_cmd_o[58] (net)                            4      85.6802              0.0000     1.1899 f
  U1859/INP (NBUFFX2)                                             0.2920    0.0152 @   1.2052 f
  U1859/Z (NBUFFX2)                                               0.1471    0.1342 @   1.3394 f
  mem_cmd_o[58] (net)                           1      78.5994              0.0000     1.3394 f
  mem_cmd_o[58] (out)                                             0.1536    0.0207 @   1.3600 f
  data arrival time                                                                    1.3600

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3600
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5400


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4455     0.4455
  fifo_1__mem_fifo/dff/data_r_reg_12_/CLK (DFFX1)                 0.2126    0.0000     0.4455 r
  fifo_1__mem_fifo/dff/data_r_reg_12_/Q (DFFX1)                   0.1411    0.2451 @   0.6906 r
  fifo_1__mem_fifo/dff/data_o[12] (net)         2      40.6624              0.0000     0.6906 r
  fifo_1__mem_fifo/dff/data_o[12] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6906 r
  fifo_1__mem_fifo/data_o[12] (net)                    40.6624              0.0000     0.6906 r
  fifo_1__mem_fifo/data_o[12] (bsg_one_fifo_width_p570_3)                   0.0000     0.6906 r
  fifo_lo[59] (net)                                    40.6624              0.0000     0.6906 r
  U1780/IN2 (MUX21X1)                                             0.1412    0.0203 @   0.7109 r
  U1780/Q (MUX21X1)                                               0.3069    0.2254 @   0.9363 r
  n2649 (net)                                   1      92.3777              0.0000     0.9363 r
  icc_place1909/INP (NBUFFX2)                                     0.3071    0.0746 @   1.0109 r
  icc_place1909/Z (NBUFFX2)                                       0.3581    0.2045 @   1.2154 r
  mem_cmd_o[12] (net)                           4     201.9305              0.0000     1.2154 r
  mem_cmd_o[12] (out)                                             0.3982    0.1427 @   1.3581 r
  data arrival time                                                                    1.3581

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3581
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5419


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4461     0.4461
  fifo_1__mem_fifo/dff/data_r_reg_36_/CLK (DFFX1)                 0.2126    0.0000     0.4461 r
  fifo_1__mem_fifo/dff/data_r_reg_36_/Q (DFFX1)                   0.1432    0.2750 @   0.7211 f
  fifo_1__mem_fifo/dff/data_o[36] (net)         2      49.1692              0.0000     0.7211 f
  fifo_1__mem_fifo/dff/data_o[36] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.7211 f
  fifo_1__mem_fifo/data_o[36] (net)                    49.1692              0.0000     0.7211 f
  fifo_1__mem_fifo/data_o[36] (bsg_one_fifo_width_p570_3)                   0.0000     0.7211 f
  fifo_lo[83] (net)                                    49.1692              0.0000     0.7211 f
  U1828/IN2 (MUX21X1)                                             0.1438    0.0152 @   0.7364 f
  U1828/Q (MUX21X1)                                               0.2320    0.2007 @   0.9371 f
  n2646 (net)                                   1      70.6245              0.0000     0.9371 f
  icc_place1905/INP (NBUFFX2)                                     0.2322    0.0347 @   0.9717 f
  icc_place1905/Z (NBUFFX2)                                       0.3332    0.1940 @   1.1657 f
  mem_cmd_o[36] (net)                           5     197.3347              0.0000     1.1657 f
  icc_place1983/INP (NBUFFX2)                                     0.3611    0.1058 @   1.2715 f
  icc_place1983/Z (NBUFFX2)                                       0.0405    0.0836     1.3552 f
  io_cmd_o[36] (net)                            1       5.2909              0.0000     1.3552 f
  io_cmd_o[36] (out)                                              0.0405    0.0022 &   1.3573 f
  data arrival time                                                                    1.3573

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3573
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5427


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[107]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1901/INP (NBUFFX2)                                     0.3972    0.0140 @   0.8129 r
  icc_place1901/Z (NBUFFX2)                                       0.1657    0.1754 @   0.9883 r
  n2563 (net)                                  34      92.7635              0.0000     0.9883 r
  U1957/IN1 (AND2X1)                                              0.1657    0.0023 @   0.9906 r
  U1957/Q (AND2X1)                                                0.3291    0.2058 @   1.1964 r
  io_cmd_o[107] (net)                           4      99.4871              0.0000     1.1964 r
  U1958/INP (NBUFFX2)                                             0.3319    0.0541 @   1.2505 r
  U1958/Z (NBUFFX2)                                               0.0505    0.1053     1.3558 r
  mem_cmd_o[107] (net)                          1       9.9788              0.0000     1.3558 r
  mem_cmd_o[107] (out)                                            0.0505    0.0015 &   1.3573 r
  data arrival time                                                                    1.3573

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3573
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5427


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[115]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1901/INP (NBUFFX2)                                     0.3972    0.0140 @   0.8129 r
  icc_place1901/Z (NBUFFX2)                                       0.1657    0.1754 @   0.9883 r
  n2563 (net)                                  34      92.7635              0.0000     0.9883 r
  U1973/IN1 (AND2X1)                                              0.1657    0.0024 @   0.9906 r
  U1973/Q (AND2X1)                                                0.3044    0.1998 @   1.1905 r
  io_cmd_o[115] (net)                           4      93.0863              0.0000     1.1905 r
  U1974/INP (NBUFFX2)                                             0.3068    0.0437 @   1.2342 r
  U1974/Z (NBUFFX2)                                               0.0774    0.1193 @   1.3535 r
  mem_cmd_o[115] (net)                          1      29.1155              0.0000     1.3535 r
  mem_cmd_o[115] (out)                                            0.0777    0.0031 @   1.3566 r
  data arrival time                                                                    1.3566

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3566
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5434


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[96]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1901/INP (NBUFFX2)                                     0.3358    0.0139 @   0.8288 f
  icc_place1901/Z (NBUFFX2)                                       0.1534    0.1545 @   0.9833 f
  n2563 (net)                                  34      92.0836              0.0000     0.9833 f
  U1935/IN1 (AND2X1)                                              0.1534    0.0008 @   0.9841 f
  U1935/Q (AND2X1)                                                0.0579    0.0887     1.0728 f
  n2644 (net)                                   1      11.5848              0.0000     1.0728 f
  icc_place1911/INP (NBUFFX2)                                     0.0579    0.0004 &   1.0731 f
  icc_place1911/Z (NBUFFX2)                                       0.2789    0.1482 @   1.2214 f
  mem_cmd_o[96] (net)                           4     163.8432              0.0000     1.2214 f
  mem_cmd_o[96] (out)                                             0.3165    0.1338 @   1.3551 f
  data arrival time                                                                    1.3551

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3551
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5449


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[115]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1901/INP (NBUFFX2)                                     0.3358    0.0139 @   0.8288 f
  icc_place1901/Z (NBUFFX2)                                       0.1534    0.1545 @   0.9833 f
  n2563 (net)                                  34      92.0836              0.0000     0.9833 f
  U1973/IN1 (AND2X1)                                              0.1535    0.0023 @   0.9856 f
  U1973/Q (AND2X1)                                                0.3121    0.2158 @   1.2014 f
  io_cmd_o[115] (net)                           4      92.8615              0.0000     1.2014 f
  U1974/INP (NBUFFX2)                                             0.3145    0.0447 @   1.2461 f
  U1974/Z (NBUFFX2)                                               0.0719    0.1037 @   1.3498 f
  mem_cmd_o[115] (net)                          1      29.1155              0.0000     1.3498 f
  mem_cmd_o[115] (out)                                            0.0722    0.0031 @   1.3529 f
  data arrival time                                                                    1.3529

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3529
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5471


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[107]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1901/INP (NBUFFX2)                                     0.3358    0.0139 @   0.8288 f
  icc_place1901/Z (NBUFFX2)                                       0.1534    0.1545 @   0.9833 f
  n2563 (net)                                  34      92.0836              0.0000     0.9833 f
  U1957/IN1 (AND2X1)                                              0.1535    0.0022 @   0.9855 f
  U1957/Q (AND2X1)                                                0.3374    0.2232 @   1.2088 f
  io_cmd_o[107] (net)                           4      99.2624              0.0000     1.2088 f
  U1958/INP (NBUFFX2)                                             0.3401    0.0551 @   1.2638 f
  U1958/Z (NBUFFX2)                                               0.0454    0.0878     1.3517 f
  mem_cmd_o[107] (net)                          1       9.9788              0.0000     1.3517 f
  mem_cmd_o[107] (out)                                            0.0454    0.0012 &   1.3529 f
  data arrival time                                                                    1.3529

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3529
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5471


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4457     0.4457
  fifo_1__mem_fifo/dff/data_r_reg_29_/CLK (DFFX1)                 0.2126    0.0000     0.4457 r
  fifo_1__mem_fifo/dff/data_r_reg_29_/Q (DFFX1)                   0.1483    0.2785 @   0.7241 f
  fifo_1__mem_fifo/dff/data_o[29] (net)         2      51.6514              0.0000     0.7241 f
  fifo_1__mem_fifo/dff/data_o[29] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.7241 f
  fifo_1__mem_fifo/data_o[29] (net)                    51.6514              0.0000     0.7241 f
  fifo_1__mem_fifo/data_o[29] (bsg_one_fifo_width_p570_3)                   0.0000     0.7241 f
  fifo_lo[76] (net)                                    51.6514              0.0000     0.7241 f
  U1814/IN2 (MUX21X1)                                             0.1488    0.0256 @   0.7497 f
  U1814/Q (MUX21X1)                                               0.1915    0.1763 @   0.9260 f
  n2648 (net)                                   1      54.6810              0.0000     0.9260 f
  icc_place1907/INP (NBUFFX2)                                     0.1924    0.0324 @   0.9584 f
  icc_place1907/Z (NBUFFX2)                                       0.3259    0.1870 @   1.1454 f
  mem_cmd_o[29] (net)                           4     192.8611              0.0000     1.1454 f
  icc_place1985/INP (NBUFFX2)                                     0.3546    0.1236 @   1.2690 f
  icc_place1985/Z (NBUFFX2)                                       0.0402    0.0833     1.3523 f
  io_cmd_o[29] (net)                            1       5.3279              0.0000     1.3523 f
  io_cmd_o[29] (out)                                              0.0402    0.0001 &   1.3524 f
  data arrival time                                                                    1.3524

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3524
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5476


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[75]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1901/INP (NBUFFX2)                                     0.3972    0.0140 @   0.8129 r
  icc_place1901/Z (NBUFFX2)                                       0.1657    0.1754 @   0.9883 r
  n2563 (net)                                  34      92.7635              0.0000     0.9883 r
  U1893/IN1 (AND2X1)                                              0.1657    0.0016 @   0.9899 r
  U1893/Q (AND2X1)                                                0.2561    0.1822 @   1.1721 r
  io_cmd_o[75] (net)                            4      76.9343              0.0000     1.1721 r
  U1894/INP (NBUFFX2)                                             0.2566    0.0486 @   1.2207 r
  U1894/Z (NBUFFX2)                                               0.0615    0.1080 @   1.3287 r
  mem_cmd_o[75] (net)                           1      22.2378              0.0000     1.3287 r
  mem_cmd_o[75] (out)                                             0.0616    0.0218 @   1.3504 r
  data arrival time                                                                    1.3504

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3504
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5496


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[79]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  U1901/IN1 (AND2X1)                                              0.3972    0.0132 @   0.8121 r
  U1901/Q (AND2X1)                                                0.4130    0.2635 @   1.0756 r
  io_cmd_o[79] (net)                            4     123.7026              0.0000     1.0756 r
  U1902/INP (NBUFFX2)                                             0.4194    0.0593 @   1.1349 r
  U1902/Z (NBUFFX2)                                               0.1283    0.1550 @   1.2899 r
  mem_cmd_o[79] (net)                           1      60.1095              0.0000     1.2899 r
  mem_cmd_o[79] (out)                                             0.1294    0.0599 @   1.3498 r
  data arrival time                                                                    1.3498

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3498
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5502


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[79]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  U1901/IN1 (AND2X1)                                              0.3358    0.0131 @   0.8279 f
  U1901/Q (AND2X1)                                                0.4227    0.2725 @   1.1004 f
  io_cmd_o[79] (net)                            4     123.4778              0.0000     1.1004 f
  U1902/INP (NBUFFX2)                                             0.4289    0.0595 @   1.1600 f
  U1902/Z (NBUFFX2)                                               0.1192    0.1340 @   1.2940 f
  mem_cmd_o[79] (net)                           1      60.1095              0.0000     1.2940 f
  mem_cmd_o[79] (out)                                             0.1204    0.0520 @   1.3460 f
  data arrival time                                                                    1.3460

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3460
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5540


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[59]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1901/INP (NBUFFX2)                                     0.3972    0.0140 @   0.8129 r
  icc_place1901/Z (NBUFFX2)                                       0.1657    0.1754 @   0.9883 r
  n2563 (net)                                  34      92.7635              0.0000     0.9883 r
  U1861/IN1 (AND2X1)                                              0.1657    0.0023 @   0.9906 r
  U1861/Q (AND2X1)                                                0.2164    0.1638 @   1.1544 r
  io_cmd_o[59] (net)                            4      64.2570              0.0000     1.1544 r
  U1862/INP (NBUFFX2)                                             0.2175    0.0100 @   1.1644 r
  U1862/Z (NBUFFX2)                                               0.1300    0.1305 @   1.2949 r
  mem_cmd_o[59] (net)                           1      67.0623              0.0000     1.2949 r
  mem_cmd_o[59] (out)                                             0.1321    0.0491 @   1.3440 r
  data arrival time                                                                    1.3440

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3440
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5560


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[75]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1901/INP (NBUFFX2)                                     0.3358    0.0139 @   0.8288 f
  icc_place1901/Z (NBUFFX2)                                       0.1534    0.1545 @   0.9833 f
  n2563 (net)                                  34      92.0836              0.0000     0.9833 f
  U1893/IN1 (AND2X1)                                              0.1534    0.0016 @   0.9849 f
  U1893/Q (AND2X1)                                                0.2583    0.1949 @   1.1798 f
  io_cmd_o[75] (net)                            4      76.7095              0.0000     1.1798 f
  U1894/INP (NBUFFX2)                                             0.2587    0.0489 @   1.2287 f
  U1894/Z (NBUFFX2)                                               0.0563    0.0947 @   1.3234 f
  mem_cmd_o[75] (net)                           1      22.2378              0.0000     1.3234 f
  mem_cmd_o[75] (out)                                             0.0564    0.0194 @   1.3428 f
  data arrival time                                                                    1.3428

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3428
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5572


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[114]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1901/INP (NBUFFX2)                                     0.3972    0.0140 @   0.8129 r
  icc_place1901/Z (NBUFFX2)                                       0.1657    0.1754 @   0.9883 r
  n2563 (net)                                  34      92.7635              0.0000     0.9883 r
  U1971/IN1 (AND2X1)                                              0.1660    0.0016 @   0.9898 r
  U1971/Q (AND2X1)                                                0.2915    0.1970 @   1.1868 r
  io_cmd_o[114] (net)                           4      89.7519              0.0000     1.1868 r
  U1972/INP (NBUFFX2)                                             0.2931    0.0414 @   1.2282 r
  U1972/Z (NBUFFX2)                                               0.0491    0.1013     1.3295 r
  mem_cmd_o[114] (net)                          1      10.3515              0.0000     1.3295 r
  mem_cmd_o[114] (out)                                            0.0491    0.0097 &   1.3392 r
  data arrival time                                                                    1.3392

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3392
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5608


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[113]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1901/INP (NBUFFX2)                                     0.3972    0.0140 @   0.8129 r
  icc_place1901/Z (NBUFFX2)                                       0.1657    0.1754 @   0.9883 r
  n2563 (net)                                  34      92.7635              0.0000     0.9883 r
  U1969/IN1 (AND2X1)                                              0.1657    0.0014 @   0.9897 r
  U1969/Q (AND2X1)                                                0.2850    0.1909 @   1.1806 r
  io_cmd_o[113] (net)                           4      86.3952              0.0000     1.1806 r
  U1970/INP (NBUFFX2)                                             0.2877    0.0562 @   1.2368 r
  U1970/Z (NBUFFX2)                                               0.0476    0.0996     1.3364 r
  mem_cmd_o[113] (net)                          1       9.3671              0.0000     1.3364 r
  mem_cmd_o[113] (out)                                            0.0476    0.0003 &   1.3367 r
  data arrival time                                                                    1.3367

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3367
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5633


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[59]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1901/INP (NBUFFX2)                                     0.3358    0.0139 @   0.8288 f
  icc_place1901/Z (NBUFFX2)                                       0.1534    0.1545 @   0.9833 f
  n2563 (net)                                  34      92.0836              0.0000     0.9833 f
  U1861/IN1 (AND2X1)                                              0.1535    0.0022 @   0.9855 f
  U1861/Q (AND2X1)                                                0.2192    0.1716 @   1.1572 f
  io_cmd_o[59] (net)                            4      64.0322              0.0000     1.1572 f
  U1862/INP (NBUFFX2)                                             0.2203    0.0100 @   1.1672 f
  U1862/Z (NBUFFX2)                                               0.1237    0.1227 @   1.2899 f
  mem_cmd_o[59] (net)                           1      67.0623              0.0000     1.2899 f
  mem_cmd_o[59] (out)                                             0.1259    0.0453 @   1.3352 f
  data arrival time                                                                    1.3352

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3352
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5648


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[114]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1901/INP (NBUFFX2)                                     0.3358    0.0139 @   0.8288 f
  icc_place1901/Z (NBUFFX2)                                       0.1534    0.1545 @   0.9833 f
  n2563 (net)                                  34      92.0836              0.0000     0.9833 f
  U1971/IN1 (AND2X1)                                              0.1537    0.0015 @   0.9848 f
  U1971/Q (AND2X1)                                                0.2988    0.2122 @   1.1970 f
  io_cmd_o[114] (net)                           4      89.5271              0.0000     1.1970 f
  U1972/INP (NBUFFX2)                                             0.3003    0.0426 @   1.2397 f
  U1972/Z (NBUFFX2)                                               0.0442    0.0860     1.3256 f
  mem_cmd_o[114] (net)                          1      10.3515              0.0000     1.3256 f
  mem_cmd_o[114] (out)                                            0.0442    0.0075 &   1.3331 f
  data arrival time                                                                    1.3331

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3331
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5669


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[118]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1901/INP (NBUFFX2)                                     0.3972    0.0140 @   0.8129 r
  icc_place1901/Z (NBUFFX2)                                       0.1657    0.1754 @   0.9883 r
  n2563 (net)                                  34      92.7635              0.0000     0.9883 r
  U1979/IN1 (AND2X1)                                              0.1661    0.0011 @   0.9894 r
  U1979/Q (AND2X1)                                                0.3002    0.2000 @   1.1894 r
  io_cmd_o[118] (net)                           4      92.4195              0.0000     1.1894 r
  U1980/INP (NBUFFX2)                                             0.3024    0.0267 @   1.2161 r
  U1980/Z (NBUFFX2)                                               0.0547    0.1071     1.3231 r
  mem_cmd_o[118] (net)                          1      14.4845              0.0000     1.3231 r
  mem_cmd_o[118] (out)                                            0.0547    0.0092 &   1.3324 r
  data arrival time                                                                    1.3324

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3324
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5676


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[113]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1901/INP (NBUFFX2)                                     0.3358    0.0139 @   0.8288 f
  icc_place1901/Z (NBUFFX2)                                       0.1534    0.1545 @   0.9833 f
  n2563 (net)                                  34      92.0836              0.0000     0.9833 f
  U1969/IN1 (AND2X1)                                              0.1534    0.0014 @   0.9847 f
  U1969/Q (AND2X1)                                                0.2914    0.2049 @   1.1896 f
  io_cmd_o[113] (net)                           4      86.1704              0.0000     1.1896 f
  U1970/INP (NBUFFX2)                                             0.2940    0.0575 @   1.2471 f
  U1970/Z (NBUFFX2)                                               0.0427    0.0845     1.3316 f
  mem_cmd_o[113] (net)                          1       9.3671              0.0000     1.3316 f
  mem_cmd_o[113] (out)                                            0.0427    0.0003 &   1.3318 f
  data arrival time                                                                    1.3318

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3318
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5682


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[98]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1901/INP (NBUFFX2)                                     0.3972    0.0140 @   0.8129 r
  icc_place1901/Z (NBUFFX2)                                       0.1657    0.1754 @   0.9883 r
  n2563 (net)                                  34      92.7635              0.0000     0.9883 r
  U1939/IN1 (AND2X1)                                              0.1657    0.0007 @   0.9890 r
  U1939/Q (AND2X1)                                                0.2590    0.1806 @   1.1695 r
  io_cmd_o[98] (net)                            4      77.9742              0.0000     1.1695 r
  U1940/INP (NBUFFX2)                                             0.2610    0.0453 @   1.2149 r
  U1940/Z (NBUFFX2)                                               0.0510    0.1006     1.3155 r
  mem_cmd_o[98] (net)                           1      13.0648              0.0000     1.3155 r
  mem_cmd_o[98] (out)                                             0.0510    0.0152 &   1.3307 r
  data arrival time                                                                    1.3307

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3307
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5693


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[118]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1901/INP (NBUFFX2)                                     0.3358    0.0139 @   0.8288 f
  icc_place1901/Z (NBUFFX2)                                       0.1534    0.1545 @   0.9833 f
  n2563 (net)                                  34      92.0836              0.0000     0.9833 f
  U1979/IN1 (AND2X1)                                              0.1539    0.0011 @   0.9844 f
  U1979/Q (AND2X1)                                                0.3079    0.2159 @   1.2003 f
  io_cmd_o[118] (net)                           4      92.1947              0.0000     1.2003 f
  U1980/INP (NBUFFX2)                                             0.3100    0.0269 @   1.2272 f
  U1980/Z (NBUFFX2)                                               0.0497    0.0912     1.3184 f
  mem_cmd_o[118] (net)                          1      14.4845              0.0000     1.3184 f
  mem_cmd_o[118] (out)                                            0.0497    0.0075 &   1.3259 f
  data arrival time                                                                    1.3259

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3259
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5741


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[103]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1901/INP (NBUFFX2)                                     0.3972    0.0140 @   0.8129 r
  icc_place1901/Z (NBUFFX2)                                       0.1657    0.1754 @   0.9883 r
  n2563 (net)                                  34      92.7635              0.0000     0.9883 r
  U1949/IN1 (AND2X1)                                              0.1657    0.0014 @   0.9897 r
  U1949/Q (AND2X1)                                                0.2741    0.1852 @   1.1749 r
  io_cmd_o[103] (net)                           4      82.2021              0.0000     1.1749 r
  U1950/INP (NBUFFX2)                                             0.2760    0.0471 @   1.2220 r
  U1950/Z (NBUFFX2)                                               0.0483    0.0993     1.3213 r
  mem_cmd_o[103] (net)                          1      10.3280              0.0000     1.3213 r
  mem_cmd_o[103] (out)                                            0.0483    0.0030 &   1.3243 r
  data arrival time                                                                    1.3243

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3243
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5757


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[112]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1901/INP (NBUFFX2)                                     0.3972    0.0140 @   0.8129 r
  icc_place1901/Z (NBUFFX2)                                       0.1657    0.1754 @   0.9883 r
  n2563 (net)                                  34      92.7635              0.0000     0.9883 r
  U1967/IN1 (AND2X1)                                              0.1661    0.0019 @   0.9902 r
  U1967/Q (AND2X1)                                                0.2725    0.1863 @   1.1765 r
  io_cmd_o[112] (net)                           4      82.4538              0.0000     1.1765 r
  U1968/INP (NBUFFX2)                                             0.2750    0.0476 @   1.2240 r
  U1968/Z (NBUFFX2)                                               0.0458    0.0970     1.3211 r
  mem_cmd_o[112] (net)                          1       8.4028              0.0000     1.3211 r
  mem_cmd_o[112] (out)                                            0.0458    0.0023 &   1.3234 r
  data arrival time                                                                    1.3234

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3234
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5766


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[106]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1901/INP (NBUFFX2)                                     0.3972    0.0140 @   0.8129 r
  icc_place1901/Z (NBUFFX2)                                       0.1657    0.1754 @   0.9883 r
  n2563 (net)                                  34      92.7635              0.0000     0.9883 r
  U1955/IN1 (AND2X1)                                              0.1657    0.0024 @   0.9907 r
  U1955/Q (AND2X1)                                                0.2920    0.1945 @   1.1852 r
  io_cmd_o[106] (net)                           4      88.9654              0.0000     1.1852 r
  U1956/INP (NBUFFX2)                                             0.2944    0.0338 @   1.2190 r
  U1956/Z (NBUFFX2)                                               0.0501    0.1023     1.3213 r
  mem_cmd_o[106] (net)                          1      11.0691              0.0000     1.3213 r
  mem_cmd_o[106] (out)                                            0.0501    0.0005 &   1.3217 r
  data arrival time                                                                    1.3217

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3217
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5783


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[98]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1901/INP (NBUFFX2)                                     0.3358    0.0139 @   0.8288 f
  icc_place1901/Z (NBUFFX2)                                       0.1534    0.1545 @   0.9833 f
  n2563 (net)                                  34      92.0836              0.0000     0.9833 f
  U1939/IN1 (AND2X1)                                              0.1534    0.0006 @   0.9840 f
  U1939/Q (AND2X1)                                                0.2640    0.1922 @   1.1762 f
  io_cmd_o[98] (net)                            4      77.7495              0.0000     1.1762 f
  U1940/INP (NBUFFX2)                                             0.2660    0.0458 @   1.2220 f
  U1940/Z (NBUFFX2)                                               0.0461    0.0870     1.3090 f
  mem_cmd_o[98] (net)                           1      13.0648              0.0000     1.3090 f
  mem_cmd_o[98] (out)                                             0.0461    0.0119 &   1.3209 f
  data arrival time                                                                    1.3209

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3209
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5791


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff/data_r_reg_30_/CLK (DFFX1)                 0.2126    0.0000     0.4459 r
  fifo_1__mem_fifo/dff/data_r_reg_30_/Q (DFFX1)                   0.1809    0.2614 @   0.7074 r
  fifo_1__mem_fifo/dff/data_o[30] (net)         2      53.5474              0.0000     0.7074 r
  fifo_1__mem_fifo/dff/data_o[30] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.7074 r
  fifo_1__mem_fifo/data_o[30] (net)                    53.5474              0.0000     0.7074 r
  fifo_1__mem_fifo/data_o[30] (bsg_one_fifo_width_p570_3)                   0.0000     0.7074 r
  fifo_lo[77] (net)                                    53.5474              0.0000     0.7074 r
  U1816/IN2 (MUX21X1)                                             0.1814    0.0261 @   0.7335 r
  U1816/Q (MUX21X1)                                               0.2720    0.2178 @   0.9513 r
  n2647 (net)                                   1      80.9074              0.0000     0.9513 r
  icc_place1906/INP (NBUFFX2)                                     0.2721    0.0489 @   1.0001 r
  icc_place1906/Z (NBUFFX2)                                       0.2762    0.1858 @   1.1859 r
  mem_cmd_o[30] (net)                           4     155.3814              0.0000     1.1859 r
  icc_place1984/INP (NBUFFX2)                                     0.2890    0.0370 @   1.2230 r
  icc_place1984/Z (NBUFFX2)                                       0.0441    0.0966     1.3195 r
  io_cmd_o[30] (net)                            1       6.5562              0.0000     1.3195 r
  io_cmd_o[30] (out)                                              0.0441    0.0001 &   1.3196 r
  data arrival time                                                                    1.3196

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3196
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5804


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[121]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1901/INP (NBUFFX2)                                     0.3972    0.0140 @   0.8129 r
  icc_place1901/Z (NBUFFX2)                                       0.1657    0.1754 @   0.9883 r
  n2563 (net)                                  34      92.7635              0.0000     0.9883 r
  U1985/IN1 (AND2X1)                                              0.1662    0.0020 @   0.9903 r
  U1985/Q (AND2X1)                                                0.2738    0.1863 @   1.1766 r
  io_cmd_o[121] (net)                           4      82.6769              0.0000     1.1766 r
  U1986/INP (NBUFFX2)                                             0.2764    0.0415 @   1.2181 r
  U1986/Z (NBUFFX2)                                               0.0468    0.0980     1.3161 r
  mem_cmd_o[121] (net)                          1       9.1511              0.0000     1.3161 r
  mem_cmd_o[121] (out)                                            0.0468    0.0026 &   1.3188 r
  data arrival time                                                                    1.3188

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3188
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5812


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[103]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1901/INP (NBUFFX2)                                     0.3358    0.0139 @   0.8288 f
  icc_place1901/Z (NBUFFX2)                                       0.1534    0.1545 @   0.9833 f
  n2563 (net)                                  34      92.0836              0.0000     0.9833 f
  U1949/IN1 (AND2X1)                                              0.1534    0.0014 @   0.9847 f
  U1949/Q (AND2X1)                                                0.2797    0.1979 @   1.1826 f
  io_cmd_o[103] (net)                           4      81.9773              0.0000     1.1826 f
  U1950/INP (NBUFFX2)                                             0.2815    0.0474 @   1.2300 f
  U1950/Z (NBUFFX2)                                               0.0434    0.0848     1.3148 f
  mem_cmd_o[103] (net)                          1      10.3280              0.0000     1.3148 f
  mem_cmd_o[103] (out)                                            0.0434    0.0024 &   1.3172 f
  data arrival time                                                                    1.3172

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3172
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5828


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[112]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1901/INP (NBUFFX2)                                     0.3358    0.0139 @   0.8288 f
  icc_place1901/Z (NBUFFX2)                                       0.1534    0.1545 @   0.9833 f
  n2563 (net)                                  34      92.0836              0.0000     0.9833 f
  U1967/IN1 (AND2X1)                                              0.1538    0.0018 @   0.9851 f
  U1967/Q (AND2X1)                                                0.2783    0.1992 @   1.1843 f
  io_cmd_o[112] (net)                           4      82.2291              0.0000     1.1843 f
  U1968/INP (NBUFFX2)                                             0.2806    0.0482 @   1.2325 f
  U1968/Z (NBUFFX2)                                               0.0410    0.0826     1.3151 f
  mem_cmd_o[112] (net)                          1       8.4028              0.0000     1.3151 f
  mem_cmd_o[112] (out)                                            0.0410    0.0019 &   1.3170 f
  data arrival time                                                                    1.3170

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3170
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5830


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[97]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1901/INP (NBUFFX2)                                     0.3972    0.0140 @   0.8129 r
  icc_place1901/Z (NBUFFX2)                                       0.1657    0.1754 @   0.9883 r
  n2563 (net)                                  34      92.7635              0.0000     0.9883 r
  U1937/IN1 (AND2X1)                                              0.1663    0.0009 @   0.9892 r
  U1937/Q (AND2X1)                                                0.2594    0.1808 @   1.1700 r
  io_cmd_o[97] (net)                            4      78.0782              0.0000     1.1700 r
  U1938/INP (NBUFFX2)                                             0.2615    0.0401 @   1.2101 r
  U1938/Z (NBUFFX2)                                               0.0474    0.0975     1.3076 r
  mem_cmd_o[97] (net)                           1      10.2162              0.0000     1.3076 r
  mem_cmd_o[97] (out)                                             0.0474    0.0094 &   1.3170 r
  data arrival time                                                                    1.3170

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3170
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5830


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[106]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1901/INP (NBUFFX2)                                     0.3358    0.0139 @   0.8288 f
  icc_place1901/Z (NBUFFX2)                                       0.1534    0.1545 @   0.9833 f
  n2563 (net)                                  34      92.0836              0.0000     0.9833 f
  U1955/IN1 (AND2X1)                                              0.1535    0.0023 @   0.9856 f
  U1955/Q (AND2X1)                                                0.2991    0.2093 @   1.1950 f
  io_cmd_o[106] (net)                           4      88.7406              0.0000     1.1950 f
  U1956/INP (NBUFFX2)                                             0.3014    0.0343 @   1.2292 f
  U1956/Z (NBUFFX2)                                               0.0451    0.0868     1.3160 f
  mem_cmd_o[106] (net)                          1      11.0691              0.0000     1.3160 f
  mem_cmd_o[106] (out)                                            0.0451    0.0005 &   1.3165 f
  data arrival time                                                                    1.3165

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3165
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5835


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[120]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1901/INP (NBUFFX2)                                     0.3972    0.0140 @   0.8129 r
  icc_place1901/Z (NBUFFX2)                                       0.1657    0.1754 @   0.9883 r
  n2563 (net)                                  34      92.7635              0.0000     0.9883 r
  U1983/IN1 (AND2X1)                                              0.1657    0.0024 @   0.9907 r
  U1983/Q (AND2X1)                                                0.2357    0.1721 @   1.1627 r
  io_cmd_o[120] (net)                           4      70.7509              0.0000     1.1627 r
  U1984/INP (NBUFFX2)                                             0.2370    0.0527 @   1.2155 r
  U1984/Z (NBUFFX2)                                               0.0356    0.0850     1.3004 r
  mem_cmd_o[120] (net)                          1       2.0294              0.0000     1.3004 r
  mem_cmd_o[120] (out)                                            0.0356    0.0142 &   1.3146 r
  data arrival time                                                                    1.3146

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3146
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5854


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4464     0.4464
  fifo_1__mem_fifo/dff/data_r_reg_28_/CLK (DFFX1)                 0.2126    0.0000     0.4464 r
  fifo_1__mem_fifo/dff/data_r_reg_28_/Q (DFFX1)                   0.1476    0.2478 @   0.6942 r
  fifo_1__mem_fifo/dff/data_o[28] (net)         2      42.7938              0.0000     0.6942 r
  fifo_1__mem_fifo/dff/data_o[28] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6942 r
  fifo_1__mem_fifo/data_o[28] (net)                    42.7938              0.0000     0.6942 r
  fifo_1__mem_fifo/data_o[28] (bsg_one_fifo_width_p570_3)                   0.0000     0.6942 r
  fifo_lo[75] (net)                                    42.7938              0.0000     0.6942 r
  U1812/IN2 (MUX21X1)                                             0.1478    0.0424 @   0.7366 r
  U1812/Q (MUX21X1)                                               0.2597    0.2001 @   0.9367 r
  n4553 (net)                                   1      74.5948              0.0000     0.9367 r
  icc_place1908/INP (NBUFFX2)                                     0.2611    0.1112 @   1.0479 r
  icc_place1908/Z (NBUFFX2)                                       0.2784    0.1815 @   1.2294 r
  mem_cmd_o[28] (net)                           4     155.9876              0.0000     1.2294 r
  mem_cmd_o[28] (out)                                             0.3053    0.0840 @   1.3134 r
  data arrival time                                                                    1.3134

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3134
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5866


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[121]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1901/INP (NBUFFX2)                                     0.3358    0.0139 @   0.8288 f
  icc_place1901/Z (NBUFFX2)                                       0.1534    0.1545 @   0.9833 f
  n2563 (net)                                  34      92.0836              0.0000     0.9833 f
  U1985/IN1 (AND2X1)                                              0.1535    0.0020 @   0.9853 f
  U1985/Q (AND2X1)                                                0.2795    0.1991 @   1.1844 f
  io_cmd_o[121] (net)                           4      82.4521              0.0000     1.1844 f
  U1986/INP (NBUFFX2)                                             0.2821    0.0423 @   1.2267 f
  U1986/Z (NBUFFX2)                                               0.0420    0.0835     1.3102 f
  mem_cmd_o[121] (net)                          1       9.1511              0.0000     1.3102 f
  mem_cmd_o[121] (out)                                            0.0420    0.0021 &   1.3123 f
  data arrival time                                                                    1.3123

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3123
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5877


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4454     0.4454
  fifo_1__mem_fifo/dff/data_r_reg_17_/CLK (DFFX1)                 0.2126    0.0000     0.4454 r
  fifo_1__mem_fifo/dff/data_r_reg_17_/Q (DFFX1)                   0.1192    0.2360 @   0.6814 r
  fifo_1__mem_fifo/dff/data_o[17] (net)         2      33.5344              0.0000     0.6814 r
  fifo_1__mem_fifo/dff/data_o[17] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6814 r
  fifo_1__mem_fifo/data_o[17] (net)                    33.5344              0.0000     0.6814 r
  fifo_1__mem_fifo/data_o[17] (bsg_one_fifo_width_p570_3)                   0.0000     0.6814 r
  fifo_lo[64] (net)                                    33.5344              0.0000     0.6814 r
  U1790/IN2 (MUX21X1)                                             0.1193    0.0079 @   0.6892 r
  U1790/Q (MUX21X1)                                               0.4555    0.2612 @   0.9504 r
  io_cmd_o[17] (net)                            4     134.8213              0.0000     0.9504 r
  U1791/INP (NBUFFX2)                                             0.4656    0.0752 @   1.0256 r
  U1791/Z (NBUFFX2)                                               0.1479    0.1668 @   1.1925 r
  mem_cmd_o[17] (net)                           1      71.6940              0.0000     1.1925 r
  mem_cmd_o[17] (out)                                             0.1497    0.1158 @   1.3083 r
  data arrival time                                                                    1.3083

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3083
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5917


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[104]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1901/INP (NBUFFX2)                                     0.3972    0.0140 @   0.8129 r
  icc_place1901/Z (NBUFFX2)                                       0.1657    0.1754 @   0.9883 r
  n2563 (net)                                  34      92.7635              0.0000     0.9883 r
  U1951/IN1 (AND2X1)                                              0.1657    0.0015 @   0.9898 r
  U1951/Q (AND2X1)                                                0.2536    0.1789 @   1.1687 r
  io_cmd_o[104] (net)                           4      76.3691              0.0000     1.1687 r
  U1952/INP (NBUFFX2)                                             0.2553    0.0431 @   1.2117 r
  U1952/Z (NBUFFX2)                                               0.0434    0.0935     1.3053 r
  mem_cmd_o[104] (net)                          1       7.3057              0.0000     1.3053 r
  mem_cmd_o[104] (out)                                            0.0434    0.0026 &   1.3079 r
  data arrival time                                                                    1.3079

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3079
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5921


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff/data_r_reg_30_/CLK (DFFX1)                 0.2126    0.0000     0.4459 r
  fifo_1__mem_fifo/dff/data_r_reg_30_/Q (DFFX1)                   0.1531    0.2806 @   0.7265 f
  fifo_1__mem_fifo/dff/data_o[30] (net)         2      53.3786              0.0000     0.7265 f
  fifo_1__mem_fifo/dff/data_o[30] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.7265 f
  fifo_1__mem_fifo/data_o[30] (net)                    53.3786              0.0000     0.7265 f
  fifo_1__mem_fifo/data_o[30] (bsg_one_fifo_width_p570_3)                   0.0000     0.7265 f
  fifo_lo[77] (net)                                    53.3786              0.0000     0.7265 f
  U1816/IN2 (MUX21X1)                                             0.1536    0.0210 @   0.7476 f
  U1816/Q (MUX21X1)                                               0.2598    0.2175 @   0.9651 f
  n2647 (net)                                   1      80.8483              0.0000     0.9651 f
  icc_place1906/INP (NBUFFX2)                                     0.2600    0.0459 @   1.0110 f
  icc_place1906/Z (NBUFFX2)                                       0.2656    0.1795 @   1.1905 f
  mem_cmd_o[30] (net)                           4     155.1566              0.0000     1.1905 f
  icc_place1984/INP (NBUFFX2)                                     0.2789    0.0364 @   1.2269 f
  icc_place1984/Z (NBUFFX2)                                       0.0386    0.0804     1.3073 f
  io_cmd_o[30] (net)                            1       6.5562              0.0000     1.3073 f
  io_cmd_o[30] (out)                                              0.0386    0.0001 &   1.3074 f
  data arrival time                                                                    1.3074

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3074
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5926


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[97]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1901/INP (NBUFFX2)                                     0.3358    0.0139 @   0.8288 f
  icc_place1901/Z (NBUFFX2)                                       0.1534    0.1545 @   0.9833 f
  n2563 (net)                                  34      92.0836              0.0000     0.9833 f
  U1937/IN1 (AND2X1)                                              0.1534    0.0009 @   0.9842 f
  U1937/Q (AND2X1)                                                0.2644    0.1923 @   1.1765 f
  io_cmd_o[97] (net)                            4      77.8535              0.0000     1.1765 f
  U1938/INP (NBUFFX2)                                             0.2665    0.0405 @   1.2171 f
  U1938/Z (NBUFFX2)                                               0.0426    0.0838     1.3009 f
  mem_cmd_o[97] (net)                           1      10.2162              0.0000     1.3009 f
  mem_cmd_o[97] (out)                                             0.0426    0.0064 &   1.3073 f
  data arrival time                                                                    1.3073

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3073
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5927


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[120]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1901/INP (NBUFFX2)                                     0.3358    0.0139 @   0.8288 f
  icc_place1901/Z (NBUFFX2)                                       0.1534    0.1545 @   0.9833 f
  n2563 (net)                                  34      92.0836              0.0000     0.9833 f
  U1983/IN1 (AND2X1)                                              0.1535    0.0023 @   0.9856 f
  U1983/Q (AND2X1)                                                0.2398    0.1818 @   1.1674 f
  io_cmd_o[120] (net)                           4      70.5261              0.0000     1.1674 f
  U1984/INP (NBUFFX2)                                             0.2411    0.0534 @   1.2208 f
  U1984/Z (NBUFFX2)                                               0.0314    0.0727     1.2935 f
  mem_cmd_o[120] (net)                          1       2.0294              0.0000     1.2935 f
  mem_cmd_o[120] (out)                                            0.0314    0.0125 &   1.3060 f
  data arrival time                                                                    1.3060

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3060
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5940


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4464     0.4464
  fifo_1__mem_fifo/dff/data_r_reg_28_/CLK (DFFX1)                 0.2126    0.0000     0.4464 r
  fifo_1__mem_fifo/dff/data_r_reg_28_/Q (DFFX1)                   0.1257    0.2667 @   0.7131 f
  fifo_1__mem_fifo/dff/data_o[28] (net)         2      42.6250              0.0000     0.7131 f
  fifo_1__mem_fifo/dff/data_o[28] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.7131 f
  fifo_1__mem_fifo/data_o[28] (net)                    42.6250              0.0000     0.7131 f
  fifo_1__mem_fifo/data_o[28] (bsg_one_fifo_width_p570_3)                   0.0000     0.7131 f
  fifo_lo[75] (net)                                    42.6250              0.0000     0.7131 f
  U1812/IN2 (MUX21X1)                                             0.1259    0.0316 @   0.7448 f
  U1812/Q (MUX21X1)                                               0.2475    0.2007 @   0.9454 f
  n4553 (net)                                   1      74.5356              0.0000     0.9454 f
  icc_place1908/INP (NBUFFX2)                                     0.2489    0.1059 @   1.0513 f
  icc_place1908/Z (NBUFFX2)                                       0.2677    0.1751 @   1.2264 f
  mem_cmd_o[28] (net)                           4     155.7628              0.0000     1.2264 f
  mem_cmd_o[28] (out)                                             0.2957    0.0772 @   1.3036 f
  data arrival time                                                                    1.3036

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3036
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5964


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4461     0.4461
  fifo_1__mem_fifo/dff/data_r_reg_36_/CLK (DFFX1)                 0.2126    0.0000     0.4461 r
  fifo_1__mem_fifo/dff/data_r_reg_36_/Q (DFFX1)                   0.1432    0.2750 @   0.7211 f
  fifo_1__mem_fifo/dff/data_o[36] (net)         2      49.1692              0.0000     0.7211 f
  fifo_1__mem_fifo/dff/data_o[36] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.7211 f
  fifo_1__mem_fifo/data_o[36] (net)                    49.1692              0.0000     0.7211 f
  fifo_1__mem_fifo/data_o[36] (bsg_one_fifo_width_p570_3)                   0.0000     0.7211 f
  fifo_lo[83] (net)                                    49.1692              0.0000     0.7211 f
  U1828/IN2 (MUX21X1)                                             0.1438    0.0152 @   0.7364 f
  U1828/Q (MUX21X1)                                               0.2320    0.2007 @   0.9371 f
  n2646 (net)                                   1      70.6245              0.0000     0.9371 f
  icc_place1905/INP (NBUFFX2)                                     0.2322    0.0347 @   0.9717 f
  icc_place1905/Z (NBUFFX2)                                       0.3332    0.1940 @   1.1657 f
  mem_cmd_o[36] (net)                           5     197.3347              0.0000     1.1657 f
  mem_cmd_o[36] (out)                                             0.3643    0.1339 @   1.2996 f
  data arrival time                                                                    1.2996

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2996
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6004


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3791     0.3791
  fifo_0__mem_fifo/dff/data_r_reg_12_/CLK (DFFX1)                 0.1854    0.0000     0.3791 r
  fifo_0__mem_fifo/dff/data_r_reg_12_/Q (DFFX1)                   0.0832    0.2179     0.5970 r
  fifo_0__mem_fifo/dff/data_o[12] (net)         2      21.4744              0.0000     0.5970 r
  fifo_0__mem_fifo/dff/data_o[12] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5970 r
  fifo_0__mem_fifo/data_o[12] (net)                    21.4744              0.0000     0.5970 r
  fifo_0__mem_fifo/data_o[12] (bsg_one_fifo_width_p570_2)                   0.0000     0.5970 r
  fifo_lo[10] (net)                                    21.4744              0.0000     0.5970 r
  U1780/IN1 (MUX21X1)                                             0.0832    0.0044 &   0.6015 r
  U1780/Q (MUX21X1)                                               0.3069    0.2108 @   0.8123 r
  n2649 (net)                                   1      92.3777              0.0000     0.8123 r
  icc_place1909/INP (NBUFFX2)                                     0.3071    0.0746 @   0.8869 r
  icc_place1909/Z (NBUFFX2)                                       0.3581    0.2045 @   1.0913 r
  mem_cmd_o[12] (net)                           4     201.9305              0.0000     1.0913 r
  icc_place1987/INP (NBUFFX2)                                     0.3939    0.1005 @   1.1918 r
  icc_place1987/Z (NBUFFX2)                                       0.0479    0.1072     1.2991 r
  io_cmd_o[12] (net)                            1       5.5182              0.0000     1.2991 r
  io_cmd_o[12] (out)                                              0.0479    0.0001 &   1.2992 r
  data arrival time                                                                    1.2992

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2992
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6008


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4454     0.4454
  fifo_1__mem_fifo/dff/data_r_reg_17_/CLK (DFFX1)                 0.2126    0.0000     0.4454 r
  fifo_1__mem_fifo/dff/data_r_reg_17_/Q (DFFX1)                   0.1033    0.2547 @   0.7000 f
  fifo_1__mem_fifo/dff/data_o[17] (net)         2      33.3656              0.0000     0.7000 f
  fifo_1__mem_fifo/dff/data_o[17] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.7000 f
  fifo_1__mem_fifo/data_o[17] (net)                    33.3656              0.0000     0.7000 f
  fifo_1__mem_fifo/data_o[17] (bsg_one_fifo_width_p570_3)                   0.0000     0.7000 f
  fifo_lo[64] (net)                                    33.3656              0.0000     0.7000 f
  U1790/IN2 (MUX21X1)                                             0.1034    0.0069 @   0.7069 f
  U1790/Q (MUX21X1)                                               0.4404    0.2722 @   0.9791 f
  io_cmd_o[17] (net)                            4     134.5965              0.0000     0.9791 f
  U1791/INP (NBUFFX2)                                             0.4509    0.0736 @   1.0527 f
  U1791/Z (NBUFFX2)                                               0.1380    0.1430 @   1.1957 f
  mem_cmd_o[17] (net)                           1      71.6940              0.0000     1.1957 f
  mem_cmd_o[17] (out)                                             0.1400    0.1027 @   1.2983 f
  data arrival time                                                                    1.2983

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2983
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6017


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[116]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1901/INP (NBUFFX2)                                     0.3358    0.0139 @   0.8288 f
  icc_place1901/Z (NBUFFX2)                                       0.1534    0.1545 @   0.9833 f
  n2563 (net)                                  34      92.0836              0.0000     0.9833 f
  U1975/IN1 (AND2X1)                                              0.1534    0.0015 @   0.9848 f
  U1975/Q (AND2X1)                                                0.2242    0.1753 @   1.1602 f
  io_cmd_o[116] (net)                           4      64.9486              0.0000     1.1602 f
  U1976/INP (NBUFFX2)                                             0.2252    0.0613 @   1.2215 f
  U1976/Z (NBUFFX2)                                               0.0301    0.0708     1.2922 f
  mem_cmd_o[116] (net)                          1       1.5774              0.0000     1.2922 f
  mem_cmd_o[116] (out)                                            0.0301    0.0054 &   1.2976 f
  data arrival time                                                                    1.2976

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2976
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6024


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[93]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1901/INP (NBUFFX2)                                     0.3972    0.0140 @   0.8129 r
  icc_place1901/Z (NBUFFX2)                                       0.1657    0.1754 @   0.9883 r
  n2563 (net)                                  34      92.7635              0.0000     0.9883 r
  U1929/IN1 (AND2X1)                                              0.1657    0.0003 @   0.9886 r
  U1929/Q (AND2X1)                                                0.2200    0.1653 @   1.1539 r
  io_cmd_o[93] (net)                            4      65.4465              0.0000     1.1539 r
  U1930/INP (NBUFFX2)                                             0.2212    0.0307 @   1.1846 r
  U1930/Z (NBUFFX2)                                               0.0768    0.1093 @   1.2939 r
  mem_cmd_o[93] (net)                           1      31.6169              0.0000     1.2939 r
  mem_cmd_o[93] (out)                                             0.0772    0.0034 @   1.2973 r
  data arrival time                                                                    1.2973

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2973
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6027


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[111]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1901/INP (NBUFFX2)                                     0.3972    0.0140 @   0.8129 r
  icc_place1901/Z (NBUFFX2)                                       0.1657    0.1754 @   0.9883 r
  n2563 (net)                                  34      92.7635              0.0000     0.9883 r
  U1965/IN1 (AND2X1)                                              0.1657    0.0024 @   0.9906 r
  U1965/Q (AND2X1)                                                0.2288    0.1675 @   1.1581 r
  io_cmd_o[111] (net)                           4      67.4955              0.0000     1.1581 r
  U1966/INP (NBUFFX2)                                             0.2296    0.0186 @   1.1767 r
  U1966/Z (NBUFFX2)                                               0.0771    0.1108 @   1.2875 r
  mem_cmd_o[111] (net)                          1      31.7148              0.0000     1.2875 r
  mem_cmd_o[111] (out)                                            0.0773    0.0093 @   1.2969 r
  data arrival time                                                                    1.2969

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2969
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6031


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[104]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3338    0.3705 @   0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (net)                          123.6104              0.0000     0.8148 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8148 f
  n2395 (net)                                         123.6104              0.0000     0.8148 f
  icc_place1901/INP (NBUFFX2)                                     0.3358    0.0139 @   0.8288 f
  icc_place1901/Z (NBUFFX2)                                       0.1534    0.1545 @   0.9833 f
  n2563 (net)                                  34      92.0836              0.0000     0.9833 f
  U1951/IN1 (AND2X1)                                              0.1534    0.0015 @   0.9848 f
  U1951/Q (AND2X1)                                                0.2583    0.1901 @   1.1749 f
  io_cmd_o[104] (net)                           4      76.1443              0.0000     1.1749 f
  U1952/INP (NBUFFX2)                                             0.2600    0.0406 @   1.2155 f
  U1952/Z (NBUFFX2)                                               0.0388    0.0802     1.2957 f
  mem_cmd_o[104] (net)                          1       7.3057              0.0000     1.2957 f
  mem_cmd_o[104] (out)                                            0.0388    0.0011 &   1.2968 f
  data arrival time                                                                    1.2968

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2968
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6032


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[61]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2125    0.0000     0.4444 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3955    0.3545 @   0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (net)                          124.3801              0.0000     0.7988 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7988 r
  n2395 (net)                                         124.3801              0.0000     0.7988 r
  icc_place1901/INP (NBUFFX2)                                     0.3972    0.0140 @   0.8129 r
  icc_place1901/Z (NBUFFX2)                                       0.1657    0.1754 @   0.9883 r
  n2563 (net)                                  34      92.7635              0.0000     0.9883 r
  U1865/IN1 (AND2X1)                                              0.1662    0.0011 @   0.9894 r
  U1865/Q (AND2X1)                                                0.2109    0.1596 @   1.1490 r
  io_cmd_o[61] (net)                            4      61.4380              0.0000     1.1490 r
  U1866/INP (NBUFFX2)                                             0.2118    0.0603 @   1.2093 r
  U1866/Z (NBUFFX2)                                               0.0342    0.0813     1.2906 r
  mem_cmd_o[61] (net)                           1       2.1592              0.0000     1.2906 r
  mem_cmd_o[61] (out)                                             0.0342    0.0054 &   1.2960 r
  data arrival time                                                                    1.2960

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2960
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6040


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4461     0.4461
  fifo_1__mem_fifo/dff/data_r_reg_36_/CLK (DFFX1)                 0.2126    0.0000     0.4461 r
  fifo_1__mem_fifo/dff/data_r_reg_36_/Q (DFFX1)                   0.1690    0.2558 @   0.7019 r
  fifo_1__mem_fifo/dff/data_o[36] (net)         2      49.3380              0.0000     0.7019 r
  fifo_1__mem_fifo/dff/data_o[36] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.7019 r
  fifo_1__mem_fifo/data_o[36] (net)                    49.3380              0.0000     0.7019 r
  fifo_1__mem_fifo/data_o[36] (bsg_one_fifo_width_p570_3)                   0.0000     0.7019 r
  fifo_lo[83] (net)                                    49.3380              0.0000     0.7019 r
  U1828/IN2 (MUX21X1)                                             0.1695    0.0183 @   0.7202 r
  U1828/Q (MUX21X1)                                               0.2433    0.2018 @   0.9220 r
  n2646 (net)                                   1      70.6837              0.0000     0.9220 r
  icc_place1905/INP (NBUFFX2)                                     0.2435    0.0374 @   0.9594 r
  icc_place1905/Z (NBUFFX2)                                       0.3460    0.1973 @   1.1567 r
  mem_cmd_o[36] (net)                           5     197.7016              0.0000     1.1567 r
  mem_cmd_o[36] (out)                                             0.3760    0.1385 @   1.2952 r
  data arrival time                                                                    1.2952

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2952
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6048


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4457     0.4457
  fifo_1__mem_fifo/dff/data_r_reg_29_/CLK (DFFX1)                 0.2126    0.0000     0.4457 r
  fifo_1__mem_fifo/dff/data_r_reg_29_/Q (DFFX1)                   0.1483    0.2785 @   0.7241 f
  fifo_1__mem_fifo/dff/data_o[29] (net)         2      51.6514              0.0000     0.7241 f
  fifo_1__mem_fifo/dff/data_o[29] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.7241 f
  fifo_1__mem_fifo/data_o[29] (net)                    51.6514              0.0000     0.7241 f
  fifo_1__mem_fifo/data_o[29] (bsg_one_fifo_width_p570_3)                   0.0000     0.7241 f
  fifo_lo[76] (net)                                    51.6514              0.0000     0.7241 f
  U1814/IN2 (MUX21X1)                                             0.1488    0.0256 @   0.7497 f
  U1814/Q (MUX21X1)                                               0.1915    0.1763 @   0.9260 f
  n2648 (net)                                   1      54.6810              0.0000     0.9260 f
  icc_place1907/INP (NBUFFX2)                                     0.1924    0.0324 @   0.9584 f
  icc_place1907/Z (NBUFFX2)                                       0.3259    0.1870 @   1.1454 f
  mem_cmd_o[29] (net)                           4     192.8611              0.0000     1.1454 f
  mem_cmd_o[29] (out)                                             0.3575    0.1494 @   1.2948 f
  data arrival time                                                                    1.2948

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2948
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6052


1
