# ğŸ”‹ Analog Design of Low Dropout Regulator (LDO) in 45nm CMOS

---

## ğŸ“Œ Project Overview

This project presents the complete analog IC design flow of a PMOS-based Low Dropout Regulator (LDO) implemented in 45nm CMOS technology using Cadence Virtuoso.

The project includes:

- Transistor-level schematic design
- DC and Transient simulation
- Layout implementation
- DRC verification
- LVS verification
- Parasitic RC extraction (Quantus)
- Post-layout validation

---

## ğŸ¯ Key Specifications

| Parameter | Value |
|-----------|--------|
| Technology | 45nm CMOS |
| Output Voltage | 2.45 V |
| Load Current | ~49 ÂµA |
| PSRR | 13.62 dB |
| Architecture | PMOS Pass Transistor |
| Compensation | Internal Miller Compensation |

---

# ğŸ§  Architecture

The LDO consists of:

- Reference Voltage Generator  
- Folded Cascode Error Amplifier  
- PMOS Pass Transistor  
- Feedback Divider Network  
- Internal Compensation Network  

---

# ğŸ“Š Simulation Results

---

## ğŸ”¹ Error Amplifier Schematic

<img src="images/Error Amplifier Schematic.jpg" width="750">

---

## ğŸ”¹ Complete LDO Schematic

<img src="images/LDO Schematic.jpg" width="750">

---

## ğŸ”¹ Transient Response Analysis

<img src="images/Transient Response Analysis.jpg" width="750">

### Observation:
- Smooth startup behavior
- No overshoot
- Output settles near **2.45 V**
- Stable compensation
- Minimal ripple in steady-state

---

## ğŸ”¹ DC Sweep Analysis

<img src="images/DC Response.jpg" width="750">

### Observation:
- Linear rise initially
- Proper dropout transition
- Stable regulation once Vin > Vout + Vdrop
- No discontinuities

---

# ğŸ§± Physical Layout & Verification

---

## ğŸ”¹ LDO Layout Design

<img src="images/LDO Layout Design.jpg" width="750">

---

## ğŸ”¹ DRC Check

<img src="images/DRC Check.jpg" width="750">

âœ” No Design Rule Violations  
âœ” Layout meets 45nm PDK constraints  

---

## ğŸ”¹ LVS Match

<img src="images/LVS Match.jpg" width="750">

âœ” Layout matches schematic  
âœ” No shorts or opens  

---

## ğŸ”¹ Quantus RC Extraction

<img src="images/Quantus Run.jpg" width="750">

---

## ğŸ”¹ RC Extracted Layout

<img src="images/RC Extraction.jpg" width="750">

âœ” Parasitic resistances included  
âœ” Parasitic capacitances included  
âœ” Post-layout stability verified  

---

# ğŸ“ Performance Analysis

## PSRR Calculation

PSRR = 20 log (VR_supply / VR_out)

Calculated PSRR:

**13.62 dB**

---

## Power Dissipation

Using:

Pd = Vin Ã— Iin

Calculated:

**â‰ˆ 0.125 W**

Both analytical and simulation results matched.

---

# ğŸ›  Tools Used

- Cadence Virtuoso
- Spectre Simulator
- ADE
- Assura DRC/LVS
- Quantus QRC

---

# ğŸ“ˆ Applications

- SoC Power Management
- IoT Devices
- RF Circuits
- Mixed-Signal ICs
- Low Power Systems

---

# ğŸ† Project Highlights

âœ” Complete Custom Analog IC Flow  
âœ” 45nm CMOS Technology Experience  
âœ” DRC Clean  
âœ” LVS Match  
âœ” Post-layout Validation  
âœ” Fabrication-ready Layout  

---

## ğŸ‘¨â€ğŸ’» Authors

Abhishek H J  
Anirudh H S  
Hemanth Kumar M M  

---

