Info: Generated by version: 22.4 build 94
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/wisig321/Videos/G1/ip/qsys_top/rst_in.ip --block-symbol-file --output-directory=/home/wisig321/Videos/G1/ip/qsys_top/rst_in --family=Agilex --part=AGFB014R24B2E2V
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/wisig321/Videos/G1/ip/qsys_top/rst_in.ip --synthesis=VERILOG --output-directory=/home/wisig321/Videos/G1/ip/qsys_top/rst_in --family=Agilex --part=AGFB014R24B2E2V
Info: rst_in: "Transforming system: rst_in"
Info: rst_in: "Naming system components in system: rst_in"
Info: rst_in: "Processing generation queue"
Info: rst_in: "Generating: rst_in"
Info: rst_in: Done "rst_in" with 1 modules, 1 files
Info: Finished: Create HDL design files for synthesis
