// Seed: 1253514812
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  struct packed {
    logic id_5;
    logic id_6;
  } [1 'b0 : 1  *  !  1] id_7;
endmodule
module module_1 #(
    parameter id_1 = 32'd42
) (
    output tri0 id_0,
    input tri0 _id_1,
    input supply1 id_2,
    output tri0 id_3,
    input tri1 id_4,
    input tri0 id_5,
    input uwire id_6,
    output tri1 id_7,
    input wire id_8,
    output tri id_9,
    output tri1 id_10
);
  wire id_12;
  ;
  logic id_13 [-1 : -1];
  logic id_14;
  xor primCall (id_9, id_14, id_13, id_4, id_2, id_8, id_15, id_5, id_6, id_12);
  logic id_15;
  module_0 modCall_1 (
      id_14,
      id_12,
      id_14,
      id_14
  );
  wire [-1 : id_1] id_16, id_17;
  assign id_15 = id_17;
  always $clog2(55);
  ;
endmodule
