Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.36 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.36 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\projects\prj_fpga_xilinx\prj_VE-XC6SLX9\xc6_prj\projects\spartan6_first\ipcore_dir\clk_wiz_v3_6.v" into library work
Parsing module <clk_wiz_v3_6>.
Analyzing Verilog file "E:\projects\prj_fpga_xilinx\prj_VE-XC6SLX9\xc6_prj\projects\spartan6_first\hvsync.v" into library work
Parsing module <hvsync>.
Analyzing Verilog file "E:\projects\prj_fpga_xilinx\prj_VE-XC6SLX9\xc6_prj\projects\spartan6_first\main.vf" into library work
Parsing module <main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <main>.

Elaborating module <hvsync>.
WARNING:HDLCompiler:1127 - "E:\projects\prj_fpga_xilinx\prj_VE-XC6SLX9\xc6_prj\projects\spartan6_first\hvsync.v" Line 78: Assignment to visible ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\projects\prj_fpga_xilinx\prj_VE-XC6SLX9\xc6_prj\projects\spartan6_first\hvsync.v" Line 79: Assignment to rvisible ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\projects\prj_fpga_xilinx\prj_VE-XC6SLX9\xc6_prj\projects\spartan6_first\hvsync.v" Line 80: Assignment to gvisible ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\projects\prj_fpga_xilinx\prj_VE-XC6SLX9\xc6_prj\projects\spartan6_first\hvsync.v" Line 81: Assignment to bvisible ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "E:\projects\prj_fpga_xilinx\prj_VE-XC6SLX9\xc6_prj\projects\spartan6_first\hvsync.v" Line 105: Result of 6-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\projects\prj_fpga_xilinx\prj_VE-XC6SLX9\xc6_prj\projects\spartan6_first\hvsync.v" Line 106: Result of 8-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\projects\prj_fpga_xilinx\prj_VE-XC6SLX9\xc6_prj\projects\spartan6_first\hvsync.v" Line 107: Result of 10-bit expression is truncated to fit in 4-bit target.

Elaborating module <clk_wiz_v3_6>.

Elaborating module <IBUFG>.

Elaborating module <DCM_SP(CLKDV_DIVIDE=2.0,CLKFX_DIVIDE=10,CLKFX_MULTIPLY=27,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=20.0,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="1X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "E:\projects\prj_fpga_xilinx\prj_VE-XC6SLX9\xc6_prj\projects\spartan6_first\ipcore_dir\clk_wiz_v3_6.v" Line 126: Assignment to locked_int ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\projects\prj_fpga_xilinx\prj_VE-XC6SLX9\xc6_prj\projects\spartan6_first\ipcore_dir\clk_wiz_v3_6.v" Line 127: Assignment to status_int ignored, since the identifier is never used

Elaborating module <BUFG>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "E:\projects\prj_fpga_xilinx\prj_VE-XC6SLX9\xc6_prj\projects\spartan6_first\main.vf".
    Summary:
	no macro.
Unit <main> synthesized.

Synthesizing Unit <hvsync>.
    Related source file is "E:\projects\prj_fpga_xilinx\prj_VE-XC6SLX9\xc6_prj\projects\spartan6_first\hvsync.v".
        horz_front_porch = 16
        horz_sync = 144
        horz_back_porch = 248
        horz_addr_time = 1280
        vert_front_porch = 1
        vert_sync = 3
        vert_back_porch = 38
        vert_addr_time = 1024
    Found 1-bit register for signal <hvisible>.
    Found 12-bit register for signal <pixel_count>.
    Found 1-bit register for signal <vsync>.
    Found 1-bit register for signal <vvisible>.
    Found 12-bit register for signal <line_count>.
    Found 1-bit register for signal <hsync>.
    Found 12-bit adder for signal <pixel_count[11]_GND_2_o_add_5_OUT> created at line 61.
    Found 12-bit adder for signal <line_count[11]_GND_2_o_add_13_OUT> created at line 73.
    Found 12-bit comparator greater for signal <pixel_count[11]_GND_2_o_LessThan_2_o> created at line 56
    Found 12-bit comparator lessequal for signal <n0001> created at line 57
    Found 12-bit comparator greater for signal <pixel_count[11]_GND_2_o_LessThan_4_o> created at line 58
    Found 12-bit comparator greater for signal <pixel_count[11]_GND_2_o_LessThan_5_o> created at line 60
    Found 12-bit comparator greater for signal <line_count[11]_GND_2_o_LessThan_10_o> created at line 68
    Found 12-bit comparator lessequal for signal <n0012> created at line 69
    Found 12-bit comparator greater for signal <line_count[11]_GND_2_o_LessThan_12_o> created at line 70
    Found 12-bit comparator greater for signal <line_count[11]_GND_2_o_LessThan_13_o> created at line 72
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <hvsync> synthesized.

Synthesizing Unit <clk_wiz_v3_6>.
    Related source file is "E:\projects\prj_fpga_xilinx\prj_VE-XC6SLX9\xc6_prj\projects\spartan6_first\ipcore_dir\clk_wiz_v3_6.v".
    Summary:
	no macro.
Unit <clk_wiz_v3_6> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 12-bit adder                                          : 2
# Registers                                            : 6
 1-bit register                                        : 4
 12-bit register                                       : 2
# Comparators                                          : 8
 12-bit comparator greater                             : 6
 12-bit comparator lessequal                           : 2
# Multiplexers                                         : 3
 4-bit 2-to-1 multiplexer                              : 3
# Xors                                                 : 1
 12-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <hvsync>.
The following registers are absorbed into counter <pixel_count>: 1 register on signal <pixel_count>.
The following registers are absorbed into counter <line_count>: 1 register on signal <line_count>.
Unit <hvsync> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 12-bit up counter                                     : 2
# Registers                                            : 4
 Flip-Flops                                            : 4
# Comparators                                          : 8
 12-bit comparator greater                             : 6
 12-bit comparator lessequal                           : 2
# Multiplexers                                         : 3
 4-bit 2-to-1 multiplexer                              : 3
# Xors                                                 : 1
 12-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <main> ...

Optimizing unit <hvsync> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 28
 Flip-Flops                                            : 28

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 107
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 22
#      LUT2                        : 1
#      LUT3                        : 2
#      LUT4                        : 9
#      LUT5                        : 15
#      LUT6                        : 7
#      MUXCY                       : 22
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 24
# FlipFlops/Latches                : 28
#      FD                          : 16
#      FDR                         : 12
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 15
#      IBUFG                       : 1
#      OBUF                        : 14
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              28  out of  11440     0%  
 Number of Slice LUTs:                   58  out of   5720     1%  
    Number used as Logic:                58  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     58
   Number with an unused Flip Flop:      30  out of     58    51%  
   Number with an unused LUT:             0  out of     58     0%  
   Number of fully used LUT-FF pairs:    28  out of     58    48%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    102    14%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------+-------+
Clock Signal                       | Clock buffer(FF name)     | Load  |
-----------------------------------+---------------------------+-------+
XLXI_1/hsync                       | NONE(XLXI_1/line_count_11)| 14    |
CLKI                               | DCM_SP:CLKFX              | 14    |
-----------------------------------+---------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 8.145ns (Maximum Frequency: 122.773MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 4.887ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/hsync'
  Clock period: 4.659ns (frequency: 214.643MHz)
  Total number of paths / destination ports: 247 / 26
-------------------------------------------------------------------------
Delay:               4.659ns (Levels of Logic = 3)
  Source:            XLXI_1/line_count_9 (FF)
  Destination:       XLXI_1/line_count_11 (FF)
  Source Clock:      XLXI_1/hsync rising
  Destination Clock: XLXI_1/hsync rising

  Data Path: XLXI_1/line_count_9 to XLXI_1/line_count_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.447   0.962  XLXI_1/line_count_9 (XLXI_1/line_count_9)
     LUT4:I0->O            1   0.203   0.580  XLXI_1/line_count[11]_GND_2_o_LessThan_13_o_inv1_SW0 (N4)
     LUT6:I5->O            2   0.205   0.721  XLXI_1/line_count[11]_GND_2_o_LessThan_13_o_inv1 (XLXI_1/line_count[11]_GND_2_o_LessThan_13_o_inv1)
     LUT3:I1->O           12   0.203   0.908  XLXI_1/line_count[11]_GND_2_o_LessThan_13_o_inv2 (XLXI_1/line_count[11]_GND_2_o_LessThan_13_o_inv)
     FDR:R                     0.430          XLXI_1/line_count_0
    ----------------------------------------
    Total                      4.659ns (1.488ns logic, 3.171ns route)
                                       (31.9% logic, 68.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLKI'
  Clock period: 8.145ns (frequency: 122.773MHz)
  Total number of paths / destination ports: 203 / 14
-------------------------------------------------------------------------
Delay:               3.017ns (Levels of Logic = 5)
  Source:            XLXI_1/pixel_count_9 (FF)
  Destination:       XLXI_1/pixel_count_11 (FF)
  Source Clock:      CLKI rising 2.7X
  Destination Clock: CLKI rising 2.7X

  Data Path: XLXI_1/pixel_count_9 to XLXI_1/pixel_count_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              16   0.447   1.005  XLXI_1/pixel_count_9 (XLXI_1/pixel_count_9)
     LUT1:I0->O            1   0.205   0.000  XLXI_1/Mcount_pixel_count_cy<9>_rt (XLXI_1/Mcount_pixel_count_cy<9>_rt)
     MUXCY:S->O            1   0.172   0.000  XLXI_1/Mcount_pixel_count_cy<9> (XLXI_1/Mcount_pixel_count_cy<9>)
     MUXCY:CI->O           0   0.019   0.000  XLXI_1/Mcount_pixel_count_cy<10> (XLXI_1/Mcount_pixel_count_cy<10>)
     XORCY:CI->O           1   0.180   0.684  XLXI_1/Mcount_pixel_count_xor<11> (XLXI_1/Result<11>1)
     LUT5:I3->O            1   0.203   0.000  XLXI_1/pixel_count_11_rstpot (XLXI_1/pixel_count_11_rstpot)
     FD:D                      0.102          XLXI_1/pixel_count_11
    ----------------------------------------
    Total                      3.017ns (1.328ns logic, 1.689ns route)
                                       (44.0% logic, 56.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLKI'
  Total number of paths / destination ports: 25 / 13
-------------------------------------------------------------------------
Offset:              4.887ns (Levels of Logic = 2)
  Source:            XLXI_1/hvisible (FF)
  Destination:       B<3> (PAD)
  Source Clock:      CLKI rising 2.7X

  Data Path: XLXI_1/hvisible to B<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.447   1.050  XLXI_1/hvisible (XLXI_1/hvisible)
     LUT4:I0->O            2   0.203   0.616  XLXI_1/g<0>11 (B_2_OBUF)
     OBUF:I->O                 2.571          B_2_OBUF (B<2>)
    ----------------------------------------
    Total                      4.887ns (3.221ns logic, 1.666ns route)
                                       (65.9% logic, 34.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_1/hsync'
  Total number of paths / destination ports: 25 / 13
-------------------------------------------------------------------------
Offset:              4.870ns (Levels of Logic = 2)
  Source:            XLXI_1/vvisible (FF)
  Destination:       B<3> (PAD)
  Source Clock:      XLXI_1/hsync rising

  Data Path: XLXI_1/vvisible to B<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.447   1.031  XLXI_1/vvisible (XLXI_1/vvisible)
     LUT4:I1->O            2   0.205   0.616  XLXI_1/g<0>11 (B_2_OBUF)
     OBUF:I->O                 2.571          B_2_OBUF (B<2>)
    ----------------------------------------
    Total                      4.870ns (3.223ns logic, 1.647ns route)
                                       (66.2% logic, 33.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLKI
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKI           |    3.017|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/hsync
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_1/hsync   |    4.659|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 20.00 secs
Total CPU time to Xst completion: 19.48 secs
 
--> 

Total memory usage is 339440 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    1 (   0 filtered)

