
*** Running vivado
    with args -log system_axi_smc_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_axi_smc_0.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed Oct  1 10:36:34 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source system_axi_smc_0.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_smc_0
Command: synth_design -top system_axi_smc_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16924
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1114.031 ; gain = 472.715
---------------------------------------------------------------------------------
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_44/synth/bd_44e3_aroutsw_0.sv:94]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_45/synth/bd_44e3_routsw_0.sv:83]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_45/synth/bd_44e3_routsw_0.sv:84]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_46/synth/bd_44e3_awoutsw_0.sv:94]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_47/synth/bd_44e3_woutsw_0.sv:94]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_48/synth/bd_44e3_boutsw_0.sv:83]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_48/synth/bd_44e3_boutsw_0.sv:84]
INFO: [Synth 8-6157] synthesizing module 'system_axi_smc_0' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/synth/system_axi_smc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_1LX95IS' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:1174]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_one_0' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_20/synth/bd_44e3_one_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_9_xlconstant' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_9_xlconstant' (0#1) [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_one_0' (0#1) [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_20/synth/bd_44e3_one_0.v:53]
INFO: [Synth 8-638] synthesizing module 'bd_44e3_psr_aclk_0' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_26/synth/bd_44e3_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_26/synth/bd_44e3_psr_aclk_0.vhd:139]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1399]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1415]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1441]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1464]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1488]
INFO: [Synth 8-638] synthesizing module 'lpf' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at 'E:/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149029' bound to instance 'POR_SRL_I' of component 'SRL16' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [E:/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149029]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [E:/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149029]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'bd_44e3_psr_aclk_0' (0#1) [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_26/synth/bd_44e3_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_44e3_psr_aclk_0' is unconnected for instance 'psr_aclk' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:1212]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_44e3_psr_aclk_0' is unconnected for instance 'psr_aclk' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:1212]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_44e3_psr_aclk_0' is unconnected for instance 'psr_aclk' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:1212]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_44e3_psr_aclk_0' is unconnected for instance 'psr_aclk' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:1212]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_44e3_psr_aclk_0' has 10 connections declared, but only 6 given [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:1212]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_1LX95IS' (0#1) [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:1174]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_B7U41B' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:1463]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_m00e_0' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_69/synth/bd_44e3_m00e_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [E:/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [E:/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_m00e_0' (0#1) [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_69/synth/bd_44e3_m00e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_B7U41B' (0#1) [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:1463]
INFO: [Synth 8-6157] synthesizing module 'm00_nodes_imp_XE3MPV' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:1705]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_m00arn_0' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_64/synth/bd_44e3_m00arn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_m00arn_0' (0#1) [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_64/synth/bd_44e3_m00arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_m00awn_0' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_66/synth/bd_44e3_m00awn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_m00awn_0' (0#1) [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_66/synth/bd_44e3_m00awn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_m00bn_0' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_68/synth/bd_44e3_m00bn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_m00bn_0' (0#1) [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_68/synth/bd_44e3_m00bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_m00rn_0' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_65/synth/bd_44e3_m00rn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_m00rn_0' (0#1) [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_65/synth/bd_44e3_m00rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_m00wn_0' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_67/synth/bd_44e3_m00wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_m00wn_0' (0#1) [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_67/synth/bd_44e3_m00wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_nodes_imp_XE3MPV' (0#1) [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:1705]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_m00s2a_0' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_63/synth/bd_44e3_m00s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_m00s2a_0' (0#1) [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_63/synth/bd_44e3_m00s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'm01_exit_pipeline_imp_HK02SV' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:1947]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_m01e_0' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_76/synth/bd_44e3_m01e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_m01e_0' (0#1) [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_76/synth/bd_44e3_m01e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm01_exit_pipeline_imp_HK02SV' (0#1) [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:1947]
INFO: [Synth 8-6157] synthesizing module 'm01_nodes_imp_1RMTSC5' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:2189]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_m01arn_0' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_71/synth/bd_44e3_m01arn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_m01arn_0' (0#1) [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_71/synth/bd_44e3_m01arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_m01awn_0' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_73/synth/bd_44e3_m01awn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_m01awn_0' (0#1) [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_73/synth/bd_44e3_m01awn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_m01bn_0' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_75/synth/bd_44e3_m01bn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_m01bn_0' (0#1) [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_75/synth/bd_44e3_m01bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_m01rn_0' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_72/synth/bd_44e3_m01rn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_m01rn_0' (0#1) [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_72/synth/bd_44e3_m01rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_m01wn_0' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_74/synth/bd_44e3_m01wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_m01wn_0' (0#1) [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_74/synth/bd_44e3_m01wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm01_nodes_imp_1RMTSC5' (0#1) [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:2189]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_m01s2a_0' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_70/synth/bd_44e3_m01s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_m01s2a_0' (0#1) [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_70/synth/bd_44e3_m01s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_s00a2s_0' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_57/synth/bd_44e3_s00a2s_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_s00a2s_0' (0#1) [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_57/synth/bd_44e3_s00a2s_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_1BIQ3N0' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:2431]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_s00mmu_0' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_54/synth/bd_44e3_s00mmu_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_s00mmu_0' (0#1) [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_54/synth/bd_44e3_s00mmu_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_s00sic_0' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_56/synth/bd_44e3_s00sic_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_s00sic_0' (0#1) [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_56/synth/bd_44e3_s00sic_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_s00tr_0' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_55/synth/bd_44e3_s00tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_s00tr_0' (0#1) [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_55/synth/bd_44e3_s00tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_1BIQ3N0' (0#1) [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:2431]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_1GZQO6U' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:3007]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_sarn_0' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_58/synth/bd_44e3_sarn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_sarn_0' (0#1) [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_58/synth/bd_44e3_sarn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_sawn_0' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_60/synth/bd_44e3_sawn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_sawn_0' (0#1) [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_60/synth/bd_44e3_sawn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_sbn_0' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_62/synth/bd_44e3_sbn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_sbn_0' (0#1) [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_62/synth/bd_44e3_sbn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_srn_0' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_59/synth/bd_44e3_srn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_srn_0' (0#1) [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_59/synth/bd_44e3_srn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_swn_0' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_61/synth/bd_44e3_swn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_swn_0' (0#1) [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_61/synth/bd_44e3_swn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_1GZQO6U' (0#1) [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:3007]
INFO: [Synth 8-6157] synthesizing module 'switchboards_imp_1N40MOY' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:3249]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_arinsw_0' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_33/synth/bd_44e3_arinsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_arinsw_0' (0#1) [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_33/synth/bd_44e3_arinsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_aroutsw_0' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_44/synth/bd_44e3_aroutsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_aroutsw_0' (0#1) [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_44/synth/bd_44e3_aroutsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_awinsw_0' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_41/synth/bd_44e3_awinsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_awinsw_0' (0#1) [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_41/synth/bd_44e3_awinsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_awoutsw_0' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_46/synth/bd_44e3_awoutsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_awoutsw_0' (0#1) [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_46/synth/bd_44e3_awoutsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_binsw_0' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_43/synth/bd_44e3_binsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_binsw_0' (0#1) [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_43/synth/bd_44e3_binsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_boutsw_0' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_48/synth/bd_44e3_boutsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_boutsw_0' (0#1) [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_48/synth/bd_44e3_boutsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'i_nodes_imp_4RJFMI' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:1221]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_arni_0' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_49/synth/bd_44e3_arni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_arni_0' (0#1) [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_49/synth/bd_44e3_arni_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_awni_0' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_51/synth/bd_44e3_awni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_awni_0' (0#1) [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_51/synth/bd_44e3_awni_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_bni_0' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_53/synth/bd_44e3_bni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_bni_0' (0#1) [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_53/synth/bd_44e3_bni_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_rni_0' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_50/synth/bd_44e3_rni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_rni_0' (0#1) [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_50/synth/bd_44e3_rni_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_wni_0' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_52/synth/bd_44e3_wni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_wni_0' (0#1) [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_52/synth/bd_44e3_wni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'i_nodes_imp_4RJFMI' (0#1) [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:1221]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_rinsw_0' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_40/synth/bd_44e3_rinsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_rinsw_0' (0#1) [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_40/synth/bd_44e3_rinsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_routsw_0' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_45/synth/bd_44e3_routsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_routsw_0' (0#1) [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_45/synth/bd_44e3_routsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_winsw_0' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_42/synth/bd_44e3_winsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_winsw_0' (0#1) [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_42/synth/bd_44e3_winsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_woutsw_0' [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_47/synth/bd_44e3_woutsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_woutsw_0' (0#1) [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_47/synth/bd_44e3_woutsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'switchboards_imp_1N40MOY' (0#1) [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:3249]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3' (0#1) [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:10]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_smc_0' (0#1) [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/synth/system_axi_smc_0.v:53]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_1LX95IS does not have driver. [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:1194]
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[0] in module sc_util_v1_0_4_onehot_to_binary__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[1] in module sc_switchboard_v1_0_8_top__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[0] in module sc_switchboard_v1_0_8_top__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[0] in module sc_switchboard_v1_0_8_top__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[0] in module sc_util_v1_0_4_onehot_to_binary__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[1] in module sc_switchboard_v1_0_8_top__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[0] in module sc_switchboard_v1_0_8_top__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[0] in module sc_util_v1_0_4_onehot_to_binary is either unconnected or has no load
WARNING: [Synth 8-7129] Port slow_clk in module sc_util_v1_0_4_sample_cycle_ratio is either unconnected or has no load
WARNING: [Synth 8-7129] Port fast_clk in module sc_util_v1_0_4_sample_cycle_ratio is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_node_v1_0_17_reg_slice3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_node_v1_0_17_reg_slice3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_node_v1_0_17_reg_slice3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_node_v1_0_17_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_node_v1_0_17_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_node_v1_0_17_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_req[0] in module sc_node_v1_0_17_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_info[0] in module sc_node_v1_0_17_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tvalid in module sc_node_v1_0_17_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[15] in module sc_node_v1_0_17_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[14] in module sc_node_v1_0_17_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[13] in module sc_node_v1_0_17_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[12] in module sc_node_v1_0_17_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[11] in module sc_node_v1_0_17_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[10] in module sc_node_v1_0_17_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[9] in module sc_node_v1_0_17_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[8] in module sc_node_v1_0_17_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[7] in module sc_node_v1_0_17_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[6] in module sc_node_v1_0_17_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[5] in module sc_node_v1_0_17_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[4] in module sc_node_v1_0_17_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[3] in module sc_node_v1_0_17_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[2] in module sc_node_v1_0_17_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[1] in module sc_node_v1_0_17_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[0] in module sc_node_v1_0_17_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_arb_tready in module sc_node_v1_0_17_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_sc_aclken in module sc_node_v1_0_17_top__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[0] in module sc_util_v1_0_4_onehot_to_binary__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[54] in module sc_node_v1_0_17_ingress__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[53] in module sc_node_v1_0_17_ingress__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_node_v1_0_17_reg_slice3__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_node_v1_0_17_reg_slice3__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_node_v1_0_17_reg_slice3__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_node_v1_0_17_fi_regulator is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_info[1] in module sc_node_v1_0_17_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_info[0] in module sc_node_v1_0_17_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tvalid in module sc_node_v1_0_17_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[15] in module sc_node_v1_0_17_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[14] in module sc_node_v1_0_17_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[13] in module sc_node_v1_0_17_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[12] in module sc_node_v1_0_17_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[11] in module sc_node_v1_0_17_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[10] in module sc_node_v1_0_17_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[9] in module sc_node_v1_0_17_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[8] in module sc_node_v1_0_17_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[7] in module sc_node_v1_0_17_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[6] in module sc_node_v1_0_17_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[5] in module sc_node_v1_0_17_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[4] in module sc_node_v1_0_17_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[3] in module sc_node_v1_0_17_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[2] in module sc_node_v1_0_17_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[1] in module sc_node_v1_0_17_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[0] in module sc_node_v1_0_17_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_arb_tready in module sc_node_v1_0_17_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_sc_aclken in module sc_node_v1_0_17_top__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[8] in module sc_node_v1_0_17_ingress__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[7] in module sc_node_v1_0_17_ingress__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_info[1] in module sc_node_v1_0_17_si_handler__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_info[0] in module sc_node_v1_0_17_si_handler__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tvalid in module sc_node_v1_0_17_si_handler__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[15] in module sc_node_v1_0_17_si_handler__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[14] in module sc_node_v1_0_17_si_handler__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[13] in module sc_node_v1_0_17_si_handler__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[12] in module sc_node_v1_0_17_si_handler__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[11] in module sc_node_v1_0_17_si_handler__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[10] in module sc_node_v1_0_17_si_handler__parameterized6 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1331.684 ; gain = 690.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1331.684 ; gain = 690.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1331.684 ; gain = 690.367
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.922 . Memory (MB): peak = 1331.684 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/ooc.xdc] for cell 'inst'
Parsing XDC File [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_26/bd_44e3_psr_aclk_0_board.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_26/bd_44e3_psr_aclk_0_board.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Parsing XDC File [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_26/bd_44e3_psr_aclk_0.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_26/bd_44e3_psr_aclk_0.xdc] for cell 'inst/clk_map/psr_aclk/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_26/bd_44e3_psr_aclk_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_axi_smc_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_axi_smc_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/smartconnect.xdc] for cell 'inst'
Finished Parsing XDC File [e:/EDABK/labs/lab_2/lab_2.gen/sources_1/bd/system/ip/system_axi_smc_0/smartconnect.xdc] for cell 'inst'
Parsing XDC File [E:/EDABK/labs/lab_2/lab_2.runs/system_axi_smc_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/EDABK/labs/lab_2/lab_2.runs/system_axi_smc_0_synth_1/dont_touch.xdc]
INFO: [Project 1-1714] 45 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1603.633 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.136 . Memory (MB): peak = 1620.816 ; gain = 17.184
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1620.816 ; gain = 979.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1620.816 ; gain = 979.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  E:/EDABK/labs/lab_2/lab_2.runs/system_axi_smc_0_synth_1/dont_touch.xdc, line 204).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/switchboards/i_nodes/i_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/switchboards/i_nodes/i_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/switchboards/i_nodes/i_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/switchboards/i_nodes/i_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/switchboards/i_nodes/i_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1620.816 ; gain = 979.500
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_14_decerr_slave'
INFO: [Synth 8-802] inferred FSM for state register 'gen_endpoint.w_state_reg' in module 'sc_mmu_v1_0_14_top'
INFO: [Synth 8-802] inferred FSM for state register 'gen_endpoint.r_state_reg' in module 'sc_mmu_v1_0_14_top'
INFO: [Synth 8-802] inferred FSM for state register 'w_state_reg' in module 'sc_si_converter_v1_0_14_axilite_conv'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'sc_si_converter_v1_0_14_axilite_conv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_14_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 | 00000000000000000000000000000000
*
                 W_STALL |                               01 | 00000000000000000000000000000001
               W_PENDING |                               10 | 00000000000000000000000000000010
                W_DECERR |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_endpoint.w_state_reg' using encoding 'sequential' in module 'sc_mmu_v1_0_14_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 | 00000000000000000000000000000000
*
                 R_STALL |                               01 | 00000000000000000000000000000001
               R_PENDING |                               10 | 00000000000000000000000000000010
                R_DECERR |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_endpoint.r_state_reg' using encoding 'sequential' in module 'sc_mmu_v1_0_14_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  W_IDLE |                              000 | 00000000000000000000000000000000
                    W_RX |                              001 | 00000000000000000000000000000001
                    W_TX |                              010 | 00000000000000000000000000000010
              W_COMPLETE |                              011 | 00000000000000000000000000000100
               W_RECOVER |                              100 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'w_state_reg' using encoding 'sequential' in module 'sc_si_converter_v1_0_14_axilite_conv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  R_IDLE |                               00 | 00000000000000000000000000000000
               R_PENDING |                               01 | 00000000000000000000000000000001
                    R_RX |                               10 | 00000000000000000000000000000010
                    R_TX |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'sequential' in module 'sc_si_converter_v1_0_14_axilite_conv'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1620.816 ; gain = 979.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 20    
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 4     
	   3 Input    1 Bit       Adders := 8     
	   2 Input    1 Bit       Adders := 5     
+---XORs : 
	   2 Input      1 Bit         XORs := 82    
+---Registers : 
	             2178 Bit    Registers := 4     
	              512 Bit    Registers := 1     
	              160 Bit    Registers := 2     
	               74 Bit    Registers := 1     
	               71 Bit    Registers := 1     
	               64 Bit    Registers := 4     
	               47 Bit    Registers := 2     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               25 Bit    Registers := 1     
	               12 Bit    Registers := 5     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 22    
	                3 Bit    Registers := 52    
	                2 Bit    Registers := 20    
	                1 Bit    Registers := 274   
+---Muxes : 
	   2 Input 2178 Bit        Muxes := 2     
	   2 Input  145 Bit        Muxes := 6     
	   2 Input   55 Bit        Muxes := 5     
	   2 Input   32 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 7     
	   5 Input   12 Bit        Muxes := 1     
	   5 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 5     
	   2 Input    8 Bit        Muxes := 3     
	   4 Input    8 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 7     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 5     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 41    
	   4 Input    2 Bit        Muxes := 6     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 129   
	   3 Input    1 Bit        Muxes := 8     
	   6 Input    1 Bit        Muxes := 8     
	   4 Input    1 Bit        Muxes := 25    
	   7 Input    1 Bit        Muxes := 4     
	   5 Input    1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module bd_44e3.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module bd_44e3.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module bd_44e3.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module bd_44e3.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module bd_44e3.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module bd_44e3.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module bd_44e3.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module bd_44e3.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/FDRE_inst) is unused and will be removed from module bd_44e3.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module bd_44e3.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module bd_44e3.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N) is unused and will be removed from module bd_44e3.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1620.816 ; gain = 979.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1620.816 ; gain = 979.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1620.816 ; gain = 979.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1620.816 ; gain = 979.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1772.539 ; gain = 1131.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1772.539 ; gain = 1131.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1772.539 ; gain = 1131.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1772.539 ; gain = 1131.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1772.539 ; gain = 1131.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1772.539 ; gain = 1131.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     5|
|2     |LUT1   |   124|
|3     |LUT2   |   114|
|4     |LUT3   |   187|
|5     |LUT4   |    88|
|6     |LUT5   |   101|
|7     |LUT6   |   127|
|8     |SRL16  |     1|
|9     |FDCE   |   135|
|10    |FDR    |     4|
|11    |FDRE   |   581|
|12    |FDSE   |    30|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1772.539 ; gain = 1131.223
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18456 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 1772.539 ; gain = 842.090
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1772.539 ; gain = 1131.223
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 1772.539 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1785.328 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  FDR => FDRE: 4 instances
  SRL16 => SRL16E: 1 instance 

Synth Design complete | Checksum: 6999d8bc
INFO: [Common 17-83] Releasing license: Synthesis
162 Infos, 126 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:56 . Memory (MB): peak = 1785.328 ; gain = 1400.242
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1785.328 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/EDABK/labs/lab_2/lab_2.runs/system_axi_smc_0_synth_1/system_axi_smc_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_axi_smc_0, cache-ID = 7bf664a7dbf9ae0b
INFO: [Coretcl 2-1174] Renamed 193 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1785.328 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/EDABK/labs/lab_2/lab_2.runs/system_axi_smc_0_synth_1/system_axi_smc_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file system_axi_smc_0_utilization_synth.rpt -pb system_axi_smc_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct  1 10:37:52 2025...
