[2025-09-17 18:51:44] START suite=cs trace=cloud9_phase5_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase5_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2636451 heartbeat IPC: 3.793 cumulative IPC: 3.793 (Simulation time: 00 hr 00 min 36 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 4780658 cumulative IPC: 4.184 (Simulation time: 00 hr 01 min 05 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 4780658 cumulative IPC: 4.184 (Simulation time: 00 hr 01 min 05 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 4780659 heartbeat IPC: 4.664 cumulative IPC: 5 (Simulation time: 00 hr 01 min 05 sec)
Heartbeat CPU 0 instructions: 30000009 cycles: 15589154 heartbeat IPC: 0.9252 cumulative IPC: 0.9252 (Simulation time: 00 hr 02 min 13 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 26814982 heartbeat IPC: 0.8908 cumulative IPC: 0.9077 (Simulation time: 00 hr 03 min 18 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase5_core3.trace.xz")
Heartbeat CPU 0 instructions: 50000011 cycles: 39452252 heartbeat IPC: 0.7913 cumulative IPC: 0.8653 (Simulation time: 00 hr 04 min 31 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 50837375 heartbeat IPC: 0.8783 cumulative IPC: 0.8685 (Simulation time: 00 hr 05 min 43 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 61668388 heartbeat IPC: 0.9233 cumulative IPC: 0.8789 (Simulation time: 00 hr 06 min 55 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 72729637 heartbeat IPC: 0.9041 cumulative IPC: 0.883 (Simulation time: 00 hr 08 min 02 sec)
Heartbeat CPU 0 instructions: 90000015 cycles: 84001409 heartbeat IPC: 0.8872 cumulative IPC: 0.8836 (Simulation time: 00 hr 09 min 15 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase5_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000016 cycles: 97078832 heartbeat IPC: 0.7647 cumulative IPC: 0.8668 (Simulation time: 00 hr 10 min 34 sec)
Heartbeat CPU 0 instructions: 110000019 cycles: 107899184 heartbeat IPC: 0.9242 cumulative IPC: 0.8728 (Simulation time: 00 hr 11 min 45 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 114003759 cumulative IPC: 0.8772 (Simulation time: 00 hr 12 min 56 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 114003759 cumulative IPC: 0.8772 (Simulation time: 00 hr 12 min 56 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase5_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.8772 instructions: 100000000 cycles: 114003759
CPU 0 Branch Prediction Accuracy: 97.08% MPKI: 0.5497 Average ROB Occupancy at Mispredict: 1479
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.5402
BRANCH_INDIRECT: 0.00348
BRANCH_CONDITIONAL: 0.00609
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 81332
LQ_STALL: 0
SQ_STALL: 0


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 123.550385
REPLAY_LOAD: 71.261246
NON_REPLAY_LOAD: 62.97059

== Total ==
ADDR_TRANS: 15938
REPLAY_LOAD: 33279
NON_REPLAY_LOAD: 32115

== Counts ==
ADDR_TRANS: 129
REPLAY_LOAD: 467
NON_REPLAY_LOAD: 510

cpu0->cpu0_STLB TOTAL        ACCESS:     217538 HIT:     200970 MISS:      16568 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     217538 HIT:     200970 MISS:      16568 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 202.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     683226 HIT:     358953 MISS:     324273 MSHR_MERGE:       6926
cpu0->cpu0_L2C LOAD         ACCESS:     298668 HIT:      69971 MISS:     228697 MSHR_MERGE:        197
cpu0->cpu0_L2C RFO          ACCESS:      13120 HIT:       5138 MISS:       7982 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     138018 HIT:      82155 MISS:      55863 MSHR_MERGE:       6729
cpu0->cpu0_L2C WRITE        ACCESS:     200668 HIT:     200496 MISS:        172 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      32752 HIT:       1193 MISS:      31559 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     101054 ISSUED:     101054 USEFUL:      43546 USELESS:        818
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 91.19 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   11984339 HIT:   11982587 MISS:       1752 MSHR_MERGE:        511
cpu0->cpu0_L1I LOAD         ACCESS:   11984339 HIT:   11982587 MISS:       1752 MSHR_MERGE:        511
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 160.4 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   19345053 HIT:   18853282 MISS:     491771 MSHR_MERGE:     111508
cpu0->cpu0_L1D LOAD         ACCESS:   12923588 HIT:   12533030 MISS:     390558 MSHR_MERGE:      93131
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     266692 HIT:     229109 MISS:      37583 MSHR_MERGE:        619
cpu0->cpu0_L1D WRITE        ACCESS:    6120073 HIT:    6089354 MISS:      30719 MSHR_MERGE:      17599
cpu0->cpu0_L1D TRANSLATION  ACCESS:      34700 HIT:       1789 MISS:      32911 MSHR_MERGE:        159
cpu0->cpu0_L1D PREFETCH REQUESTED:     266692 ISSUED:     266692 USEFUL:      35542 USELESS:       1420
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 80.29 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10175443 HIT:   10174883 MISS:        560 MSHR_MERGE:        300
cpu0->cpu0_ITLB LOAD         ACCESS:   10175443 HIT:   10174883 MISS:        560 MSHR_MERGE:        300
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 160.1 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   18935542 HIT:   18687171 MISS:     248371 MSHR_MERGE:      31093
cpu0->cpu0_DTLB LOAD         ACCESS:   18935542 HIT:   18687171 MISS:     248371 MSHR_MERGE:      31093
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 20.03 cycles
cpu0->LLC TOTAL        ACCESS:     490498 HIT:     246044 MISS:     244454 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     228500 HIT:      56026 MISS:     172474 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       7982 HIT:       1190 MISS:       6792 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      49134 HIT:       8928 MISS:      40206 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     173323 HIT:     173171 MISS:        152 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      31559 HIT:       6729 MISS:      24830 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 90.08 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1349
  ROW_BUFFER_MISS:     242950
  AVG DBUS CONGESTED CYCLE: 7.969
Channel 0 WQ ROW_BUFFER_HIT:      23515
  ROW_BUFFER_MISS:     114150
  FULL:          0
Channel 0 REFRESHES ISSUED:       9500

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        72876        27618        32084        61601
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           15          113          638         2938
  STLB miss resolved @ L2C                0           52          101          441         1575
  STLB miss resolved @ LLC                0           39          212         1538         5566
  STLB miss resolved @ MEM                0           47          441         6288        22244

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                309            0            0            2           69
---------------------------------------------------------------
  STLB miss resolved @ L1D                6            0            0            1           45
  STLB miss resolved @ L2C                2            0            4            0            8
  STLB miss resolved @ LLC                1            0            0            2           14
  STLB miss resolved @ MEM               24            4            0            1          197
[2025-09-17 19:04:40] END   suite=cs trace=cloud9_phase5_core3 (rc=0)
