{
    "preprocessor/default_net/no_arch": {
        "test_name": "preprocessor/default_net/no_arch",
        "verilog": "default_net.v",
        "max_rss(MiB)": 10.8,
        "exec_time(ms)": 2.9,
        "synthesis_time(ms)": 0.8,
        "Pi": 1,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "preprocessor/elsif_both_defined/no_arch": {
        "test_name": "preprocessor/elsif_both_defined/no_arch",
        "verilog": "elsif_both_defined.v",
        "expectation": [
            "ELSIF this test is expected to pass, if it fails the `elsif are not functioning properly."
        ],
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "preprocessor/elsif_defined/no_arch": {
        "test_name": "preprocessor/elsif_defined/no_arch",
        "verilog": "elsif_defined.v",
        "max_rss(MiB)": 10.9,
        "exec_time(ms)": 2.6,
        "synthesis_time(ms)": 1,
        "Pi": 1,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "preprocessor/ifdef_defined/no_arch": {
        "test_name": "preprocessor/ifdef_defined/no_arch",
        "verilog": "ifdef_defined.v",
        "max_rss(MiB)": 10.9,
        "exec_time(ms)": 1.9,
        "synthesis_time(ms)": 0.7,
        "Pi": 1,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "preprocessor/ifdef_else_defined/no_arch": {
        "test_name": "preprocessor/ifdef_else_defined/no_arch",
        "verilog": "ifdef_else_defined.v",
        "max_rss(MiB)": 10.9,
        "exec_time(ms)": 2.3,
        "synthesis_time(ms)": 0.8,
        "Pi": 1,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "preprocessor/ifdef_else_undefined/no_arch": {
        "test_name": "preprocessor/ifdef_else_undefined/no_arch",
        "verilog": "ifdef_else_undefined.v",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 1.6,
        "synthesis_time(ms)": 0.6,
        "Pi": 1,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "preprocessor/ifdef_undefined/no_arch": {
        "test_name": "preprocessor/ifdef_undefined/no_arch",
        "verilog": "ifdef_undefined.v",
        "warnings": [
            "ifdef_undefined.v:4:3 [NETLIST] This output is undriven (simple_op^out) and will be removed",
            "ifdef_undefined.v:4:3 [NETLIST] Net simple_op^out driving node simple_op^out is itself undriven."
        ],
        "expectation": [
            "UNDEFINED_IFDEF this test is expected to pass, if it fails the `ifdef is not functioning properly or the output pin is being dropped."
        ],
        "max_rss(MiB)": 31.1,
        "exec_time(ms)": 4.1,
        "synthesis_time(ms)": 1.8,
        "Po": 1,
        "Longest Path": 1,
        "Average Path": 1
    },
    "preprocessor/ifndef_defined/no_arch": {
        "test_name": "preprocessor/ifndef_defined/no_arch",
        "verilog": "ifndef_defined.v",
        "warnings": [
            "ifndef_defined.v:3:3 [NETLIST] This output is undriven (simple_op^out) and will be removed",
            "ifndef_defined.v:3:3 [NETLIST] Net simple_op^out driving node simple_op^out is itself undriven."
        ],
        "expectation": [
            "DEFINED_IFNDEF this test is expected to pass, if it fails the `ifndef is not functioning properly or output pin is being dropped."
        ],
        "max_rss(MiB)": 30.9,
        "exec_time(ms)": 4,
        "synthesis_time(ms)": 1.7,
        "Po": 1,
        "Longest Path": 1,
        "Average Path": 1
    },
    "preprocessor/ifndef_else_defined/no_arch": {
        "test_name": "preprocessor/ifndef_else_defined/no_arch",
        "verilog": "ifndef_else_defined.v",
        "max_rss(MiB)": 10.8,
        "exec_time(ms)": 2.1,
        "synthesis_time(ms)": 0.8,
        "Pi": 1,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "preprocessor/ifndef_else_undefined/no_arch": {
        "test_name": "preprocessor/ifndef_else_undefined/no_arch",
        "verilog": "ifndef_else_undefined.v",
        "max_rss(MiB)": 11.6,
        "exec_time(ms)": 2,
        "synthesis_time(ms)": 0.7,
        "Pi": 1,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "preprocessor/ifndef_undefined/no_arch": {
        "test_name": "preprocessor/ifndef_undefined/no_arch",
        "verilog": "ifndef_undefined.v",
        "max_rss(MiB)": 10.8,
        "exec_time(ms)": 2.4,
        "synthesis_time(ms)": 0.9,
        "Pi": 1,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "preprocessor/multiple_nested_define/no_arch": {
        "test_name": "preprocessor/multiple_nested_define/no_arch",
        "verilog": "multiple_nested_define.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 2.5,
        "synthesis_time(ms)": 1.2,
        "Pi": 3,
        "Po": 3,
        "Longest Path": 2,
        "Average Path": 2
    },
    "preprocessor/nested_define/no_arch": {
        "test_name": "preprocessor/nested_define/no_arch",
        "verilog": "nested_define.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 2.9,
        "synthesis_time(ms)": 1.2,
        "Pi": 3,
        "Po": 3,
        "Longest Path": 2,
        "Average Path": 2
    },
    "preprocessor/nested_ifdef_alldef/no_arch": {
        "test_name": "preprocessor/nested_ifdef_alldef/no_arch",
        "verilog": "nested_ifdef_alldef.v",
        "expectation": [
            "NESTED_IFDEF this test is expected to pass, if it fails the `ifdefs are not functioning properly."
        ],
        "Po": 3,
        "logic element": 12,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "preprocessor/nested_ifdef_middef/no_arch": {
        "test_name": "preprocessor/nested_ifdef_middef/no_arch",
        "verilog": "nested_ifdef_middef.v",
        "expectation": [
            "NESTED_IFDEF this test is expected to pass, if it fails the `ifdefs are not functioning properly."
        ],
        "Po": 3,
        "logic element": 12,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "preprocessor/nested_ifdef_nonedef/no_arch": {
        "test_name": "preprocessor/nested_ifdef_nonedef/no_arch",
        "verilog": "nested_ifdef_nonedef.v",
        "expectation": [
            "NESTED_IFDEF this test is expected to pass, if it fails the `ifdefs are not functioning properly."
        ],
        "Po": 3,
        "logic element": 12,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "preprocessor/nested_ifdef_outsidedef/no_arch": {
        "test_name": "preprocessor/nested_ifdef_outsidedef/no_arch",
        "verilog": "nested_ifdef_outsidedef.v",
        "expectation": [
            "NESTED_IFDEF this test is expected to pass, if it fails the `ifdefs are not functioning properly."
        ],
        "Po": 3,
        "logic element": 12,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "preprocessor/nested_ifdef_twodef/no_arch": {
        "test_name": "preprocessor/nested_ifdef_twodef/no_arch",
        "verilog": "nested_ifdef_twodef.v",
        "expectation": [
            "NESTED_IFDEF this test is expected to pass, if it fails the `ifdefs are not functioning properly."
        ],
        "Po": 3,
        "logic element": 12,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "preprocessor/nested_operation_define/no_arch": {
        "test_name": "preprocessor/nested_operation_define/no_arch",
        "verilog": "nested_operation_define.v",
        "exit": 134,
        "errors": [
            "nested_operation_define.v:1:1 [PARSE_TO_AST] define `operator is being used with too many arguments, Expected 0, got 2"
        ]
    },
    "preprocessor/operation_define/no_arch": {
        "test_name": "preprocessor/operation_define/no_arch",
        "verilog": "operation_define.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 2.6,
        "synthesis_time(ms)": 1,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "preprocessor/undef/no_arch": {
        "test_name": "preprocessor/undef/no_arch",
        "verilog": "undef.v",
        "expectation": [
            "NESTED_IFDEF this test is expected to pass, if it fails the `undef and `define functioning properly."
        ],
        "max_rss(MiB)": 31.2,
        "exec_time(ms)": 4.6,
        "synthesis_time(ms)": 2.4,
        "Pi": 1,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
