// Seed: 1581348432
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wand id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_4  = -1'b0 ? -1 : (id_4);
  assign id_13 = id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  inout wire id_15;
  output supply0 id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout logic [7:0] id_1;
  always @(posedge id_11) begin : LABEL_0
    $signed(84);
    ;
  end
  parameter integer id_17 = 1;
  logic id_18;
  wire  id_19;
  ;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_6,
      id_9,
      id_10,
      id_3,
      id_18,
      id_9,
      id_2,
      id_3,
      id_15,
      id_18,
      id_14,
      id_11,
      id_11,
      id_9
  );
  wire id_20;
  assign id_1[1] = 1 ? -1 : id_15 >> id_8;
  if (id_17) begin : LABEL_1
    assign id_13 = id_3;
    wire id_21;
  end else begin : LABEL_2
    assign id_14 = -1;
  end
  wire id_22;
  assign id_15 = id_20;
endmodule
