Protel Design System Design Rule Check
PCB File : C:\Users\ijink\OneDrive\fruit\1.Hardware\ServoController_ADVersion\PCB.PcbDoc
Date     : 2022/4/1
Time     : 17:45:40

ERROR : More than 500 violations detected, DRC was stopped

WARNING: Design contains shelved or modified (but not repoured) polygons. The result of DRC is not correct. Recommended to restore/repour all polygons and proceed with DRC again
   Polygon named: NONET_L01_P000 In net VIN On Top Layer
   Polygon named: NONET_L02_P001 In net VCC On Bottom Layer
   Polygon named: NONET_L01_P000 In net VIN On Top Layer

Processing Rule : Clearance Constraint (Gap=7mil) (WithinRoom('RoomMCU')),(All)
   Violation between Clearance Constraint: (6mil < 7mil) Between Pad U1-9(689.551mil,605.787mil) on Top Layer And Track (635mil,605.918mil)(654.363mil,625.281mil) on Top Layer 
   Violation between Clearance Constraint: (5.5mil < 7mil) Between Track (875mil,600mil)(920mil,600mil) on Top Layer And Via (890mil,575mil) from Top Layer to Bottom Layer 
Rule Violations :2

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
   Violation between Clearance Constraint: (1.536mil < 10mil) Between Pad H1-1(305mil,290mil) on Multi-Layer And Track (230mil,1590mil)(230mil,205mil) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 10mil) Between Pad VIN-1(55mil,1315mil) on Top Layer And Track (60mil,1310mil)(135.603mil,1310mil) on Top Layer 
   Violation between Clearance Constraint: (8.162mil < 10mil) Between Track (1517mil,793.692mil)(1517mil,825mil) on Top Layer And Via (1502.162mil,770.346mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (7.5mil < 10mil) Between Track (1517mil,793.692mil)(1542.205mil,768.487mil) on Top Layer And Via (1502.162mil,770.346mil) from Top Layer to Bottom Layer 
Rule Violations :4

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
   Violation between Modified Polygon: Polygon Shelved  (NONET_L01_P000) on Top Layer 
   Violation between Modified Polygon: Polygon Shelved  (NONET_L02_P001) on Bottom Layer 
Rule Violations :2

Processing Rule : Width Constraint (Min=10mil) (Max=200mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1325mil,1780mil) on Top Overlay And Pad C7-1(1325mil,1661.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1325mil,1780mil) on Top Overlay And Pad C7-2(1325mil,1898.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (150mil,1585mil) on Top Overlay And Pad C9-1(150mil,1703.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (150mil,1585mil) on Top Overlay And Pad C9-2(150mil,1466.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.756mil < 10mil) Between Arc (1610.12mil,741.77mil) on Top Overlay And Pad U4-1(1593.386mil,721.4mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.833mil < 10mil) Between Arc (46.287mil,760mil) on Top Overlay And Pad R4-1(110mil,810mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad  -1(1670mil,605.752mil) on Top Layer And Track (1644mil,501.752mil)(1644mil,636.752mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad  -1(1670mil,605.752mil) on Top Layer And Track (1644mil,636.752mil)(1696mil,636.752mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad  -1(1670mil,605.752mil) on Top Layer And Track (1696mil,501.752mil)(1696mil,636.752mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad  -2(1670mil,532.752mil) on Top Layer And Track (1644mil,501.752mil)(1644mil,636.752mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad  -2(1670mil,532.752mil) on Top Layer And Track (1644mil,501.752mil)(1696mil,501.752mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad  -2(1670mil,532.752mil) on Top Layer And Track (1696mil,501.752mil)(1696mil,636.752mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C10-1(392mil,955mil) on Top Layer And Track (361mil,929mil)(361mil,981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C10-1(392mil,955mil) on Top Layer And Track (361mil,929mil)(410.5mil,929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C10-1(392mil,955mil) on Top Layer And Track (361mil,981mil)(410.5mil,981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C10-1(392mil,955mil) on Top Layer And Track (418.5mil,955mil)(423.5mil,955mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad C10-1(392mil,955mil) on Top Layer And Track (423.5mil,945mil)(423.5mil,965mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad C10-2(465mil,955mil) on Top Layer And Track (433.5mil,945mil)(433.5mil,965mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C10-2(465mil,955mil) on Top Layer And Track (433.5mil,955mil)(438.5mil,955mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C10-2(465mil,955mil) on Top Layer And Track (446.5mil,929mil)(496mil,929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C10-2(465mil,955mil) on Top Layer And Track (446.5mil,981mil)(496mil,981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C10-2(465mil,955mil) on Top Layer And Track (496mil,929mil)(496mil,981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C1-1(478.5mil,515mil) on Top Layer And Track (447.5mil,489mil)(447.5mil,541mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C1-1(478.5mil,515mil) on Top Layer And Track (447.5mil,489mil)(497mil,489mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C1-1(478.5mil,515mil) on Top Layer And Track (447.5mil,541mil)(497mil,541mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C1-1(478.5mil,515mil) on Top Layer And Track (505mil,515mil)(510mil,515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad C1-1(478.5mil,515mil) on Top Layer And Track (510mil,505mil)(510mil,525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C11-1(1335mil,1398mil) on Top Layer And Track (1309mil,1379.5mil)(1309mil,1429mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C11-1(1335mil,1398mil) on Top Layer And Track (1309mil,1429mil)(1361mil,1429mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad C11-1(1335mil,1398mil) on Top Layer And Track (1325mil,1366.5mil)(1345mil,1366.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C11-1(1335mil,1398mil) on Top Layer And Track (1335mil,1366.5mil)(1335mil,1371.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C11-1(1335mil,1398mil) on Top Layer And Track (1361mil,1379.5mil)(1361mil,1429mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C11-2(1335mil,1325mil) on Top Layer And Track (1309mil,1294mil)(1309mil,1343.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C11-2(1335mil,1325mil) on Top Layer And Track (1309mil,1294mil)(1361mil,1294mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad C11-2(1335mil,1325mil) on Top Layer And Track (1325mil,1356.5mil)(1345mil,1356.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C11-2(1335mil,1325mil) on Top Layer And Track (1335mil,1351.5mil)(1335mil,1356.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C11-2(1335mil,1325mil) on Top Layer And Track (1361mil,1294mil)(1361mil,1343.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad C1-2(551.5mil,515mil) on Top Layer And Track (520mil,505mil)(520mil,525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C1-2(551.5mil,515mil) on Top Layer And Track (520mil,515mil)(525mil,515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C1-2(551.5mil,515mil) on Top Layer And Track (533mil,489mil)(582.5mil,489mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C1-2(551.5mil,515mil) on Top Layer And Track (533mil,541mil)(582.5mil,541mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C1-2(551.5mil,515mil) on Top Layer And Track (582.5mil,489mil)(582.5mil,541mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C12-1(1515mil,533mil) on Top Layer And Track (1489mil,514.5mil)(1489mil,564mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C12-1(1515mil,533mil) on Top Layer And Track (1489mil,564mil)(1541mil,564mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad C12-1(1515mil,533mil) on Top Layer And Track (1505mil,501.5mil)(1525mil,501.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C12-1(1515mil,533mil) on Top Layer And Track (1515mil,501.5mil)(1515mil,506.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C12-1(1515mil,533mil) on Top Layer And Track (1541mil,514.5mil)(1541mil,564mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C12-2(1515mil,460mil) on Top Layer And Track (1489mil,429mil)(1489mil,478.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C12-2(1515mil,460mil) on Top Layer And Track (1489mil,429mil)(1541mil,429mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad C12-2(1515mil,460mil) on Top Layer And Track (1505mil,491.5mil)(1525mil,491.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C12-2(1515mil,460mil) on Top Layer And Track (1515mil,486.5mil)(1515mil,491.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C12-2(1515mil,460mil) on Top Layer And Track (1541mil,429mil)(1541mil,478.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad C13-1(1590mil,825mil) on Top Layer And Track (1558.5mil,815mil)(1558.5mil,835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C13-1(1590mil,825mil) on Top Layer And Track (1558.5mil,825mil)(1563.5mil,825mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C13-1(1590mil,825mil) on Top Layer And Track (1571.5mil,799mil)(1621mil,799mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C13-1(1590mil,825mil) on Top Layer And Track (1571.5mil,851mil)(1621mil,851mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C13-1(1590mil,825mil) on Top Layer And Track (1621mil,799mil)(1621mil,851mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C13-2(1517mil,825mil) on Top Layer And Track (1486mil,799mil)(1486mil,851mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C13-2(1517mil,825mil) on Top Layer And Track (1486mil,799mil)(1535.5mil,799mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C13-2(1517mil,825mil) on Top Layer And Track (1486mil,851mil)(1535.5mil,851mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C13-2(1517mil,825mil) on Top Layer And Track (1543.5mil,825mil)(1548.5mil,825mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad C13-2(1517mil,825mil) on Top Layer And Track (1548.5mil,815mil)(1548.5mil,835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C14-1(779.174mil,1034.453mil) on Top Layer And Track (753.174mil,1003.453mil)(753.174mil,1052.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C14-1(779.174mil,1034.453mil) on Top Layer And Track (753.174mil,1003.453mil)(805.174mil,1003.453mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad C14-1(779.174mil,1034.453mil) on Top Layer And Track (769.174mil,1065.953mil)(789.174mil,1065.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C14-1(779.174mil,1034.453mil) on Top Layer And Track (779.174mil,1060.953mil)(779.174mil,1065.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C14-1(779.174mil,1034.453mil) on Top Layer And Track (805.174mil,1003.453mil)(805.174mil,1052.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C14-2(779.174mil,1107.453mil) on Top Layer And Track (753.174mil,1088.953mil)(753.174mil,1138.453mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C14-2(779.174mil,1107.453mil) on Top Layer And Track (753.174mil,1138.453mil)(805.174mil,1138.453mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad C14-2(779.174mil,1107.453mil) on Top Layer And Track (769.174mil,1075.953mil)(789.174mil,1075.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C14-2(779.174mil,1107.453mil) on Top Layer And Track (779.174mil,1075.953mil)(779.174mil,1080.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C14-2(779.174mil,1107.453mil) on Top Layer And Track (805.174mil,1088.953mil)(805.174mil,1138.453mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C15-1(844.174mil,1034.453mil) on Top Layer And Track (818.174mil,1003.453mil)(818.174mil,1052.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C15-1(844.174mil,1034.453mil) on Top Layer And Track (818.174mil,1003.453mil)(870.174mil,1003.453mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad C15-1(844.174mil,1034.453mil) on Top Layer And Track (834.174mil,1065.953mil)(854.174mil,1065.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C15-1(844.174mil,1034.453mil) on Top Layer And Track (844.174mil,1060.953mil)(844.174mil,1065.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C15-1(844.174mil,1034.453mil) on Top Layer And Track (870.174mil,1003.453mil)(870.174mil,1052.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C15-2(844.174mil,1107.453mil) on Top Layer And Track (818.174mil,1088.953mil)(818.174mil,1138.453mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C15-2(844.174mil,1107.453mil) on Top Layer And Track (818.174mil,1138.453mil)(870.174mil,1138.453mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad C15-2(844.174mil,1107.453mil) on Top Layer And Track (834.174mil,1075.953mil)(854.174mil,1075.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C15-2(844.174mil,1107.453mil) on Top Layer And Track (844.174mil,1075.953mil)(844.174mil,1080.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C15-2(844.174mil,1107.453mil) on Top Layer And Track (870.174mil,1088.953mil)(870.174mil,1138.453mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C16-1(906.174mil,1239.453mil) on Top Layer And Track (875.174mil,1213.453mil)(875.174mil,1265.453mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C16-1(906.174mil,1239.453mil) on Top Layer And Track (875.174mil,1213.453mil)(924.674mil,1213.453mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C16-1(906.174mil,1239.453mil) on Top Layer And Track (875.174mil,1265.453mil)(924.674mil,1265.453mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C16-1(906.174mil,1239.453mil) on Top Layer And Track (932.674mil,1239.453mil)(937.674mil,1239.453mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad C16-1(906.174mil,1239.453mil) on Top Layer And Track (937.674mil,1229.453mil)(937.674mil,1249.453mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C16-2(979.174mil,1239.453mil) on Top Layer And Track (1010.174mil,1213.453mil)(1010.174mil,1265.453mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad C16-2(979.174mil,1239.453mil) on Top Layer And Track (947.674mil,1229.453mil)(947.674mil,1249.453mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C16-2(979.174mil,1239.453mil) on Top Layer And Track (947.674mil,1239.453mil)(952.674mil,1239.453mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C16-2(979.174mil,1239.453mil) on Top Layer And Track (960.674mil,1213.453mil)(1010.174mil,1213.453mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C16-2(979.174mil,1239.453mil) on Top Layer And Track (960.674mil,1265.453mil)(1010.174mil,1265.453mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad C17-1(1150mil,1170mil) on Top Layer And Track (1118.5mil,1160mil)(1118.5mil,1180mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C17-1(1150mil,1170mil) on Top Layer And Track (1118.5mil,1170mil)(1123.5mil,1170mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C17-1(1150mil,1170mil) on Top Layer And Track (1131.5mil,1144mil)(1181mil,1144mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C17-1(1150mil,1170mil) on Top Layer And Track (1131.5mil,1196mil)(1181mil,1196mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C17-1(1150mil,1170mil) on Top Layer And Track (1181mil,1144mil)(1181mil,1196mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C17-2(1077mil,1170mil) on Top Layer And Track (1046mil,1144mil)(1046mil,1196mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C17-2(1077mil,1170mil) on Top Layer And Track (1046mil,1144mil)(1095.5mil,1144mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C17-2(1077mil,1170mil) on Top Layer And Track (1046mil,1196mil)(1095.5mil,1196mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C17-2(1077mil,1170mil) on Top Layer And Track (1103.5mil,1170mil)(1108.5mil,1170mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad C17-2(1077mil,1170mil) on Top Layer And Track (1108.5mil,1160mil)(1108.5mil,1180mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad C18-1(1146.5mil,1235mil) on Top Layer And Track (1115mil,1225mil)(1115mil,1245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C18-1(1146.5mil,1235mil) on Top Layer And Track (1115mil,1235mil)(1120mil,1235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C18-1(1146.5mil,1235mil) on Top Layer And Track (1128mil,1209mil)(1177.5mil,1209mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C18-1(1146.5mil,1235mil) on Top Layer And Track (1128mil,1261mil)(1177.5mil,1261mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C18-1(1146.5mil,1235mil) on Top Layer And Track (1177.5mil,1209mil)(1177.5mil,1261mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C18-2(1073.5mil,1235mil) on Top Layer And Track (1042.5mil,1209mil)(1042.5mil,1261mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C18-2(1073.5mil,1235mil) on Top Layer And Track (1042.5mil,1209mil)(1092mil,1209mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C18-2(1073.5mil,1235mil) on Top Layer And Track (1042.5mil,1261mil)(1092mil,1261mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C18-2(1073.5mil,1235mil) on Top Layer And Track (1100mil,1235mil)(1105mil,1235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad C18-2(1073.5mil,1235mil) on Top Layer And Track (1105mil,1225mil)(1105mil,1245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C19-1(1295mil,1093mil) on Top Layer And Track (1269mil,1074.5mil)(1269mil,1124mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C19-1(1295mil,1093mil) on Top Layer And Track (1269mil,1124mil)(1321mil,1124mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad C19-1(1295mil,1093mil) on Top Layer And Track (1285mil,1061.5mil)(1305mil,1061.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C19-1(1295mil,1093mil) on Top Layer And Track (1295mil,1061.5mil)(1295mil,1066.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C19-1(1295mil,1093mil) on Top Layer And Track (1321mil,1074.5mil)(1321mil,1124mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C19-2(1295mil,1020mil) on Top Layer And Track (1269mil,989mil)(1269mil,1038.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C19-2(1295mil,1020mil) on Top Layer And Track (1269mil,989mil)(1321mil,989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad C19-2(1295mil,1020mil) on Top Layer And Track (1285mil,1051.5mil)(1305mil,1051.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C19-2(1295mil,1020mil) on Top Layer And Track (1295mil,1046.5mil)(1295mil,1051.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C19-2(1295mil,1020mil) on Top Layer And Track (1321mil,989mil)(1321mil,1038.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C20-1(1230mil,1093mil) on Top Layer And Track (1204mil,1074.5mil)(1204mil,1124mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C20-1(1230mil,1093mil) on Top Layer And Track (1204mil,1124mil)(1256mil,1124mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad C20-1(1230mil,1093mil) on Top Layer And Track (1220mil,1061.5mil)(1240mil,1061.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C20-1(1230mil,1093mil) on Top Layer And Track (1230mil,1061.5mil)(1230mil,1066.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C20-1(1230mil,1093mil) on Top Layer And Track (1256mil,1074.5mil)(1256mil,1124mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C20-2(1230mil,1020mil) on Top Layer And Track (1204mil,989mil)(1204mil,1038.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C20-2(1230mil,1020mil) on Top Layer And Track (1204mil,989mil)(1256mil,989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad C20-2(1230mil,1020mil) on Top Layer And Track (1220mil,1051.5mil)(1240mil,1051.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C20-2(1230mil,1020mil) on Top Layer And Track (1230mil,1046.5mil)(1230mil,1051.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C20-2(1230mil,1020mil) on Top Layer And Track (1256mil,989mil)(1256mil,1038.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C2-1(410mil,580mil) on Top Layer And Track (384mil,549mil)(384mil,598.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C2-1(410mil,580mil) on Top Layer And Track (384mil,549mil)(436mil,549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad C2-1(410mil,580mil) on Top Layer And Track (400mil,611.5mil)(420mil,611.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C2-1(410mil,580mil) on Top Layer And Track (410mil,606.5mil)(410mil,611.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C2-1(410mil,580mil) on Top Layer And Track (436mil,549mil)(436mil,598.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C21-1(906.174mil,1174.453mil) on Top Layer And Track (875.174mil,1148.453mil)(875.174mil,1200.453mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C21-1(906.174mil,1174.453mil) on Top Layer And Track (875.174mil,1148.453mil)(924.674mil,1148.453mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C21-1(906.174mil,1174.453mil) on Top Layer And Track (875.174mil,1200.453mil)(924.674mil,1200.453mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C21-1(906.174mil,1174.453mil) on Top Layer And Track (932.674mil,1174.453mil)(937.674mil,1174.453mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad C21-1(906.174mil,1174.453mil) on Top Layer And Track (937.674mil,1164.453mil)(937.674mil,1184.453mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C21-2(979.174mil,1174.453mil) on Top Layer And Track (1010.174mil,1148.453mil)(1010.174mil,1200.453mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad C21-2(979.174mil,1174.453mil) on Top Layer And Track (947.674mil,1164.453mil)(947.674mil,1184.453mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C21-2(979.174mil,1174.453mil) on Top Layer And Track (947.674mil,1174.453mil)(952.674mil,1174.453mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C21-2(979.174mil,1174.453mil) on Top Layer And Track (960.674mil,1148.453mil)(1010.174mil,1148.453mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C21-2(979.174mil,1174.453mil) on Top Layer And Track (960.674mil,1200.453mil)(1010.174mil,1200.453mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C2-2(410mil,653mil) on Top Layer And Track (384mil,634.5mil)(384mil,684mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C2-2(410mil,653mil) on Top Layer And Track (384mil,684mil)(436mil,684mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad C2-2(410mil,653mil) on Top Layer And Track (400mil,621.5mil)(420mil,621.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C2-2(410mil,653mil) on Top Layer And Track (410mil,621.5mil)(410mil,626.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C2-2(410mil,653mil) on Top Layer And Track (436mil,634.5mil)(436mil,684mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C22-1(410mil,508mil) on Top Layer And Track (384mil,489.5mil)(384mil,539mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C22-1(410mil,508mil) on Top Layer And Track (384mil,539mil)(436mil,539mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad C22-1(410mil,508mil) on Top Layer And Track (400mil,476.5mil)(420mil,476.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C22-1(410mil,508mil) on Top Layer And Track (410mil,476.5mil)(410mil,481.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C22-1(410mil,508mil) on Top Layer And Track (436mil,489.5mil)(436mil,539mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C22-2(410mil,435mil) on Top Layer And Track (384mil,404mil)(384mil,453.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C22-2(410mil,435mil) on Top Layer And Track (384mil,404mil)(436mil,404mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad C22-2(410mil,435mil) on Top Layer And Track (400mil,466.5mil)(420mil,466.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C22-2(410mil,435mil) on Top Layer And Track (410mil,461.5mil)(410mil,466.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C22-2(410mil,435mil) on Top Layer And Track (436mil,404mil)(436mil,453.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C27-1(1220mil,577mil) on Top Layer And Track (1194mil,546mil)(1194mil,595.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C27-1(1220mil,577mil) on Top Layer And Track (1194mil,546mil)(1246mil,546mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad C27-1(1220mil,577mil) on Top Layer And Track (1210mil,608.5mil)(1230mil,608.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C27-1(1220mil,577mil) on Top Layer And Track (1220mil,603.5mil)(1220mil,608.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C27-1(1220mil,577mil) on Top Layer And Track (1246mil,546mil)(1246mil,595.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C27-2(1220mil,650mil) on Top Layer And Track (1194mil,631.5mil)(1194mil,681mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C27-2(1220mil,650mil) on Top Layer And Track (1194mil,681mil)(1246mil,681mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad C27-2(1220mil,650mil) on Top Layer And Track (1210mil,618.5mil)(1230mil,618.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C27-2(1220mil,650mil) on Top Layer And Track (1220mil,618.5mil)(1220mil,623.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C27-2(1220mil,650mil) on Top Layer And Track (1246mil,631.5mil)(1246mil,681mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C28-1(1155mil,578.5mil) on Top Layer And Track (1129mil,547.5mil)(1129mil,597mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C28-1(1155mil,578.5mil) on Top Layer And Track (1129mil,547.5mil)(1181mil,547.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad C28-1(1155mil,578.5mil) on Top Layer And Track (1145mil,610mil)(1165mil,610mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C28-1(1155mil,578.5mil) on Top Layer And Track (1155mil,605mil)(1155mil,610mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C28-1(1155mil,578.5mil) on Top Layer And Track (1181mil,547.5mil)(1181mil,597mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C28-2(1155mil,651.5mil) on Top Layer And Track (1129mil,633mil)(1129mil,682.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C28-2(1155mil,651.5mil) on Top Layer And Track (1129mil,682.5mil)(1181mil,682.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad C28-2(1155mil,651.5mil) on Top Layer And Track (1145mil,620mil)(1165mil,620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C28-2(1155mil,651.5mil) on Top Layer And Track (1155mil,620mil)(1155mil,625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C28-2(1155mil,651.5mil) on Top Layer And Track (1181mil,633mil)(1181mil,682.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad C29-1(1123mil,355mil) on Top Layer And Track (1091.5mil,345mil)(1091.5mil,365mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C29-1(1123mil,355mil) on Top Layer And Track (1091.5mil,355mil)(1096.5mil,355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C29-1(1123mil,355mil) on Top Layer And Track (1104.5mil,329mil)(1154mil,329mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C29-1(1123mil,355mil) on Top Layer And Track (1104.5mil,381mil)(1154mil,381mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C29-1(1123mil,355mil) on Top Layer And Track (1154mil,329mil)(1154mil,381mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C29-2(1050mil,355mil) on Top Layer And Track (1019mil,329mil)(1019mil,381mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C29-2(1050mil,355mil) on Top Layer And Track (1019mil,329mil)(1068.5mil,329mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C29-2(1050mil,355mil) on Top Layer And Track (1019mil,381mil)(1068.5mil,381mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C29-2(1050mil,355mil) on Top Layer And Track (1076.5mil,355mil)(1081.5mil,355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad C29-2(1050mil,355mil) on Top Layer And Track (1081.5mil,345mil)(1081.5mil,365mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad C30-1(1123mil,415mil) on Top Layer And Track (1091.5mil,405mil)(1091.5mil,425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C30-1(1123mil,415mil) on Top Layer And Track (1091.5mil,415mil)(1096.5mil,415mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C30-1(1123mil,415mil) on Top Layer And Track (1104.5mil,389mil)(1154mil,389mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C30-1(1123mil,415mil) on Top Layer And Track (1104.5mil,441mil)(1154mil,441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C30-1(1123mil,415mil) on Top Layer And Track (1154mil,389mil)(1154mil,441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C30-2(1050mil,415mil) on Top Layer And Track (1019mil,389mil)(1019mil,441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C30-2(1050mil,415mil) on Top Layer And Track (1019mil,389mil)(1068.5mil,389mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C30-2(1050mil,415mil) on Top Layer And Track (1019mil,441mil)(1068.5mil,441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C30-2(1050mil,415mil) on Top Layer And Track (1076.5mil,415mil)(1081.5mil,415mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad C30-2(1050mil,415mil) on Top Layer And Track (1081.5mil,405mil)(1081.5mil,425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C3-1(392mil,885mil) on Top Layer And Track (361mil,859mil)(361mil,911mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C3-1(392mil,885mil) on Top Layer And Track (361mil,859mil)(410.5mil,859mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C3-1(392mil,885mil) on Top Layer And Track (361mil,911mil)(410.5mil,911mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C3-1(392mil,885mil) on Top Layer And Track (418.5mil,885mil)(423.5mil,885mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad C3-1(392mil,885mil) on Top Layer And Track (423.5mil,875mil)(423.5mil,895mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad C3-2(465mil,885mil) on Top Layer And Track (433.5mil,875mil)(433.5mil,895mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C3-2(465mil,885mil) on Top Layer And Track (433.5mil,885mil)(438.5mil,885mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C3-2(465mil,885mil) on Top Layer And Track (446.5mil,859mil)(496mil,859mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C3-2(465mil,885mil) on Top Layer And Track (446.5mil,911mil)(496mil,911mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C3-2(465mil,885mil) on Top Layer And Track (496mil,859mil)(496mil,911mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C4-1(392mil,755mil) on Top Layer And Track (361mil,729mil)(361mil,781mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C4-1(392mil,755mil) on Top Layer And Track (361mil,729mil)(410.5mil,729mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C4-1(392mil,755mil) on Top Layer And Track (361mil,781mil)(410.5mil,781mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C4-1(392mil,755mil) on Top Layer And Track (418.5mil,755mil)(423.5mil,755mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad C4-1(392mil,755mil) on Top Layer And Track (423.5mil,745mil)(423.5mil,765mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad C4-2(465mil,755mil) on Top Layer And Track (433.5mil,745mil)(433.5mil,765mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C4-2(465mil,755mil) on Top Layer And Track (433.5mil,755mil)(438.5mil,755mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C4-2(465mil,755mil) on Top Layer And Track (446.5mil,729mil)(496mil,729mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C4-2(465mil,755mil) on Top Layer And Track (446.5mil,781mil)(496mil,781mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C4-2(465mil,755mil) on Top Layer And Track (496mil,729mil)(496mil,781mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C5-1(1205mil,1400mil) on Top Layer And Track (1179mil,1381.5mil)(1179mil,1431mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C5-1(1205mil,1400mil) on Top Layer And Track (1179mil,1431mil)(1231mil,1431mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad C5-1(1205mil,1400mil) on Top Layer And Track (1195mil,1368.5mil)(1215mil,1368.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C5-1(1205mil,1400mil) on Top Layer And Track (1205mil,1368.5mil)(1205mil,1373.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C5-1(1205mil,1400mil) on Top Layer And Track (1231mil,1381.5mil)(1231mil,1431mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C5-2(1205mil,1327mil) on Top Layer And Track (1179mil,1296mil)(1179mil,1345.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C5-2(1205mil,1327mil) on Top Layer And Track (1179mil,1296mil)(1231mil,1296mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad C5-2(1205mil,1327mil) on Top Layer And Track (1195mil,1358.5mil)(1215mil,1358.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C5-2(1205mil,1327mil) on Top Layer And Track (1205mil,1353.5mil)(1205mil,1358.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C5-2(1205mil,1327mil) on Top Layer And Track (1231mil,1296mil)(1231mil,1345.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C6-1(1500mil,1775mil) on Top Layer And Track (1474mil,1756.5mil)(1474mil,1806mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C6-1(1500mil,1775mil) on Top Layer And Track (1474mil,1806mil)(1526mil,1806mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad C6-1(1500mil,1775mil) on Top Layer And Track (1490mil,1743.5mil)(1510mil,1743.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C6-1(1500mil,1775mil) on Top Layer And Track (1500mil,1743.5mil)(1500mil,1748.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C6-1(1500mil,1775mil) on Top Layer And Track (1526mil,1756.5mil)(1526mil,1806mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C6-2(1500mil,1702mil) on Top Layer And Track (1474mil,1671mil)(1474mil,1720.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C6-2(1500mil,1702mil) on Top Layer And Track (1474mil,1671mil)(1526mil,1671mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad C6-2(1500mil,1702mil) on Top Layer And Track (1490mil,1733.5mil)(1510mil,1733.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C6-2(1500mil,1702mil) on Top Layer And Track (1500mil,1728.5mil)(1500mil,1733.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C6-2(1500mil,1702mil) on Top Layer And Track (1526mil,1671mil)(1526mil,1720.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C7-1(1325mil,1661.89mil) on Top Layer And Track (1252.165mil,1650.079mil)(1393.898mil,1650.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C7-2(1325mil,1898.11mil) on Top Layer And Track (1195.079mil,1909.921mil)(1454.921mil,1909.921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.01mil < 10mil) Between Pad C8-1(270mil,1878mil) on Top Layer And Text "U11" (354.99mil,1775.021mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.01mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C8-1(270mil,1878mil) on Top Layer And Track (244mil,1859.5mil)(244mil,1909mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C8-1(270mil,1878mil) on Top Layer And Track (244mil,1909mil)(296mil,1909mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad C8-1(270mil,1878mil) on Top Layer And Track (260mil,1846.5mil)(280mil,1846.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C8-1(270mil,1878mil) on Top Layer And Track (270mil,1846.5mil)(270mil,1851.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C8-1(270mil,1878mil) on Top Layer And Track (296mil,1859.5mil)(296mil,1909mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.01mil < 10mil) Between Pad C8-2(270mil,1805mil) on Top Layer And Text "U11" (354.99mil,1775.021mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.01mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C8-2(270mil,1805mil) on Top Layer And Track (244mil,1774mil)(244mil,1823.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C8-2(270mil,1805mil) on Top Layer And Track (244mil,1774mil)(296mil,1774mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad C8-2(270mil,1805mil) on Top Layer And Track (260mil,1836.5mil)(280mil,1836.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C8-2(270mil,1805mil) on Top Layer And Track (270mil,1831.5mil)(270mil,1836.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C8-2(270mil,1805mil) on Top Layer And Track (296mil,1774mil)(296mil,1823.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-1(150mil,1703.11mil) on Top Layer And Track (81.102mil,1714.921mil)(222.835mil,1714.921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-2(150mil,1466.89mil) on Top Layer And Text "VIN" (105.01mil,1424.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-2(150mil,1466.89mil) on Top Layer And Track (20.079mil,1455.079mil)(279.921mil,1455.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.898mil < 10mil) Between Pad CON1-1(1565.915mil,1530.006mil) on Multi-Layer And Track (1546.205mil,1352.831mil)(1546.205mil,1434.548mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.888mil < 10mil) Between Pad CON1-1(1565.915mil,1530.006mil) on Multi-Layer And Track (1546.205mil,1625.454mil)(1546.205mil,1707.162mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.888mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.02mil < 10mil) Between Pad CON1-3(1684.011mil,1715.051mil) on Multi-Layer And Track (1546.205mil,1707.162mil)(1585.012mil,1707.162mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.02mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.028mil < 10mil) Between Pad CON1-3(1684.011mil,1715.051mil) on Multi-Layer And Track (1783.018mil,1707.162mil)(2113.148mil,1707.162mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.028mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.071mil < 10mil) Between Pad D1-1(685mil,1380mil) on Top Layer And Track (700.748mil,1320mil)(700.748mil,1337.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.071mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.055mil < 10mil) Between Pad D1-1(685mil,1380mil) on Top Layer And Track (700.748mil,1423.504mil)(700.748mil,1440mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.055mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.551mil < 10mil) Between Pad D1-2(503.898mil,1380mil) on Top Layer And Track (494.449mil,1320mil)(494.449mil,1340mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.551mil < 10mil) Between Pad D1-2(503.898mil,1380mil) on Top Layer And Track (494.449mil,1420mil)(494.449mil,1440mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.551mil < 10mil) Between Pad D1-2(503.898mil,1380mil) on Top Layer And Track (529.449mil,1326.85mil)(529.449mil,1340mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.551mil < 10mil) Between Pad D1-2(503.898mil,1380mil) on Top Layer And Track (529.449mil,1420mil)(529.449mil,1433.15mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad F2-2(690mil,1035mil) on Top Layer And Track (645mil,1012.5mil)(645mil,1102.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad F2-2(690mil,1035mil) on Top Layer And Track (645mil,997.5mil)(645mil,1037.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad F2-2(690mil,1035mil) on Top Layer And Track (645mil,997.5mil)(735mil,997.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad F2-2(690mil,1035mil) on Top Layer And Track (735mil,997.5mil)(735mil,1037.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad F2-W(690mil,1170mil) on Top Layer And Track (645mil,1167.5mil)(645mil,1207.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad F2-W(690mil,1170mil) on Top Layer And Track (645mil,1207.5mil)(735mil,1207.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad F2-W(690mil,1170mil) on Top Layer And Track (735mil,1102.5mil)(735mil,1192.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad F2-W(690mil,1170mil) on Top Layer And Track (735mil,1167.5mil)(735mil,1207.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad PC13-1(605mil,1037mil) on Top Layer And Track (577mil,1019mil)(577mil,1073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.901mil < 10mil) Between Pad PC13-1(605mil,1037mil) on Top Layer And Track (577mil,1073mil)(579mil,1073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.901mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad PC13-1(605mil,1037mil) on Top Layer And Track (579mil,1073mil)(633mil,1073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad PC13-1(605mil,1037mil) on Top Layer And Track (633mil,1019mil)(633mil,1072mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad PC13-2(605mil,967mil) on Top Layer And Track (577mil,931mil)(631mil,931mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad PC13-2(605mil,967mil) on Top Layer And Track (577mil,932mil)(577mil,985mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad PC13-2(605mil,967mil) on Top Layer And Track (633mil,931mil)(633mil,985mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R10-1(1105mil,801.5mil) on Top Layer And Track (1079mil,697.5mil)(1079mil,832.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R10-1(1105mil,801.5mil) on Top Layer And Track (1079mil,832.5mil)(1131mil,832.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R10-1(1105mil,801.5mil) on Top Layer And Track (1131mil,697.5mil)(1131mil,832.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R10-2(1105mil,728.5mil) on Top Layer And Track (1079mil,697.5mil)(1079mil,832.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R10-2(1105mil,728.5mil) on Top Layer And Track (1079mil,697.5mil)(1131mil,697.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R10-2(1105mil,728.5mil) on Top Layer And Track (1131mil,697.5mil)(1131mil,832.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R1-1(782mil,960mil) on Top Layer And Track (751mil,934mil)(751mil,986mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R1-1(782mil,960mil) on Top Layer And Track (751mil,934mil)(886mil,934mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R1-1(782mil,960mil) on Top Layer And Track (751mil,986mil)(886mil,986mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R11-1(1170mil,801.5mil) on Top Layer And Track (1144mil,697.5mil)(1144mil,832.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R11-1(1170mil,801.5mil) on Top Layer And Track (1144mil,832.5mil)(1196mil,832.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R11-1(1170mil,801.5mil) on Top Layer And Track (1196mil,697.5mil)(1196mil,832.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R11-2(1170mil,728.5mil) on Top Layer And Track (1144mil,697.5mil)(1144mil,832.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R11-2(1170mil,728.5mil) on Top Layer And Track (1144mil,697.5mil)(1196mil,697.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R11-2(1170mil,728.5mil) on Top Layer And Track (1196mil,697.5mil)(1196mil,832.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R1-2(855mil,960mil) on Top Layer And Track (751mil,934mil)(886mil,934mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R1-2(855mil,960mil) on Top Layer And Track (751mil,986mil)(886mil,986mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R1-2(855mil,960mil) on Top Layer And Track (886mil,934mil)(886mil,986mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R13-1(480mil,450mil) on Top Layer And Track (449mil,424mil)(449mil,476mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R13-1(480mil,450mil) on Top Layer And Track (449mil,424mil)(584mil,424mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R13-1(480mil,450mil) on Top Layer And Track (449mil,476mil)(584mil,476mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R13-2(553mil,450mil) on Top Layer And Track (449mil,424mil)(584mil,424mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R13-2(553mil,450mil) on Top Layer And Track (449mil,476mil)(584mil,476mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R13-2(553mil,450mil) on Top Layer And Track (584mil,424mil)(584mil,476mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R14-1(345mil,653mil) on Top Layer And Track (319mil,549mil)(319mil,684mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R14-1(345mil,653mil) on Top Layer And Track (319mil,684mil)(371mil,684mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R14-1(345mil,653mil) on Top Layer And Track (371mil,549mil)(371mil,684mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R14-2(345mil,580mil) on Top Layer And Track (319mil,549mil)(319mil,684mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R14-2(345mil,580mil) on Top Layer And Track (319mil,549mil)(371mil,549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R14-2(345mil,580mil) on Top Layer And Track (371mil,549mil)(371mil,684mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R15-1(392mil,1150mil) on Top Layer And Track (361mil,1124mil)(361mil,1176mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R15-1(392mil,1150mil) on Top Layer And Track (361mil,1124mil)(496mil,1124mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R15-1(392mil,1150mil) on Top Layer And Track (361mil,1176mil)(496mil,1176mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R15-2(465mil,1150mil) on Top Layer And Track (361mil,1124mil)(496mil,1124mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R15-2(465mil,1150mil) on Top Layer And Track (361mil,1176mil)(496mil,1176mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R15-2(465mil,1150mil) on Top Layer And Track (496mil,1124mil)(496mil,1176mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R16-1(1270mil,1325mil) on Top Layer And Track (1244mil,1294mil)(1244mil,1429mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R16-1(1270mil,1325mil) on Top Layer And Track (1244mil,1294mil)(1296mil,1294mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R16-1(1270mil,1325mil) on Top Layer And Track (1296mil,1294mil)(1296mil,1429mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R16-2(1270mil,1398mil) on Top Layer And Track (1244mil,1294mil)(1244mil,1429mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R16-2(1270mil,1398mil) on Top Layer And Track (1244mil,1429mil)(1296mil,1429mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R16-2(1270mil,1398mil) on Top Layer And Track (1296mil,1294mil)(1296mil,1429mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R2-1(1120mil,290mil) on Top Layer And Track (1016mil,264mil)(1151mil,264mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R2-1(1120mil,290mil) on Top Layer And Track (1016mil,316mil)(1151mil,316mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R2-1(1120mil,290mil) on Top Layer And Track (1151mil,264mil)(1151mil,316mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R2-2(1047mil,290mil) on Top Layer And Track (1016mil,264mil)(1016mil,316mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R2-2(1047mil,290mil) on Top Layer And Track (1016mil,264mil)(1151mil,264mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R2-2(1047mil,290mil) on Top Layer And Track (1016mil,316mil)(1151mil,316mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R3-1(540mil,1043mil) on Top Layer And Track (514mil,1074mil)(566mil,1074mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R3-1(540mil,1043mil) on Top Layer And Track (514mil,939mil)(514mil,1074mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R3-1(540mil,1043mil) on Top Layer And Track (566mil,939mil)(566mil,1074mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R3-2(540mil,970mil) on Top Layer And Track (514mil,939mil)(514mil,1074mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R3-2(540mil,970mil) on Top Layer And Track (514mil,939mil)(566mil,939mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R3-2(540mil,970mil) on Top Layer And Track (566mil,939mil)(566mil,1074mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R6-1(466.5mil,1020mil) on Top Layer And Track (362.5mil,1046mil)(497.5mil,1046mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R6-1(466.5mil,1020mil) on Top Layer And Track (362.5mil,994mil)(497.5mil,994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R6-1(466.5mil,1020mil) on Top Layer And Track (497.5mil,994mil)(497.5mil,1046mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R6-2(393.5mil,1020mil) on Top Layer And Track (362.5mil,1046mil)(497.5mil,1046mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R6-2(393.5mil,1020mil) on Top Layer And Track (362.5mil,994mil)(362.5mil,1046mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R6-2(393.5mil,1020mil) on Top Layer And Track (362.5mil,994mil)(497.5mil,994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R7-1(393.5mil,1085mil) on Top Layer And Track (362.5mil,1059mil)(362.5mil,1111mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R7-1(393.5mil,1085mil) on Top Layer And Track (362.5mil,1059mil)(497.5mil,1059mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R7-1(393.5mil,1085mil) on Top Layer And Track (362.5mil,1111mil)(497.5mil,1111mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R7-2(466.5mil,1085mil) on Top Layer And Track (362.5mil,1059mil)(497.5mil,1059mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R7-2(466.5mil,1085mil) on Top Layer And Track (362.5mil,1111mil)(497.5mil,1111mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R7-2(466.5mil,1085mil) on Top Layer And Track (497.5mil,1059mil)(497.5mil,1111mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R8-1(1465mil,1325mil) on Top Layer And Track (1439mil,1294mil)(1439mil,1429mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R8-1(1465mil,1325mil) on Top Layer And Track (1439mil,1294mil)(1491mil,1294mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R8-1(1465mil,1325mil) on Top Layer And Track (1491mil,1294mil)(1491mil,1429mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R8-2(1465mil,1398mil) on Top Layer And Track (1439mil,1294mil)(1439mil,1429mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R8-2(1465mil,1398mil) on Top Layer And Track (1439mil,1429mil)(1491mil,1429mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R8-2(1465mil,1398mil) on Top Layer And Track (1491mil,1294mil)(1491mil,1429mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R9-1(1400mil,1398mil) on Top Layer And Track (1374mil,1294mil)(1374mil,1429mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R9-1(1400mil,1398mil) on Top Layer And Track (1374mil,1429mil)(1426mil,1429mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R9-1(1400mil,1398mil) on Top Layer And Track (1426mil,1294mil)(1426mil,1429mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R9-2(1400mil,1325mil) on Top Layer And Track (1374mil,1294mil)(1374mil,1429mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R9-2(1400mil,1325mil) on Top Layer And Track (1374mil,1294mil)(1426mil,1294mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R9-2(1400mil,1325mil) on Top Layer And Track (1426mil,1294mil)(1426mil,1429mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.619mil < 10mil) Between Pad U1-10(689.551mil,586.102mil) on Top Layer And Text "X1" (649.99mil,595.013mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.619mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U11-1(340mil,1700mil) on Multi-Layer And Text "C8" (340.016mil,1720.01mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.507mil < 10mil) Between Pad U1-12(689.551mil,546.732mil) on Top Layer And Text "C1" (596.972mil,495.797mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.507mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.05mil < 10mil) Between Pad U1-5(689.551mil,684.527mil) on Top Layer And Text "X1" (649.99mil,595.013mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.05mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-6(689.551mil,664.842mil) on Top Layer And Text "X1" (649.99mil,595.013mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.26mil < 10mil) Between Pad U1-7(689.551mil,645.157mil) on Top Layer And Text "X1" (649.99mil,595.013mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.26mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.041mil < 10mil) Between Pad U1-8(689.551mil,625.472mil) on Top Layer And Text "X1" (649.99mil,595.013mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.041mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.947mil < 10mil) Between Pad U1-9(689.551mil,605.787mil) on Top Layer And Text "X1" (649.99mil,595.013mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.947mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.864mil < 10mil) Between Pad U2-1(822mil,1370mil) on Top Layer And Text "C16" (833.324mil,1265.797mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.864mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.638mil < 10mil) Between Pad U2-2(888.929mil,1370mil) on Top Layer And Text "C16" (833.324mil,1265.797mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.139mil < 10mil) Between Pad U2-3(955.858mil,1370mil) on Top Layer And Text "C21" (942.043mil,1265.797mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.139mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.638mil < 10mil) Between Pad U2-4(1022.787mil,1370mil) on Top Layer And Text "C21" (942.043mil,1265.797mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.945mil < 10mil) Between Pad U3-0(1860mil,437.638mil) on Top Layer And Track (1776mil,413.969mil)(1790mil,413.969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.945mil < 10mil) Between Pad U3-0(1860mil,802.362mil) on Top Layer And Track (1776mil,834.512mil)(1790mil,834.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.921mil < 10mil) Between Pad U3-1(1749.347mil,545.638mil) on Top Layer And Track (1776mil,413.969mil)(1776mil,518.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.271mil < 10mil) Between Pad U4-9(1555mil,665mil) on Top Layer And Track (1495.945mil,605.945mil)(1495.945mil,724.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.271mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.271mil < 10mil) Between Pad U4-9(1555mil,665mil) on Top Layer And Track (1614.055mil,605.945mil)(1614.055mil,724.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.271mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.945mil < 10mil) Between Pad U6-0(1860mil,1264.724mil) on Top Layer And Track (1776mil,1296.874mil)(1790mil,1296.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.945mil < 10mil) Between Pad U6-0(1860mil,900mil) on Top Layer And Track (1776mil,876.331mil)(1790mil,876.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.921mil < 10mil) Between Pad U6-1(1749.347mil,1008mil) on Top Layer And Track (1776mil,876.331mil)(1776mil,981.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.945mil < 10mil) Between Pad U7-0(95mil,297.638mil) on Top Layer And Track (165mil,265.488mil)(179mil,265.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.945mil < 10mil) Between Pad U7-0(95mil,662.362mil) on Top Layer And Track (165mil,686.032mil)(179mil,686.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.921mil < 10mil) Between Pad U7-1(205.654mil,554.362mil) on Top Layer And Track (179mil,581.032mil)(179mil,686.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.634mil < 10mil) Between Pad U8-4(1077.599mil,1012.756mil) on Top Layer And Text "U8" (1089.003mil,946.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.651mil < 10mil) Between Pad U8-5(1152.402mil,1012.756mil) on Top Layer And Text "U8" (1089.003mil,946.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.651mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad VCC-1(55mil,1230mil) on Top Layer And Track (27mil,1212mil)(27mil,1266mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.901mil < 10mil) Between Pad VCC-1(55mil,1230mil) on Top Layer And Track (27mil,1266mil)(29mil,1266mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.901mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad VCC-1(55mil,1230mil) on Top Layer And Track (29mil,1266mil)(83mil,1266mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad VCC-1(55mil,1230mil) on Top Layer And Track (83mil,1212mil)(83mil,1265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad VCC-2(55mil,1160mil) on Top Layer And Track (27mil,1124mil)(81mil,1124mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad VCC-2(55mil,1160mil) on Top Layer And Track (27mil,1125mil)(27mil,1178mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad VCC-2(55mil,1160mil) on Top Layer And Track (83mil,1124mil)(83mil,1178mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad VIN-1(55mil,1315mil) on Top Layer And Track (27mil,1279mil)(81mil,1279mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad VIN-1(55mil,1315mil) on Top Layer And Track (27mil,1280mil)(27mil,1333mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.902mil < 10mil) Between Pad VIN-1(55mil,1315mil) on Top Layer And Track (81mil,1279mil)(83mil,1279mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.901mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad VIN-1(55mil,1315mil) on Top Layer And Track (83mil,1279mil)(83mil,1333mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad VIN-2(55mil,1385mil) on Top Layer And Track (27mil,1367mil)(27mil,1421mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad VIN-2(55mil,1385mil) on Top Layer And Track (29mil,1421mil)(83mil,1421mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad VIN-2(55mil,1385mil) on Top Layer And Track (83mil,1367mil)(83mil,1420mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad X1-1(546.929mil,590mil) on Top Layer And Track (448.465mil,556.339mil)(578.465mil,556.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.134mil < 10mil) Between Pad X1-1(546.929mil,590mil) on Top Layer And Track (537.465mil,551.339mil)(581.465mil,551.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.961mil < 10mil) Between Pad X1-1(546.929mil,590mil) on Top Layer And Track (578.465mil,556.339mil)(578.465mil,706.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.961mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Pad X1-1(546.929mil,590mil) on Top Layer And Track (582.465mil,551.339mil)(582.465mil,596.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad X1-2(546.929mil,672.677mil) on Top Layer And Track (448.465mil,706.339mil)(578.465mil,706.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.961mil < 10mil) Between Pad X1-2(546.929mil,672.677mil) on Top Layer And Track (578.465mil,556.339mil)(578.465mil,706.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.961mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.961mil < 10mil) Between Pad X1-3(480mil,672.677mil) on Top Layer And Track (448.465mil,556.339mil)(448.465mil,706.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.961mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad X1-3(480mil,672.677mil) on Top Layer And Track (448.465mil,706.339mil)(578.465mil,706.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.961mil < 10mil) Between Pad X1-4(480mil,590mil) on Top Layer And Track (448.465mil,556.339mil)(448.465mil,706.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.961mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad X1-4(480mil,590mil) on Top Layer And Track (448.465mil,556.339mil)(578.465mil,556.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad X2-1(545mil,755mil) on Top Layer And Track (510mil,724.961mil)(510mil,914.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.449mil < 10mil) Between Pad X2-1(545mil,755mil) on Top Layer And Track (510mil,724.961mil)(580mil,724.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.449mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.339mil < 10mil) Between Pad X2-1(545mil,755mil) on Top Layer And Track (545mil,784.961mil)(545mil,794.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad X2-1(545mil,755mil) on Top Layer And Track (580mil,724.961mil)(580mil,914.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad X2-2(545mil,884.921mil) on Top Layer And Track (510mil,724.961mil)(510mil,914.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.449mil < 10mil) Between Pad X2-2(545mil,884.921mil) on Top Layer And Track (510mil,914.961mil)(580mil,914.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.449mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.339mil < 10mil) Between Pad X2-2(545mil,884.921mil) on Top Layer And Track (545mil,844.961mil)(545mil,854.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.7mil < 10mil) Between Pad X2-2(545mil,884.921mil) on Top Layer And Track (577mil,921mil)(577mil,931mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.7mil < 10mil) Between Pad X2-2(545mil,884.921mil) on Top Layer And Track (577mil,921mil)(633mil,921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad X2-2(545mil,884.921mil) on Top Layer And Track (580mil,724.961mil)(580mil,914.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
Rule Violations :421

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (5.38mil < 10mil) Between Text "C20" (1249.203mil,886.38mil) on Top Overlay And Track (1204mil,989mil)(1256mil,989mil) on Top Overlay Silk Text to Silk Clearance [5.38mil]
   Violation between Silk To Silk Clearance Constraint: (1.039mil < 10mil) Between Text "C21" (942.043mil,1265.797mil) on Top Overlay And Track (1010.174mil,1213.453mil)(1010.174mil,1265.453mil) on Top Overlay Silk Text to Silk Clearance [1.039mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C21" (942.043mil,1265.797mil) on Top Overlay And Track (960.674mil,1265.453mil)(1010.174mil,1265.453mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.749mil < 10mil) Between Text "R1" (682.75mil,940.714mil) on Top Overlay And Track (751mil,934mil)(751mil,986mil) on Top Overlay Silk Text to Silk Clearance [9.749mil]
   Violation between Silk To Silk Clearance Constraint: (5.963mil < 10mil) Between Text "R15" (258.963mil,1131.047mil) on Top Overlay And Track (361mil,1124mil)(361mil,1176mil) on Top Overlay Silk Text to Silk Clearance [5.963mil]
   Violation between Silk To Silk Clearance Constraint: (9.739mil < 10mil) Between Text "R15" (258.963mil,1131.047mil) on Top Overlay And Track (361mil,1176mil)(496mil,1176mil) on Top Overlay Silk Text to Silk Clearance [9.739mil]
   Violation between Silk To Silk Clearance Constraint: (6.101mil < 10mil) Between Text "R16" (1293.953mil,1439.101mil) on Top Overlay And Track (1244mil,1429mil)(1296mil,1429mil) on Top Overlay Silk Text to Silk Clearance [6.101mil]
   Violation between Silk To Silk Clearance Constraint: (6.307mil < 10mil) Between Text "R16" (1293.953mil,1439.101mil) on Top Overlay And Track (1296mil,1294mil)(1296mil,1429mil) on Top Overlay Silk Text to Silk Clearance [6.307mil]
   Violation between Silk To Silk Clearance Constraint: (0.05mil < 10mil) Between Text "VCC" (105.01mil,1264.974mil) on Top Overlay And Text "VIN" (105.01mil,1424.976mil) on Top Overlay Silk Text to Silk Clearance [0.05mil]
   Violation between Silk To Silk Clearance Constraint: (3.592mil < 10mil) Between Text "X1" (649.99mil,595.013mil) on Top Overlay And Track (578.465mil,556.339mil)(578.465mil,706.339mil) on Top Overlay Silk Text to Silk Clearance [3.592mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "X1" (649.99mil,595.013mil) on Top Overlay And Track (582.465mil,551.339mil)(582.465mil,596.339mil) on Top Overlay Silk Text to Silk Clearance [0mil]
Rule Violations :11

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : RoomMCU (Bounding Region = (1600mil, 3450mil, 2100mil, 3935mil) (InComponentClass('1_P1'))
   Violation between Room Definition: Between Component U10 (956.418mil,1066.855mil) on Top Layer And RoomMCU (Bounding Region = (1600mil, 3450mil, 2100mil, 3935mil) (InComponentClass('1_P1')) 
   Violation between Room Definition: Between Component U4 (1555mil,665mil) on Top Layer And RoomMCU (Bounding Region = (1600mil, 3450mil, 2100mil, 3935mil) (InComponentClass('1_P1')) 
   Violation between Room Definition: Between Component U5 (1300mil,770mil) on Top Layer And RoomMCU (Bounding Region = (1600mil, 3450mil, 2100mil, 3935mil) (InComponentClass('1_P1')) 
   Violation between Room Definition: Between Component U8 (1115mil,1060mil) on Top Layer And RoomMCU (Bounding Region = (1600mil, 3450mil, 2100mil, 3935mil) (InComponentClass('1_P1')) 
   Violation between Room Definition: Between Component X1 (513.465mil,631.339mil) on Top Layer And RoomMCU (Bounding Region = (1600mil, 3450mil, 2100mil, 3935mil) (InComponentClass('1_P1')) 
   Violation between Room Definition: Between RoomMCU (Bounding Region = (1600mil, 3450mil, 2100mil, 3935mil) (InComponentClass('1_P1')) And SIP Component H2 (555mil,185mil) on Top Layer 
   Violation between Room Definition: Between RoomMCU (Bounding Region = (1600mil, 3450mil, 2100mil, 3935mil) (InComponentClass('1_P1')) And SIP Component H3 (555mil,80mil) on Top Layer 
   Violation between Room Definition: Between RoomMCU (Bounding Region = (1600mil, 3450mil, 2100mil, 3935mil) (InComponentClass('1_P1')) And SIP Component H4 (1195mil,80mil) on Top Layer 
   Violation between Room Definition: Between RoomMCU (Bounding Region = (1600mil, 3450mil, 2100mil, 3935mil) (InComponentClass('1_P1')) And Small Component CON1-3.5*1.3 (1810mil,1530mil) on Top Layer 
   Violation between Room Definition: Between RoomMCU (Bounding Region = (1600mil, 3450mil, 2100mil, 3935mil) (InComponentClass('1_P1')) And Small Component R4 (110mil,910mil) on Top Layer 
   Violation between Room Definition: Between RoomMCU (Bounding Region = (1600mil, 3450mil, 2100mil, 3935mil) (InComponentClass('1_P1')) And Small Component U11 (-902.52mil,1855mil) on Top Layer 
   Violation between Room Definition: Between RoomMCU (Bounding Region = (1600mil, 3450mil, 2100mil, 3935mil) (InComponentClass('1_P1')) And SMT SIP Component U2 (940mil,1565mil) on Top Layer 
   Violation between Room Definition: Between RoomMCU (Bounding Region = (1600mil, 3450mil, 2100mil, 3935mil) (InComponentClass('1_P1')) And SMT SIP Component U3 (1860mil,620mil) on Top Layer 
   Violation between Room Definition: Between RoomMCU (Bounding Region = (1600mil, 3450mil, 2100mil, 3935mil) (InComponentClass('1_P1')) And SMT SIP Component U6 (1860mil,1082.362mil) on Top Layer 
   Violation between Room Definition: Between RoomMCU (Bounding Region = (1600mil, 3450mil, 2100mil, 3935mil) (InComponentClass('1_P1')) And SMT SIP Component U7 (95mil,480mil) on Top Layer 
   Violation between Room Definition: Between RoomMCU (Bounding Region = (1600mil, 3450mil, 2100mil, 3935mil) (InComponentClass('1_P1')) And SMT Small Component C1 (515mil,515mil) on Top Layer 
   Violation between Room Definition: Between RoomMCU (Bounding Region = (1600mil, 3450mil, 2100mil, 3935mil) (InComponentClass('1_P1')) And SMT Small Component C10 (428.5mil,955mil) on Top Layer 
   Violation between Room Definition: Between RoomMCU (Bounding Region = (1600mil, 3450mil, 2100mil, 3935mil) (InComponentClass('1_P1')) And SMT Small Component C11 (1335mil,1361.5mil) on Top Layer 
   Violation between Room Definition: Between RoomMCU (Bounding Region = (1600mil, 3450mil, 2100mil, 3935mil) (InComponentClass('1_P1')) And SMT Small Component C12 (1515mil,496.5mil) on Top Layer 
   Violation between Room Definition: Between RoomMCU (Bounding Region = (1600mil, 3450mil, 2100mil, 3935mil) (InComponentClass('1_P1')) And SMT Small Component C13 (1553.5mil,825mil) on Top Layer 
   Violation between Room Definition: Between RoomMCU (Bounding Region = (1600mil, 3450mil, 2100mil, 3935mil) (InComponentClass('1_P1')) And SMT Small Component C14 (779.174mil,1070.953mil) on Top Layer 
   Violation between Room Definition: Between RoomMCU (Bounding Region = (1600mil, 3450mil, 2100mil, 3935mil) (InComponentClass('1_P1')) And SMT Small Component C15 (844.174mil,1070.953mil) on Top Layer 
   Violation between Room Definition: Between RoomMCU (Bounding Region = (1600mil, 3450mil, 2100mil, 3935mil) (InComponentClass('1_P1')) And SMT Small Component C16 (942.674mil,1239.453mil) on Top Layer 
   Violation between Room Definition: Between RoomMCU (Bounding Region = (1600mil, 3450mil, 2100mil, 3935mil) (InComponentClass('1_P1')) And SMT Small Component C17 (1113.5mil,1170mil) on Top Layer 
   Violation between Room Definition: Between RoomMCU (Bounding Region = (1600mil, 3450mil, 2100mil, 3935mil) (InComponentClass('1_P1')) And SMT Small Component C18 (1110mil,1235mil) on Top Layer 
   Violation between Room Definition: Between RoomMCU (Bounding Region = (1600mil, 3450mil, 2100mil, 3935mil) (InComponentClass('1_P1')) And SMT Small Component C19 (1167.244mil,1350.401mil) on Top Layer 
   Violation between Room Definition: Between RoomMCU (Bounding Region = (1600mil, 3450mil, 2100mil, 3935mil) (InComponentClass('1_P1')) And SMT Small Component C2 (410mil,616.5mil) on Top Layer 
   Violation between Room Definition: Between RoomMCU (Bounding Region = (1600mil, 3450mil, 2100mil, 3935mil) (InComponentClass('1_P1')) And SMT Small Component C20 (1230mil,1056.5mil) on Top Layer 
   Violation between Room Definition: Between RoomMCU (Bounding Region = (1600mil, 3450mil, 2100mil, 3935mil) (InComponentClass('1_P1')) And SMT Small Component C21 (942.674mil,1174.453mil) on Top Layer 
   Violation between Room Definition: Between RoomMCU (Bounding Region = (1600mil, 3450mil, 2100mil, 3935mil) (InComponentClass('1_P1')) And SMT Small Component C22 (410mil,471.5mil) on Top Layer 
   Violation between Room Definition: Between RoomMCU (Bounding Region = (1600mil, 3450mil, 2100mil, 3935mil) (InComponentClass('1_P1')) And SMT Small Component C27 (1220mil,613.5mil) on Top Layer 
   Violation between Room Definition: Between RoomMCU (Bounding Region = (1600mil, 3450mil, 2100mil, 3935mil) (InComponentClass('1_P1')) And SMT Small Component C28 (1155mil,615mil) on Top Layer 
   Violation between Room Definition: Between RoomMCU (Bounding Region = (1600mil, 3450mil, 2100mil, 3935mil) (InComponentClass('1_P1')) And SMT Small Component C29 (1086.5mil,355mil) on Top Layer 
   Violation between Room Definition: Between RoomMCU (Bounding Region = (1600mil, 3450mil, 2100mil, 3935mil) (InComponentClass('1_P1')) And SMT Small Component C3 (428.5mil,885mil) on Top Layer 
   Violation between Room Definition: Between RoomMCU (Bounding Region = (1600mil, 3450mil, 2100mil, 3935mil) (InComponentClass('1_P1')) And SMT Small Component C30 (1086.5mil,415mil) on Top Layer 
   Violation between Room Definition: Between RoomMCU (Bounding Region = (1600mil, 3450mil, 2100mil, 3935mil) (InComponentClass('1_P1')) And SMT Small Component C4 (428.5mil,755mil) on Top Layer 
   Violation between Room Definition: Between RoomMCU (Bounding Region = (1600mil, 3450mil, 2100mil, 3935mil) (InComponentClass('1_P1')) And SMT Small Component C5 (1205mil,1363.5mil) on Top Layer 
   Violation between Room Definition: Between RoomMCU (Bounding Region = (1600mil, 3450mil, 2100mil, 3935mil) (InComponentClass('1_P1')) And SMT Small Component C6 (1500mil,1738.5mil) on Top Layer 
   Violation between Room Definition: Between RoomMCU (Bounding Region = (1600mil, 3450mil, 2100mil, 3935mil) (InComponentClass('1_P1')) And SMT Small Component C7 (1325mil,1780mil) on Top Layer 
   Violation between Room Definition: Between RoomMCU (Bounding Region = (1600mil, 3450mil, 2100mil, 3935mil) (InComponentClass('1_P1')) And SMT Small Component C8 (270mil,1841.5mil) on Top Layer 
   Violation between Room Definition: Between RoomMCU (Bounding Region = (1600mil, 3450mil, 2100mil, 3935mil) (InComponentClass('1_P1')) And SMT Small Component C9 (150mil,1585mil) on Top Layer 
   Violation between Room Definition: Between RoomMCU (Bounding Region = (1600mil, 3450mil, 2100mil, 3935mil) (InComponentClass('1_P1')) And SMT Small Component D1 (594.449mil,1380mil) on Top Layer 
   Violation between Room Definition: Between RoomMCU (Bounding Region = (1600mil, 3450mil, 2100mil, 3935mil) (InComponentClass('1_P1')) And SMT Small Component F2 (690mil,1102.5mil) on Top Layer 
   Violation between Room Definition: Between RoomMCU (Bounding Region = (1600mil, 3450mil, 2100mil, 3935mil) (InComponentClass('1_P1')) And SMT Small Component PC13 (604.741mil,1002.005mil) on Top Layer 
   Violation between Room Definition: Between RoomMCU (Bounding Region = (1600mil, 3450mil, 2100mil, 3935mil) (InComponentClass('1_P1')) And SMT Small Component R1 (818.5mil,960mil) on Top Layer 
   Violation between Room Definition: Between RoomMCU (Bounding Region = (1600mil, 3450mil, 2100mil, 3935mil) (InComponentClass('1_P1')) And SMT Small Component R10 (1105mil,765mil) on Top Layer 
   Violation between Room Definition: Between RoomMCU (Bounding Region = (1600mil, 3450mil, 2100mil, 3935mil) (InComponentClass('1_P1')) And SMT Small Component R11 (1170mil,765mil) on Top Layer 
   Violation between Room Definition: Between RoomMCU (Bounding Region = (1600mil, 3450mil, 2100mil, 3935mil) (InComponentClass('1_P1')) And SMT Small Component R13 (516.5mil,450mil) on Top Layer 
   Violation between Room Definition: Between RoomMCU (Bounding Region = (1600mil, 3450mil, 2100mil, 3935mil) (InComponentClass('1_P1')) And SMT Small Component R14 (345mil,616.5mil) on Top Layer 
   Violation between Room Definition: Between RoomMCU (Bounding Region = (1600mil, 3450mil, 2100mil, 3935mil) (InComponentClass('1_P1')) And SMT Small Component R15 (428.5mil,1150mil) on Top Layer 
   Violation between Room Definition: Between RoomMCU (Bounding Region = (1600mil, 3450mil, 2100mil, 3935mil) (InComponentClass('1_P1')) And SMT Small Component R16 (1270mil,1361.5mil) on Top Layer 
   Violation between Room Definition: Between RoomMCU (Bounding Region = (1600mil, 3450mil, 2100mil, 3935mil) (InComponentClass('1_P1')) And SMT Small Component R2 (1083.5mil,290mil) on Top Layer 
   Violation between Room Definition: Between RoomMCU (Bounding Region = (1600mil, 3450mil, 2100mil, 3935mil) (InComponentClass('1_P1')) And SMT Small Component R3 (540mil,1006.5mil) on Top Layer 
   Violation between Room Definition: Between RoomMCU (Bounding Region = (1600mil, 3450mil, 2100mil, 3935mil) (InComponentClass('1_P1')) And SMT Small Component R6 (430mil,1020mil) on Top Layer 
   Violation between Room Definition: Between RoomMCU (Bounding Region = (1600mil, 3450mil, 2100mil, 3935mil) (InComponentClass('1_P1')) And SMT Small Component R7 (430mil,1085mil) on Top Layer 
   Violation between Room Definition: Between RoomMCU (Bounding Region = (1600mil, 3450mil, 2100mil, 3935mil) (InComponentClass('1_P1')) And SMT Small Component R8 (1465mil,1361.5mil) on Top Layer 
   Violation between Room Definition: Between RoomMCU (Bounding Region = (1600mil, 3450mil, 2100mil, 3935mil) (InComponentClass('1_P1')) And SMT Small Component R9 (1400mil,1361.5mil) on Top Layer 
   Violation between Room Definition: Between RoomMCU (Bounding Region = (1600mil, 3450mil, 2100mil, 3935mil) (InComponentClass('1_P1')) And SMT Small Component VCC (54.741mil,1195.005mil) on Top Layer 
   Violation between Room Definition: Between RoomMCU (Bounding Region = (1600mil, 3450mil, 2100mil, 3935mil) (InComponentClass('1_P1')) And SMT Small Component VIN (55.259mil,1349.995mil) on Top Layer 
   Violation between Room Definition: Between RoomMCU (Bounding Region = (1600mil, 3450mil, 2100mil, 3935mil) (InComponentClass('1_P1')) And SMT Small Component X2 (545mil,819.961mil) on Top Layer 
Rule Violations :60

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02