Version 3.2 HI-TECH Software Intermediate Code
[v F3779 `(v ~T0 @X0 1 tf1`ul ]
"161 C:\Program Files (x86)\Microchip\xc8\v1.41\include\pic18.h
[v __delay `JF3779 ~T0 @X0 0 e ]
[p i __delay ]
"2934 C:\Program Files (x86)\Microchip\xc8\v1.41\include\pic18f4550.h
[v _LATA `Vuc ~T0 @X0 0 e@3977 ]
"3033
[v _LATB `Vuc ~T0 @X0 0 e@3978 ]
"3144
[v _LATC `Vuc ~T0 @X0 0 e@3979 ]
"3221
[v _LATD `Vuc ~T0 @X0 0 e@3980 ]
"2280
[v _PORTA `Vuc ~T0 @X0 0 e@3968 ]
"2418
[v _PORTB `Vuc ~T0 @X0 0 e@3969 ]
"2527
[v _PORTC `Vuc ~T0 @X0 0 e@3970 ]
"2668
[v _PORTD `Vuc ~T0 @X0 0 e@3971 ]
"6497
[v _ADCON1 `Vuc ~T0 @X0 0 e@4033 ]
"3383
[v _TRISA `Vuc ~T0 @X0 0 e@3986 ]
"3580
[v _TRISB `Vuc ~T0 @X0 0 e@3987 ]
"3801
[v _TRISC `Vuc ~T0 @X0 0 e@3988 ]
"3954
[v _TRISD `Vuc ~T0 @X0 0 e@3989 ]
[p mainexit ]
"148 aula1211.c
[v _setup `(v ~T0 @X0 0 ef ]
"150
[v _loop `(v ~T0 @X0 0 ef ]
"157
[v _f_maq_n_primo_c `(uc ~T0 @X0 0 ef1`uc ]
"152
[v _f_timers `(v ~T0 @X0 0 ef ]
"153
[v _f_timer1 `(v ~T0 @X0 0 ef ]
"154
[v _f_timer2 `(v ~T0 @X0 0 ef ]
"155
[v _f_timer3 `(v ~T0 @X0 0 ef ]
[t ~ __deprecated__ ]
[t T25 __deprecated__ ]
"9782 C:\Program Files (x86)\Microchip\xc8\v1.41\include\pic18f4550.h
[v _RD0 `Vb ~T25 @X0 0 e@31768 ]
"9784
[v _RD1 `Vb ~T25 @X0 0 e@31769 ]
"9806
[v _RE0 `Vb ~T25 @X0 0 e@31776 ]
"159 aula1211.c
[v _f_maq_n_3_c `(uc ~T0 @X0 0 ef1`uc ]
"158
[v _f_maq_n_primo_d `(uc ~T0 @X0 0 ef1`uc ]
"160
[v _f_maq_n_3_d `(uc ~T0 @X0 0 ef1`uc ]
"15 aula1211.c
[p x PLLDIV=1 ]
"16
[p x CPUDIV=OSC1_PLL2 ]
"17
[p x USBDIV=1 ]
"20
[p x FOSC=HS ]
"21
[p x FCMEN=OFF ]
"22
[p x IESO=OFF ]
"25
[p x PWRT=OFF ]
"26
[p x BOR=ON ]
"27
[p x BORV=3 ]
"28
[p x VREGEN=OFF ]
"31
[p x WDT=OFF ]
"32
[p x WDTPS=32768 ]
"35
[p x CCP2MX=ON ]
"36
[p x PBADEN=ON ]
"37
[p x LPT1OSC=OFF ]
"38
[p x MCLRE=ON ]
"41
[p x STVREN=ON ]
"42
[p x LVP=OFF ]
"43
[p x ICPRT=OFF ]
"44
[p x XINST=OFF ]
"47
[p x CP0=OFF ]
"48
[p x CP1=OFF ]
"49
[p x CP2=OFF ]
"50
[p x CP3=OFF ]
"53
[p x CPB=OFF ]
"54
[p x CPD=OFF ]
"57
[p x WRT0=OFF ]
"58
[p x WRT1=OFF ]
"59
[p x WRT2=OFF ]
"60
[p x WRT3=OFF ]
"63
[p x WRTC=OFF ]
"64
[p x WRTB=OFF ]
"65
[p x WRTD=OFF ]
"68
[p x EBTR0=OFF ]
"69
[p x EBTR1=OFF ]
"70
[p x EBTR2=OFF ]
"71
[p x EBTR3=OFF ]
"74
[p x EBTRB=OFF ]
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 28: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic18f4550.h: 49: extern volatile unsigned char SPPDATA @ 0xF62;
"51 C:\Program Files (x86)\Microchip\xc8\v1.41\include\pic18f4550.h
[; ;pic18f4550.h: 51: asm("SPPDATA equ 0F62h");
[; <" SPPDATA equ 0F62h ;# ">
[; ;pic18f4550.h: 54: typedef union {
[; ;pic18f4550.h: 55: struct {
[; ;pic18f4550.h: 56: unsigned DATA :8;
[; ;pic18f4550.h: 57: };
[; ;pic18f4550.h: 58: } SPPDATAbits_t;
[; ;pic18f4550.h: 59: extern volatile SPPDATAbits_t SPPDATAbits @ 0xF62;
[; ;pic18f4550.h: 68: extern volatile unsigned char SPPCFG @ 0xF63;
"70
[; ;pic18f4550.h: 70: asm("SPPCFG equ 0F63h");
[; <" SPPCFG equ 0F63h ;# ">
[; ;pic18f4550.h: 73: typedef union {
[; ;pic18f4550.h: 74: struct {
[; ;pic18f4550.h: 75: unsigned WS :4;
[; ;pic18f4550.h: 76: unsigned CLK1EN :1;
[; ;pic18f4550.h: 77: unsigned CSEN :1;
[; ;pic18f4550.h: 78: unsigned CLKCFG :2;
[; ;pic18f4550.h: 79: };
[; ;pic18f4550.h: 80: struct {
[; ;pic18f4550.h: 81: unsigned WS0 :1;
[; ;pic18f4550.h: 82: unsigned WS1 :1;
[; ;pic18f4550.h: 83: unsigned WS2 :1;
[; ;pic18f4550.h: 84: unsigned WS3 :1;
[; ;pic18f4550.h: 85: unsigned :2;
[; ;pic18f4550.h: 86: unsigned CLKCFG0 :1;
[; ;pic18f4550.h: 87: unsigned CLKCFG1 :1;
[; ;pic18f4550.h: 88: };
[; ;pic18f4550.h: 89: } SPPCFGbits_t;
[; ;pic18f4550.h: 90: extern volatile SPPCFGbits_t SPPCFGbits @ 0xF63;
[; ;pic18f4550.h: 144: extern volatile unsigned char SPPEPS @ 0xF64;
"146
[; ;pic18f4550.h: 146: asm("SPPEPS equ 0F64h");
[; <" SPPEPS equ 0F64h ;# ">
[; ;pic18f4550.h: 149: typedef union {
[; ;pic18f4550.h: 150: struct {
[; ;pic18f4550.h: 151: unsigned ADDR :4;
[; ;pic18f4550.h: 152: unsigned SPPBUSY :1;
[; ;pic18f4550.h: 153: unsigned :1;
[; ;pic18f4550.h: 154: unsigned WRSPP :1;
[; ;pic18f4550.h: 155: unsigned RDSPP :1;
[; ;pic18f4550.h: 156: };
[; ;pic18f4550.h: 157: struct {
[; ;pic18f4550.h: 158: unsigned ADDR0 :1;
[; ;pic18f4550.h: 159: unsigned ADDR1 :1;
[; ;pic18f4550.h: 160: unsigned ADDR2 :1;
[; ;pic18f4550.h: 161: unsigned ADDR3 :1;
[; ;pic18f4550.h: 162: };
[; ;pic18f4550.h: 163: struct {
[; ;pic18f4550.h: 164: unsigned :4;
[; ;pic18f4550.h: 165: unsigned BUSY :1;
[; ;pic18f4550.h: 166: };
[; ;pic18f4550.h: 167: } SPPEPSbits_t;
[; ;pic18f4550.h: 168: extern volatile SPPEPSbits_t SPPEPSbits @ 0xF64;
[; ;pic18f4550.h: 217: extern volatile unsigned char SPPCON @ 0xF65;
"219
[; ;pic18f4550.h: 219: asm("SPPCON equ 0F65h");
[; <" SPPCON equ 0F65h ;# ">
[; ;pic18f4550.h: 222: typedef union {
[; ;pic18f4550.h: 223: struct {
[; ;pic18f4550.h: 224: unsigned SPPEN :1;
[; ;pic18f4550.h: 225: unsigned SPPOWN :1;
[; ;pic18f4550.h: 226: };
[; ;pic18f4550.h: 227: } SPPCONbits_t;
[; ;pic18f4550.h: 228: extern volatile SPPCONbits_t SPPCONbits @ 0xF65;
[; ;pic18f4550.h: 242: extern volatile unsigned short UFRM @ 0xF66;
"244
[; ;pic18f4550.h: 244: asm("UFRM equ 0F66h");
[; <" UFRM equ 0F66h ;# ">
[; ;pic18f4550.h: 248: extern volatile unsigned char UFRML @ 0xF66;
"250
[; ;pic18f4550.h: 250: asm("UFRML equ 0F66h");
[; <" UFRML equ 0F66h ;# ">
[; ;pic18f4550.h: 253: typedef union {
[; ;pic18f4550.h: 254: struct {
[; ;pic18f4550.h: 255: unsigned FRM :8;
[; ;pic18f4550.h: 256: };
[; ;pic18f4550.h: 257: struct {
[; ;pic18f4550.h: 258: unsigned FRM0 :1;
[; ;pic18f4550.h: 259: unsigned FRM1 :1;
[; ;pic18f4550.h: 260: unsigned FRM2 :1;
[; ;pic18f4550.h: 261: unsigned FRM3 :1;
[; ;pic18f4550.h: 262: unsigned FRM4 :1;
[; ;pic18f4550.h: 263: unsigned FRM5 :1;
[; ;pic18f4550.h: 264: unsigned FRM6 :1;
[; ;pic18f4550.h: 265: unsigned FRM7 :1;
[; ;pic18f4550.h: 266: };
[; ;pic18f4550.h: 267: struct {
[; ;pic18f4550.h: 268: unsigned FRML :8;
[; ;pic18f4550.h: 269: };
[; ;pic18f4550.h: 270: } UFRMLbits_t;
[; ;pic18f4550.h: 271: extern volatile UFRMLbits_t UFRMLbits @ 0xF66;
[; ;pic18f4550.h: 325: extern volatile unsigned char UFRMH @ 0xF67;
"327
[; ;pic18f4550.h: 327: asm("UFRMH equ 0F67h");
[; <" UFRMH equ 0F67h ;# ">
[; ;pic18f4550.h: 330: typedef union {
[; ;pic18f4550.h: 331: struct {
[; ;pic18f4550.h: 332: unsigned FRM :3;
[; ;pic18f4550.h: 333: };
[; ;pic18f4550.h: 334: struct {
[; ;pic18f4550.h: 335: unsigned FRM8 :1;
[; ;pic18f4550.h: 336: unsigned FRM9 :1;
[; ;pic18f4550.h: 337: unsigned FRM10 :1;
[; ;pic18f4550.h: 338: };
[; ;pic18f4550.h: 339: } UFRMHbits_t;
[; ;pic18f4550.h: 340: extern volatile UFRMHbits_t UFRMHbits @ 0xF67;
[; ;pic18f4550.h: 364: extern volatile unsigned char UIR @ 0xF68;
"366
[; ;pic18f4550.h: 366: asm("UIR equ 0F68h");
[; <" UIR equ 0F68h ;# ">
[; ;pic18f4550.h: 369: typedef union {
[; ;pic18f4550.h: 370: struct {
[; ;pic18f4550.h: 371: unsigned URSTIF :1;
[; ;pic18f4550.h: 372: unsigned UERRIF :1;
[; ;pic18f4550.h: 373: unsigned ACTVIF :1;
[; ;pic18f4550.h: 374: unsigned TRNIF :1;
[; ;pic18f4550.h: 375: unsigned IDLEIF :1;
[; ;pic18f4550.h: 376: unsigned STALLIF :1;
[; ;pic18f4550.h: 377: unsigned SOFIF :1;
[; ;pic18f4550.h: 378: };
[; ;pic18f4550.h: 379: } UIRbits_t;
[; ;pic18f4550.h: 380: extern volatile UIRbits_t UIRbits @ 0xF68;
[; ;pic18f4550.h: 419: extern volatile unsigned char UIE @ 0xF69;
"421
[; ;pic18f4550.h: 421: asm("UIE equ 0F69h");
[; <" UIE equ 0F69h ;# ">
[; ;pic18f4550.h: 424: typedef union {
[; ;pic18f4550.h: 425: struct {
[; ;pic18f4550.h: 426: unsigned URSTIE :1;
[; ;pic18f4550.h: 427: unsigned UERRIE :1;
[; ;pic18f4550.h: 428: unsigned ACTVIE :1;
[; ;pic18f4550.h: 429: unsigned TRNIE :1;
[; ;pic18f4550.h: 430: unsigned IDLEIE :1;
[; ;pic18f4550.h: 431: unsigned STALLIE :1;
[; ;pic18f4550.h: 432: unsigned SOFIE :1;
[; ;pic18f4550.h: 433: };
[; ;pic18f4550.h: 434: } UIEbits_t;
[; ;pic18f4550.h: 435: extern volatile UIEbits_t UIEbits @ 0xF69;
[; ;pic18f4550.h: 474: extern volatile unsigned char UEIR @ 0xF6A;
"476
[; ;pic18f4550.h: 476: asm("UEIR equ 0F6Ah");
[; <" UEIR equ 0F6Ah ;# ">
[; ;pic18f4550.h: 479: typedef union {
[; ;pic18f4550.h: 480: struct {
[; ;pic18f4550.h: 481: unsigned PIDEF :1;
[; ;pic18f4550.h: 482: unsigned CRC5EF :1;
[; ;pic18f4550.h: 483: unsigned CRC16EF :1;
[; ;pic18f4550.h: 484: unsigned DFN8EF :1;
[; ;pic18f4550.h: 485: unsigned BTOEF :1;
[; ;pic18f4550.h: 486: unsigned :2;
[; ;pic18f4550.h: 487: unsigned BTSEF :1;
[; ;pic18f4550.h: 488: };
[; ;pic18f4550.h: 489: } UEIRbits_t;
[; ;pic18f4550.h: 490: extern volatile UEIRbits_t UEIRbits @ 0xF6A;
[; ;pic18f4550.h: 524: extern volatile unsigned char UEIE @ 0xF6B;
"526
[; ;pic18f4550.h: 526: asm("UEIE equ 0F6Bh");
[; <" UEIE equ 0F6Bh ;# ">
[; ;pic18f4550.h: 529: typedef union {
[; ;pic18f4550.h: 530: struct {
[; ;pic18f4550.h: 531: unsigned PIDEE :1;
[; ;pic18f4550.h: 532: unsigned CRC5EE :1;
[; ;pic18f4550.h: 533: unsigned CRC16EE :1;
[; ;pic18f4550.h: 534: unsigned DFN8EE :1;
[; ;pic18f4550.h: 535: unsigned BTOEE :1;
[; ;pic18f4550.h: 536: unsigned :2;
[; ;pic18f4550.h: 537: unsigned BTSEE :1;
[; ;pic18f4550.h: 538: };
[; ;pic18f4550.h: 539: } UEIEbits_t;
[; ;pic18f4550.h: 540: extern volatile UEIEbits_t UEIEbits @ 0xF6B;
[; ;pic18f4550.h: 574: extern volatile unsigned char USTAT @ 0xF6C;
"576
[; ;pic18f4550.h: 576: asm("USTAT equ 0F6Ch");
[; <" USTAT equ 0F6Ch ;# ">
[; ;pic18f4550.h: 579: typedef union {
[; ;pic18f4550.h: 580: struct {
[; ;pic18f4550.h: 581: unsigned :1;
[; ;pic18f4550.h: 582: unsigned PPBI :1;
[; ;pic18f4550.h: 583: unsigned DIR :1;
[; ;pic18f4550.h: 584: unsigned ENDP :4;
[; ;pic18f4550.h: 585: };
[; ;pic18f4550.h: 586: struct {
[; ;pic18f4550.h: 587: unsigned :3;
[; ;pic18f4550.h: 588: unsigned ENDP0 :1;
[; ;pic18f4550.h: 589: unsigned ENDP1 :1;
[; ;pic18f4550.h: 590: unsigned ENDP2 :1;
[; ;pic18f4550.h: 591: unsigned ENDP3 :1;
[; ;pic18f4550.h: 592: };
[; ;pic18f4550.h: 593: } USTATbits_t;
[; ;pic18f4550.h: 594: extern volatile USTATbits_t USTATbits @ 0xF6C;
[; ;pic18f4550.h: 633: extern volatile unsigned char UCON @ 0xF6D;
"635
[; ;pic18f4550.h: 635: asm("UCON equ 0F6Dh");
[; <" UCON equ 0F6Dh ;# ">
[; ;pic18f4550.h: 638: typedef union {
[; ;pic18f4550.h: 639: struct {
[; ;pic18f4550.h: 640: unsigned :1;
[; ;pic18f4550.h: 641: unsigned SUSPND :1;
[; ;pic18f4550.h: 642: unsigned RESUME :1;
[; ;pic18f4550.h: 643: unsigned USBEN :1;
[; ;pic18f4550.h: 644: unsigned PKTDIS :1;
[; ;pic18f4550.h: 645: unsigned SE0 :1;
[; ;pic18f4550.h: 646: unsigned PPBRST :1;
[; ;pic18f4550.h: 647: };
[; ;pic18f4550.h: 648: } UCONbits_t;
[; ;pic18f4550.h: 649: extern volatile UCONbits_t UCONbits @ 0xF6D;
[; ;pic18f4550.h: 683: extern volatile unsigned char UADDR @ 0xF6E;
"685
[; ;pic18f4550.h: 685: asm("UADDR equ 0F6Eh");
[; <" UADDR equ 0F6Eh ;# ">
[; ;pic18f4550.h: 688: typedef union {
[; ;pic18f4550.h: 689: struct {
[; ;pic18f4550.h: 690: unsigned ADDR :7;
[; ;pic18f4550.h: 691: };
[; ;pic18f4550.h: 692: struct {
[; ;pic18f4550.h: 693: unsigned ADDR0 :1;
[; ;pic18f4550.h: 694: unsigned ADDR1 :1;
[; ;pic18f4550.h: 695: unsigned ADDR2 :1;
[; ;pic18f4550.h: 696: unsigned ADDR3 :1;
[; ;pic18f4550.h: 697: unsigned ADDR4 :1;
[; ;pic18f4550.h: 698: unsigned ADDR5 :1;
[; ;pic18f4550.h: 699: unsigned ADDR6 :1;
[; ;pic18f4550.h: 700: };
[; ;pic18f4550.h: 701: } UADDRbits_t;
[; ;pic18f4550.h: 702: extern volatile UADDRbits_t UADDRbits @ 0xF6E;
[; ;pic18f4550.h: 746: extern volatile unsigned char UCFG @ 0xF6F;
"748
[; ;pic18f4550.h: 748: asm("UCFG equ 0F6Fh");
[; <" UCFG equ 0F6Fh ;# ">
[; ;pic18f4550.h: 751: typedef union {
[; ;pic18f4550.h: 752: struct {
[; ;pic18f4550.h: 753: unsigned PPB :2;
[; ;pic18f4550.h: 754: unsigned FSEN :1;
[; ;pic18f4550.h: 755: unsigned UTRDIS :1;
[; ;pic18f4550.h: 756: unsigned UPUEN :1;
[; ;pic18f4550.h: 757: unsigned :1;
[; ;pic18f4550.h: 758: unsigned UOEMON :1;
[; ;pic18f4550.h: 759: unsigned UTEYE :1;
[; ;pic18f4550.h: 760: };
[; ;pic18f4550.h: 761: struct {
[; ;pic18f4550.h: 762: unsigned PPB0 :1;
[; ;pic18f4550.h: 763: unsigned PPB1 :1;
[; ;pic18f4550.h: 764: };
[; ;pic18f4550.h: 765: struct {
[; ;pic18f4550.h: 766: unsigned UPP0 :1;
[; ;pic18f4550.h: 767: unsigned UPP1 :1;
[; ;pic18f4550.h: 768: };
[; ;pic18f4550.h: 769: } UCFGbits_t;
[; ;pic18f4550.h: 770: extern volatile UCFGbits_t UCFGbits @ 0xF6F;
[; ;pic18f4550.h: 824: extern volatile unsigned char UEP0 @ 0xF70;
"826
[; ;pic18f4550.h: 826: asm("UEP0 equ 0F70h");
[; <" UEP0 equ 0F70h ;# ">
[; ;pic18f4550.h: 829: typedef union {
[; ;pic18f4550.h: 830: struct {
[; ;pic18f4550.h: 831: unsigned EPSTALL :1;
[; ;pic18f4550.h: 832: unsigned EPINEN :1;
[; ;pic18f4550.h: 833: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 834: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 835: unsigned EPHSHK :1;
[; ;pic18f4550.h: 836: };
[; ;pic18f4550.h: 837: struct {
[; ;pic18f4550.h: 838: unsigned EP0STALL :1;
[; ;pic18f4550.h: 839: unsigned EP0INEN :1;
[; ;pic18f4550.h: 840: unsigned EP0OUTEN :1;
[; ;pic18f4550.h: 841: unsigned EP0CONDIS :1;
[; ;pic18f4550.h: 842: unsigned EP0HSHK :1;
[; ;pic18f4550.h: 843: };
[; ;pic18f4550.h: 844: struct {
[; ;pic18f4550.h: 845: unsigned EPSTALL0 :1;
[; ;pic18f4550.h: 846: unsigned EPINEN0 :1;
[; ;pic18f4550.h: 847: unsigned EPOUTEN0 :1;
[; ;pic18f4550.h: 848: unsigned EPCONDIS0 :1;
[; ;pic18f4550.h: 849: unsigned EPHSHK0 :1;
[; ;pic18f4550.h: 850: };
[; ;pic18f4550.h: 851: } UEP0bits_t;
[; ;pic18f4550.h: 852: extern volatile UEP0bits_t UEP0bits @ 0xF70;
[; ;pic18f4550.h: 931: extern volatile unsigned char UEP1 @ 0xF71;
"933
[; ;pic18f4550.h: 933: asm("UEP1 equ 0F71h");
[; <" UEP1 equ 0F71h ;# ">
[; ;pic18f4550.h: 936: typedef union {
[; ;pic18f4550.h: 937: struct {
[; ;pic18f4550.h: 938: unsigned EPSTALL :1;
[; ;pic18f4550.h: 939: unsigned EPINEN :1;
[; ;pic18f4550.h: 940: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 941: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 942: unsigned EPHSHK :1;
[; ;pic18f4550.h: 943: };
[; ;pic18f4550.h: 944: struct {
[; ;pic18f4550.h: 945: unsigned EP1STALL :1;
[; ;pic18f4550.h: 946: unsigned EP1INEN :1;
[; ;pic18f4550.h: 947: unsigned EP1OUTEN :1;
[; ;pic18f4550.h: 948: unsigned EP1CONDIS :1;
[; ;pic18f4550.h: 949: unsigned EP1HSHK :1;
[; ;pic18f4550.h: 950: };
[; ;pic18f4550.h: 951: struct {
[; ;pic18f4550.h: 952: unsigned EPSTALL1 :1;
[; ;pic18f4550.h: 953: unsigned EPINEN1 :1;
[; ;pic18f4550.h: 954: unsigned EPOUTEN1 :1;
[; ;pic18f4550.h: 955: unsigned EPCONDIS1 :1;
[; ;pic18f4550.h: 956: unsigned EPHSHK1 :1;
[; ;pic18f4550.h: 957: };
[; ;pic18f4550.h: 958: } UEP1bits_t;
[; ;pic18f4550.h: 959: extern volatile UEP1bits_t UEP1bits @ 0xF71;
[; ;pic18f4550.h: 1038: extern volatile unsigned char UEP2 @ 0xF72;
"1040
[; ;pic18f4550.h: 1040: asm("UEP2 equ 0F72h");
[; <" UEP2 equ 0F72h ;# ">
[; ;pic18f4550.h: 1043: typedef union {
[; ;pic18f4550.h: 1044: struct {
[; ;pic18f4550.h: 1045: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1046: unsigned EPINEN :1;
[; ;pic18f4550.h: 1047: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1048: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1049: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1050: };
[; ;pic18f4550.h: 1051: struct {
[; ;pic18f4550.h: 1052: unsigned EP2STALL :1;
[; ;pic18f4550.h: 1053: unsigned EP2INEN :1;
[; ;pic18f4550.h: 1054: unsigned EP2OUTEN :1;
[; ;pic18f4550.h: 1055: unsigned EP2CONDIS :1;
[; ;pic18f4550.h: 1056: unsigned EP2HSHK :1;
[; ;pic18f4550.h: 1057: };
[; ;pic18f4550.h: 1058: struct {
[; ;pic18f4550.h: 1059: unsigned EPSTALL2 :1;
[; ;pic18f4550.h: 1060: unsigned EPINEN2 :1;
[; ;pic18f4550.h: 1061: unsigned EPOUTEN2 :1;
[; ;pic18f4550.h: 1062: unsigned EPCONDIS2 :1;
[; ;pic18f4550.h: 1063: unsigned EPHSHK2 :1;
[; ;pic18f4550.h: 1064: };
[; ;pic18f4550.h: 1065: } UEP2bits_t;
[; ;pic18f4550.h: 1066: extern volatile UEP2bits_t UEP2bits @ 0xF72;
[; ;pic18f4550.h: 1145: extern volatile unsigned char UEP3 @ 0xF73;
"1147
[; ;pic18f4550.h: 1147: asm("UEP3 equ 0F73h");
[; <" UEP3 equ 0F73h ;# ">
[; ;pic18f4550.h: 1150: typedef union {
[; ;pic18f4550.h: 1151: struct {
[; ;pic18f4550.h: 1152: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1153: unsigned EPINEN :1;
[; ;pic18f4550.h: 1154: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1155: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1156: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1157: };
[; ;pic18f4550.h: 1158: struct {
[; ;pic18f4550.h: 1159: unsigned EP3STALL :1;
[; ;pic18f4550.h: 1160: unsigned EP3INEN :1;
[; ;pic18f4550.h: 1161: unsigned EP3OUTEN :1;
[; ;pic18f4550.h: 1162: unsigned EP3CONDIS :1;
[; ;pic18f4550.h: 1163: unsigned EP3HSHK :1;
[; ;pic18f4550.h: 1164: };
[; ;pic18f4550.h: 1165: struct {
[; ;pic18f4550.h: 1166: unsigned EPSTALL3 :1;
[; ;pic18f4550.h: 1167: unsigned EPINEN3 :1;
[; ;pic18f4550.h: 1168: unsigned EPOUTEN3 :1;
[; ;pic18f4550.h: 1169: unsigned EPCONDIS3 :1;
[; ;pic18f4550.h: 1170: unsigned EPHSHK3 :1;
[; ;pic18f4550.h: 1171: };
[; ;pic18f4550.h: 1172: } UEP3bits_t;
[; ;pic18f4550.h: 1173: extern volatile UEP3bits_t UEP3bits @ 0xF73;
[; ;pic18f4550.h: 1252: extern volatile unsigned char UEP4 @ 0xF74;
"1254
[; ;pic18f4550.h: 1254: asm("UEP4 equ 0F74h");
[; <" UEP4 equ 0F74h ;# ">
[; ;pic18f4550.h: 1257: typedef union {
[; ;pic18f4550.h: 1258: struct {
[; ;pic18f4550.h: 1259: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1260: unsigned EPINEN :1;
[; ;pic18f4550.h: 1261: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1262: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1263: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1264: };
[; ;pic18f4550.h: 1265: struct {
[; ;pic18f4550.h: 1266: unsigned EP4STALL :1;
[; ;pic18f4550.h: 1267: unsigned EP4INEN :1;
[; ;pic18f4550.h: 1268: unsigned EP4OUTEN :1;
[; ;pic18f4550.h: 1269: unsigned EP4CONDIS :1;
[; ;pic18f4550.h: 1270: unsigned EP4HSHK :1;
[; ;pic18f4550.h: 1271: };
[; ;pic18f4550.h: 1272: struct {
[; ;pic18f4550.h: 1273: unsigned EPSTALL4 :1;
[; ;pic18f4550.h: 1274: unsigned EPINEN4 :1;
[; ;pic18f4550.h: 1275: unsigned EPOUTEN4 :1;
[; ;pic18f4550.h: 1276: unsigned EPCONDIS4 :1;
[; ;pic18f4550.h: 1277: unsigned EPHSHK4 :1;
[; ;pic18f4550.h: 1278: };
[; ;pic18f4550.h: 1279: } UEP4bits_t;
[; ;pic18f4550.h: 1280: extern volatile UEP4bits_t UEP4bits @ 0xF74;
[; ;pic18f4550.h: 1359: extern volatile unsigned char UEP5 @ 0xF75;
"1361
[; ;pic18f4550.h: 1361: asm("UEP5 equ 0F75h");
[; <" UEP5 equ 0F75h ;# ">
[; ;pic18f4550.h: 1364: typedef union {
[; ;pic18f4550.h: 1365: struct {
[; ;pic18f4550.h: 1366: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1367: unsigned EPINEN :1;
[; ;pic18f4550.h: 1368: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1369: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1370: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1371: };
[; ;pic18f4550.h: 1372: struct {
[; ;pic18f4550.h: 1373: unsigned EP5STALL :1;
[; ;pic18f4550.h: 1374: unsigned EP5INEN :1;
[; ;pic18f4550.h: 1375: unsigned EP5OUTEN :1;
[; ;pic18f4550.h: 1376: unsigned EP5CONDIS :1;
[; ;pic18f4550.h: 1377: unsigned EP5HSHK :1;
[; ;pic18f4550.h: 1378: };
[; ;pic18f4550.h: 1379: struct {
[; ;pic18f4550.h: 1380: unsigned EPSTALL5 :1;
[; ;pic18f4550.h: 1381: unsigned EPINEN5 :1;
[; ;pic18f4550.h: 1382: unsigned EPOUTEN5 :1;
[; ;pic18f4550.h: 1383: unsigned EPCONDIS5 :1;
[; ;pic18f4550.h: 1384: unsigned EPHSHK5 :1;
[; ;pic18f4550.h: 1385: };
[; ;pic18f4550.h: 1386: } UEP5bits_t;
[; ;pic18f4550.h: 1387: extern volatile UEP5bits_t UEP5bits @ 0xF75;
[; ;pic18f4550.h: 1466: extern volatile unsigned char UEP6 @ 0xF76;
"1468
[; ;pic18f4550.h: 1468: asm("UEP6 equ 0F76h");
[; <" UEP6 equ 0F76h ;# ">
[; ;pic18f4550.h: 1471: typedef union {
[; ;pic18f4550.h: 1472: struct {
[; ;pic18f4550.h: 1473: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1474: unsigned EPINEN :1;
[; ;pic18f4550.h: 1475: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1476: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1477: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1478: };
[; ;pic18f4550.h: 1479: struct {
[; ;pic18f4550.h: 1480: unsigned EP6STALL :1;
[; ;pic18f4550.h: 1481: unsigned EP6INEN :1;
[; ;pic18f4550.h: 1482: unsigned EP6OUTEN :1;
[; ;pic18f4550.h: 1483: unsigned EP6CONDIS :1;
[; ;pic18f4550.h: 1484: unsigned EP6HSHK :1;
[; ;pic18f4550.h: 1485: };
[; ;pic18f4550.h: 1486: struct {
[; ;pic18f4550.h: 1487: unsigned EPSTALL6 :1;
[; ;pic18f4550.h: 1488: unsigned EPINEN6 :1;
[; ;pic18f4550.h: 1489: unsigned EPOUTEN6 :1;
[; ;pic18f4550.h: 1490: unsigned EPCONDIS6 :1;
[; ;pic18f4550.h: 1491: unsigned EPHSHK6 :1;
[; ;pic18f4550.h: 1492: };
[; ;pic18f4550.h: 1493: } UEP6bits_t;
[; ;pic18f4550.h: 1494: extern volatile UEP6bits_t UEP6bits @ 0xF76;
[; ;pic18f4550.h: 1573: extern volatile unsigned char UEP7 @ 0xF77;
"1575
[; ;pic18f4550.h: 1575: asm("UEP7 equ 0F77h");
[; <" UEP7 equ 0F77h ;# ">
[; ;pic18f4550.h: 1578: typedef union {
[; ;pic18f4550.h: 1579: struct {
[; ;pic18f4550.h: 1580: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1581: unsigned EPINEN :1;
[; ;pic18f4550.h: 1582: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1583: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1584: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1585: };
[; ;pic18f4550.h: 1586: struct {
[; ;pic18f4550.h: 1587: unsigned EP7STALL :1;
[; ;pic18f4550.h: 1588: unsigned EP7INEN :1;
[; ;pic18f4550.h: 1589: unsigned EP7OUTEN :1;
[; ;pic18f4550.h: 1590: unsigned EP7CONDIS :1;
[; ;pic18f4550.h: 1591: unsigned EP7HSHK :1;
[; ;pic18f4550.h: 1592: };
[; ;pic18f4550.h: 1593: struct {
[; ;pic18f4550.h: 1594: unsigned EPSTALL7 :1;
[; ;pic18f4550.h: 1595: unsigned EPINEN7 :1;
[; ;pic18f4550.h: 1596: unsigned EPOUTEN7 :1;
[; ;pic18f4550.h: 1597: unsigned EPCONDIS7 :1;
[; ;pic18f4550.h: 1598: unsigned EPHSHK7 :1;
[; ;pic18f4550.h: 1599: };
[; ;pic18f4550.h: 1600: } UEP7bits_t;
[; ;pic18f4550.h: 1601: extern volatile UEP7bits_t UEP7bits @ 0xF77;
[; ;pic18f4550.h: 1680: extern volatile unsigned char UEP8 @ 0xF78;
"1682
[; ;pic18f4550.h: 1682: asm("UEP8 equ 0F78h");
[; <" UEP8 equ 0F78h ;# ">
[; ;pic18f4550.h: 1685: typedef union {
[; ;pic18f4550.h: 1686: struct {
[; ;pic18f4550.h: 1687: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1688: unsigned EPINEN :1;
[; ;pic18f4550.h: 1689: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1690: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1691: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1692: };
[; ;pic18f4550.h: 1693: struct {
[; ;pic18f4550.h: 1694: unsigned EPSTALL8 :1;
[; ;pic18f4550.h: 1695: unsigned EPINEN8 :1;
[; ;pic18f4550.h: 1696: unsigned EPOUTEN8 :1;
[; ;pic18f4550.h: 1697: unsigned EPCONDIS8 :1;
[; ;pic18f4550.h: 1698: unsigned EPHSHK8 :1;
[; ;pic18f4550.h: 1699: };
[; ;pic18f4550.h: 1700: } UEP8bits_t;
[; ;pic18f4550.h: 1701: extern volatile UEP8bits_t UEP8bits @ 0xF78;
[; ;pic18f4550.h: 1755: extern volatile unsigned char UEP9 @ 0xF79;
"1757
[; ;pic18f4550.h: 1757: asm("UEP9 equ 0F79h");
[; <" UEP9 equ 0F79h ;# ">
[; ;pic18f4550.h: 1760: typedef union {
[; ;pic18f4550.h: 1761: struct {
[; ;pic18f4550.h: 1762: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1763: unsigned EPINEN :1;
[; ;pic18f4550.h: 1764: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1765: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1766: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1767: };
[; ;pic18f4550.h: 1768: struct {
[; ;pic18f4550.h: 1769: unsigned EPSTALL9 :1;
[; ;pic18f4550.h: 1770: unsigned EPINEN9 :1;
[; ;pic18f4550.h: 1771: unsigned EPOUTEN9 :1;
[; ;pic18f4550.h: 1772: unsigned EPCONDIS9 :1;
[; ;pic18f4550.h: 1773: unsigned EPHSHK9 :1;
[; ;pic18f4550.h: 1774: };
[; ;pic18f4550.h: 1775: } UEP9bits_t;
[; ;pic18f4550.h: 1776: extern volatile UEP9bits_t UEP9bits @ 0xF79;
[; ;pic18f4550.h: 1830: extern volatile unsigned char UEP10 @ 0xF7A;
"1832
[; ;pic18f4550.h: 1832: asm("UEP10 equ 0F7Ah");
[; <" UEP10 equ 0F7Ah ;# ">
[; ;pic18f4550.h: 1835: typedef union {
[; ;pic18f4550.h: 1836: struct {
[; ;pic18f4550.h: 1837: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1838: unsigned EPINEN :1;
[; ;pic18f4550.h: 1839: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1840: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1841: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1842: };
[; ;pic18f4550.h: 1843: struct {
[; ;pic18f4550.h: 1844: unsigned EPSTALL10 :1;
[; ;pic18f4550.h: 1845: unsigned EPINEN10 :1;
[; ;pic18f4550.h: 1846: unsigned EPOUTEN10 :1;
[; ;pic18f4550.h: 1847: unsigned EPCONDIS10 :1;
[; ;pic18f4550.h: 1848: unsigned EPHSHK10 :1;
[; ;pic18f4550.h: 1849: };
[; ;pic18f4550.h: 1850: } UEP10bits_t;
[; ;pic18f4550.h: 1851: extern volatile UEP10bits_t UEP10bits @ 0xF7A;
[; ;pic18f4550.h: 1905: extern volatile unsigned char UEP11 @ 0xF7B;
"1907
[; ;pic18f4550.h: 1907: asm("UEP11 equ 0F7Bh");
[; <" UEP11 equ 0F7Bh ;# ">
[; ;pic18f4550.h: 1910: typedef union {
[; ;pic18f4550.h: 1911: struct {
[; ;pic18f4550.h: 1912: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1913: unsigned EPINEN :1;
[; ;pic18f4550.h: 1914: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1915: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1916: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1917: };
[; ;pic18f4550.h: 1918: struct {
[; ;pic18f4550.h: 1919: unsigned EPSTALL11 :1;
[; ;pic18f4550.h: 1920: unsigned EPINEN11 :1;
[; ;pic18f4550.h: 1921: unsigned EPOUTEN11 :1;
[; ;pic18f4550.h: 1922: unsigned EPCONDIS11 :1;
[; ;pic18f4550.h: 1923: unsigned EPHSHK11 :1;
[; ;pic18f4550.h: 1924: };
[; ;pic18f4550.h: 1925: } UEP11bits_t;
[; ;pic18f4550.h: 1926: extern volatile UEP11bits_t UEP11bits @ 0xF7B;
[; ;pic18f4550.h: 1980: extern volatile unsigned char UEP12 @ 0xF7C;
"1982
[; ;pic18f4550.h: 1982: asm("UEP12 equ 0F7Ch");
[; <" UEP12 equ 0F7Ch ;# ">
[; ;pic18f4550.h: 1985: typedef union {
[; ;pic18f4550.h: 1986: struct {
[; ;pic18f4550.h: 1987: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1988: unsigned EPINEN :1;
[; ;pic18f4550.h: 1989: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1990: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1991: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1992: };
[; ;pic18f4550.h: 1993: struct {
[; ;pic18f4550.h: 1994: unsigned EPSTALL12 :1;
[; ;pic18f4550.h: 1995: unsigned EPINEN12 :1;
[; ;pic18f4550.h: 1996: unsigned EPOUTEN12 :1;
[; ;pic18f4550.h: 1997: unsigned EPCONDIS12 :1;
[; ;pic18f4550.h: 1998: unsigned EPHSHK12 :1;
[; ;pic18f4550.h: 1999: };
[; ;pic18f4550.h: 2000: } UEP12bits_t;
[; ;pic18f4550.h: 2001: extern volatile UEP12bits_t UEP12bits @ 0xF7C;
[; ;pic18f4550.h: 2055: extern volatile unsigned char UEP13 @ 0xF7D;
"2057
[; ;pic18f4550.h: 2057: asm("UEP13 equ 0F7Dh");
[; <" UEP13 equ 0F7Dh ;# ">
[; ;pic18f4550.h: 2060: typedef union {
[; ;pic18f4550.h: 2061: struct {
[; ;pic18f4550.h: 2062: unsigned EPSTALL :1;
[; ;pic18f4550.h: 2063: unsigned EPINEN :1;
[; ;pic18f4550.h: 2064: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 2065: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 2066: unsigned EPHSHK :1;
[; ;pic18f4550.h: 2067: };
[; ;pic18f4550.h: 2068: struct {
[; ;pic18f4550.h: 2069: unsigned EPSTALL13 :1;
[; ;pic18f4550.h: 2070: unsigned EPINEN13 :1;
[; ;pic18f4550.h: 2071: unsigned EPOUTEN13 :1;
[; ;pic18f4550.h: 2072: unsigned EPCONDIS13 :1;
[; ;pic18f4550.h: 2073: unsigned EPHSHK13 :1;
[; ;pic18f4550.h: 2074: };
[; ;pic18f4550.h: 2075: } UEP13bits_t;
[; ;pic18f4550.h: 2076: extern volatile UEP13bits_t UEP13bits @ 0xF7D;
[; ;pic18f4550.h: 2130: extern volatile unsigned char UEP14 @ 0xF7E;
"2132
[; ;pic18f4550.h: 2132: asm("UEP14 equ 0F7Eh");
[; <" UEP14 equ 0F7Eh ;# ">
[; ;pic18f4550.h: 2135: typedef union {
[; ;pic18f4550.h: 2136: struct {
[; ;pic18f4550.h: 2137: unsigned EPSTALL :1;
[; ;pic18f4550.h: 2138: unsigned EPINEN :1;
[; ;pic18f4550.h: 2139: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 2140: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 2141: unsigned EPHSHK :1;
[; ;pic18f4550.h: 2142: };
[; ;pic18f4550.h: 2143: struct {
[; ;pic18f4550.h: 2144: unsigned EPSTALL14 :1;
[; ;pic18f4550.h: 2145: unsigned EPINEN14 :1;
[; ;pic18f4550.h: 2146: unsigned EPOUTEN14 :1;
[; ;pic18f4550.h: 2147: unsigned EPCONDIS14 :1;
[; ;pic18f4550.h: 2148: unsigned EPHSHK14 :1;
[; ;pic18f4550.h: 2149: };
[; ;pic18f4550.h: 2150: } UEP14bits_t;
[; ;pic18f4550.h: 2151: extern volatile UEP14bits_t UEP14bits @ 0xF7E;
[; ;pic18f4550.h: 2205: extern volatile unsigned char UEP15 @ 0xF7F;
"2207
[; ;pic18f4550.h: 2207: asm("UEP15 equ 0F7Fh");
[; <" UEP15 equ 0F7Fh ;# ">
[; ;pic18f4550.h: 2210: typedef union {
[; ;pic18f4550.h: 2211: struct {
[; ;pic18f4550.h: 2212: unsigned EPSTALL :1;
[; ;pic18f4550.h: 2213: unsigned EPINEN :1;
[; ;pic18f4550.h: 2214: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 2215: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 2216: unsigned EPHSHK :1;
[; ;pic18f4550.h: 2217: };
[; ;pic18f4550.h: 2218: struct {
[; ;pic18f4550.h: 2219: unsigned EPSTALL15 :1;
[; ;pic18f4550.h: 2220: unsigned EPINEN15 :1;
[; ;pic18f4550.h: 2221: unsigned EPOUTEN15 :1;
[; ;pic18f4550.h: 2222: unsigned EPCONDIS15 :1;
[; ;pic18f4550.h: 2223: unsigned EPHSHK15 :1;
[; ;pic18f4550.h: 2224: };
[; ;pic18f4550.h: 2225: } UEP15bits_t;
[; ;pic18f4550.h: 2226: extern volatile UEP15bits_t UEP15bits @ 0xF7F;
[; ;pic18f4550.h: 2280: extern volatile unsigned char PORTA @ 0xF80;
"2282
[; ;pic18f4550.h: 2282: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f4550.h: 2285: typedef union {
[; ;pic18f4550.h: 2286: struct {
[; ;pic18f4550.h: 2287: unsigned RA0 :1;
[; ;pic18f4550.h: 2288: unsigned RA1 :1;
[; ;pic18f4550.h: 2289: unsigned RA2 :1;
[; ;pic18f4550.h: 2290: unsigned RA3 :1;
[; ;pic18f4550.h: 2291: unsigned RA4 :1;
[; ;pic18f4550.h: 2292: unsigned RA5 :1;
[; ;pic18f4550.h: 2293: unsigned RA6 :1;
[; ;pic18f4550.h: 2294: };
[; ;pic18f4550.h: 2295: struct {
[; ;pic18f4550.h: 2296: unsigned AN0 :1;
[; ;pic18f4550.h: 2297: unsigned AN1 :1;
[; ;pic18f4550.h: 2298: unsigned AN2 :1;
[; ;pic18f4550.h: 2299: unsigned AN3 :1;
[; ;pic18f4550.h: 2300: unsigned T0CKI :1;
[; ;pic18f4550.h: 2301: unsigned AN4 :1;
[; ;pic18f4550.h: 2302: unsigned OSC2 :1;
[; ;pic18f4550.h: 2303: };
[; ;pic18f4550.h: 2304: struct {
[; ;pic18f4550.h: 2305: unsigned :2;
[; ;pic18f4550.h: 2306: unsigned VREFM :1;
[; ;pic18f4550.h: 2307: unsigned VREFP :1;
[; ;pic18f4550.h: 2308: unsigned :1;
[; ;pic18f4550.h: 2309: unsigned LVDIN :1;
[; ;pic18f4550.h: 2310: };
[; ;pic18f4550.h: 2311: struct {
[; ;pic18f4550.h: 2312: unsigned :5;
[; ;pic18f4550.h: 2313: unsigned HLVDIN :1;
[; ;pic18f4550.h: 2314: };
[; ;pic18f4550.h: 2315: struct {
[; ;pic18f4550.h: 2316: unsigned ULPWUIN :1;
[; ;pic18f4550.h: 2317: };
[; ;pic18f4550.h: 2318: } PORTAbits_t;
[; ;pic18f4550.h: 2319: extern volatile PORTAbits_t PORTAbits @ 0xF80;
[; ;pic18f4550.h: 2418: extern volatile unsigned char PORTB @ 0xF81;
"2420
[; ;pic18f4550.h: 2420: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f4550.h: 2423: typedef union {
[; ;pic18f4550.h: 2424: struct {
[; ;pic18f4550.h: 2425: unsigned RB0 :1;
[; ;pic18f4550.h: 2426: unsigned RB1 :1;
[; ;pic18f4550.h: 2427: unsigned RB2 :1;
[; ;pic18f4550.h: 2428: unsigned RB3 :1;
[; ;pic18f4550.h: 2429: unsigned RB4 :1;
[; ;pic18f4550.h: 2430: unsigned RB5 :1;
[; ;pic18f4550.h: 2431: unsigned RB6 :1;
[; ;pic18f4550.h: 2432: unsigned RB7 :1;
[; ;pic18f4550.h: 2433: };
[; ;pic18f4550.h: 2434: struct {
[; ;pic18f4550.h: 2435: unsigned INT0 :1;
[; ;pic18f4550.h: 2436: unsigned INT1 :1;
[; ;pic18f4550.h: 2437: unsigned INT2 :1;
[; ;pic18f4550.h: 2438: unsigned :2;
[; ;pic18f4550.h: 2439: unsigned PGM :1;
[; ;pic18f4550.h: 2440: unsigned PGC :1;
[; ;pic18f4550.h: 2441: unsigned PGD :1;
[; ;pic18f4550.h: 2442: };
[; ;pic18f4550.h: 2443: struct {
[; ;pic18f4550.h: 2444: unsigned :3;
[; ;pic18f4550.h: 2445: unsigned CCP2_PA2 :1;
[; ;pic18f4550.h: 2446: };
[; ;pic18f4550.h: 2447: } PORTBbits_t;
[; ;pic18f4550.h: 2448: extern volatile PORTBbits_t PORTBbits @ 0xF81;
[; ;pic18f4550.h: 2527: extern volatile unsigned char PORTC @ 0xF82;
"2529
[; ;pic18f4550.h: 2529: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18f4550.h: 2532: typedef union {
[; ;pic18f4550.h: 2533: struct {
[; ;pic18f4550.h: 2534: unsigned RC0 :1;
[; ;pic18f4550.h: 2535: unsigned RC1 :1;
[; ;pic18f4550.h: 2536: unsigned RC2 :1;
[; ;pic18f4550.h: 2537: unsigned :1;
[; ;pic18f4550.h: 2538: unsigned RC4 :1;
[; ;pic18f4550.h: 2539: unsigned RC5 :1;
[; ;pic18f4550.h: 2540: unsigned RC6 :1;
[; ;pic18f4550.h: 2541: unsigned RC7 :1;
[; ;pic18f4550.h: 2542: };
[; ;pic18f4550.h: 2543: struct {
[; ;pic18f4550.h: 2544: unsigned T1OSO :1;
[; ;pic18f4550.h: 2545: unsigned T1OSI :1;
[; ;pic18f4550.h: 2546: unsigned CCP1 :1;
[; ;pic18f4550.h: 2547: unsigned :3;
[; ;pic18f4550.h: 2548: unsigned TX :1;
[; ;pic18f4550.h: 2549: unsigned RX :1;
[; ;pic18f4550.h: 2550: };
[; ;pic18f4550.h: 2551: struct {
[; ;pic18f4550.h: 2552: unsigned T13CKI :1;
[; ;pic18f4550.h: 2553: unsigned :1;
[; ;pic18f4550.h: 2554: unsigned P1A :1;
[; ;pic18f4550.h: 2555: unsigned :3;
[; ;pic18f4550.h: 2556: unsigned CK :1;
[; ;pic18f4550.h: 2557: unsigned DT :1;
[; ;pic18f4550.h: 2558: };
[; ;pic18f4550.h: 2559: struct {
[; ;pic18f4550.h: 2560: unsigned :1;
[; ;pic18f4550.h: 2561: unsigned CCP2 :1;
[; ;pic18f4550.h: 2562: unsigned PA1 :1;
[; ;pic18f4550.h: 2563: };
[; ;pic18f4550.h: 2564: struct {
[; ;pic18f4550.h: 2565: unsigned :1;
[; ;pic18f4550.h: 2566: unsigned PA2 :1;
[; ;pic18f4550.h: 2567: };
[; ;pic18f4550.h: 2568: } PORTCbits_t;
[; ;pic18f4550.h: 2569: extern volatile PORTCbits_t PORTCbits @ 0xF82;
[; ;pic18f4550.h: 2668: extern volatile unsigned char PORTD @ 0xF83;
"2670
[; ;pic18f4550.h: 2670: asm("PORTD equ 0F83h");
[; <" PORTD equ 0F83h ;# ">
[; ;pic18f4550.h: 2673: typedef union {
[; ;pic18f4550.h: 2674: struct {
[; ;pic18f4550.h: 2675: unsigned RD0 :1;
[; ;pic18f4550.h: 2676: unsigned RD1 :1;
[; ;pic18f4550.h: 2677: unsigned RD2 :1;
[; ;pic18f4550.h: 2678: unsigned RD3 :1;
[; ;pic18f4550.h: 2679: unsigned RD4 :1;
[; ;pic18f4550.h: 2680: unsigned RD5 :1;
[; ;pic18f4550.h: 2681: unsigned RD6 :1;
[; ;pic18f4550.h: 2682: unsigned RD7 :1;
[; ;pic18f4550.h: 2683: };
[; ;pic18f4550.h: 2684: struct {
[; ;pic18f4550.h: 2685: unsigned SPP0 :1;
[; ;pic18f4550.h: 2686: unsigned SPP1 :1;
[; ;pic18f4550.h: 2687: unsigned SPP2 :1;
[; ;pic18f4550.h: 2688: unsigned SPP3 :1;
[; ;pic18f4550.h: 2689: unsigned SPP4 :1;
[; ;pic18f4550.h: 2690: unsigned SPP5 :1;
[; ;pic18f4550.h: 2691: unsigned SPP6 :1;
[; ;pic18f4550.h: 2692: unsigned SPP7 :1;
[; ;pic18f4550.h: 2693: };
[; ;pic18f4550.h: 2694: struct {
[; ;pic18f4550.h: 2695: unsigned :7;
[; ;pic18f4550.h: 2696: unsigned SS2 :1;
[; ;pic18f4550.h: 2697: };
[; ;pic18f4550.h: 2698: } PORTDbits_t;
[; ;pic18f4550.h: 2699: extern volatile PORTDbits_t PORTDbits @ 0xF83;
[; ;pic18f4550.h: 2788: extern volatile unsigned char PORTE @ 0xF84;
"2790
[; ;pic18f4550.h: 2790: asm("PORTE equ 0F84h");
[; <" PORTE equ 0F84h ;# ">
[; ;pic18f4550.h: 2793: typedef union {
[; ;pic18f4550.h: 2794: struct {
[; ;pic18f4550.h: 2795: unsigned RE0 :1;
[; ;pic18f4550.h: 2796: unsigned RE1 :1;
[; ;pic18f4550.h: 2797: unsigned RE2 :1;
[; ;pic18f4550.h: 2798: unsigned RE3 :1;
[; ;pic18f4550.h: 2799: unsigned :3;
[; ;pic18f4550.h: 2800: unsigned RDPU :1;
[; ;pic18f4550.h: 2801: };
[; ;pic18f4550.h: 2802: struct {
[; ;pic18f4550.h: 2803: unsigned CK1SPP :1;
[; ;pic18f4550.h: 2804: unsigned CK2SPP :1;
[; ;pic18f4550.h: 2805: unsigned OESPP :1;
[; ;pic18f4550.h: 2806: };
[; ;pic18f4550.h: 2807: struct {
[; ;pic18f4550.h: 2808: unsigned PD2 :1;
[; ;pic18f4550.h: 2809: unsigned PC2 :1;
[; ;pic18f4550.h: 2810: unsigned CCP10 :1;
[; ;pic18f4550.h: 2811: unsigned CCP9E :1;
[; ;pic18f4550.h: 2812: unsigned :3;
[; ;pic18f4550.h: 2813: unsigned CCP2E :1;
[; ;pic18f4550.h: 2814: };
[; ;pic18f4550.h: 2815: struct {
[; ;pic18f4550.h: 2816: unsigned RDE :1;
[; ;pic18f4550.h: 2817: unsigned WRE :1;
[; ;pic18f4550.h: 2818: unsigned CS :1;
[; ;pic18f4550.h: 2819: unsigned PC3E :1;
[; ;pic18f4550.h: 2820: unsigned :3;
[; ;pic18f4550.h: 2821: unsigned PA2E :1;
[; ;pic18f4550.h: 2822: };
[; ;pic18f4550.h: 2823: struct {
[; ;pic18f4550.h: 2824: unsigned :2;
[; ;pic18f4550.h: 2825: unsigned PB2 :1;
[; ;pic18f4550.h: 2826: unsigned :4;
[; ;pic18f4550.h: 2827: unsigned RE7 :1;
[; ;pic18f4550.h: 2828: };
[; ;pic18f4550.h: 2829: } PORTEbits_t;
[; ;pic18f4550.h: 2830: extern volatile PORTEbits_t PORTEbits @ 0xF84;
[; ;pic18f4550.h: 2934: extern volatile unsigned char LATA @ 0xF89;
"2936
[; ;pic18f4550.h: 2936: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f4550.h: 2939: typedef union {
[; ;pic18f4550.h: 2940: struct {
[; ;pic18f4550.h: 2941: unsigned LATA0 :1;
[; ;pic18f4550.h: 2942: unsigned LATA1 :1;
[; ;pic18f4550.h: 2943: unsigned LATA2 :1;
[; ;pic18f4550.h: 2944: unsigned LATA3 :1;
[; ;pic18f4550.h: 2945: unsigned LATA4 :1;
[; ;pic18f4550.h: 2946: unsigned LATA5 :1;
[; ;pic18f4550.h: 2947: unsigned LATA6 :1;
[; ;pic18f4550.h: 2948: };
[; ;pic18f4550.h: 2949: struct {
[; ;pic18f4550.h: 2950: unsigned LA0 :1;
[; ;pic18f4550.h: 2951: unsigned LA1 :1;
[; ;pic18f4550.h: 2952: unsigned LA2 :1;
[; ;pic18f4550.h: 2953: unsigned LA3 :1;
[; ;pic18f4550.h: 2954: unsigned LA4 :1;
[; ;pic18f4550.h: 2955: unsigned LA5 :1;
[; ;pic18f4550.h: 2956: unsigned LA6 :1;
[; ;pic18f4550.h: 2957: };
[; ;pic18f4550.h: 2958: } LATAbits_t;
[; ;pic18f4550.h: 2959: extern volatile LATAbits_t LATAbits @ 0xF89;
[; ;pic18f4550.h: 3033: extern volatile unsigned char LATB @ 0xF8A;
"3035
[; ;pic18f4550.h: 3035: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f4550.h: 3038: typedef union {
[; ;pic18f4550.h: 3039: struct {
[; ;pic18f4550.h: 3040: unsigned LATB0 :1;
[; ;pic18f4550.h: 3041: unsigned LATB1 :1;
[; ;pic18f4550.h: 3042: unsigned LATB2 :1;
[; ;pic18f4550.h: 3043: unsigned LATB3 :1;
[; ;pic18f4550.h: 3044: unsigned LATB4 :1;
[; ;pic18f4550.h: 3045: unsigned LATB5 :1;
[; ;pic18f4550.h: 3046: unsigned LATB6 :1;
[; ;pic18f4550.h: 3047: unsigned LATB7 :1;
[; ;pic18f4550.h: 3048: };
[; ;pic18f4550.h: 3049: struct {
[; ;pic18f4550.h: 3050: unsigned LB0 :1;
[; ;pic18f4550.h: 3051: unsigned LB1 :1;
[; ;pic18f4550.h: 3052: unsigned LB2 :1;
[; ;pic18f4550.h: 3053: unsigned LB3 :1;
[; ;pic18f4550.h: 3054: unsigned LB4 :1;
[; ;pic18f4550.h: 3055: unsigned LB5 :1;
[; ;pic18f4550.h: 3056: unsigned LB6 :1;
[; ;pic18f4550.h: 3057: unsigned LB7 :1;
[; ;pic18f4550.h: 3058: };
[; ;pic18f4550.h: 3059: } LATBbits_t;
[; ;pic18f4550.h: 3060: extern volatile LATBbits_t LATBbits @ 0xF8A;
[; ;pic18f4550.h: 3144: extern volatile unsigned char LATC @ 0xF8B;
"3146
[; ;pic18f4550.h: 3146: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18f4550.h: 3149: typedef union {
[; ;pic18f4550.h: 3150: struct {
[; ;pic18f4550.h: 3151: unsigned LATC0 :1;
[; ;pic18f4550.h: 3152: unsigned LATC1 :1;
[; ;pic18f4550.h: 3153: unsigned LATC2 :1;
[; ;pic18f4550.h: 3154: unsigned :3;
[; ;pic18f4550.h: 3155: unsigned LATC6 :1;
[; ;pic18f4550.h: 3156: unsigned LATC7 :1;
[; ;pic18f4550.h: 3157: };
[; ;pic18f4550.h: 3158: struct {
[; ;pic18f4550.h: 3159: unsigned LC0 :1;
[; ;pic18f4550.h: 3160: unsigned LC1 :1;
[; ;pic18f4550.h: 3161: unsigned LC2 :1;
[; ;pic18f4550.h: 3162: unsigned :3;
[; ;pic18f4550.h: 3163: unsigned LC6 :1;
[; ;pic18f4550.h: 3164: unsigned LC7 :1;
[; ;pic18f4550.h: 3165: };
[; ;pic18f4550.h: 3166: } LATCbits_t;
[; ;pic18f4550.h: 3167: extern volatile LATCbits_t LATCbits @ 0xF8B;
[; ;pic18f4550.h: 3221: extern volatile unsigned char LATD @ 0xF8C;
"3223
[; ;pic18f4550.h: 3223: asm("LATD equ 0F8Ch");
[; <" LATD equ 0F8Ch ;# ">
[; ;pic18f4550.h: 3226: typedef union {
[; ;pic18f4550.h: 3227: struct {
[; ;pic18f4550.h: 3228: unsigned LATD0 :1;
[; ;pic18f4550.h: 3229: unsigned LATD1 :1;
[; ;pic18f4550.h: 3230: unsigned LATD2 :1;
[; ;pic18f4550.h: 3231: unsigned LATD3 :1;
[; ;pic18f4550.h: 3232: unsigned LATD4 :1;
[; ;pic18f4550.h: 3233: unsigned LATD5 :1;
[; ;pic18f4550.h: 3234: unsigned LATD6 :1;
[; ;pic18f4550.h: 3235: unsigned LATD7 :1;
[; ;pic18f4550.h: 3236: };
[; ;pic18f4550.h: 3237: struct {
[; ;pic18f4550.h: 3238: unsigned LD0 :1;
[; ;pic18f4550.h: 3239: unsigned LD1 :1;
[; ;pic18f4550.h: 3240: unsigned LD2 :1;
[; ;pic18f4550.h: 3241: unsigned LD3 :1;
[; ;pic18f4550.h: 3242: unsigned LD4 :1;
[; ;pic18f4550.h: 3243: unsigned LD5 :1;
[; ;pic18f4550.h: 3244: unsigned LD6 :1;
[; ;pic18f4550.h: 3245: unsigned LD7 :1;
[; ;pic18f4550.h: 3246: };
[; ;pic18f4550.h: 3247: } LATDbits_t;
[; ;pic18f4550.h: 3248: extern volatile LATDbits_t LATDbits @ 0xF8C;
[; ;pic18f4550.h: 3332: extern volatile unsigned char LATE @ 0xF8D;
"3334
[; ;pic18f4550.h: 3334: asm("LATE equ 0F8Dh");
[; <" LATE equ 0F8Dh ;# ">
[; ;pic18f4550.h: 3337: typedef union {
[; ;pic18f4550.h: 3338: struct {
[; ;pic18f4550.h: 3339: unsigned LATE0 :1;
[; ;pic18f4550.h: 3340: unsigned LATE1 :1;
[; ;pic18f4550.h: 3341: unsigned LATE2 :1;
[; ;pic18f4550.h: 3342: };
[; ;pic18f4550.h: 3343: struct {
[; ;pic18f4550.h: 3344: unsigned LE0 :1;
[; ;pic18f4550.h: 3345: unsigned LE1 :1;
[; ;pic18f4550.h: 3346: unsigned LE2 :1;
[; ;pic18f4550.h: 3347: };
[; ;pic18f4550.h: 3348: } LATEbits_t;
[; ;pic18f4550.h: 3349: extern volatile LATEbits_t LATEbits @ 0xF8D;
[; ;pic18f4550.h: 3383: extern volatile unsigned char TRISA @ 0xF92;
"3385
[; ;pic18f4550.h: 3385: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f4550.h: 3388: extern volatile unsigned char DDRA @ 0xF92;
"3390
[; ;pic18f4550.h: 3390: asm("DDRA equ 0F92h");
[; <" DDRA equ 0F92h ;# ">
[; ;pic18f4550.h: 3393: typedef union {
[; ;pic18f4550.h: 3394: struct {
[; ;pic18f4550.h: 3395: unsigned TRISA0 :1;
[; ;pic18f4550.h: 3396: unsigned TRISA1 :1;
[; ;pic18f4550.h: 3397: unsigned TRISA2 :1;
[; ;pic18f4550.h: 3398: unsigned TRISA3 :1;
[; ;pic18f4550.h: 3399: unsigned TRISA4 :1;
[; ;pic18f4550.h: 3400: unsigned TRISA5 :1;
[; ;pic18f4550.h: 3401: unsigned TRISA6 :1;
[; ;pic18f4550.h: 3402: };
[; ;pic18f4550.h: 3403: struct {
[; ;pic18f4550.h: 3404: unsigned RA0 :1;
[; ;pic18f4550.h: 3405: unsigned RA1 :1;
[; ;pic18f4550.h: 3406: unsigned RA2 :1;
[; ;pic18f4550.h: 3407: unsigned RA3 :1;
[; ;pic18f4550.h: 3408: unsigned RA4 :1;
[; ;pic18f4550.h: 3409: unsigned RA5 :1;
[; ;pic18f4550.h: 3410: unsigned RA6 :1;
[; ;pic18f4550.h: 3411: };
[; ;pic18f4550.h: 3412: } TRISAbits_t;
[; ;pic18f4550.h: 3413: extern volatile TRISAbits_t TRISAbits @ 0xF92;
[; ;pic18f4550.h: 3486: typedef union {
[; ;pic18f4550.h: 3487: struct {
[; ;pic18f4550.h: 3488: unsigned TRISA0 :1;
[; ;pic18f4550.h: 3489: unsigned TRISA1 :1;
[; ;pic18f4550.h: 3490: unsigned TRISA2 :1;
[; ;pic18f4550.h: 3491: unsigned TRISA3 :1;
[; ;pic18f4550.h: 3492: unsigned TRISA4 :1;
[; ;pic18f4550.h: 3493: unsigned TRISA5 :1;
[; ;pic18f4550.h: 3494: unsigned TRISA6 :1;
[; ;pic18f4550.h: 3495: };
[; ;pic18f4550.h: 3496: struct {
[; ;pic18f4550.h: 3497: unsigned RA0 :1;
[; ;pic18f4550.h: 3498: unsigned RA1 :1;
[; ;pic18f4550.h: 3499: unsigned RA2 :1;
[; ;pic18f4550.h: 3500: unsigned RA3 :1;
[; ;pic18f4550.h: 3501: unsigned RA4 :1;
[; ;pic18f4550.h: 3502: unsigned RA5 :1;
[; ;pic18f4550.h: 3503: unsigned RA6 :1;
[; ;pic18f4550.h: 3504: };
[; ;pic18f4550.h: 3505: } DDRAbits_t;
[; ;pic18f4550.h: 3506: extern volatile DDRAbits_t DDRAbits @ 0xF92;
[; ;pic18f4550.h: 3580: extern volatile unsigned char TRISB @ 0xF93;
"3582
[; ;pic18f4550.h: 3582: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f4550.h: 3585: extern volatile unsigned char DDRB @ 0xF93;
"3587
[; ;pic18f4550.h: 3587: asm("DDRB equ 0F93h");
[; <" DDRB equ 0F93h ;# ">
[; ;pic18f4550.h: 3590: typedef union {
[; ;pic18f4550.h: 3591: struct {
[; ;pic18f4550.h: 3592: unsigned TRISB0 :1;
[; ;pic18f4550.h: 3593: unsigned TRISB1 :1;
[; ;pic18f4550.h: 3594: unsigned TRISB2 :1;
[; ;pic18f4550.h: 3595: unsigned TRISB3 :1;
[; ;pic18f4550.h: 3596: unsigned TRISB4 :1;
[; ;pic18f4550.h: 3597: unsigned TRISB5 :1;
[; ;pic18f4550.h: 3598: unsigned TRISB6 :1;
[; ;pic18f4550.h: 3599: unsigned TRISB7 :1;
[; ;pic18f4550.h: 3600: };
[; ;pic18f4550.h: 3601: struct {
[; ;pic18f4550.h: 3602: unsigned RB0 :1;
[; ;pic18f4550.h: 3603: unsigned RB1 :1;
[; ;pic18f4550.h: 3604: unsigned RB2 :1;
[; ;pic18f4550.h: 3605: unsigned RB3 :1;
[; ;pic18f4550.h: 3606: unsigned RB4 :1;
[; ;pic18f4550.h: 3607: unsigned RB5 :1;
[; ;pic18f4550.h: 3608: unsigned RB6 :1;
[; ;pic18f4550.h: 3609: unsigned RB7 :1;
[; ;pic18f4550.h: 3610: };
[; ;pic18f4550.h: 3611: } TRISBbits_t;
[; ;pic18f4550.h: 3612: extern volatile TRISBbits_t TRISBbits @ 0xF93;
[; ;pic18f4550.h: 3695: typedef union {
[; ;pic18f4550.h: 3696: struct {
[; ;pic18f4550.h: 3697: unsigned TRISB0 :1;
[; ;pic18f4550.h: 3698: unsigned TRISB1 :1;
[; ;pic18f4550.h: 3699: unsigned TRISB2 :1;
[; ;pic18f4550.h: 3700: unsigned TRISB3 :1;
[; ;pic18f4550.h: 3701: unsigned TRISB4 :1;
[; ;pic18f4550.h: 3702: unsigned TRISB5 :1;
[; ;pic18f4550.h: 3703: unsigned TRISB6 :1;
[; ;pic18f4550.h: 3704: unsigned TRISB7 :1;
[; ;pic18f4550.h: 3705: };
[; ;pic18f4550.h: 3706: struct {
[; ;pic18f4550.h: 3707: unsigned RB0 :1;
[; ;pic18f4550.h: 3708: unsigned RB1 :1;
[; ;pic18f4550.h: 3709: unsigned RB2 :1;
[; ;pic18f4550.h: 3710: unsigned RB3 :1;
[; ;pic18f4550.h: 3711: unsigned RB4 :1;
[; ;pic18f4550.h: 3712: unsigned RB5 :1;
[; ;pic18f4550.h: 3713: unsigned RB6 :1;
[; ;pic18f4550.h: 3714: unsigned RB7 :1;
[; ;pic18f4550.h: 3715: };
[; ;pic18f4550.h: 3716: } DDRBbits_t;
[; ;pic18f4550.h: 3717: extern volatile DDRBbits_t DDRBbits @ 0xF93;
[; ;pic18f4550.h: 3801: extern volatile unsigned char TRISC @ 0xF94;
"3803
[; ;pic18f4550.h: 3803: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18f4550.h: 3806: extern volatile unsigned char DDRC @ 0xF94;
"3808
[; ;pic18f4550.h: 3808: asm("DDRC equ 0F94h");
[; <" DDRC equ 0F94h ;# ">
[; ;pic18f4550.h: 3811: typedef union {
[; ;pic18f4550.h: 3812: struct {
[; ;pic18f4550.h: 3813: unsigned TRISC0 :1;
[; ;pic18f4550.h: 3814: unsigned TRISC1 :1;
[; ;pic18f4550.h: 3815: unsigned TRISC2 :1;
[; ;pic18f4550.h: 3816: unsigned :3;
[; ;pic18f4550.h: 3817: unsigned TRISC6 :1;
[; ;pic18f4550.h: 3818: unsigned TRISC7 :1;
[; ;pic18f4550.h: 3819: };
[; ;pic18f4550.h: 3820: struct {
[; ;pic18f4550.h: 3821: unsigned RC0 :1;
[; ;pic18f4550.h: 3822: unsigned RC1 :1;
[; ;pic18f4550.h: 3823: unsigned RC2 :1;
[; ;pic18f4550.h: 3824: unsigned :3;
[; ;pic18f4550.h: 3825: unsigned RC6 :1;
[; ;pic18f4550.h: 3826: unsigned RC7 :1;
[; ;pic18f4550.h: 3827: };
[; ;pic18f4550.h: 3828: } TRISCbits_t;
[; ;pic18f4550.h: 3829: extern volatile TRISCbits_t TRISCbits @ 0xF94;
[; ;pic18f4550.h: 3882: typedef union {
[; ;pic18f4550.h: 3883: struct {
[; ;pic18f4550.h: 3884: unsigned TRISC0 :1;
[; ;pic18f4550.h: 3885: unsigned TRISC1 :1;
[; ;pic18f4550.h: 3886: unsigned TRISC2 :1;
[; ;pic18f4550.h: 3887: unsigned :3;
[; ;pic18f4550.h: 3888: unsigned TRISC6 :1;
[; ;pic18f4550.h: 3889: unsigned TRISC7 :1;
[; ;pic18f4550.h: 3890: };
[; ;pic18f4550.h: 3891: struct {
[; ;pic18f4550.h: 3892: unsigned RC0 :1;
[; ;pic18f4550.h: 3893: unsigned RC1 :1;
[; ;pic18f4550.h: 3894: unsigned RC2 :1;
[; ;pic18f4550.h: 3895: unsigned :3;
[; ;pic18f4550.h: 3896: unsigned RC6 :1;
[; ;pic18f4550.h: 3897: unsigned RC7 :1;
[; ;pic18f4550.h: 3898: };
[; ;pic18f4550.h: 3899: } DDRCbits_t;
[; ;pic18f4550.h: 3900: extern volatile DDRCbits_t DDRCbits @ 0xF94;
[; ;pic18f4550.h: 3954: extern volatile unsigned char TRISD @ 0xF95;
"3956
[; ;pic18f4550.h: 3956: asm("TRISD equ 0F95h");
[; <" TRISD equ 0F95h ;# ">
[; ;pic18f4550.h: 3959: extern volatile unsigned char DDRD @ 0xF95;
"3961
[; ;pic18f4550.h: 3961: asm("DDRD equ 0F95h");
[; <" DDRD equ 0F95h ;# ">
[; ;pic18f4550.h: 3964: typedef union {
[; ;pic18f4550.h: 3965: struct {
[; ;pic18f4550.h: 3966: unsigned TRISD0 :1;
[; ;pic18f4550.h: 3967: unsigned TRISD1 :1;
[; ;pic18f4550.h: 3968: unsigned TRISD2 :1;
[; ;pic18f4550.h: 3969: unsigned TRISD3 :1;
[; ;pic18f4550.h: 3970: unsigned TRISD4 :1;
[; ;pic18f4550.h: 3971: unsigned TRISD5 :1;
[; ;pic18f4550.h: 3972: unsigned TRISD6 :1;
[; ;pic18f4550.h: 3973: unsigned TRISD7 :1;
[; ;pic18f4550.h: 3974: };
[; ;pic18f4550.h: 3975: struct {
[; ;pic18f4550.h: 3976: unsigned RD0 :1;
[; ;pic18f4550.h: 3977: unsigned RD1 :1;
[; ;pic18f4550.h: 3978: unsigned RD2 :1;
[; ;pic18f4550.h: 3979: unsigned RD3 :1;
[; ;pic18f4550.h: 3980: unsigned RD4 :1;
[; ;pic18f4550.h: 3981: unsigned RD5 :1;
[; ;pic18f4550.h: 3982: unsigned RD6 :1;
[; ;pic18f4550.h: 3983: unsigned RD7 :1;
[; ;pic18f4550.h: 3984: };
[; ;pic18f4550.h: 3985: } TRISDbits_t;
[; ;pic18f4550.h: 3986: extern volatile TRISDbits_t TRISDbits @ 0xF95;
[; ;pic18f4550.h: 4069: typedef union {
[; ;pic18f4550.h: 4070: struct {
[; ;pic18f4550.h: 4071: unsigned TRISD0 :1;
[; ;pic18f4550.h: 4072: unsigned TRISD1 :1;
[; ;pic18f4550.h: 4073: unsigned TRISD2 :1;
[; ;pic18f4550.h: 4074: unsigned TRISD3 :1;
[; ;pic18f4550.h: 4075: unsigned TRISD4 :1;
[; ;pic18f4550.h: 4076: unsigned TRISD5 :1;
[; ;pic18f4550.h: 4077: unsigned TRISD6 :1;
[; ;pic18f4550.h: 4078: unsigned TRISD7 :1;
[; ;pic18f4550.h: 4079: };
[; ;pic18f4550.h: 4080: struct {
[; ;pic18f4550.h: 4081: unsigned RD0 :1;
[; ;pic18f4550.h: 4082: unsigned RD1 :1;
[; ;pic18f4550.h: 4083: unsigned RD2 :1;
[; ;pic18f4550.h: 4084: unsigned RD3 :1;
[; ;pic18f4550.h: 4085: unsigned RD4 :1;
[; ;pic18f4550.h: 4086: unsigned RD5 :1;
[; ;pic18f4550.h: 4087: unsigned RD6 :1;
[; ;pic18f4550.h: 4088: unsigned RD7 :1;
[; ;pic18f4550.h: 4089: };
[; ;pic18f4550.h: 4090: } DDRDbits_t;
[; ;pic18f4550.h: 4091: extern volatile DDRDbits_t DDRDbits @ 0xF95;
[; ;pic18f4550.h: 4175: extern volatile unsigned char TRISE @ 0xF96;
"4177
[; ;pic18f4550.h: 4177: asm("TRISE equ 0F96h");
[; <" TRISE equ 0F96h ;# ">
[; ;pic18f4550.h: 4180: extern volatile unsigned char DDRE @ 0xF96;
"4182
[; ;pic18f4550.h: 4182: asm("DDRE equ 0F96h");
[; <" DDRE equ 0F96h ;# ">
[; ;pic18f4550.h: 4185: typedef union {
[; ;pic18f4550.h: 4186: struct {
[; ;pic18f4550.h: 4187: unsigned TRISE0 :1;
[; ;pic18f4550.h: 4188: unsigned TRISE1 :1;
[; ;pic18f4550.h: 4189: unsigned TRISE2 :1;
[; ;pic18f4550.h: 4190: };
[; ;pic18f4550.h: 4191: struct {
[; ;pic18f4550.h: 4192: unsigned RE0 :1;
[; ;pic18f4550.h: 4193: unsigned RE1 :1;
[; ;pic18f4550.h: 4194: unsigned RE2 :1;
[; ;pic18f4550.h: 4195: };
[; ;pic18f4550.h: 4196: } TRISEbits_t;
[; ;pic18f4550.h: 4197: extern volatile TRISEbits_t TRISEbits @ 0xF96;
[; ;pic18f4550.h: 4230: typedef union {
[; ;pic18f4550.h: 4231: struct {
[; ;pic18f4550.h: 4232: unsigned TRISE0 :1;
[; ;pic18f4550.h: 4233: unsigned TRISE1 :1;
[; ;pic18f4550.h: 4234: unsigned TRISE2 :1;
[; ;pic18f4550.h: 4235: };
[; ;pic18f4550.h: 4236: struct {
[; ;pic18f4550.h: 4237: unsigned RE0 :1;
[; ;pic18f4550.h: 4238: unsigned RE1 :1;
[; ;pic18f4550.h: 4239: unsigned RE2 :1;
[; ;pic18f4550.h: 4240: };
[; ;pic18f4550.h: 4241: } DDREbits_t;
[; ;pic18f4550.h: 4242: extern volatile DDREbits_t DDREbits @ 0xF96;
[; ;pic18f4550.h: 4276: extern volatile unsigned char OSCTUNE @ 0xF9B;
"4278
[; ;pic18f4550.h: 4278: asm("OSCTUNE equ 0F9Bh");
[; <" OSCTUNE equ 0F9Bh ;# ">
[; ;pic18f4550.h: 4281: typedef union {
[; ;pic18f4550.h: 4282: struct {
[; ;pic18f4550.h: 4283: unsigned TUN :5;
[; ;pic18f4550.h: 4284: unsigned :2;
[; ;pic18f4550.h: 4285: unsigned INTSRC :1;
[; ;pic18f4550.h: 4286: };
[; ;pic18f4550.h: 4287: struct {
[; ;pic18f4550.h: 4288: unsigned TUN0 :1;
[; ;pic18f4550.h: 4289: unsigned TUN1 :1;
[; ;pic18f4550.h: 4290: unsigned TUN2 :1;
[; ;pic18f4550.h: 4291: unsigned TUN3 :1;
[; ;pic18f4550.h: 4292: unsigned TUN4 :1;
[; ;pic18f4550.h: 4293: };
[; ;pic18f4550.h: 4294: } OSCTUNEbits_t;
[; ;pic18f4550.h: 4295: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0xF9B;
[; ;pic18f4550.h: 4334: extern volatile unsigned char PIE1 @ 0xF9D;
"4336
[; ;pic18f4550.h: 4336: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f4550.h: 4339: typedef union {
[; ;pic18f4550.h: 4340: struct {
[; ;pic18f4550.h: 4341: unsigned TMR1IE :1;
[; ;pic18f4550.h: 4342: unsigned TMR2IE :1;
[; ;pic18f4550.h: 4343: unsigned CCP1IE :1;
[; ;pic18f4550.h: 4344: unsigned SSPIE :1;
[; ;pic18f4550.h: 4345: unsigned TXIE :1;
[; ;pic18f4550.h: 4346: unsigned RCIE :1;
[; ;pic18f4550.h: 4347: unsigned ADIE :1;
[; ;pic18f4550.h: 4348: unsigned SPPIE :1;
[; ;pic18f4550.h: 4349: };
[; ;pic18f4550.h: 4350: struct {
[; ;pic18f4550.h: 4351: unsigned :4;
[; ;pic18f4550.h: 4352: unsigned TX1IE :1;
[; ;pic18f4550.h: 4353: unsigned RC1IE :1;
[; ;pic18f4550.h: 4354: unsigned :1;
[; ;pic18f4550.h: 4355: unsigned PSPIE :1;
[; ;pic18f4550.h: 4356: };
[; ;pic18f4550.h: 4357: } PIE1bits_t;
[; ;pic18f4550.h: 4358: extern volatile PIE1bits_t PIE1bits @ 0xF9D;
[; ;pic18f4550.h: 4417: extern volatile unsigned char PIR1 @ 0xF9E;
"4419
[; ;pic18f4550.h: 4419: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f4550.h: 4422: typedef union {
[; ;pic18f4550.h: 4423: struct {
[; ;pic18f4550.h: 4424: unsigned TMR1IF :1;
[; ;pic18f4550.h: 4425: unsigned TMR2IF :1;
[; ;pic18f4550.h: 4426: unsigned CCP1IF :1;
[; ;pic18f4550.h: 4427: unsigned SSPIF :1;
[; ;pic18f4550.h: 4428: unsigned TXIF :1;
[; ;pic18f4550.h: 4429: unsigned RCIF :1;
[; ;pic18f4550.h: 4430: unsigned ADIF :1;
[; ;pic18f4550.h: 4431: unsigned SPPIF :1;
[; ;pic18f4550.h: 4432: };
[; ;pic18f4550.h: 4433: struct {
[; ;pic18f4550.h: 4434: unsigned :4;
[; ;pic18f4550.h: 4435: unsigned TX1IF :1;
[; ;pic18f4550.h: 4436: unsigned RC1IF :1;
[; ;pic18f4550.h: 4437: unsigned :1;
[; ;pic18f4550.h: 4438: unsigned PSPIF :1;
[; ;pic18f4550.h: 4439: };
[; ;pic18f4550.h: 4440: } PIR1bits_t;
[; ;pic18f4550.h: 4441: extern volatile PIR1bits_t PIR1bits @ 0xF9E;
[; ;pic18f4550.h: 4500: extern volatile unsigned char IPR1 @ 0xF9F;
"4502
[; ;pic18f4550.h: 4502: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f4550.h: 4505: typedef union {
[; ;pic18f4550.h: 4506: struct {
[; ;pic18f4550.h: 4507: unsigned TMR1IP :1;
[; ;pic18f4550.h: 4508: unsigned TMR2IP :1;
[; ;pic18f4550.h: 4509: unsigned CCP1IP :1;
[; ;pic18f4550.h: 4510: unsigned SSPIP :1;
[; ;pic18f4550.h: 4511: unsigned TXIP :1;
[; ;pic18f4550.h: 4512: unsigned RCIP :1;
[; ;pic18f4550.h: 4513: unsigned ADIP :1;
[; ;pic18f4550.h: 4514: unsigned SPPIP :1;
[; ;pic18f4550.h: 4515: };
[; ;pic18f4550.h: 4516: struct {
[; ;pic18f4550.h: 4517: unsigned :4;
[; ;pic18f4550.h: 4518: unsigned TX1IP :1;
[; ;pic18f4550.h: 4519: unsigned RC1IP :1;
[; ;pic18f4550.h: 4520: unsigned :1;
[; ;pic18f4550.h: 4521: unsigned PSPIP :1;
[; ;pic18f4550.h: 4522: };
[; ;pic18f4550.h: 4523: } IPR1bits_t;
[; ;pic18f4550.h: 4524: extern volatile IPR1bits_t IPR1bits @ 0xF9F;
[; ;pic18f4550.h: 4583: extern volatile unsigned char PIE2 @ 0xFA0;
"4585
[; ;pic18f4550.h: 4585: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f4550.h: 4588: typedef union {
[; ;pic18f4550.h: 4589: struct {
[; ;pic18f4550.h: 4590: unsigned CCP2IE :1;
[; ;pic18f4550.h: 4591: unsigned TMR3IE :1;
[; ;pic18f4550.h: 4592: unsigned HLVDIE :1;
[; ;pic18f4550.h: 4593: unsigned BCLIE :1;
[; ;pic18f4550.h: 4594: unsigned EEIE :1;
[; ;pic18f4550.h: 4595: unsigned USBIE :1;
[; ;pic18f4550.h: 4596: unsigned CMIE :1;
[; ;pic18f4550.h: 4597: unsigned OSCFIE :1;
[; ;pic18f4550.h: 4598: };
[; ;pic18f4550.h: 4599: struct {
[; ;pic18f4550.h: 4600: unsigned :2;
[; ;pic18f4550.h: 4601: unsigned LVDIE :1;
[; ;pic18f4550.h: 4602: };
[; ;pic18f4550.h: 4603: } PIE2bits_t;
[; ;pic18f4550.h: 4604: extern volatile PIE2bits_t PIE2bits @ 0xFA0;
[; ;pic18f4550.h: 4653: extern volatile unsigned char PIR2 @ 0xFA1;
"4655
[; ;pic18f4550.h: 4655: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f4550.h: 4658: typedef union {
[; ;pic18f4550.h: 4659: struct {
[; ;pic18f4550.h: 4660: unsigned CCP2IF :1;
[; ;pic18f4550.h: 4661: unsigned TMR3IF :1;
[; ;pic18f4550.h: 4662: unsigned HLVDIF :1;
[; ;pic18f4550.h: 4663: unsigned BCLIF :1;
[; ;pic18f4550.h: 4664: unsigned EEIF :1;
[; ;pic18f4550.h: 4665: unsigned USBIF :1;
[; ;pic18f4550.h: 4666: unsigned CMIF :1;
[; ;pic18f4550.h: 4667: unsigned OSCFIF :1;
[; ;pic18f4550.h: 4668: };
[; ;pic18f4550.h: 4669: struct {
[; ;pic18f4550.h: 4670: unsigned :2;
[; ;pic18f4550.h: 4671: unsigned LVDIF :1;
[; ;pic18f4550.h: 4672: };
[; ;pic18f4550.h: 4673: } PIR2bits_t;
[; ;pic18f4550.h: 4674: extern volatile PIR2bits_t PIR2bits @ 0xFA1;
[; ;pic18f4550.h: 4723: extern volatile unsigned char IPR2 @ 0xFA2;
"4725
[; ;pic18f4550.h: 4725: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f4550.h: 4728: typedef union {
[; ;pic18f4550.h: 4729: struct {
[; ;pic18f4550.h: 4730: unsigned CCP2IP :1;
[; ;pic18f4550.h: 4731: unsigned TMR3IP :1;
[; ;pic18f4550.h: 4732: unsigned HLVDIP :1;
[; ;pic18f4550.h: 4733: unsigned BCLIP :1;
[; ;pic18f4550.h: 4734: unsigned EEIP :1;
[; ;pic18f4550.h: 4735: unsigned USBIP :1;
[; ;pic18f4550.h: 4736: unsigned CMIP :1;
[; ;pic18f4550.h: 4737: unsigned OSCFIP :1;
[; ;pic18f4550.h: 4738: };
[; ;pic18f4550.h: 4739: struct {
[; ;pic18f4550.h: 4740: unsigned :2;
[; ;pic18f4550.h: 4741: unsigned LVDIP :1;
[; ;pic18f4550.h: 4742: };
[; ;pic18f4550.h: 4743: } IPR2bits_t;
[; ;pic18f4550.h: 4744: extern volatile IPR2bits_t IPR2bits @ 0xFA2;
[; ;pic18f4550.h: 4793: extern volatile unsigned char EECON1 @ 0xFA6;
"4795
[; ;pic18f4550.h: 4795: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18f4550.h: 4798: typedef union {
[; ;pic18f4550.h: 4799: struct {
[; ;pic18f4550.h: 4800: unsigned RD :1;
[; ;pic18f4550.h: 4801: unsigned WR :1;
[; ;pic18f4550.h: 4802: unsigned WREN :1;
[; ;pic18f4550.h: 4803: unsigned WRERR :1;
[; ;pic18f4550.h: 4804: unsigned FREE :1;
[; ;pic18f4550.h: 4805: unsigned :1;
[; ;pic18f4550.h: 4806: unsigned CFGS :1;
[; ;pic18f4550.h: 4807: unsigned EEPGD :1;
[; ;pic18f4550.h: 4808: };
[; ;pic18f4550.h: 4809: struct {
[; ;pic18f4550.h: 4810: unsigned :6;
[; ;pic18f4550.h: 4811: unsigned EEFS :1;
[; ;pic18f4550.h: 4812: };
[; ;pic18f4550.h: 4813: } EECON1bits_t;
[; ;pic18f4550.h: 4814: extern volatile EECON1bits_t EECON1bits @ 0xFA6;
[; ;pic18f4550.h: 4858: extern volatile unsigned char EECON2 @ 0xFA7;
"4860
[; ;pic18f4550.h: 4860: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18f4550.h: 4864: extern volatile unsigned char EEDATA @ 0xFA8;
"4866
[; ;pic18f4550.h: 4866: asm("EEDATA equ 0FA8h");
[; <" EEDATA equ 0FA8h ;# ">
[; ;pic18f4550.h: 4870: extern volatile unsigned char EEADR @ 0xFA9;
"4872
[; ;pic18f4550.h: 4872: asm("EEADR equ 0FA9h");
[; <" EEADR equ 0FA9h ;# ">
[; ;pic18f4550.h: 4876: extern volatile unsigned char RCSTA @ 0xFAB;
"4878
[; ;pic18f4550.h: 4878: asm("RCSTA equ 0FABh");
[; <" RCSTA equ 0FABh ;# ">
[; ;pic18f4550.h: 4881: extern volatile unsigned char RCSTA1 @ 0xFAB;
"4883
[; ;pic18f4550.h: 4883: asm("RCSTA1 equ 0FABh");
[; <" RCSTA1 equ 0FABh ;# ">
[; ;pic18f4550.h: 4886: typedef union {
[; ;pic18f4550.h: 4887: struct {
[; ;pic18f4550.h: 4888: unsigned RX9D :1;
[; ;pic18f4550.h: 4889: unsigned OERR :1;
[; ;pic18f4550.h: 4890: unsigned FERR :1;
[; ;pic18f4550.h: 4891: unsigned ADDEN :1;
[; ;pic18f4550.h: 4892: unsigned CREN :1;
[; ;pic18f4550.h: 4893: unsigned SREN :1;
[; ;pic18f4550.h: 4894: unsigned RX9 :1;
[; ;pic18f4550.h: 4895: unsigned SPEN :1;
[; ;pic18f4550.h: 4896: };
[; ;pic18f4550.h: 4897: struct {
[; ;pic18f4550.h: 4898: unsigned :3;
[; ;pic18f4550.h: 4899: unsigned ADEN :1;
[; ;pic18f4550.h: 4900: };
[; ;pic18f4550.h: 4901: struct {
[; ;pic18f4550.h: 4902: unsigned :5;
[; ;pic18f4550.h: 4903: unsigned SRENA :1;
[; ;pic18f4550.h: 4904: };
[; ;pic18f4550.h: 4905: struct {
[; ;pic18f4550.h: 4906: unsigned :6;
[; ;pic18f4550.h: 4907: unsigned RC8_9 :1;
[; ;pic18f4550.h: 4908: };
[; ;pic18f4550.h: 4909: struct {
[; ;pic18f4550.h: 4910: unsigned :6;
[; ;pic18f4550.h: 4911: unsigned RC9 :1;
[; ;pic18f4550.h: 4912: };
[; ;pic18f4550.h: 4913: struct {
[; ;pic18f4550.h: 4914: unsigned RCD8 :1;
[; ;pic18f4550.h: 4915: };
[; ;pic18f4550.h: 4916: } RCSTAbits_t;
[; ;pic18f4550.h: 4917: extern volatile RCSTAbits_t RCSTAbits @ 0xFAB;
[; ;pic18f4550.h: 4985: typedef union {
[; ;pic18f4550.h: 4986: struct {
[; ;pic18f4550.h: 4987: unsigned RX9D :1;
[; ;pic18f4550.h: 4988: unsigned OERR :1;
[; ;pic18f4550.h: 4989: unsigned FERR :1;
[; ;pic18f4550.h: 4990: unsigned ADDEN :1;
[; ;pic18f4550.h: 4991: unsigned CREN :1;
[; ;pic18f4550.h: 4992: unsigned SREN :1;
[; ;pic18f4550.h: 4993: unsigned RX9 :1;
[; ;pic18f4550.h: 4994: unsigned SPEN :1;
[; ;pic18f4550.h: 4995: };
[; ;pic18f4550.h: 4996: struct {
[; ;pic18f4550.h: 4997: unsigned :3;
[; ;pic18f4550.h: 4998: unsigned ADEN :1;
[; ;pic18f4550.h: 4999: };
[; ;pic18f4550.h: 5000: struct {
[; ;pic18f4550.h: 5001: unsigned :5;
[; ;pic18f4550.h: 5002: unsigned SRENA :1;
[; ;pic18f4550.h: 5003: };
[; ;pic18f4550.h: 5004: struct {
[; ;pic18f4550.h: 5005: unsigned :6;
[; ;pic18f4550.h: 5006: unsigned RC8_9 :1;
[; ;pic18f4550.h: 5007: };
[; ;pic18f4550.h: 5008: struct {
[; ;pic18f4550.h: 5009: unsigned :6;
[; ;pic18f4550.h: 5010: unsigned RC9 :1;
[; ;pic18f4550.h: 5011: };
[; ;pic18f4550.h: 5012: struct {
[; ;pic18f4550.h: 5013: unsigned RCD8 :1;
[; ;pic18f4550.h: 5014: };
[; ;pic18f4550.h: 5015: } RCSTA1bits_t;
[; ;pic18f4550.h: 5016: extern volatile RCSTA1bits_t RCSTA1bits @ 0xFAB;
[; ;pic18f4550.h: 5085: extern volatile unsigned char TXSTA @ 0xFAC;
"5087
[; ;pic18f4550.h: 5087: asm("TXSTA equ 0FACh");
[; <" TXSTA equ 0FACh ;# ">
[; ;pic18f4550.h: 5090: extern volatile unsigned char TXSTA1 @ 0xFAC;
"5092
[; ;pic18f4550.h: 5092: asm("TXSTA1 equ 0FACh");
[; <" TXSTA1 equ 0FACh ;# ">
[; ;pic18f4550.h: 5095: typedef union {
[; ;pic18f4550.h: 5096: struct {
[; ;pic18f4550.h: 5097: unsigned TX9D :1;
[; ;pic18f4550.h: 5098: unsigned TRMT :1;
[; ;pic18f4550.h: 5099: unsigned BRGH :1;
[; ;pic18f4550.h: 5100: unsigned SENDB :1;
[; ;pic18f4550.h: 5101: unsigned SYNC :1;
[; ;pic18f4550.h: 5102: unsigned TXEN :1;
[; ;pic18f4550.h: 5103: unsigned TX9 :1;
[; ;pic18f4550.h: 5104: unsigned CSRC :1;
[; ;pic18f4550.h: 5105: };
[; ;pic18f4550.h: 5106: struct {
[; ;pic18f4550.h: 5107: unsigned TX9D1 :1;
[; ;pic18f4550.h: 5108: unsigned TRMT1 :1;
[; ;pic18f4550.h: 5109: unsigned BRGH1 :1;
[; ;pic18f4550.h: 5110: unsigned SENDB1 :1;
[; ;pic18f4550.h: 5111: unsigned SYNC1 :1;
[; ;pic18f4550.h: 5112: unsigned TXEN1 :1;
[; ;pic18f4550.h: 5113: unsigned TX91 :1;
[; ;pic18f4550.h: 5114: unsigned CSRC1 :1;
[; ;pic18f4550.h: 5115: };
[; ;pic18f4550.h: 5116: struct {
[; ;pic18f4550.h: 5117: unsigned :6;
[; ;pic18f4550.h: 5118: unsigned TX8_9 :1;
[; ;pic18f4550.h: 5119: };
[; ;pic18f4550.h: 5120: struct {
[; ;pic18f4550.h: 5121: unsigned TXD8 :1;
[; ;pic18f4550.h: 5122: };
[; ;pic18f4550.h: 5123: } TXSTAbits_t;
[; ;pic18f4550.h: 5124: extern volatile TXSTAbits_t TXSTAbits @ 0xFAC;
[; ;pic18f4550.h: 5217: typedef union {
[; ;pic18f4550.h: 5218: struct {
[; ;pic18f4550.h: 5219: unsigned TX9D :1;
[; ;pic18f4550.h: 5220: unsigned TRMT :1;
[; ;pic18f4550.h: 5221: unsigned BRGH :1;
[; ;pic18f4550.h: 5222: unsigned SENDB :1;
[; ;pic18f4550.h: 5223: unsigned SYNC :1;
[; ;pic18f4550.h: 5224: unsigned TXEN :1;
[; ;pic18f4550.h: 5225: unsigned TX9 :1;
[; ;pic18f4550.h: 5226: unsigned CSRC :1;
[; ;pic18f4550.h: 5227: };
[; ;pic18f4550.h: 5228: struct {
[; ;pic18f4550.h: 5229: unsigned TX9D1 :1;
[; ;pic18f4550.h: 5230: unsigned TRMT1 :1;
[; ;pic18f4550.h: 5231: unsigned BRGH1 :1;
[; ;pic18f4550.h: 5232: unsigned SENDB1 :1;
[; ;pic18f4550.h: 5233: unsigned SYNC1 :1;
[; ;pic18f4550.h: 5234: unsigned TXEN1 :1;
[; ;pic18f4550.h: 5235: unsigned TX91 :1;
[; ;pic18f4550.h: 5236: unsigned CSRC1 :1;
[; ;pic18f4550.h: 5237: };
[; ;pic18f4550.h: 5238: struct {
[; ;pic18f4550.h: 5239: unsigned :6;
[; ;pic18f4550.h: 5240: unsigned TX8_9 :1;
[; ;pic18f4550.h: 5241: };
[; ;pic18f4550.h: 5242: struct {
[; ;pic18f4550.h: 5243: unsigned TXD8 :1;
[; ;pic18f4550.h: 5244: };
[; ;pic18f4550.h: 5245: } TXSTA1bits_t;
[; ;pic18f4550.h: 5246: extern volatile TXSTA1bits_t TXSTA1bits @ 0xFAC;
[; ;pic18f4550.h: 5340: extern volatile unsigned char TXREG @ 0xFAD;
"5342
[; ;pic18f4550.h: 5342: asm("TXREG equ 0FADh");
[; <" TXREG equ 0FADh ;# ">
[; ;pic18f4550.h: 5345: extern volatile unsigned char TXREG1 @ 0xFAD;
"5347
[; ;pic18f4550.h: 5347: asm("TXREG1 equ 0FADh");
[; <" TXREG1 equ 0FADh ;# ">
[; ;pic18f4550.h: 5351: extern volatile unsigned char RCREG @ 0xFAE;
"5353
[; ;pic18f4550.h: 5353: asm("RCREG equ 0FAEh");
[; <" RCREG equ 0FAEh ;# ">
[; ;pic18f4550.h: 5356: extern volatile unsigned char RCREG1 @ 0xFAE;
"5358
[; ;pic18f4550.h: 5358: asm("RCREG1 equ 0FAEh");
[; <" RCREG1 equ 0FAEh ;# ">
[; ;pic18f4550.h: 5362: extern volatile unsigned char SPBRG @ 0xFAF;
"5364
[; ;pic18f4550.h: 5364: asm("SPBRG equ 0FAFh");
[; <" SPBRG equ 0FAFh ;# ">
[; ;pic18f4550.h: 5367: extern volatile unsigned char SPBRG1 @ 0xFAF;
"5369
[; ;pic18f4550.h: 5369: asm("SPBRG1 equ 0FAFh");
[; <" SPBRG1 equ 0FAFh ;# ">
[; ;pic18f4550.h: 5373: extern volatile unsigned char SPBRGH @ 0xFB0;
"5375
[; ;pic18f4550.h: 5375: asm("SPBRGH equ 0FB0h");
[; <" SPBRGH equ 0FB0h ;# ">
[; ;pic18f4550.h: 5379: extern volatile unsigned char T3CON @ 0xFB1;
"5381
[; ;pic18f4550.h: 5381: asm("T3CON equ 0FB1h");
[; <" T3CON equ 0FB1h ;# ">
[; ;pic18f4550.h: 5384: typedef union {
[; ;pic18f4550.h: 5385: struct {
[; ;pic18f4550.h: 5386: unsigned :2;
[; ;pic18f4550.h: 5387: unsigned NOT_T3SYNC :1;
[; ;pic18f4550.h: 5388: };
[; ;pic18f4550.h: 5389: struct {
[; ;pic18f4550.h: 5390: unsigned TMR3ON :1;
[; ;pic18f4550.h: 5391: unsigned TMR3CS :1;
[; ;pic18f4550.h: 5392: unsigned nT3SYNC :1;
[; ;pic18f4550.h: 5393: unsigned T3CCP1 :1;
[; ;pic18f4550.h: 5394: unsigned T3CKPS :2;
[; ;pic18f4550.h: 5395: unsigned T3CCP2 :1;
[; ;pic18f4550.h: 5396: unsigned RD16 :1;
[; ;pic18f4550.h: 5397: };
[; ;pic18f4550.h: 5398: struct {
[; ;pic18f4550.h: 5399: unsigned :2;
[; ;pic18f4550.h: 5400: unsigned T3SYNC :1;
[; ;pic18f4550.h: 5401: unsigned :1;
[; ;pic18f4550.h: 5402: unsigned T3CKPS0 :1;
[; ;pic18f4550.h: 5403: unsigned T3CKPS1 :1;
[; ;pic18f4550.h: 5404: };
[; ;pic18f4550.h: 5405: struct {
[; ;pic18f4550.h: 5406: unsigned :2;
[; ;pic18f4550.h: 5407: unsigned T3NSYNC :1;
[; ;pic18f4550.h: 5408: };
[; ;pic18f4550.h: 5409: struct {
[; ;pic18f4550.h: 5410: unsigned :3;
[; ;pic18f4550.h: 5411: unsigned SOSCEN3 :1;
[; ;pic18f4550.h: 5412: unsigned :3;
[; ;pic18f4550.h: 5413: unsigned RD163 :1;
[; ;pic18f4550.h: 5414: };
[; ;pic18f4550.h: 5415: struct {
[; ;pic18f4550.h: 5416: unsigned :7;
[; ;pic18f4550.h: 5417: unsigned T3RD16 :1;
[; ;pic18f4550.h: 5418: };
[; ;pic18f4550.h: 5419: } T3CONbits_t;
[; ;pic18f4550.h: 5420: extern volatile T3CONbits_t T3CONbits @ 0xFB1;
[; ;pic18f4550.h: 5499: extern volatile unsigned short TMR3 @ 0xFB2;
"5501
[; ;pic18f4550.h: 5501: asm("TMR3 equ 0FB2h");
[; <" TMR3 equ 0FB2h ;# ">
[; ;pic18f4550.h: 5505: extern volatile unsigned char TMR3L @ 0xFB2;
"5507
[; ;pic18f4550.h: 5507: asm("TMR3L equ 0FB2h");
[; <" TMR3L equ 0FB2h ;# ">
[; ;pic18f4550.h: 5511: extern volatile unsigned char TMR3H @ 0xFB3;
"5513
[; ;pic18f4550.h: 5513: asm("TMR3H equ 0FB3h");
[; <" TMR3H equ 0FB3h ;# ">
[; ;pic18f4550.h: 5517: extern volatile unsigned char CMCON @ 0xFB4;
"5519
[; ;pic18f4550.h: 5519: asm("CMCON equ 0FB4h");
[; <" CMCON equ 0FB4h ;# ">
[; ;pic18f4550.h: 5522: typedef union {
[; ;pic18f4550.h: 5523: struct {
[; ;pic18f4550.h: 5524: unsigned CM :3;
[; ;pic18f4550.h: 5525: unsigned CIS :1;
[; ;pic18f4550.h: 5526: unsigned C1INV :1;
[; ;pic18f4550.h: 5527: unsigned C2INV :1;
[; ;pic18f4550.h: 5528: unsigned C1OUT :1;
[; ;pic18f4550.h: 5529: unsigned C2OUT :1;
[; ;pic18f4550.h: 5530: };
[; ;pic18f4550.h: 5531: struct {
[; ;pic18f4550.h: 5532: unsigned CM0 :1;
[; ;pic18f4550.h: 5533: unsigned CM1 :1;
[; ;pic18f4550.h: 5534: unsigned CM2 :1;
[; ;pic18f4550.h: 5535: };
[; ;pic18f4550.h: 5536: struct {
[; ;pic18f4550.h: 5537: unsigned CMEN0 :1;
[; ;pic18f4550.h: 5538: unsigned CMEN1 :1;
[; ;pic18f4550.h: 5539: unsigned CMEN2 :1;
[; ;pic18f4550.h: 5540: };
[; ;pic18f4550.h: 5541: } CMCONbits_t;
[; ;pic18f4550.h: 5542: extern volatile CMCONbits_t CMCONbits @ 0xFB4;
[; ;pic18f4550.h: 5606: extern volatile unsigned char CVRCON @ 0xFB5;
"5608
[; ;pic18f4550.h: 5608: asm("CVRCON equ 0FB5h");
[; <" CVRCON equ 0FB5h ;# ">
[; ;pic18f4550.h: 5611: typedef union {
[; ;pic18f4550.h: 5612: struct {
[; ;pic18f4550.h: 5613: unsigned CVR :4;
[; ;pic18f4550.h: 5614: unsigned CVRSS :1;
[; ;pic18f4550.h: 5615: unsigned CVRR :1;
[; ;pic18f4550.h: 5616: unsigned CVROE :1;
[; ;pic18f4550.h: 5617: unsigned CVREN :1;
[; ;pic18f4550.h: 5618: };
[; ;pic18f4550.h: 5619: struct {
[; ;pic18f4550.h: 5620: unsigned CVR0 :1;
[; ;pic18f4550.h: 5621: unsigned CVR1 :1;
[; ;pic18f4550.h: 5622: unsigned CVR2 :1;
[; ;pic18f4550.h: 5623: unsigned CVR3 :1;
[; ;pic18f4550.h: 5624: unsigned CVREF :1;
[; ;pic18f4550.h: 5625: };
[; ;pic18f4550.h: 5626: struct {
[; ;pic18f4550.h: 5627: unsigned :6;
[; ;pic18f4550.h: 5628: unsigned CVROEN :1;
[; ;pic18f4550.h: 5629: };
[; ;pic18f4550.h: 5630: } CVRCONbits_t;
[; ;pic18f4550.h: 5631: extern volatile CVRCONbits_t CVRCONbits @ 0xFB5;
[; ;pic18f4550.h: 5690: extern volatile unsigned char ECCP1AS @ 0xFB6;
"5692
[; ;pic18f4550.h: 5692: asm("ECCP1AS equ 0FB6h");
[; <" ECCP1AS equ 0FB6h ;# ">
[; ;pic18f4550.h: 5695: extern volatile unsigned char CCP1AS @ 0xFB6;
"5697
[; ;pic18f4550.h: 5697: asm("CCP1AS equ 0FB6h");
[; <" CCP1AS equ 0FB6h ;# ">
[; ;pic18f4550.h: 5700: typedef union {
[; ;pic18f4550.h: 5701: struct {
[; ;pic18f4550.h: 5702: unsigned PSSBD :2;
[; ;pic18f4550.h: 5703: unsigned PSSAC :2;
[; ;pic18f4550.h: 5704: unsigned ECCPAS :3;
[; ;pic18f4550.h: 5705: unsigned ECCPASE :1;
[; ;pic18f4550.h: 5706: };
[; ;pic18f4550.h: 5707: struct {
[; ;pic18f4550.h: 5708: unsigned PSSBD0 :1;
[; ;pic18f4550.h: 5709: unsigned PSSBD1 :1;
[; ;pic18f4550.h: 5710: unsigned PSSAC0 :1;
[; ;pic18f4550.h: 5711: unsigned PSSAC1 :1;
[; ;pic18f4550.h: 5712: unsigned ECCPAS0 :1;
[; ;pic18f4550.h: 5713: unsigned ECCPAS1 :1;
[; ;pic18f4550.h: 5714: unsigned ECCPAS2 :1;
[; ;pic18f4550.h: 5715: };
[; ;pic18f4550.h: 5716: } ECCP1ASbits_t;
[; ;pic18f4550.h: 5717: extern volatile ECCP1ASbits_t ECCP1ASbits @ 0xFB6;
[; ;pic18f4550.h: 5775: typedef union {
[; ;pic18f4550.h: 5776: struct {
[; ;pic18f4550.h: 5777: unsigned PSSBD :2;
[; ;pic18f4550.h: 5778: unsigned PSSAC :2;
[; ;pic18f4550.h: 5779: unsigned ECCPAS :3;
[; ;pic18f4550.h: 5780: unsigned ECCPASE :1;
[; ;pic18f4550.h: 5781: };
[; ;pic18f4550.h: 5782: struct {
[; ;pic18f4550.h: 5783: unsigned PSSBD0 :1;
[; ;pic18f4550.h: 5784: unsigned PSSBD1 :1;
[; ;pic18f4550.h: 5785: unsigned PSSAC0 :1;
[; ;pic18f4550.h: 5786: unsigned PSSAC1 :1;
[; ;pic18f4550.h: 5787: unsigned ECCPAS0 :1;
[; ;pic18f4550.h: 5788: unsigned ECCPAS1 :1;
[; ;pic18f4550.h: 5789: unsigned ECCPAS2 :1;
[; ;pic18f4550.h: 5790: };
[; ;pic18f4550.h: 5791: } CCP1ASbits_t;
[; ;pic18f4550.h: 5792: extern volatile CCP1ASbits_t CCP1ASbits @ 0xFB6;
[; ;pic18f4550.h: 5851: extern volatile unsigned char ECCP1DEL @ 0xFB7;
"5853
[; ;pic18f4550.h: 5853: asm("ECCP1DEL equ 0FB7h");
[; <" ECCP1DEL equ 0FB7h ;# ">
[; ;pic18f4550.h: 5856: extern volatile unsigned char CCP1DEL @ 0xFB7;
"5858
[; ;pic18f4550.h: 5858: asm("CCP1DEL equ 0FB7h");
[; <" CCP1DEL equ 0FB7h ;# ">
[; ;pic18f4550.h: 5861: typedef union {
[; ;pic18f4550.h: 5862: struct {
[; ;pic18f4550.h: 5863: unsigned PDC :7;
[; ;pic18f4550.h: 5864: unsigned PRSEN :1;
[; ;pic18f4550.h: 5865: };
[; ;pic18f4550.h: 5866: struct {
[; ;pic18f4550.h: 5867: unsigned PDC0 :1;
[; ;pic18f4550.h: 5868: unsigned PDC1 :1;
[; ;pic18f4550.h: 5869: unsigned PDC2 :1;
[; ;pic18f4550.h: 5870: unsigned PDC3 :1;
[; ;pic18f4550.h: 5871: unsigned PDC4 :1;
[; ;pic18f4550.h: 5872: unsigned PDC5 :1;
[; ;pic18f4550.h: 5873: unsigned PDC6 :1;
[; ;pic18f4550.h: 5874: };
[; ;pic18f4550.h: 5875: } ECCP1DELbits_t;
[; ;pic18f4550.h: 5876: extern volatile ECCP1DELbits_t ECCP1DELbits @ 0xFB7;
[; ;pic18f4550.h: 5924: typedef union {
[; ;pic18f4550.h: 5925: struct {
[; ;pic18f4550.h: 5926: unsigned PDC :7;
[; ;pic18f4550.h: 5927: unsigned PRSEN :1;
[; ;pic18f4550.h: 5928: };
[; ;pic18f4550.h: 5929: struct {
[; ;pic18f4550.h: 5930: unsigned PDC0 :1;
[; ;pic18f4550.h: 5931: unsigned PDC1 :1;
[; ;pic18f4550.h: 5932: unsigned PDC2 :1;
[; ;pic18f4550.h: 5933: unsigned PDC3 :1;
[; ;pic18f4550.h: 5934: unsigned PDC4 :1;
[; ;pic18f4550.h: 5935: unsigned PDC5 :1;
[; ;pic18f4550.h: 5936: unsigned PDC6 :1;
[; ;pic18f4550.h: 5937: };
[; ;pic18f4550.h: 5938: } CCP1DELbits_t;
[; ;pic18f4550.h: 5939: extern volatile CCP1DELbits_t CCP1DELbits @ 0xFB7;
[; ;pic18f4550.h: 5988: extern volatile unsigned char BAUDCON @ 0xFB8;
"5990
[; ;pic18f4550.h: 5990: asm("BAUDCON equ 0FB8h");
[; <" BAUDCON equ 0FB8h ;# ">
[; ;pic18f4550.h: 5993: extern volatile unsigned char BAUDCTL @ 0xFB8;
"5995
[; ;pic18f4550.h: 5995: asm("BAUDCTL equ 0FB8h");
[; <" BAUDCTL equ 0FB8h ;# ">
[; ;pic18f4550.h: 5998: typedef union {
[; ;pic18f4550.h: 5999: struct {
[; ;pic18f4550.h: 6000: unsigned ABDEN :1;
[; ;pic18f4550.h: 6001: unsigned WUE :1;
[; ;pic18f4550.h: 6002: unsigned :1;
[; ;pic18f4550.h: 6003: unsigned BRG16 :1;
[; ;pic18f4550.h: 6004: unsigned TXCKP :1;
[; ;pic18f4550.h: 6005: unsigned RXDTP :1;
[; ;pic18f4550.h: 6006: unsigned RCIDL :1;
[; ;pic18f4550.h: 6007: unsigned ABDOVF :1;
[; ;pic18f4550.h: 6008: };
[; ;pic18f4550.h: 6009: struct {
[; ;pic18f4550.h: 6010: unsigned :4;
[; ;pic18f4550.h: 6011: unsigned SCKP :1;
[; ;pic18f4550.h: 6012: unsigned :1;
[; ;pic18f4550.h: 6013: unsigned RCMT :1;
[; ;pic18f4550.h: 6014: };
[; ;pic18f4550.h: 6015: struct {
[; ;pic18f4550.h: 6016: unsigned :5;
[; ;pic18f4550.h: 6017: unsigned RXCKP :1;
[; ;pic18f4550.h: 6018: };
[; ;pic18f4550.h: 6019: struct {
[; ;pic18f4550.h: 6020: unsigned :1;
[; ;pic18f4550.h: 6021: unsigned W4E :1;
[; ;pic18f4550.h: 6022: };
[; ;pic18f4550.h: 6023: } BAUDCONbits_t;
[; ;pic18f4550.h: 6024: extern volatile BAUDCONbits_t BAUDCONbits @ 0xFB8;
[; ;pic18f4550.h: 6082: typedef union {
[; ;pic18f4550.h: 6083: struct {
[; ;pic18f4550.h: 6084: unsigned ABDEN :1;
[; ;pic18f4550.h: 6085: unsigned WUE :1;
[; ;pic18f4550.h: 6086: unsigned :1;
[; ;pic18f4550.h: 6087: unsigned BRG16 :1;
[; ;pic18f4550.h: 6088: unsigned TXCKP :1;
[; ;pic18f4550.h: 6089: unsigned RXDTP :1;
[; ;pic18f4550.h: 6090: unsigned RCIDL :1;
[; ;pic18f4550.h: 6091: unsigned ABDOVF :1;
[; ;pic18f4550.h: 6092: };
[; ;pic18f4550.h: 6093: struct {
[; ;pic18f4550.h: 6094: unsigned :4;
[; ;pic18f4550.h: 6095: unsigned SCKP :1;
[; ;pic18f4550.h: 6096: unsigned :1;
[; ;pic18f4550.h: 6097: unsigned RCMT :1;
[; ;pic18f4550.h: 6098: };
[; ;pic18f4550.h: 6099: struct {
[; ;pic18f4550.h: 6100: unsigned :5;
[; ;pic18f4550.h: 6101: unsigned RXCKP :1;
[; ;pic18f4550.h: 6102: };
[; ;pic18f4550.h: 6103: struct {
[; ;pic18f4550.h: 6104: unsigned :1;
[; ;pic18f4550.h: 6105: unsigned W4E :1;
[; ;pic18f4550.h: 6106: };
[; ;pic18f4550.h: 6107: } BAUDCTLbits_t;
[; ;pic18f4550.h: 6108: extern volatile BAUDCTLbits_t BAUDCTLbits @ 0xFB8;
[; ;pic18f4550.h: 6167: extern volatile unsigned char CCP2CON @ 0xFBA;
"6169
[; ;pic18f4550.h: 6169: asm("CCP2CON equ 0FBAh");
[; <" CCP2CON equ 0FBAh ;# ">
[; ;pic18f4550.h: 6172: typedef union {
[; ;pic18f4550.h: 6173: struct {
[; ;pic18f4550.h: 6174: unsigned CCP2M :4;
[; ;pic18f4550.h: 6175: unsigned DC2B :2;
[; ;pic18f4550.h: 6176: };
[; ;pic18f4550.h: 6177: struct {
[; ;pic18f4550.h: 6178: unsigned CCP2M0 :1;
[; ;pic18f4550.h: 6179: unsigned CCP2M1 :1;
[; ;pic18f4550.h: 6180: unsigned CCP2M2 :1;
[; ;pic18f4550.h: 6181: unsigned CCP2M3 :1;
[; ;pic18f4550.h: 6182: unsigned DC2B0 :1;
[; ;pic18f4550.h: 6183: unsigned DC2B1 :1;
[; ;pic18f4550.h: 6184: };
[; ;pic18f4550.h: 6185: } CCP2CONbits_t;
[; ;pic18f4550.h: 6186: extern volatile CCP2CONbits_t CCP2CONbits @ 0xFBA;
[; ;pic18f4550.h: 6230: extern volatile unsigned short CCPR2 @ 0xFBB;
"6232
[; ;pic18f4550.h: 6232: asm("CCPR2 equ 0FBBh");
[; <" CCPR2 equ 0FBBh ;# ">
[; ;pic18f4550.h: 6236: extern volatile unsigned char CCPR2L @ 0xFBB;
"6238
[; ;pic18f4550.h: 6238: asm("CCPR2L equ 0FBBh");
[; <" CCPR2L equ 0FBBh ;# ">
[; ;pic18f4550.h: 6242: extern volatile unsigned char CCPR2H @ 0xFBC;
"6244
[; ;pic18f4550.h: 6244: asm("CCPR2H equ 0FBCh");
[; <" CCPR2H equ 0FBCh ;# ">
[; ;pic18f4550.h: 6248: extern volatile unsigned char CCP1CON @ 0xFBD;
"6250
[; ;pic18f4550.h: 6250: asm("CCP1CON equ 0FBDh");
[; <" CCP1CON equ 0FBDh ;# ">
[; ;pic18f4550.h: 6253: extern volatile unsigned char ECCP1CON @ 0xFBD;
"6255
[; ;pic18f4550.h: 6255: asm("ECCP1CON equ 0FBDh");
[; <" ECCP1CON equ 0FBDh ;# ">
[; ;pic18f4550.h: 6258: typedef union {
[; ;pic18f4550.h: 6259: struct {
[; ;pic18f4550.h: 6260: unsigned CCP1M :4;
[; ;pic18f4550.h: 6261: unsigned DC1B :2;
[; ;pic18f4550.h: 6262: unsigned P1M :2;
[; ;pic18f4550.h: 6263: };
[; ;pic18f4550.h: 6264: struct {
[; ;pic18f4550.h: 6265: unsigned CCP1M0 :1;
[; ;pic18f4550.h: 6266: unsigned CCP1M1 :1;
[; ;pic18f4550.h: 6267: unsigned CCP1M2 :1;
[; ;pic18f4550.h: 6268: unsigned CCP1M3 :1;
[; ;pic18f4550.h: 6269: unsigned DC1B0 :1;
[; ;pic18f4550.h: 6270: unsigned DC1B1 :1;
[; ;pic18f4550.h: 6271: unsigned P1M0 :1;
[; ;pic18f4550.h: 6272: unsigned P1M1 :1;
[; ;pic18f4550.h: 6273: };
[; ;pic18f4550.h: 6274: } CCP1CONbits_t;
[; ;pic18f4550.h: 6275: extern volatile CCP1CONbits_t CCP1CONbits @ 0xFBD;
[; ;pic18f4550.h: 6333: typedef union {
[; ;pic18f4550.h: 6334: struct {
[; ;pic18f4550.h: 6335: unsigned CCP1M :4;
[; ;pic18f4550.h: 6336: unsigned DC1B :2;
[; ;pic18f4550.h: 6337: unsigned P1M :2;
[; ;pic18f4550.h: 6338: };
[; ;pic18f4550.h: 6339: struct {
[; ;pic18f4550.h: 6340: unsigned CCP1M0 :1;
[; ;pic18f4550.h: 6341: unsigned CCP1M1 :1;
[; ;pic18f4550.h: 6342: unsigned CCP1M2 :1;
[; ;pic18f4550.h: 6343: unsigned CCP1M3 :1;
[; ;pic18f4550.h: 6344: unsigned DC1B0 :1;
[; ;pic18f4550.h: 6345: unsigned DC1B1 :1;
[; ;pic18f4550.h: 6346: unsigned P1M0 :1;
[; ;pic18f4550.h: 6347: unsigned P1M1 :1;
[; ;pic18f4550.h: 6348: };
[; ;pic18f4550.h: 6349: } ECCP1CONbits_t;
[; ;pic18f4550.h: 6350: extern volatile ECCP1CONbits_t ECCP1CONbits @ 0xFBD;
[; ;pic18f4550.h: 6409: extern volatile unsigned short CCPR1 @ 0xFBE;
"6411
[; ;pic18f4550.h: 6411: asm("CCPR1 equ 0FBEh");
[; <" CCPR1 equ 0FBEh ;# ">
[; ;pic18f4550.h: 6415: extern volatile unsigned char CCPR1L @ 0xFBE;
"6417
[; ;pic18f4550.h: 6417: asm("CCPR1L equ 0FBEh");
[; <" CCPR1L equ 0FBEh ;# ">
[; ;pic18f4550.h: 6421: extern volatile unsigned char CCPR1H @ 0xFBF;
"6423
[; ;pic18f4550.h: 6423: asm("CCPR1H equ 0FBFh");
[; <" CCPR1H equ 0FBFh ;# ">
[; ;pic18f4550.h: 6427: extern volatile unsigned char ADCON2 @ 0xFC0;
"6429
[; ;pic18f4550.h: 6429: asm("ADCON2 equ 0FC0h");
[; <" ADCON2 equ 0FC0h ;# ">
[; ;pic18f4550.h: 6432: typedef union {
[; ;pic18f4550.h: 6433: struct {
[; ;pic18f4550.h: 6434: unsigned ADCS :3;
[; ;pic18f4550.h: 6435: unsigned ACQT :3;
[; ;pic18f4550.h: 6436: unsigned :1;
[; ;pic18f4550.h: 6437: unsigned ADFM :1;
[; ;pic18f4550.h: 6438: };
[; ;pic18f4550.h: 6439: struct {
[; ;pic18f4550.h: 6440: unsigned ADCS0 :1;
[; ;pic18f4550.h: 6441: unsigned ADCS1 :1;
[; ;pic18f4550.h: 6442: unsigned ADCS2 :1;
[; ;pic18f4550.h: 6443: unsigned ACQT0 :1;
[; ;pic18f4550.h: 6444: unsigned ACQT1 :1;
[; ;pic18f4550.h: 6445: unsigned ACQT2 :1;
[; ;pic18f4550.h: 6446: };
[; ;pic18f4550.h: 6447: } ADCON2bits_t;
[; ;pic18f4550.h: 6448: extern volatile ADCON2bits_t ADCON2bits @ 0xFC0;
[; ;pic18f4550.h: 6497: extern volatile unsigned char ADCON1 @ 0xFC1;
"6499
[; ;pic18f4550.h: 6499: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18f4550.h: 6502: typedef union {
[; ;pic18f4550.h: 6503: struct {
[; ;pic18f4550.h: 6504: unsigned PCFG :4;
[; ;pic18f4550.h: 6505: unsigned VCFG :2;
[; ;pic18f4550.h: 6506: };
[; ;pic18f4550.h: 6507: struct {
[; ;pic18f4550.h: 6508: unsigned PCFG0 :1;
[; ;pic18f4550.h: 6509: unsigned PCFG1 :1;
[; ;pic18f4550.h: 6510: unsigned PCFG2 :1;
[; ;pic18f4550.h: 6511: unsigned PCFG3 :1;
[; ;pic18f4550.h: 6512: unsigned VCFG0 :1;
[; ;pic18f4550.h: 6513: unsigned VCFG1 :1;
[; ;pic18f4550.h: 6514: };
[; ;pic18f4550.h: 6515: struct {
[; ;pic18f4550.h: 6516: unsigned :3;
[; ;pic18f4550.h: 6517: unsigned CHSN3 :1;
[; ;pic18f4550.h: 6518: unsigned VCFG01 :1;
[; ;pic18f4550.h: 6519: unsigned VCFG11 :1;
[; ;pic18f4550.h: 6520: };
[; ;pic18f4550.h: 6521: } ADCON1bits_t;
[; ;pic18f4550.h: 6522: extern volatile ADCON1bits_t ADCON1bits @ 0xFC1;
[; ;pic18f4550.h: 6581: extern volatile unsigned char ADCON0 @ 0xFC2;
"6583
[; ;pic18f4550.h: 6583: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18f4550.h: 6586: typedef union {
[; ;pic18f4550.h: 6587: struct {
[; ;pic18f4550.h: 6588: unsigned :1;
[; ;pic18f4550.h: 6589: unsigned GO_NOT_DONE :1;
[; ;pic18f4550.h: 6590: };
[; ;pic18f4550.h: 6591: struct {
[; ;pic18f4550.h: 6592: unsigned ADON :1;
[; ;pic18f4550.h: 6593: unsigned GO_nDONE :1;
[; ;pic18f4550.h: 6594: unsigned CHS :4;
[; ;pic18f4550.h: 6595: };
[; ;pic18f4550.h: 6596: struct {
[; ;pic18f4550.h: 6597: unsigned :1;
[; ;pic18f4550.h: 6598: unsigned GO_DONE :1;
[; ;pic18f4550.h: 6599: unsigned CHS0 :1;
[; ;pic18f4550.h: 6600: unsigned CHS1 :1;
[; ;pic18f4550.h: 6601: unsigned CHS2 :1;
[; ;pic18f4550.h: 6602: unsigned CHS3 :1;
[; ;pic18f4550.h: 6603: };
[; ;pic18f4550.h: 6604: struct {
[; ;pic18f4550.h: 6605: unsigned :1;
[; ;pic18f4550.h: 6606: unsigned DONE :1;
[; ;pic18f4550.h: 6607: };
[; ;pic18f4550.h: 6608: struct {
[; ;pic18f4550.h: 6609: unsigned :1;
[; ;pic18f4550.h: 6610: unsigned GO :1;
[; ;pic18f4550.h: 6611: };
[; ;pic18f4550.h: 6612: struct {
[; ;pic18f4550.h: 6613: unsigned :1;
[; ;pic18f4550.h: 6614: unsigned NOT_DONE :1;
[; ;pic18f4550.h: 6615: };
[; ;pic18f4550.h: 6616: struct {
[; ;pic18f4550.h: 6617: unsigned :1;
[; ;pic18f4550.h: 6618: unsigned nDONE :1;
[; ;pic18f4550.h: 6619: };
[; ;pic18f4550.h: 6620: struct {
[; ;pic18f4550.h: 6621: unsigned :1;
[; ;pic18f4550.h: 6622: unsigned GODONE :1;
[; ;pic18f4550.h: 6623: };
[; ;pic18f4550.h: 6624: } ADCON0bits_t;
[; ;pic18f4550.h: 6625: extern volatile ADCON0bits_t ADCON0bits @ 0xFC2;
[; ;pic18f4550.h: 6699: extern volatile unsigned short ADRES @ 0xFC3;
"6701
[; ;pic18f4550.h: 6701: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18f4550.h: 6705: extern volatile unsigned char ADRESL @ 0xFC3;
"6707
[; ;pic18f4550.h: 6707: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18f4550.h: 6711: extern volatile unsigned char ADRESH @ 0xFC4;
"6713
[; ;pic18f4550.h: 6713: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18f4550.h: 6717: extern volatile unsigned char SSPCON2 @ 0xFC5;
"6719
[; ;pic18f4550.h: 6719: asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
[; ;pic18f4550.h: 6722: typedef union {
[; ;pic18f4550.h: 6723: struct {
[; ;pic18f4550.h: 6724: unsigned SEN :1;
[; ;pic18f4550.h: 6725: unsigned RSEN :1;
[; ;pic18f4550.h: 6726: unsigned PEN :1;
[; ;pic18f4550.h: 6727: unsigned RCEN :1;
[; ;pic18f4550.h: 6728: unsigned ACKEN :1;
[; ;pic18f4550.h: 6729: unsigned ACKDT :1;
[; ;pic18f4550.h: 6730: unsigned ACKSTAT :1;
[; ;pic18f4550.h: 6731: unsigned GCEN :1;
[; ;pic18f4550.h: 6732: };
[; ;pic18f4550.h: 6733: } SSPCON2bits_t;
[; ;pic18f4550.h: 6734: extern volatile SSPCON2bits_t SSPCON2bits @ 0xFC5;
[; ;pic18f4550.h: 6778: extern volatile unsigned char SSPCON1 @ 0xFC6;
"6780
[; ;pic18f4550.h: 6780: asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
[; ;pic18f4550.h: 6783: typedef union {
[; ;pic18f4550.h: 6784: struct {
[; ;pic18f4550.h: 6785: unsigned SSPM :4;
[; ;pic18f4550.h: 6786: unsigned CKP :1;
[; ;pic18f4550.h: 6787: unsigned SSPEN :1;
[; ;pic18f4550.h: 6788: unsigned SSPOV :1;
[; ;pic18f4550.h: 6789: unsigned WCOL :1;
[; ;pic18f4550.h: 6790: };
[; ;pic18f4550.h: 6791: struct {
[; ;pic18f4550.h: 6792: unsigned SSPM0 :1;
[; ;pic18f4550.h: 6793: unsigned SSPM1 :1;
[; ;pic18f4550.h: 6794: unsigned SSPM2 :1;
[; ;pic18f4550.h: 6795: unsigned SSPM3 :1;
[; ;pic18f4550.h: 6796: };
[; ;pic18f4550.h: 6797: } SSPCON1bits_t;
[; ;pic18f4550.h: 6798: extern volatile SSPCON1bits_t SSPCON1bits @ 0xFC6;
[; ;pic18f4550.h: 6847: extern volatile unsigned char SSPSTAT @ 0xFC7;
"6849
[; ;pic18f4550.h: 6849: asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
[; ;pic18f4550.h: 6852: typedef union {
[; ;pic18f4550.h: 6853: struct {
[; ;pic18f4550.h: 6854: unsigned :2;
[; ;pic18f4550.h: 6855: unsigned R_NOT_W :1;
[; ;pic18f4550.h: 6856: };
[; ;pic18f4550.h: 6857: struct {
[; ;pic18f4550.h: 6858: unsigned :5;
[; ;pic18f4550.h: 6859: unsigned D_NOT_A :1;
[; ;pic18f4550.h: 6860: };
[; ;pic18f4550.h: 6861: struct {
[; ;pic18f4550.h: 6862: unsigned BF :1;
[; ;pic18f4550.h: 6863: unsigned UA :1;
[; ;pic18f4550.h: 6864: unsigned R_nW :1;
[; ;pic18f4550.h: 6865: unsigned S :1;
[; ;pic18f4550.h: 6866: unsigned P :1;
[; ;pic18f4550.h: 6867: unsigned D_nA :1;
[; ;pic18f4550.h: 6868: unsigned CKE :1;
[; ;pic18f4550.h: 6869: unsigned SMP :1;
[; ;pic18f4550.h: 6870: };
[; ;pic18f4550.h: 6871: struct {
[; ;pic18f4550.h: 6872: unsigned :2;
[; ;pic18f4550.h: 6873: unsigned R_W :1;
[; ;pic18f4550.h: 6874: unsigned :2;
[; ;pic18f4550.h: 6875: unsigned D_A :1;
[; ;pic18f4550.h: 6876: };
[; ;pic18f4550.h: 6877: struct {
[; ;pic18f4550.h: 6878: unsigned :2;
[; ;pic18f4550.h: 6879: unsigned I2C_READ :1;
[; ;pic18f4550.h: 6880: unsigned I2C_START :1;
[; ;pic18f4550.h: 6881: unsigned I2C_STOP :1;
[; ;pic18f4550.h: 6882: unsigned I2C_DAT :1;
[; ;pic18f4550.h: 6883: };
[; ;pic18f4550.h: 6884: struct {
[; ;pic18f4550.h: 6885: unsigned :2;
[; ;pic18f4550.h: 6886: unsigned nW :1;
[; ;pic18f4550.h: 6887: unsigned :2;
[; ;pic18f4550.h: 6888: unsigned nA :1;
[; ;pic18f4550.h: 6889: };
[; ;pic18f4550.h: 6890: struct {
[; ;pic18f4550.h: 6891: unsigned :2;
[; ;pic18f4550.h: 6892: unsigned NOT_WRITE :1;
[; ;pic18f4550.h: 6893: };
[; ;pic18f4550.h: 6894: struct {
[; ;pic18f4550.h: 6895: unsigned :5;
[; ;pic18f4550.h: 6896: unsigned NOT_ADDRESS :1;
[; ;pic18f4550.h: 6897: };
[; ;pic18f4550.h: 6898: struct {
[; ;pic18f4550.h: 6899: unsigned :2;
[; ;pic18f4550.h: 6900: unsigned nWRITE :1;
[; ;pic18f4550.h: 6901: unsigned :2;
[; ;pic18f4550.h: 6902: unsigned nADDRESS :1;
[; ;pic18f4550.h: 6903: };
[; ;pic18f4550.h: 6904: struct {
[; ;pic18f4550.h: 6905: unsigned :2;
[; ;pic18f4550.h: 6906: unsigned READ_WRITE :1;
[; ;pic18f4550.h: 6907: unsigned :2;
[; ;pic18f4550.h: 6908: unsigned DATA_ADDRESS :1;
[; ;pic18f4550.h: 6909: };
[; ;pic18f4550.h: 6910: struct {
[; ;pic18f4550.h: 6911: unsigned :2;
[; ;pic18f4550.h: 6912: unsigned R :1;
[; ;pic18f4550.h: 6913: unsigned :2;
[; ;pic18f4550.h: 6914: unsigned D :1;
[; ;pic18f4550.h: 6915: };
[; ;pic18f4550.h: 6916: struct {
[; ;pic18f4550.h: 6917: unsigned :2;
[; ;pic18f4550.h: 6918: unsigned RW :1;
[; ;pic18f4550.h: 6919: unsigned START :1;
[; ;pic18f4550.h: 6920: unsigned STOP :1;
[; ;pic18f4550.h: 6921: unsigned DA :1;
[; ;pic18f4550.h: 6922: };
[; ;pic18f4550.h: 6923: struct {
[; ;pic18f4550.h: 6924: unsigned :2;
[; ;pic18f4550.h: 6925: unsigned NOT_W :1;
[; ;pic18f4550.h: 6926: unsigned :2;
[; ;pic18f4550.h: 6927: unsigned NOT_A :1;
[; ;pic18f4550.h: 6928: };
[; ;pic18f4550.h: 6929: } SSPSTATbits_t;
[; ;pic18f4550.h: 6930: extern volatile SSPSTATbits_t SSPSTATbits @ 0xFC7;
[; ;pic18f4550.h: 7094: extern volatile unsigned char SSPADD @ 0xFC8;
"7096
[; ;pic18f4550.h: 7096: asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
[; ;pic18f4550.h: 7100: extern volatile unsigned char SSPBUF @ 0xFC9;
"7102
[; ;pic18f4550.h: 7102: asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
[; ;pic18f4550.h: 7106: extern volatile unsigned char T2CON @ 0xFCA;
"7108
[; ;pic18f4550.h: 7108: asm("T2CON equ 0FCAh");
[; <" T2CON equ 0FCAh ;# ">
[; ;pic18f4550.h: 7111: typedef union {
[; ;pic18f4550.h: 7112: struct {
[; ;pic18f4550.h: 7113: unsigned T2CKPS :2;
[; ;pic18f4550.h: 7114: unsigned TMR2ON :1;
[; ;pic18f4550.h: 7115: unsigned TOUTPS :4;
[; ;pic18f4550.h: 7116: };
[; ;pic18f4550.h: 7117: struct {
[; ;pic18f4550.h: 7118: unsigned T2CKPS0 :1;
[; ;pic18f4550.h: 7119: unsigned T2CKPS1 :1;
[; ;pic18f4550.h: 7120: unsigned :1;
[; ;pic18f4550.h: 7121: unsigned T2OUTPS0 :1;
[; ;pic18f4550.h: 7122: unsigned T2OUTPS1 :1;
[; ;pic18f4550.h: 7123: unsigned T2OUTPS2 :1;
[; ;pic18f4550.h: 7124: unsigned T2OUTPS3 :1;
[; ;pic18f4550.h: 7125: };
[; ;pic18f4550.h: 7126: struct {
[; ;pic18f4550.h: 7127: unsigned :3;
[; ;pic18f4550.h: 7128: unsigned TOUTPS0 :1;
[; ;pic18f4550.h: 7129: unsigned TOUTPS1 :1;
[; ;pic18f4550.h: 7130: unsigned TOUTPS2 :1;
[; ;pic18f4550.h: 7131: unsigned TOUTPS3 :1;
[; ;pic18f4550.h: 7132: };
[; ;pic18f4550.h: 7133: } T2CONbits_t;
[; ;pic18f4550.h: 7134: extern volatile T2CONbits_t T2CONbits @ 0xFCA;
[; ;pic18f4550.h: 7203: extern volatile unsigned char PR2 @ 0xFCB;
"7205
[; ;pic18f4550.h: 7205: asm("PR2 equ 0FCBh");
[; <" PR2 equ 0FCBh ;# ">
[; ;pic18f4550.h: 7208: extern volatile unsigned char MEMCON @ 0xFCB;
"7210
[; ;pic18f4550.h: 7210: asm("MEMCON equ 0FCBh");
[; <" MEMCON equ 0FCBh ;# ">
[; ;pic18f4550.h: 7213: typedef union {
[; ;pic18f4550.h: 7214: struct {
[; ;pic18f4550.h: 7215: unsigned :7;
[; ;pic18f4550.h: 7216: unsigned EBDIS :1;
[; ;pic18f4550.h: 7217: };
[; ;pic18f4550.h: 7218: struct {
[; ;pic18f4550.h: 7219: unsigned :4;
[; ;pic18f4550.h: 7220: unsigned WAIT0 :1;
[; ;pic18f4550.h: 7221: };
[; ;pic18f4550.h: 7222: struct {
[; ;pic18f4550.h: 7223: unsigned :5;
[; ;pic18f4550.h: 7224: unsigned WAIT1 :1;
[; ;pic18f4550.h: 7225: };
[; ;pic18f4550.h: 7226: struct {
[; ;pic18f4550.h: 7227: unsigned WM0 :1;
[; ;pic18f4550.h: 7228: };
[; ;pic18f4550.h: 7229: struct {
[; ;pic18f4550.h: 7230: unsigned :1;
[; ;pic18f4550.h: 7231: unsigned WM1 :1;
[; ;pic18f4550.h: 7232: };
[; ;pic18f4550.h: 7233: } PR2bits_t;
[; ;pic18f4550.h: 7234: extern volatile PR2bits_t PR2bits @ 0xFCB;
[; ;pic18f4550.h: 7262: typedef union {
[; ;pic18f4550.h: 7263: struct {
[; ;pic18f4550.h: 7264: unsigned :7;
[; ;pic18f4550.h: 7265: unsigned EBDIS :1;
[; ;pic18f4550.h: 7266: };
[; ;pic18f4550.h: 7267: struct {
[; ;pic18f4550.h: 7268: unsigned :4;
[; ;pic18f4550.h: 7269: unsigned WAIT0 :1;
[; ;pic18f4550.h: 7270: };
[; ;pic18f4550.h: 7271: struct {
[; ;pic18f4550.h: 7272: unsigned :5;
[; ;pic18f4550.h: 7273: unsigned WAIT1 :1;
[; ;pic18f4550.h: 7274: };
[; ;pic18f4550.h: 7275: struct {
[; ;pic18f4550.h: 7276: unsigned WM0 :1;
[; ;pic18f4550.h: 7277: };
[; ;pic18f4550.h: 7278: struct {
[; ;pic18f4550.h: 7279: unsigned :1;
[; ;pic18f4550.h: 7280: unsigned WM1 :1;
[; ;pic18f4550.h: 7281: };
[; ;pic18f4550.h: 7282: } MEMCONbits_t;
[; ;pic18f4550.h: 7283: extern volatile MEMCONbits_t MEMCONbits @ 0xFCB;
[; ;pic18f4550.h: 7312: extern volatile unsigned char TMR2 @ 0xFCC;
"7314
[; ;pic18f4550.h: 7314: asm("TMR2 equ 0FCCh");
[; <" TMR2 equ 0FCCh ;# ">
[; ;pic18f4550.h: 7318: extern volatile unsigned char T1CON @ 0xFCD;
"7320
[; ;pic18f4550.h: 7320: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f4550.h: 7323: typedef union {
[; ;pic18f4550.h: 7324: struct {
[; ;pic18f4550.h: 7325: unsigned :2;
[; ;pic18f4550.h: 7326: unsigned NOT_T1SYNC :1;
[; ;pic18f4550.h: 7327: };
[; ;pic18f4550.h: 7328: struct {
[; ;pic18f4550.h: 7329: unsigned TMR1ON :1;
[; ;pic18f4550.h: 7330: unsigned TMR1CS :1;
[; ;pic18f4550.h: 7331: unsigned nT1SYNC :1;
[; ;pic18f4550.h: 7332: unsigned T1OSCEN :1;
[; ;pic18f4550.h: 7333: unsigned T1CKPS :2;
[; ;pic18f4550.h: 7334: unsigned T1RUN :1;
[; ;pic18f4550.h: 7335: unsigned RD16 :1;
[; ;pic18f4550.h: 7336: };
[; ;pic18f4550.h: 7337: struct {
[; ;pic18f4550.h: 7338: unsigned :2;
[; ;pic18f4550.h: 7339: unsigned T1SYNC :1;
[; ;pic18f4550.h: 7340: unsigned :1;
[; ;pic18f4550.h: 7341: unsigned T1CKPS0 :1;
[; ;pic18f4550.h: 7342: unsigned T1CKPS1 :1;
[; ;pic18f4550.h: 7343: };
[; ;pic18f4550.h: 7344: struct {
[; ;pic18f4550.h: 7345: unsigned :3;
[; ;pic18f4550.h: 7346: unsigned SOSCEN :1;
[; ;pic18f4550.h: 7347: unsigned :3;
[; ;pic18f4550.h: 7348: unsigned T1RD16 :1;
[; ;pic18f4550.h: 7349: };
[; ;pic18f4550.h: 7350: } T1CONbits_t;
[; ;pic18f4550.h: 7351: extern volatile T1CONbits_t T1CONbits @ 0xFCD;
[; ;pic18f4550.h: 7420: extern volatile unsigned short TMR1 @ 0xFCE;
"7422
[; ;pic18f4550.h: 7422: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f4550.h: 7426: extern volatile unsigned char TMR1L @ 0xFCE;
"7428
[; ;pic18f4550.h: 7428: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f4550.h: 7432: extern volatile unsigned char TMR1H @ 0xFCF;
"7434
[; ;pic18f4550.h: 7434: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f4550.h: 7438: extern volatile unsigned char RCON @ 0xFD0;
"7440
[; ;pic18f4550.h: 7440: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f4550.h: 7443: typedef union {
[; ;pic18f4550.h: 7444: struct {
[; ;pic18f4550.h: 7445: unsigned NOT_BOR :1;
[; ;pic18f4550.h: 7446: };
[; ;pic18f4550.h: 7447: struct {
[; ;pic18f4550.h: 7448: unsigned :1;
[; ;pic18f4550.h: 7449: unsigned NOT_POR :1;
[; ;pic18f4550.h: 7450: };
[; ;pic18f4550.h: 7451: struct {
[; ;pic18f4550.h: 7452: unsigned :2;
[; ;pic18f4550.h: 7453: unsigned NOT_PD :1;
[; ;pic18f4550.h: 7454: };
[; ;pic18f4550.h: 7455: struct {
[; ;pic18f4550.h: 7456: unsigned :3;
[; ;pic18f4550.h: 7457: unsigned NOT_TO :1;
[; ;pic18f4550.h: 7458: };
[; ;pic18f4550.h: 7459: struct {
[; ;pic18f4550.h: 7460: unsigned :4;
[; ;pic18f4550.h: 7461: unsigned NOT_RI :1;
[; ;pic18f4550.h: 7462: };
[; ;pic18f4550.h: 7463: struct {
[; ;pic18f4550.h: 7464: unsigned nBOR :1;
[; ;pic18f4550.h: 7465: unsigned nPOR :1;
[; ;pic18f4550.h: 7466: unsigned nPD :1;
[; ;pic18f4550.h: 7467: unsigned nTO :1;
[; ;pic18f4550.h: 7468: unsigned nRI :1;
[; ;pic18f4550.h: 7469: unsigned :1;
[; ;pic18f4550.h: 7470: unsigned SBOREN :1;
[; ;pic18f4550.h: 7471: unsigned IPEN :1;
[; ;pic18f4550.h: 7472: };
[; ;pic18f4550.h: 7473: struct {
[; ;pic18f4550.h: 7474: unsigned :7;
[; ;pic18f4550.h: 7475: unsigned NOT_IPEN :1;
[; ;pic18f4550.h: 7476: };
[; ;pic18f4550.h: 7477: struct {
[; ;pic18f4550.h: 7478: unsigned BOR :1;
[; ;pic18f4550.h: 7479: unsigned POR :1;
[; ;pic18f4550.h: 7480: unsigned PD :1;
[; ;pic18f4550.h: 7481: unsigned TO :1;
[; ;pic18f4550.h: 7482: unsigned RI :1;
[; ;pic18f4550.h: 7483: unsigned :2;
[; ;pic18f4550.h: 7484: unsigned nIPEN :1;
[; ;pic18f4550.h: 7485: };
[; ;pic18f4550.h: 7486: } RCONbits_t;
[; ;pic18f4550.h: 7487: extern volatile RCONbits_t RCONbits @ 0xFD0;
[; ;pic18f4550.h: 7586: extern volatile unsigned char WDTCON @ 0xFD1;
"7588
[; ;pic18f4550.h: 7588: asm("WDTCON equ 0FD1h");
[; <" WDTCON equ 0FD1h ;# ">
[; ;pic18f4550.h: 7591: typedef union {
[; ;pic18f4550.h: 7592: struct {
[; ;pic18f4550.h: 7593: unsigned SWDTEN :1;
[; ;pic18f4550.h: 7594: };
[; ;pic18f4550.h: 7595: struct {
[; ;pic18f4550.h: 7596: unsigned SWDTE :1;
[; ;pic18f4550.h: 7597: };
[; ;pic18f4550.h: 7598: } WDTCONbits_t;
[; ;pic18f4550.h: 7599: extern volatile WDTCONbits_t WDTCONbits @ 0xFD1;
[; ;pic18f4550.h: 7613: extern volatile unsigned char HLVDCON @ 0xFD2;
"7615
[; ;pic18f4550.h: 7615: asm("HLVDCON equ 0FD2h");
[; <" HLVDCON equ 0FD2h ;# ">
[; ;pic18f4550.h: 7618: extern volatile unsigned char LVDCON @ 0xFD2;
"7620
[; ;pic18f4550.h: 7620: asm("LVDCON equ 0FD2h");
[; <" LVDCON equ 0FD2h ;# ">
[; ;pic18f4550.h: 7623: typedef union {
[; ;pic18f4550.h: 7624: struct {
[; ;pic18f4550.h: 7625: unsigned HLVDL :4;
[; ;pic18f4550.h: 7626: unsigned HLVDEN :1;
[; ;pic18f4550.h: 7627: unsigned IRVST :1;
[; ;pic18f4550.h: 7628: unsigned :1;
[; ;pic18f4550.h: 7629: unsigned VDIRMAG :1;
[; ;pic18f4550.h: 7630: };
[; ;pic18f4550.h: 7631: struct {
[; ;pic18f4550.h: 7632: unsigned HLVDL0 :1;
[; ;pic18f4550.h: 7633: unsigned HLVDL1 :1;
[; ;pic18f4550.h: 7634: unsigned HLVDL2 :1;
[; ;pic18f4550.h: 7635: unsigned HLVDL3 :1;
[; ;pic18f4550.h: 7636: };
[; ;pic18f4550.h: 7637: struct {
[; ;pic18f4550.h: 7638: unsigned LVDL0 :1;
[; ;pic18f4550.h: 7639: unsigned LVDL1 :1;
[; ;pic18f4550.h: 7640: unsigned LVDL2 :1;
[; ;pic18f4550.h: 7641: unsigned LVDL3 :1;
[; ;pic18f4550.h: 7642: unsigned LVDEN :1;
[; ;pic18f4550.h: 7643: unsigned IVRST :1;
[; ;pic18f4550.h: 7644: };
[; ;pic18f4550.h: 7645: struct {
[; ;pic18f4550.h: 7646: unsigned LVV0 :1;
[; ;pic18f4550.h: 7647: unsigned LVV1 :1;
[; ;pic18f4550.h: 7648: unsigned LVV2 :1;
[; ;pic18f4550.h: 7649: unsigned LVV3 :1;
[; ;pic18f4550.h: 7650: unsigned :1;
[; ;pic18f4550.h: 7651: unsigned BGST :1;
[; ;pic18f4550.h: 7652: };
[; ;pic18f4550.h: 7653: } HLVDCONbits_t;
[; ;pic18f4550.h: 7654: extern volatile HLVDCONbits_t HLVDCONbits @ 0xFD2;
[; ;pic18f4550.h: 7752: typedef union {
[; ;pic18f4550.h: 7753: struct {
[; ;pic18f4550.h: 7754: unsigned HLVDL :4;
[; ;pic18f4550.h: 7755: unsigned HLVDEN :1;
[; ;pic18f4550.h: 7756: unsigned IRVST :1;
[; ;pic18f4550.h: 7757: unsigned :1;
[; ;pic18f4550.h: 7758: unsigned VDIRMAG :1;
[; ;pic18f4550.h: 7759: };
[; ;pic18f4550.h: 7760: struct {
[; ;pic18f4550.h: 7761: unsigned HLVDL0 :1;
[; ;pic18f4550.h: 7762: unsigned HLVDL1 :1;
[; ;pic18f4550.h: 7763: unsigned HLVDL2 :1;
[; ;pic18f4550.h: 7764: unsigned HLVDL3 :1;
[; ;pic18f4550.h: 7765: };
[; ;pic18f4550.h: 7766: struct {
[; ;pic18f4550.h: 7767: unsigned LVDL0 :1;
[; ;pic18f4550.h: 7768: unsigned LVDL1 :1;
[; ;pic18f4550.h: 7769: unsigned LVDL2 :1;
[; ;pic18f4550.h: 7770: unsigned LVDL3 :1;
[; ;pic18f4550.h: 7771: unsigned LVDEN :1;
[; ;pic18f4550.h: 7772: unsigned IVRST :1;
[; ;pic18f4550.h: 7773: };
[; ;pic18f4550.h: 7774: struct {
[; ;pic18f4550.h: 7775: unsigned LVV0 :1;
[; ;pic18f4550.h: 7776: unsigned LVV1 :1;
[; ;pic18f4550.h: 7777: unsigned LVV2 :1;
[; ;pic18f4550.h: 7778: unsigned LVV3 :1;
[; ;pic18f4550.h: 7779: unsigned :1;
[; ;pic18f4550.h: 7780: unsigned BGST :1;
[; ;pic18f4550.h: 7781: };
[; ;pic18f4550.h: 7782: } LVDCONbits_t;
[; ;pic18f4550.h: 7783: extern volatile LVDCONbits_t LVDCONbits @ 0xFD2;
[; ;pic18f4550.h: 7882: extern volatile unsigned char OSCCON @ 0xFD3;
"7884
[; ;pic18f4550.h: 7884: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f4550.h: 7887: typedef union {
[; ;pic18f4550.h: 7888: struct {
[; ;pic18f4550.h: 7889: unsigned SCS :2;
[; ;pic18f4550.h: 7890: unsigned IOFS :1;
[; ;pic18f4550.h: 7891: unsigned OSTS :1;
[; ;pic18f4550.h: 7892: unsigned IRCF :3;
[; ;pic18f4550.h: 7893: unsigned IDLEN :1;
[; ;pic18f4550.h: 7894: };
[; ;pic18f4550.h: 7895: struct {
[; ;pic18f4550.h: 7896: unsigned SCS0 :1;
[; ;pic18f4550.h: 7897: unsigned SCS1 :1;
[; ;pic18f4550.h: 7898: unsigned FLTS :1;
[; ;pic18f4550.h: 7899: unsigned :1;
[; ;pic18f4550.h: 7900: unsigned IRCF0 :1;
[; ;pic18f4550.h: 7901: unsigned IRCF1 :1;
[; ;pic18f4550.h: 7902: unsigned IRCF2 :1;
[; ;pic18f4550.h: 7903: };
[; ;pic18f4550.h: 7904: } OSCCONbits_t;
[; ;pic18f4550.h: 7905: extern volatile OSCCONbits_t OSCCONbits @ 0xFD3;
[; ;pic18f4550.h: 7964: extern volatile unsigned char T0CON @ 0xFD5;
"7966
[; ;pic18f4550.h: 7966: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f4550.h: 7969: typedef union {
[; ;pic18f4550.h: 7970: struct {
[; ;pic18f4550.h: 7971: unsigned T0PS :3;
[; ;pic18f4550.h: 7972: unsigned PSA :1;
[; ;pic18f4550.h: 7973: unsigned T0SE :1;
[; ;pic18f4550.h: 7974: unsigned T0CS :1;
[; ;pic18f4550.h: 7975: unsigned T08BIT :1;
[; ;pic18f4550.h: 7976: unsigned TMR0ON :1;
[; ;pic18f4550.h: 7977: };
[; ;pic18f4550.h: 7978: struct {
[; ;pic18f4550.h: 7979: unsigned T0PS0 :1;
[; ;pic18f4550.h: 7980: unsigned T0PS1 :1;
[; ;pic18f4550.h: 7981: unsigned T0PS2 :1;
[; ;pic18f4550.h: 7982: };
[; ;pic18f4550.h: 7983: } T0CONbits_t;
[; ;pic18f4550.h: 7984: extern volatile T0CONbits_t T0CONbits @ 0xFD5;
[; ;pic18f4550.h: 8033: extern volatile unsigned short TMR0 @ 0xFD6;
"8035
[; ;pic18f4550.h: 8035: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f4550.h: 8039: extern volatile unsigned char TMR0L @ 0xFD6;
"8041
[; ;pic18f4550.h: 8041: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f4550.h: 8045: extern volatile unsigned char TMR0H @ 0xFD7;
"8047
[; ;pic18f4550.h: 8047: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f4550.h: 8051: extern volatile unsigned char STATUS @ 0xFD8;
"8053
[; ;pic18f4550.h: 8053: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f4550.h: 8056: typedef union {
[; ;pic18f4550.h: 8057: struct {
[; ;pic18f4550.h: 8058: unsigned C :1;
[; ;pic18f4550.h: 8059: unsigned DC :1;
[; ;pic18f4550.h: 8060: unsigned Z :1;
[; ;pic18f4550.h: 8061: unsigned OV :1;
[; ;pic18f4550.h: 8062: unsigned N :1;
[; ;pic18f4550.h: 8063: };
[; ;pic18f4550.h: 8064: struct {
[; ;pic18f4550.h: 8065: unsigned CARRY :1;
[; ;pic18f4550.h: 8066: unsigned :1;
[; ;pic18f4550.h: 8067: unsigned ZERO :1;
[; ;pic18f4550.h: 8068: unsigned OVERFLOW :1;
[; ;pic18f4550.h: 8069: unsigned NEGATIVE :1;
[; ;pic18f4550.h: 8070: };
[; ;pic18f4550.h: 8071: } STATUSbits_t;
[; ;pic18f4550.h: 8072: extern volatile STATUSbits_t STATUSbits @ 0xFD8;
[; ;pic18f4550.h: 8121: extern volatile unsigned short FSR2 @ 0xFD9;
"8123
[; ;pic18f4550.h: 8123: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f4550.h: 8127: extern volatile unsigned char FSR2L @ 0xFD9;
"8129
[; ;pic18f4550.h: 8129: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f4550.h: 8133: extern volatile unsigned char FSR2H @ 0xFDA;
"8135
[; ;pic18f4550.h: 8135: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f4550.h: 8139: extern volatile unsigned char PLUSW2 @ 0xFDB;
"8141
[; ;pic18f4550.h: 8141: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f4550.h: 8145: extern volatile unsigned char PREINC2 @ 0xFDC;
"8147
[; ;pic18f4550.h: 8147: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f4550.h: 8151: extern volatile unsigned char POSTDEC2 @ 0xFDD;
"8153
[; ;pic18f4550.h: 8153: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f4550.h: 8157: extern volatile unsigned char POSTINC2 @ 0xFDE;
"8159
[; ;pic18f4550.h: 8159: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f4550.h: 8163: extern volatile unsigned char INDF2 @ 0xFDF;
"8165
[; ;pic18f4550.h: 8165: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f4550.h: 8169: extern volatile unsigned char BSR @ 0xFE0;
"8171
[; ;pic18f4550.h: 8171: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f4550.h: 8175: extern volatile unsigned short FSR1 @ 0xFE1;
"8177
[; ;pic18f4550.h: 8177: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f4550.h: 8181: extern volatile unsigned char FSR1L @ 0xFE1;
"8183
[; ;pic18f4550.h: 8183: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f4550.h: 8187: extern volatile unsigned char FSR1H @ 0xFE2;
"8189
[; ;pic18f4550.h: 8189: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f4550.h: 8193: extern volatile unsigned char PLUSW1 @ 0xFE3;
"8195
[; ;pic18f4550.h: 8195: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f4550.h: 8199: extern volatile unsigned char PREINC1 @ 0xFE4;
"8201
[; ;pic18f4550.h: 8201: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f4550.h: 8205: extern volatile unsigned char POSTDEC1 @ 0xFE5;
"8207
[; ;pic18f4550.h: 8207: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f4550.h: 8211: extern volatile unsigned char POSTINC1 @ 0xFE6;
"8213
[; ;pic18f4550.h: 8213: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f4550.h: 8217: extern volatile unsigned char INDF1 @ 0xFE7;
"8219
[; ;pic18f4550.h: 8219: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f4550.h: 8223: extern volatile unsigned char WREG @ 0xFE8;
"8225
[; ;pic18f4550.h: 8225: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f4550.h: 8229: extern volatile unsigned short FSR0 @ 0xFE9;
"8231
[; ;pic18f4550.h: 8231: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f4550.h: 8235: extern volatile unsigned char FSR0L @ 0xFE9;
"8237
[; ;pic18f4550.h: 8237: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f4550.h: 8241: extern volatile unsigned char FSR0H @ 0xFEA;
"8243
[; ;pic18f4550.h: 8243: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f4550.h: 8247: extern volatile unsigned char PLUSW0 @ 0xFEB;
"8249
[; ;pic18f4550.h: 8249: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f4550.h: 8253: extern volatile unsigned char PREINC0 @ 0xFEC;
"8255
[; ;pic18f4550.h: 8255: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f4550.h: 8259: extern volatile unsigned char POSTDEC0 @ 0xFED;
"8261
[; ;pic18f4550.h: 8261: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f4550.h: 8265: extern volatile unsigned char POSTINC0 @ 0xFEE;
"8267
[; ;pic18f4550.h: 8267: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f4550.h: 8271: extern volatile unsigned char INDF0 @ 0xFEF;
"8273
[; ;pic18f4550.h: 8273: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f4550.h: 8277: extern volatile unsigned char INTCON3 @ 0xFF0;
"8279
[; ;pic18f4550.h: 8279: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f4550.h: 8282: typedef union {
[; ;pic18f4550.h: 8283: struct {
[; ;pic18f4550.h: 8284: unsigned INT1IF :1;
[; ;pic18f4550.h: 8285: unsigned INT2IF :1;
[; ;pic18f4550.h: 8286: unsigned :1;
[; ;pic18f4550.h: 8287: unsigned INT1IE :1;
[; ;pic18f4550.h: 8288: unsigned INT2IE :1;
[; ;pic18f4550.h: 8289: unsigned :1;
[; ;pic18f4550.h: 8290: unsigned INT1IP :1;
[; ;pic18f4550.h: 8291: unsigned INT2IP :1;
[; ;pic18f4550.h: 8292: };
[; ;pic18f4550.h: 8293: struct {
[; ;pic18f4550.h: 8294: unsigned INT1F :1;
[; ;pic18f4550.h: 8295: unsigned INT2F :1;
[; ;pic18f4550.h: 8296: unsigned :1;
[; ;pic18f4550.h: 8297: unsigned INT1E :1;
[; ;pic18f4550.h: 8298: unsigned INT2E :1;
[; ;pic18f4550.h: 8299: unsigned :1;
[; ;pic18f4550.h: 8300: unsigned INT1P :1;
[; ;pic18f4550.h: 8301: unsigned INT2P :1;
[; ;pic18f4550.h: 8302: };
[; ;pic18f4550.h: 8303: } INTCON3bits_t;
[; ;pic18f4550.h: 8304: extern volatile INTCON3bits_t INTCON3bits @ 0xFF0;
[; ;pic18f4550.h: 8368: extern volatile unsigned char INTCON2 @ 0xFF1;
"8370
[; ;pic18f4550.h: 8370: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f4550.h: 8373: typedef union {
[; ;pic18f4550.h: 8374: struct {
[; ;pic18f4550.h: 8375: unsigned :7;
[; ;pic18f4550.h: 8376: unsigned NOT_RBPU :1;
[; ;pic18f4550.h: 8377: };
[; ;pic18f4550.h: 8378: struct {
[; ;pic18f4550.h: 8379: unsigned RBIP :1;
[; ;pic18f4550.h: 8380: unsigned :1;
[; ;pic18f4550.h: 8381: unsigned TMR0IP :1;
[; ;pic18f4550.h: 8382: unsigned :1;
[; ;pic18f4550.h: 8383: unsigned INTEDG2 :1;
[; ;pic18f4550.h: 8384: unsigned INTEDG1 :1;
[; ;pic18f4550.h: 8385: unsigned INTEDG0 :1;
[; ;pic18f4550.h: 8386: unsigned nRBPU :1;
[; ;pic18f4550.h: 8387: };
[; ;pic18f4550.h: 8388: struct {
[; ;pic18f4550.h: 8389: unsigned :2;
[; ;pic18f4550.h: 8390: unsigned T0IP :1;
[; ;pic18f4550.h: 8391: unsigned :4;
[; ;pic18f4550.h: 8392: unsigned RBPU :1;
[; ;pic18f4550.h: 8393: };
[; ;pic18f4550.h: 8394: } INTCON2bits_t;
[; ;pic18f4550.h: 8395: extern volatile INTCON2bits_t INTCON2bits @ 0xFF1;
[; ;pic18f4550.h: 8444: extern volatile unsigned char INTCON @ 0xFF2;
"8446
[; ;pic18f4550.h: 8446: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f4550.h: 8449: typedef union {
[; ;pic18f4550.h: 8450: struct {
[; ;pic18f4550.h: 8451: unsigned RBIF :1;
[; ;pic18f4550.h: 8452: unsigned INT0IF :1;
[; ;pic18f4550.h: 8453: unsigned TMR0IF :1;
[; ;pic18f4550.h: 8454: unsigned RBIE :1;
[; ;pic18f4550.h: 8455: unsigned INT0IE :1;
[; ;pic18f4550.h: 8456: unsigned TMR0IE :1;
[; ;pic18f4550.h: 8457: unsigned PEIE_GIEL :1;
[; ;pic18f4550.h: 8458: unsigned GIE_GIEH :1;
[; ;pic18f4550.h: 8459: };
[; ;pic18f4550.h: 8460: struct {
[; ;pic18f4550.h: 8461: unsigned :1;
[; ;pic18f4550.h: 8462: unsigned INT0F :1;
[; ;pic18f4550.h: 8463: unsigned T0IF :1;
[; ;pic18f4550.h: 8464: unsigned :1;
[; ;pic18f4550.h: 8465: unsigned INT0E :1;
[; ;pic18f4550.h: 8466: unsigned T0IE :1;
[; ;pic18f4550.h: 8467: unsigned PEIE :1;
[; ;pic18f4550.h: 8468: unsigned GIE :1;
[; ;pic18f4550.h: 8469: };
[; ;pic18f4550.h: 8470: struct {
[; ;pic18f4550.h: 8471: unsigned :6;
[; ;pic18f4550.h: 8472: unsigned GIEL :1;
[; ;pic18f4550.h: 8473: unsigned GIEH :1;
[; ;pic18f4550.h: 8474: };
[; ;pic18f4550.h: 8475: } INTCONbits_t;
[; ;pic18f4550.h: 8476: extern volatile INTCONbits_t INTCONbits @ 0xFF2;
[; ;pic18f4550.h: 8560: extern volatile unsigned short PROD @ 0xFF3;
"8562
[; ;pic18f4550.h: 8562: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f4550.h: 8566: extern volatile unsigned char PRODL @ 0xFF3;
"8568
[; ;pic18f4550.h: 8568: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f4550.h: 8572: extern volatile unsigned char PRODH @ 0xFF4;
"8574
[; ;pic18f4550.h: 8574: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f4550.h: 8578: extern volatile unsigned char TABLAT @ 0xFF5;
"8580
[; ;pic18f4550.h: 8580: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f4550.h: 8585: extern volatile unsigned short long TBLPTR @ 0xFF6;
"8588
[; ;pic18f4550.h: 8588: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f4550.h: 8592: extern volatile unsigned char TBLPTRL @ 0xFF6;
"8594
[; ;pic18f4550.h: 8594: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f4550.h: 8598: extern volatile unsigned char TBLPTRH @ 0xFF7;
"8600
[; ;pic18f4550.h: 8600: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f4550.h: 8604: extern volatile unsigned char TBLPTRU @ 0xFF8;
"8606
[; ;pic18f4550.h: 8606: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f4550.h: 8611: extern volatile unsigned short long PCLAT @ 0xFF9;
"8614
[; ;pic18f4550.h: 8614: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f4550.h: 8618: extern volatile unsigned short long PC @ 0xFF9;
"8621
[; ;pic18f4550.h: 8621: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f4550.h: 8625: extern volatile unsigned char PCL @ 0xFF9;
"8627
[; ;pic18f4550.h: 8627: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f4550.h: 8631: extern volatile unsigned char PCLATH @ 0xFFA;
"8633
[; ;pic18f4550.h: 8633: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f4550.h: 8637: extern volatile unsigned char PCLATU @ 0xFFB;
"8639
[; ;pic18f4550.h: 8639: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f4550.h: 8643: extern volatile unsigned char STKPTR @ 0xFFC;
"8645
[; ;pic18f4550.h: 8645: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f4550.h: 8648: typedef union {
[; ;pic18f4550.h: 8649: struct {
[; ;pic18f4550.h: 8650: unsigned STKPTR :5;
[; ;pic18f4550.h: 8651: unsigned :1;
[; ;pic18f4550.h: 8652: unsigned STKUNF :1;
[; ;pic18f4550.h: 8653: unsigned STKFUL :1;
[; ;pic18f4550.h: 8654: };
[; ;pic18f4550.h: 8655: struct {
[; ;pic18f4550.h: 8656: unsigned STKPTR0 :1;
[; ;pic18f4550.h: 8657: unsigned STKPTR1 :1;
[; ;pic18f4550.h: 8658: unsigned STKPTR2 :1;
[; ;pic18f4550.h: 8659: unsigned STKPTR3 :1;
[; ;pic18f4550.h: 8660: unsigned STKPTR4 :1;
[; ;pic18f4550.h: 8661: };
[; ;pic18f4550.h: 8662: struct {
[; ;pic18f4550.h: 8663: unsigned :7;
[; ;pic18f4550.h: 8664: unsigned STKOVF :1;
[; ;pic18f4550.h: 8665: };
[; ;pic18f4550.h: 8666: } STKPTRbits_t;
[; ;pic18f4550.h: 8667: extern volatile STKPTRbits_t STKPTRbits @ 0xFFC;
[; ;pic18f4550.h: 8717: extern volatile unsigned short long TOS @ 0xFFD;
"8720
[; ;pic18f4550.h: 8720: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f4550.h: 8724: extern volatile unsigned char TOSL @ 0xFFD;
"8726
[; ;pic18f4550.h: 8726: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f4550.h: 8730: extern volatile unsigned char TOSH @ 0xFFE;
"8732
[; ;pic18f4550.h: 8732: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f4550.h: 8736: extern volatile unsigned char TOSU @ 0xFFF;
"8738
[; ;pic18f4550.h: 8738: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f4550.h: 8748: extern volatile __bit ABDEN @ (((unsigned) &BAUDCON)*8) + 0;
[; ;pic18f4550.h: 8750: extern volatile __bit ABDOVF @ (((unsigned) &BAUDCON)*8) + 7;
[; ;pic18f4550.h: 8752: extern volatile __bit ACKDT @ (((unsigned) &SSPCON2)*8) + 5;
[; ;pic18f4550.h: 8754: extern volatile __bit ACKEN @ (((unsigned) &SSPCON2)*8) + 4;
[; ;pic18f4550.h: 8756: extern volatile __bit ACKSTAT @ (((unsigned) &SSPCON2)*8) + 6;
[; ;pic18f4550.h: 8758: extern volatile __bit ACQT0 @ (((unsigned) &ADCON2)*8) + 3;
[; ;pic18f4550.h: 8760: extern volatile __bit ACQT1 @ (((unsigned) &ADCON2)*8) + 4;
[; ;pic18f4550.h: 8762: extern volatile __bit ACQT2 @ (((unsigned) &ADCON2)*8) + 5;
[; ;pic18f4550.h: 8764: extern volatile __bit ACTVIE @ (((unsigned) &UIE)*8) + 2;
[; ;pic18f4550.h: 8766: extern volatile __bit ACTVIF @ (((unsigned) &UIR)*8) + 2;
[; ;pic18f4550.h: 8768: extern volatile __bit ADCS0 @ (((unsigned) &ADCON2)*8) + 0;
[; ;pic18f4550.h: 8770: extern volatile __bit ADCS1 @ (((unsigned) &ADCON2)*8) + 1;
[; ;pic18f4550.h: 8772: extern volatile __bit ADCS2 @ (((unsigned) &ADCON2)*8) + 2;
[; ;pic18f4550.h: 8774: extern volatile __bit ADDEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18f4550.h: 8776: extern volatile __bit __attribute__((__deprecated__)) ADDR0 @ (((unsigned) &SPPEPS)*8) + 0;
[; ;pic18f4550.h: 8778: extern volatile __bit __attribute__((__deprecated__)) ADDR1 @ (((unsigned) &SPPEPS)*8) + 1;
[; ;pic18f4550.h: 8780: extern volatile __bit __attribute__((__deprecated__)) ADDR2 @ (((unsigned) &SPPEPS)*8) + 2;
[; ;pic18f4550.h: 8782: extern volatile __bit __attribute__((__deprecated__)) ADDR3 @ (((unsigned) &SPPEPS)*8) + 3;
[; ;pic18f4550.h: 8784: extern volatile __bit ADDR4 @ (((unsigned) &UADDR)*8) + 4;
[; ;pic18f4550.h: 8786: extern volatile __bit ADDR5 @ (((unsigned) &UADDR)*8) + 5;
[; ;pic18f4550.h: 8788: extern volatile __bit ADDR6 @ (((unsigned) &UADDR)*8) + 6;
[; ;pic18f4550.h: 8790: extern volatile __bit ADEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18f4550.h: 8792: extern volatile __bit ADFM @ (((unsigned) &ADCON2)*8) + 7;
[; ;pic18f4550.h: 8794: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic18f4550.h: 8796: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic18f4550.h: 8798: extern volatile __bit ADIP @ (((unsigned) &IPR1)*8) + 6;
[; ;pic18f4550.h: 8800: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18f4550.h: 8802: extern volatile __bit AN0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f4550.h: 8804: extern volatile __bit AN1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f4550.h: 8806: extern volatile __bit AN2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f4550.h: 8808: extern volatile __bit AN3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f4550.h: 8810: extern volatile __bit AN4 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4550.h: 8812: extern volatile __bit BCLIE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f4550.h: 8814: extern volatile __bit BCLIF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f4550.h: 8816: extern volatile __bit BCLIP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f4550.h: 8818: extern volatile __bit BF @ (((unsigned) &SSPSTAT)*8) + 0;
[; ;pic18f4550.h: 8820: extern volatile __bit BGST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f4550.h: 8822: extern volatile __bit BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f4550.h: 8824: extern volatile __bit BRG16 @ (((unsigned) &BAUDCON)*8) + 3;
[; ;pic18f4550.h: 8826: extern volatile __bit BRGH @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f4550.h: 8828: extern volatile __bit BRGH1 @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f4550.h: 8830: extern volatile __bit BTOEE @ (((unsigned) &UEIE)*8) + 4;
[; ;pic18f4550.h: 8832: extern volatile __bit BTOEF @ (((unsigned) &UEIR)*8) + 4;
[; ;pic18f4550.h: 8834: extern volatile __bit BTSEE @ (((unsigned) &UEIE)*8) + 7;
[; ;pic18f4550.h: 8836: extern volatile __bit BTSEF @ (((unsigned) &UEIR)*8) + 7;
[; ;pic18f4550.h: 8838: extern volatile __bit BUSY @ (((unsigned) &SPPEPS)*8) + 4;
[; ;pic18f4550.h: 8840: extern volatile __bit C1INV @ (((unsigned) &CMCON)*8) + 4;
[; ;pic18f4550.h: 8842: extern volatile __bit C1OUT @ (((unsigned) &CMCON)*8) + 6;
[; ;pic18f4550.h: 8844: extern volatile __bit C2INV @ (((unsigned) &CMCON)*8) + 5;
[; ;pic18f4550.h: 8846: extern volatile __bit C2OUT @ (((unsigned) &CMCON)*8) + 7;
[; ;pic18f4550.h: 8848: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic18f4550.h: 8850: extern volatile __bit CCP1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f4550.h: 8852: extern volatile __bit CCP10 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4550.h: 8854: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic18f4550.h: 8856: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic18f4550.h: 8858: extern volatile __bit CCP1IP @ (((unsigned) &IPR1)*8) + 2;
[; ;pic18f4550.h: 8860: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic18f4550.h: 8862: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic18f4550.h: 8864: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic18f4550.h: 8866: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic18f4550.h: 8868: extern volatile __bit CCP2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4550.h: 8870: extern volatile __bit CCP2E @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f4550.h: 8872: extern volatile __bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic18f4550.h: 8874: extern volatile __bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic18f4550.h: 8876: extern volatile __bit CCP2IP @ (((unsigned) &IPR2)*8) + 0;
[; ;pic18f4550.h: 8878: extern volatile __bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic18f4550.h: 8880: extern volatile __bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic18f4550.h: 8882: extern volatile __bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic18f4550.h: 8884: extern volatile __bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic18f4550.h: 8886: extern volatile __bit CCP2_PA2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f4550.h: 8888: extern volatile __bit CCP9E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4550.h: 8890: extern volatile __bit CFGS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f4550.h: 8892: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f4550.h: 8894: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic18f4550.h: 8896: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic18f4550.h: 8898: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic18f4550.h: 8900: extern volatile __bit CHSN3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f4550.h: 8902: extern volatile __bit CIS @ (((unsigned) &CMCON)*8) + 3;
[; ;pic18f4550.h: 8904: extern volatile __bit CK @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f4550.h: 8906: extern volatile __bit CK1SPP @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4550.h: 8908: extern volatile __bit CK2SPP @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4550.h: 8910: extern volatile __bit CKE @ (((unsigned) &SSPSTAT)*8) + 6;
[; ;pic18f4550.h: 8912: extern volatile __bit CKP @ (((unsigned) &SSPCON1)*8) + 4;
[; ;pic18f4550.h: 8914: extern volatile __bit CLK1EN @ (((unsigned) &SPPCFG)*8) + 4;
[; ;pic18f4550.h: 8916: extern volatile __bit CLKCFG0 @ (((unsigned) &SPPCFG)*8) + 6;
[; ;pic18f4550.h: 8918: extern volatile __bit CLKCFG1 @ (((unsigned) &SPPCFG)*8) + 7;
[; ;pic18f4550.h: 8920: extern volatile __bit CM0 @ (((unsigned) &CMCON)*8) + 0;
[; ;pic18f4550.h: 8922: extern volatile __bit CM1 @ (((unsigned) &CMCON)*8) + 1;
[; ;pic18f4550.h: 8924: extern volatile __bit CM2 @ (((unsigned) &CMCON)*8) + 2;
[; ;pic18f4550.h: 8926: extern volatile __bit CMEN0 @ (((unsigned) &CMCON)*8) + 0;
[; ;pic18f4550.h: 8928: extern volatile __bit CMEN1 @ (((unsigned) &CMCON)*8) + 1;
[; ;pic18f4550.h: 8930: extern volatile __bit CMEN2 @ (((unsigned) &CMCON)*8) + 2;
[; ;pic18f4550.h: 8932: extern volatile __bit CMIE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f4550.h: 8934: extern volatile __bit CMIF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f4550.h: 8936: extern volatile __bit CMIP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f4550.h: 8938: extern volatile __bit CRC16EE @ (((unsigned) &UEIE)*8) + 2;
[; ;pic18f4550.h: 8940: extern volatile __bit CRC16EF @ (((unsigned) &UEIR)*8) + 2;
[; ;pic18f4550.h: 8942: extern volatile __bit CRC5EE @ (((unsigned) &UEIE)*8) + 1;
[; ;pic18f4550.h: 8944: extern volatile __bit CRC5EF @ (((unsigned) &UEIR)*8) + 1;
[; ;pic18f4550.h: 8946: extern volatile __bit CREN @ (((unsigned) &RCSTA)*8) + 4;
[; ;pic18f4550.h: 8948: extern volatile __bit CS @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4550.h: 8950: extern volatile __bit CSEN @ (((unsigned) &SPPCFG)*8) + 5;
[; ;pic18f4550.h: 8952: extern volatile __bit CSRC @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f4550.h: 8954: extern volatile __bit CSRC1 @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f4550.h: 8956: extern volatile __bit CVR0 @ (((unsigned) &CVRCON)*8) + 0;
[; ;pic18f4550.h: 8958: extern volatile __bit CVR1 @ (((unsigned) &CVRCON)*8) + 1;
[; ;pic18f4550.h: 8960: extern volatile __bit CVR2 @ (((unsigned) &CVRCON)*8) + 2;
[; ;pic18f4550.h: 8962: extern volatile __bit CVR3 @ (((unsigned) &CVRCON)*8) + 3;
[; ;pic18f4550.h: 8964: extern volatile __bit CVREF @ (((unsigned) &CVRCON)*8) + 4;
[; ;pic18f4550.h: 8966: extern volatile __bit CVREN @ (((unsigned) &CVRCON)*8) + 7;
[; ;pic18f4550.h: 8968: extern volatile __bit CVROE @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f4550.h: 8970: extern volatile __bit CVROEN @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f4550.h: 8972: extern volatile __bit CVRR @ (((unsigned) &CVRCON)*8) + 5;
[; ;pic18f4550.h: 8974: extern volatile __bit CVRSS @ (((unsigned) &CVRCON)*8) + 4;
[; ;pic18f4550.h: 8976: extern volatile __bit DA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 8978: extern volatile __bit DATA_ADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 8980: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic18f4550.h: 8982: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f4550.h: 8984: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f4550.h: 8986: extern volatile __bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f4550.h: 8988: extern volatile __bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f4550.h: 8990: extern volatile __bit DFN8EE @ (((unsigned) &UEIE)*8) + 3;
[; ;pic18f4550.h: 8992: extern volatile __bit DFN8EF @ (((unsigned) &UEIR)*8) + 3;
[; ;pic18f4550.h: 8994: extern volatile __bit DIR @ (((unsigned) &USTAT)*8) + 2;
[; ;pic18f4550.h: 8996: extern volatile __bit DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4550.h: 8998: extern volatile __bit DT @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f4550.h: 9000: extern volatile __bit D_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 9002: extern volatile __bit D_NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 9004: extern volatile __bit D_nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 9006: extern volatile __bit EBDIS @ (((unsigned) &PR2)*8) + 7;
[; ;pic18f4550.h: 9008: extern volatile __bit ECCPAS0 @ (((unsigned) &ECCP1AS)*8) + 4;
[; ;pic18f4550.h: 9010: extern volatile __bit ECCPAS1 @ (((unsigned) &ECCP1AS)*8) + 5;
[; ;pic18f4550.h: 9012: extern volatile __bit ECCPAS2 @ (((unsigned) &ECCP1AS)*8) + 6;
[; ;pic18f4550.h: 9014: extern volatile __bit ECCPASE @ (((unsigned) &ECCP1AS)*8) + 7;
[; ;pic18f4550.h: 9016: extern volatile __bit EEFS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f4550.h: 9018: extern volatile __bit EEIE @ (((unsigned) &PIE2)*8) + 4;
[; ;pic18f4550.h: 9020: extern volatile __bit EEIF @ (((unsigned) &PIR2)*8) + 4;
[; ;pic18f4550.h: 9022: extern volatile __bit EEIP @ (((unsigned) &IPR2)*8) + 4;
[; ;pic18f4550.h: 9024: extern volatile __bit EEPGD @ (((unsigned) &EECON1)*8) + 7;
[; ;pic18f4550.h: 9026: extern volatile __bit ENDP0 @ (((unsigned) &USTAT)*8) + 3;
[; ;pic18f4550.h: 9028: extern volatile __bit ENDP1 @ (((unsigned) &USTAT)*8) + 4;
[; ;pic18f4550.h: 9030: extern volatile __bit ENDP2 @ (((unsigned) &USTAT)*8) + 5;
[; ;pic18f4550.h: 9032: extern volatile __bit ENDP3 @ (((unsigned) &USTAT)*8) + 6;
[; ;pic18f4550.h: 9034: extern volatile __bit EP0CONDIS @ (((unsigned) &UEP0)*8) + 3;
[; ;pic18f4550.h: 9036: extern volatile __bit EP0HSHK @ (((unsigned) &UEP0)*8) + 4;
[; ;pic18f4550.h: 9038: extern volatile __bit EP0INEN @ (((unsigned) &UEP0)*8) + 1;
[; ;pic18f4550.h: 9040: extern volatile __bit EP0OUTEN @ (((unsigned) &UEP0)*8) + 2;
[; ;pic18f4550.h: 9042: extern volatile __bit EP0STALL @ (((unsigned) &UEP0)*8) + 0;
[; ;pic18f4550.h: 9044: extern volatile __bit EP1CONDIS @ (((unsigned) &UEP1)*8) + 3;
[; ;pic18f4550.h: 9046: extern volatile __bit EP1HSHK @ (((unsigned) &UEP1)*8) + 4;
[; ;pic18f4550.h: 9048: extern volatile __bit EP1INEN @ (((unsigned) &UEP1)*8) + 1;
[; ;pic18f4550.h: 9050: extern volatile __bit EP1OUTEN @ (((unsigned) &UEP1)*8) + 2;
[; ;pic18f4550.h: 9052: extern volatile __bit EP1STALL @ (((unsigned) &UEP1)*8) + 0;
[; ;pic18f4550.h: 9054: extern volatile __bit EP2CONDIS @ (((unsigned) &UEP2)*8) + 3;
[; ;pic18f4550.h: 9056: extern volatile __bit EP2HSHK @ (((unsigned) &UEP2)*8) + 4;
[; ;pic18f4550.h: 9058: extern volatile __bit EP2INEN @ (((unsigned) &UEP2)*8) + 1;
[; ;pic18f4550.h: 9060: extern volatile __bit EP2OUTEN @ (((unsigned) &UEP2)*8) + 2;
[; ;pic18f4550.h: 9062: extern volatile __bit EP2STALL @ (((unsigned) &UEP2)*8) + 0;
[; ;pic18f4550.h: 9064: extern volatile __bit EP3CONDIS @ (((unsigned) &UEP3)*8) + 3;
[; ;pic18f4550.h: 9066: extern volatile __bit EP3HSHK @ (((unsigned) &UEP3)*8) + 4;
[; ;pic18f4550.h: 9068: extern volatile __bit EP3INEN @ (((unsigned) &UEP3)*8) + 1;
[; ;pic18f4550.h: 9070: extern volatile __bit EP3OUTEN @ (((unsigned) &UEP3)*8) + 2;
[; ;pic18f4550.h: 9072: extern volatile __bit EP3STALL @ (((unsigned) &UEP3)*8) + 0;
[; ;pic18f4550.h: 9074: extern volatile __bit EP4CONDIS @ (((unsigned) &UEP4)*8) + 3;
[; ;pic18f4550.h: 9076: extern volatile __bit EP4HSHK @ (((unsigned) &UEP4)*8) + 4;
[; ;pic18f4550.h: 9078: extern volatile __bit EP4INEN @ (((unsigned) &UEP4)*8) + 1;
[; ;pic18f4550.h: 9080: extern volatile __bit EP4OUTEN @ (((unsigned) &UEP4)*8) + 2;
[; ;pic18f4550.h: 9082: extern volatile __bit EP4STALL @ (((unsigned) &UEP4)*8) + 0;
[; ;pic18f4550.h: 9084: extern volatile __bit EP5CONDIS @ (((unsigned) &UEP5)*8) + 3;
[; ;pic18f4550.h: 9086: extern volatile __bit EP5HSHK @ (((unsigned) &UEP5)*8) + 4;
[; ;pic18f4550.h: 9088: extern volatile __bit EP5INEN @ (((unsigned) &UEP5)*8) + 1;
[; ;pic18f4550.h: 9090: extern volatile __bit EP5OUTEN @ (((unsigned) &UEP5)*8) + 2;
[; ;pic18f4550.h: 9092: extern volatile __bit EP5STALL @ (((unsigned) &UEP5)*8) + 0;
[; ;pic18f4550.h: 9094: extern volatile __bit EP6CONDIS @ (((unsigned) &UEP6)*8) + 3;
[; ;pic18f4550.h: 9096: extern volatile __bit EP6HSHK @ (((unsigned) &UEP6)*8) + 4;
[; ;pic18f4550.h: 9098: extern volatile __bit EP6INEN @ (((unsigned) &UEP6)*8) + 1;
[; ;pic18f4550.h: 9100: extern volatile __bit EP6OUTEN @ (((unsigned) &UEP6)*8) + 2;
[; ;pic18f4550.h: 9102: extern volatile __bit EP6STALL @ (((unsigned) &UEP6)*8) + 0;
[; ;pic18f4550.h: 9104: extern volatile __bit EP7CONDIS @ (((unsigned) &UEP7)*8) + 3;
[; ;pic18f4550.h: 9106: extern volatile __bit EP7HSHK @ (((unsigned) &UEP7)*8) + 4;
[; ;pic18f4550.h: 9108: extern volatile __bit EP7INEN @ (((unsigned) &UEP7)*8) + 1;
[; ;pic18f4550.h: 9110: extern volatile __bit EP7OUTEN @ (((unsigned) &UEP7)*8) + 2;
[; ;pic18f4550.h: 9112: extern volatile __bit EP7STALL @ (((unsigned) &UEP7)*8) + 0;
[; ;pic18f4550.h: 9114: extern volatile __bit EPCONDIS0 @ (((unsigned) &UEP0)*8) + 3;
[; ;pic18f4550.h: 9116: extern volatile __bit EPCONDIS1 @ (((unsigned) &UEP1)*8) + 3;
[; ;pic18f4550.h: 9118: extern volatile __bit EPCONDIS10 @ (((unsigned) &UEP10)*8) + 3;
[; ;pic18f4550.h: 9120: extern volatile __bit EPCONDIS11 @ (((unsigned) &UEP11)*8) + 3;
[; ;pic18f4550.h: 9122: extern volatile __bit EPCONDIS12 @ (((unsigned) &UEP12)*8) + 3;
[; ;pic18f4550.h: 9124: extern volatile __bit EPCONDIS13 @ (((unsigned) &UEP13)*8) + 3;
[; ;pic18f4550.h: 9126: extern volatile __bit EPCONDIS14 @ (((unsigned) &UEP14)*8) + 3;
[; ;pic18f4550.h: 9128: extern volatile __bit EPCONDIS15 @ (((unsigned) &UEP15)*8) + 3;
[; ;pic18f4550.h: 9130: extern volatile __bit EPCONDIS2 @ (((unsigned) &UEP2)*8) + 3;
[; ;pic18f4550.h: 9132: extern volatile __bit EPCONDIS3 @ (((unsigned) &UEP3)*8) + 3;
[; ;pic18f4550.h: 9134: extern volatile __bit EPCONDIS4 @ (((unsigned) &UEP4)*8) + 3;
[; ;pic18f4550.h: 9136: extern volatile __bit EPCONDIS5 @ (((unsigned) &UEP5)*8) + 3;
[; ;pic18f4550.h: 9138: extern volatile __bit EPCONDIS6 @ (((unsigned) &UEP6)*8) + 3;
[; ;pic18f4550.h: 9140: extern volatile __bit EPCONDIS7 @ (((unsigned) &UEP7)*8) + 3;
[; ;pic18f4550.h: 9142: extern volatile __bit EPCONDIS8 @ (((unsigned) &UEP8)*8) + 3;
[; ;pic18f4550.h: 9144: extern volatile __bit EPCONDIS9 @ (((unsigned) &UEP9)*8) + 3;
[; ;pic18f4550.h: 9146: extern volatile __bit EPHSHK0 @ (((unsigned) &UEP0)*8) + 4;
[; ;pic18f4550.h: 9148: extern volatile __bit EPHSHK1 @ (((unsigned) &UEP1)*8) + 4;
[; ;pic18f4550.h: 9150: extern volatile __bit EPHSHK10 @ (((unsigned) &UEP10)*8) + 4;
[; ;pic18f4550.h: 9152: extern volatile __bit EPHSHK11 @ (((unsigned) &UEP11)*8) + 4;
[; ;pic18f4550.h: 9154: extern volatile __bit EPHSHK12 @ (((unsigned) &UEP12)*8) + 4;
[; ;pic18f4550.h: 9156: extern volatile __bit EPHSHK13 @ (((unsigned) &UEP13)*8) + 4;
[; ;pic18f4550.h: 9158: extern volatile __bit EPHSHK14 @ (((unsigned) &UEP14)*8) + 4;
[; ;pic18f4550.h: 9160: extern volatile __bit EPHSHK15 @ (((unsigned) &UEP15)*8) + 4;
[; ;pic18f4550.h: 9162: extern volatile __bit EPHSHK2 @ (((unsigned) &UEP2)*8) + 4;
[; ;pic18f4550.h: 9164: extern volatile __bit EPHSHK3 @ (((unsigned) &UEP3)*8) + 4;
[; ;pic18f4550.h: 9166: extern volatile __bit EPHSHK4 @ (((unsigned) &UEP4)*8) + 4;
[; ;pic18f4550.h: 9168: extern volatile __bit EPHSHK5 @ (((unsigned) &UEP5)*8) + 4;
[; ;pic18f4550.h: 9170: extern volatile __bit EPHSHK6 @ (((unsigned) &UEP6)*8) + 4;
[; ;pic18f4550.h: 9172: extern volatile __bit EPHSHK7 @ (((unsigned) &UEP7)*8) + 4;
[; ;pic18f4550.h: 9174: extern volatile __bit EPHSHK8 @ (((unsigned) &UEP8)*8) + 4;
[; ;pic18f4550.h: 9176: extern volatile __bit EPHSHK9 @ (((unsigned) &UEP9)*8) + 4;
[; ;pic18f4550.h: 9178: extern volatile __bit EPINEN0 @ (((unsigned) &UEP0)*8) + 1;
[; ;pic18f4550.h: 9180: extern volatile __bit EPINEN1 @ (((unsigned) &UEP1)*8) + 1;
[; ;pic18f4550.h: 9182: extern volatile __bit EPINEN10 @ (((unsigned) &UEP10)*8) + 1;
[; ;pic18f4550.h: 9184: extern volatile __bit EPINEN11 @ (((unsigned) &UEP11)*8) + 1;
[; ;pic18f4550.h: 9186: extern volatile __bit EPINEN12 @ (((unsigned) &UEP12)*8) + 1;
[; ;pic18f4550.h: 9188: extern volatile __bit EPINEN13 @ (((unsigned) &UEP13)*8) + 1;
[; ;pic18f4550.h: 9190: extern volatile __bit EPINEN14 @ (((unsigned) &UEP14)*8) + 1;
[; ;pic18f4550.h: 9192: extern volatile __bit EPINEN15 @ (((unsigned) &UEP15)*8) + 1;
[; ;pic18f4550.h: 9194: extern volatile __bit EPINEN2 @ (((unsigned) &UEP2)*8) + 1;
[; ;pic18f4550.h: 9196: extern volatile __bit EPINEN3 @ (((unsigned) &UEP3)*8) + 1;
[; ;pic18f4550.h: 9198: extern volatile __bit EPINEN4 @ (((unsigned) &UEP4)*8) + 1;
[; ;pic18f4550.h: 9200: extern volatile __bit EPINEN5 @ (((unsigned) &UEP5)*8) + 1;
[; ;pic18f4550.h: 9202: extern volatile __bit EPINEN6 @ (((unsigned) &UEP6)*8) + 1;
[; ;pic18f4550.h: 9204: extern volatile __bit EPINEN7 @ (((unsigned) &UEP7)*8) + 1;
[; ;pic18f4550.h: 9206: extern volatile __bit EPINEN8 @ (((unsigned) &UEP8)*8) + 1;
[; ;pic18f4550.h: 9208: extern volatile __bit EPINEN9 @ (((unsigned) &UEP9)*8) + 1;
[; ;pic18f4550.h: 9210: extern volatile __bit EPOUTEN0 @ (((unsigned) &UEP0)*8) + 2;
[; ;pic18f4550.h: 9212: extern volatile __bit EPOUTEN1 @ (((unsigned) &UEP1)*8) + 2;
[; ;pic18f4550.h: 9214: extern volatile __bit EPOUTEN10 @ (((unsigned) &UEP10)*8) + 2;
[; ;pic18f4550.h: 9216: extern volatile __bit EPOUTEN11 @ (((unsigned) &UEP11)*8) + 2;
[; ;pic18f4550.h: 9218: extern volatile __bit EPOUTEN12 @ (((unsigned) &UEP12)*8) + 2;
[; ;pic18f4550.h: 9220: extern volatile __bit EPOUTEN13 @ (((unsigned) &UEP13)*8) + 2;
[; ;pic18f4550.h: 9222: extern volatile __bit EPOUTEN14 @ (((unsigned) &UEP14)*8) + 2;
[; ;pic18f4550.h: 9224: extern volatile __bit EPOUTEN15 @ (((unsigned) &UEP15)*8) + 2;
[; ;pic18f4550.h: 9226: extern volatile __bit EPOUTEN2 @ (((unsigned) &UEP2)*8) + 2;
[; ;pic18f4550.h: 9228: extern volatile __bit EPOUTEN3 @ (((unsigned) &UEP3)*8) + 2;
[; ;pic18f4550.h: 9230: extern volatile __bit EPOUTEN4 @ (((unsigned) &UEP4)*8) + 2;
[; ;pic18f4550.h: 9232: extern volatile __bit EPOUTEN5 @ (((unsigned) &UEP5)*8) + 2;
[; ;pic18f4550.h: 9234: extern volatile __bit EPOUTEN6 @ (((unsigned) &UEP6)*8) + 2;
[; ;pic18f4550.h: 9236: extern volatile __bit EPOUTEN7 @ (((unsigned) &UEP7)*8) + 2;
[; ;pic18f4550.h: 9238: extern volatile __bit EPOUTEN8 @ (((unsigned) &UEP8)*8) + 2;
[; ;pic18f4550.h: 9240: extern volatile __bit EPOUTEN9 @ (((unsigned) &UEP9)*8) + 2;
[; ;pic18f4550.h: 9242: extern volatile __bit EPSTALL0 @ (((unsigned) &UEP0)*8) + 0;
[; ;pic18f4550.h: 9244: extern volatile __bit EPSTALL1 @ (((unsigned) &UEP1)*8) + 0;
[; ;pic18f4550.h: 9246: extern volatile __bit EPSTALL10 @ (((unsigned) &UEP10)*8) + 0;
[; ;pic18f4550.h: 9248: extern volatile __bit EPSTALL11 @ (((unsigned) &UEP11)*8) + 0;
[; ;pic18f4550.h: 9250: extern volatile __bit EPSTALL12 @ (((unsigned) &UEP12)*8) + 0;
[; ;pic18f4550.h: 9252: extern volatile __bit EPSTALL13 @ (((unsigned) &UEP13)*8) + 0;
[; ;pic18f4550.h: 9254: extern volatile __bit EPSTALL14 @ (((unsigned) &UEP14)*8) + 0;
[; ;pic18f4550.h: 9256: extern volatile __bit EPSTALL15 @ (((unsigned) &UEP15)*8) + 0;
[; ;pic18f4550.h: 9258: extern volatile __bit EPSTALL2 @ (((unsigned) &UEP2)*8) + 0;
[; ;pic18f4550.h: 9260: extern volatile __bit EPSTALL3 @ (((unsigned) &UEP3)*8) + 0;
[; ;pic18f4550.h: 9262: extern volatile __bit EPSTALL4 @ (((unsigned) &UEP4)*8) + 0;
[; ;pic18f4550.h: 9264: extern volatile __bit EPSTALL5 @ (((unsigned) &UEP5)*8) + 0;
[; ;pic18f4550.h: 9266: extern volatile __bit EPSTALL6 @ (((unsigned) &UEP6)*8) + 0;
[; ;pic18f4550.h: 9268: extern volatile __bit EPSTALL7 @ (((unsigned) &UEP7)*8) + 0;
[; ;pic18f4550.h: 9270: extern volatile __bit EPSTALL8 @ (((unsigned) &UEP8)*8) + 0;
[; ;pic18f4550.h: 9272: extern volatile __bit EPSTALL9 @ (((unsigned) &UEP9)*8) + 0;
[; ;pic18f4550.h: 9274: extern volatile __bit FERR @ (((unsigned) &RCSTA)*8) + 2;
[; ;pic18f4550.h: 9276: extern volatile __bit FLTS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f4550.h: 9278: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic18f4550.h: 9280: extern volatile __bit FRM0 @ (((unsigned) &UFRML)*8) + 0;
[; ;pic18f4550.h: 9282: extern volatile __bit FRM1 @ (((unsigned) &UFRML)*8) + 1;
[; ;pic18f4550.h: 9284: extern volatile __bit FRM10 @ (((unsigned) &UFRMH)*8) + 2;
[; ;pic18f4550.h: 9286: extern volatile __bit FRM2 @ (((unsigned) &UFRML)*8) + 2;
[; ;pic18f4550.h: 9288: extern volatile __bit FRM3 @ (((unsigned) &UFRML)*8) + 3;
[; ;pic18f4550.h: 9290: extern volatile __bit FRM4 @ (((unsigned) &UFRML)*8) + 4;
[; ;pic18f4550.h: 9292: extern volatile __bit FRM5 @ (((unsigned) &UFRML)*8) + 5;
[; ;pic18f4550.h: 9294: extern volatile __bit FRM6 @ (((unsigned) &UFRML)*8) + 6;
[; ;pic18f4550.h: 9296: extern volatile __bit FRM7 @ (((unsigned) &UFRML)*8) + 7;
[; ;pic18f4550.h: 9298: extern volatile __bit FRM8 @ (((unsigned) &UFRMH)*8) + 0;
[; ;pic18f4550.h: 9300: extern volatile __bit FRM9 @ (((unsigned) &UFRMH)*8) + 1;
[; ;pic18f4550.h: 9302: extern volatile __bit FSEN @ (((unsigned) &UCFG)*8) + 2;
[; ;pic18f4550.h: 9304: extern volatile __bit GCEN @ (((unsigned) &SSPCON2)*8) + 7;
[; ;pic18f4550.h: 9306: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f4550.h: 9308: extern volatile __bit GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f4550.h: 9310: extern volatile __bit GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f4550.h: 9312: extern volatile __bit GIE_GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f4550.h: 9314: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4550.h: 9316: extern volatile __bit GODONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4550.h: 9318: extern volatile __bit GO_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4550.h: 9320: extern volatile __bit GO_NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4550.h: 9322: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4550.h: 9324: extern volatile __bit HLVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f4550.h: 9326: extern volatile __bit HLVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f4550.h: 9328: extern volatile __bit HLVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f4550.h: 9330: extern volatile __bit HLVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4550.h: 9332: extern volatile __bit HLVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f4550.h: 9334: extern volatile __bit HLVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f4550.h: 9336: extern volatile __bit HLVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f4550.h: 9338: extern volatile __bit HLVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f4550.h: 9340: extern volatile __bit HLVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f4550.h: 9342: extern volatile __bit I2C_DAT @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 9344: extern volatile __bit I2C_READ @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 9346: extern volatile __bit I2C_START @ (((unsigned) &SSPSTAT)*8) + 3;
[; ;pic18f4550.h: 9348: extern volatile __bit I2C_STOP @ (((unsigned) &SSPSTAT)*8) + 4;
[; ;pic18f4550.h: 9350: extern volatile __bit IDLEIE @ (((unsigned) &UIE)*8) + 4;
[; ;pic18f4550.h: 9352: extern volatile __bit IDLEIF @ (((unsigned) &UIR)*8) + 4;
[; ;pic18f4550.h: 9354: extern volatile __bit IDLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic18f4550.h: 9356: extern volatile __bit INT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f4550.h: 9358: extern volatile __bit INT0E @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f4550.h: 9360: extern volatile __bit INT0F @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f4550.h: 9362: extern volatile __bit INT0IE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f4550.h: 9364: extern volatile __bit INT0IF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f4550.h: 9366: extern volatile __bit INT1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f4550.h: 9368: extern volatile __bit INT1E @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f4550.h: 9370: extern volatile __bit INT1F @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f4550.h: 9372: extern volatile __bit INT1IE @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f4550.h: 9374: extern volatile __bit INT1IF @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f4550.h: 9376: extern volatile __bit INT1IP @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f4550.h: 9378: extern volatile __bit INT1P @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f4550.h: 9380: extern volatile __bit INT2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f4550.h: 9382: extern volatile __bit INT2E @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f4550.h: 9384: extern volatile __bit INT2F @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f4550.h: 9386: extern volatile __bit INT2IE @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f4550.h: 9388: extern volatile __bit INT2IF @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f4550.h: 9390: extern volatile __bit INT2IP @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f4550.h: 9392: extern volatile __bit INT2P @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f4550.h: 9394: extern volatile __bit INTEDG0 @ (((unsigned) &INTCON2)*8) + 6;
[; ;pic18f4550.h: 9396: extern volatile __bit INTEDG1 @ (((unsigned) &INTCON2)*8) + 5;
[; ;pic18f4550.h: 9398: extern volatile __bit INTEDG2 @ (((unsigned) &INTCON2)*8) + 4;
[; ;pic18f4550.h: 9400: extern volatile __bit INTSRC @ (((unsigned) &OSCTUNE)*8) + 7;
[; ;pic18f4550.h: 9402: extern volatile __bit IOFS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f4550.h: 9404: extern volatile __bit IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f4550.h: 9406: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic18f4550.h: 9408: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic18f4550.h: 9410: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic18f4550.h: 9412: extern volatile __bit IRVST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f4550.h: 9414: extern volatile __bit IVRST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f4550.h: 9416: extern volatile __bit LA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f4550.h: 9418: extern volatile __bit LA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f4550.h: 9420: extern volatile __bit LA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f4550.h: 9422: extern volatile __bit LA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f4550.h: 9424: extern volatile __bit LA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f4550.h: 9426: extern volatile __bit LA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f4550.h: 9428: extern volatile __bit LA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f4550.h: 9430: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f4550.h: 9432: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f4550.h: 9434: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f4550.h: 9436: extern volatile __bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f4550.h: 9438: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f4550.h: 9440: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f4550.h: 9442: extern volatile __bit LATA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f4550.h: 9444: extern volatile __bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f4550.h: 9446: extern volatile __bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f4550.h: 9448: extern volatile __bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f4550.h: 9450: extern volatile __bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f4550.h: 9452: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f4550.h: 9454: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f4550.h: 9456: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f4550.h: 9458: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f4550.h: 9460: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f4550.h: 9462: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f4550.h: 9464: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f4550.h: 9466: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f4550.h: 9468: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f4550.h: 9470: extern volatile __bit LATD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f4550.h: 9472: extern volatile __bit LATD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f4550.h: 9474: extern volatile __bit LATD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f4550.h: 9476: extern volatile __bit LATD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f4550.h: 9478: extern volatile __bit LATD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f4550.h: 9480: extern volatile __bit LATD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f4550.h: 9482: extern volatile __bit LATD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f4550.h: 9484: extern volatile __bit LATD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f4550.h: 9486: extern volatile __bit LATE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f4550.h: 9488: extern volatile __bit LATE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f4550.h: 9490: extern volatile __bit LATE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f4550.h: 9492: extern volatile __bit LB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f4550.h: 9494: extern volatile __bit LB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f4550.h: 9496: extern volatile __bit LB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f4550.h: 9498: extern volatile __bit LB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f4550.h: 9500: extern volatile __bit LB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f4550.h: 9502: extern volatile __bit LB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f4550.h: 9504: extern volatile __bit LB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f4550.h: 9506: extern volatile __bit LB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f4550.h: 9508: extern volatile __bit LC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f4550.h: 9510: extern volatile __bit LC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f4550.h: 9512: extern volatile __bit LC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f4550.h: 9514: extern volatile __bit LC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f4550.h: 9516: extern volatile __bit LC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f4550.h: 9518: extern volatile __bit LD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f4550.h: 9520: extern volatile __bit LD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f4550.h: 9522: extern volatile __bit LD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f4550.h: 9524: extern volatile __bit LD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f4550.h: 9526: extern volatile __bit LD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f4550.h: 9528: extern volatile __bit LD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f4550.h: 9530: extern volatile __bit LD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f4550.h: 9532: extern volatile __bit LD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f4550.h: 9534: extern volatile __bit LE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f4550.h: 9536: extern volatile __bit LE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f4550.h: 9538: extern volatile __bit LE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f4550.h: 9540: extern volatile __bit LVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f4550.h: 9542: extern volatile __bit LVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f4550.h: 9544: extern volatile __bit LVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f4550.h: 9546: extern volatile __bit LVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4550.h: 9548: extern volatile __bit LVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f4550.h: 9550: extern volatile __bit LVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f4550.h: 9552: extern volatile __bit LVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f4550.h: 9554: extern volatile __bit LVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f4550.h: 9556: extern volatile __bit LVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f4550.h: 9558: extern volatile __bit LVV0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f4550.h: 9560: extern volatile __bit LVV1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f4550.h: 9562: extern volatile __bit LVV2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f4550.h: 9564: extern volatile __bit LVV3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f4550.h: 9566: extern volatile __bit NEGATIVE @ (((unsigned) &STATUS)*8) + 4;
[; ;pic18f4550.h: 9568: extern volatile __bit NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 9570: extern volatile __bit NOT_ADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 9572: extern volatile __bit NOT_BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f4550.h: 9574: extern volatile __bit NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4550.h: 9576: extern volatile __bit NOT_IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f4550.h: 9578: extern volatile __bit NOT_PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f4550.h: 9580: extern volatile __bit NOT_POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f4550.h: 9582: extern volatile __bit NOT_RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f4550.h: 9584: extern volatile __bit NOT_RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f4550.h: 9586: extern volatile __bit NOT_T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f4550.h: 9588: extern volatile __bit NOT_T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f4550.h: 9590: extern volatile __bit NOT_TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f4550.h: 9592: extern volatile __bit NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 9594: extern volatile __bit NOT_WRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 9596: extern volatile __bit OERR @ (((unsigned) &RCSTA)*8) + 1;
[; ;pic18f4550.h: 9598: extern volatile __bit OESPP @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4550.h: 9600: extern volatile __bit OSC2 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f4550.h: 9602: extern volatile __bit OSCFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic18f4550.h: 9604: extern volatile __bit OSCFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic18f4550.h: 9606: extern volatile __bit OSCFIP @ (((unsigned) &IPR2)*8) + 7;
[; ;pic18f4550.h: 9608: extern volatile __bit OSTS @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic18f4550.h: 9610: extern volatile __bit OV @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f4550.h: 9612: extern volatile __bit OVERFLOW @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f4550.h: 9614: extern volatile __bit P1A @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f4550.h: 9616: extern volatile __bit P1M0 @ (((unsigned) &CCP1CON)*8) + 6;
[; ;pic18f4550.h: 9618: extern volatile __bit P1M1 @ (((unsigned) &CCP1CON)*8) + 7;
[; ;pic18f4550.h: 9620: extern volatile __bit PA1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f4550.h: 9622: extern volatile __bit PA2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4550.h: 9624: extern volatile __bit PA2E @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f4550.h: 9626: extern volatile __bit PB2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4550.h: 9628: extern volatile __bit PC2 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4550.h: 9630: extern volatile __bit PC3E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4550.h: 9632: extern volatile __bit PCFG0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic18f4550.h: 9634: extern volatile __bit PCFG1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic18f4550.h: 9636: extern volatile __bit PCFG2 @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic18f4550.h: 9638: extern volatile __bit PCFG3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f4550.h: 9640: extern volatile __bit PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f4550.h: 9642: extern volatile __bit PD2 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4550.h: 9644: extern volatile __bit PDC0 @ (((unsigned) &ECCP1DEL)*8) + 0;
[; ;pic18f4550.h: 9646: extern volatile __bit PDC1 @ (((unsigned) &ECCP1DEL)*8) + 1;
[; ;pic18f4550.h: 9648: extern volatile __bit PDC2 @ (((unsigned) &ECCP1DEL)*8) + 2;
[; ;pic18f4550.h: 9650: extern volatile __bit PDC3 @ (((unsigned) &ECCP1DEL)*8) + 3;
[; ;pic18f4550.h: 9652: extern volatile __bit PDC4 @ (((unsigned) &ECCP1DEL)*8) + 4;
[; ;pic18f4550.h: 9654: extern volatile __bit PDC5 @ (((unsigned) &ECCP1DEL)*8) + 5;
[; ;pic18f4550.h: 9656: extern volatile __bit PDC6 @ (((unsigned) &ECCP1DEL)*8) + 6;
[; ;pic18f4550.h: 9658: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f4550.h: 9660: extern volatile __bit PEIE_GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f4550.h: 9662: extern volatile __bit PEN @ (((unsigned) &SSPCON2)*8) + 2;
[; ;pic18f4550.h: 9664: extern volatile __bit PGC @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f4550.h: 9666: extern volatile __bit PGD @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f4550.h: 9668: extern volatile __bit PGM @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f4550.h: 9670: extern volatile __bit PIDEE @ (((unsigned) &UEIE)*8) + 0;
[; ;pic18f4550.h: 9672: extern volatile __bit PIDEF @ (((unsigned) &UEIR)*8) + 0;
[; ;pic18f4550.h: 9674: extern volatile __bit PKTDIS @ (((unsigned) &UCON)*8) + 4;
[; ;pic18f4550.h: 9676: extern volatile __bit POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f4550.h: 9678: extern volatile __bit PPB0 @ (((unsigned) &UCFG)*8) + 0;
[; ;pic18f4550.h: 9680: extern volatile __bit PPB1 @ (((unsigned) &UCFG)*8) + 1;
[; ;pic18f4550.h: 9682: extern volatile __bit PPBI @ (((unsigned) &USTAT)*8) + 1;
[; ;pic18f4550.h: 9684: extern volatile __bit PPBRST @ (((unsigned) &UCON)*8) + 6;
[; ;pic18f4550.h: 9686: extern volatile __bit PRSEN @ (((unsigned) &ECCP1DEL)*8) + 7;
[; ;pic18f4550.h: 9688: extern volatile __bit PSA @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f4550.h: 9690: extern volatile __bit PSPIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic18f4550.h: 9692: extern volatile __bit PSPIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic18f4550.h: 9694: extern volatile __bit PSPIP @ (((unsigned) &IPR1)*8) + 7;
[; ;pic18f4550.h: 9696: extern volatile __bit PSSAC0 @ (((unsigned) &ECCP1AS)*8) + 2;
[; ;pic18f4550.h: 9698: extern volatile __bit PSSAC1 @ (((unsigned) &ECCP1AS)*8) + 3;
[; ;pic18f4550.h: 9700: extern volatile __bit PSSBD0 @ (((unsigned) &ECCP1AS)*8) + 0;
[; ;pic18f4550.h: 9702: extern volatile __bit PSSBD1 @ (((unsigned) &ECCP1AS)*8) + 1;
[; ;pic18f4550.h: 9704: extern volatile __bit __attribute__((__deprecated__)) RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f4550.h: 9706: extern volatile __bit __attribute__((__deprecated__)) RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f4550.h: 9708: extern volatile __bit __attribute__((__deprecated__)) RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f4550.h: 9710: extern volatile __bit __attribute__((__deprecated__)) RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f4550.h: 9712: extern volatile __bit __attribute__((__deprecated__)) RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f4550.h: 9714: extern volatile __bit __attribute__((__deprecated__)) RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4550.h: 9716: extern volatile __bit __attribute__((__deprecated__)) RA6 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f4550.h: 9718: extern volatile __bit __attribute__((__deprecated__)) RB0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f4550.h: 9720: extern volatile __bit __attribute__((__deprecated__)) RB1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f4550.h: 9722: extern volatile __bit __attribute__((__deprecated__)) RB2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f4550.h: 9724: extern volatile __bit __attribute__((__deprecated__)) RB3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f4550.h: 9726: extern volatile __bit __attribute__((__deprecated__)) RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f4550.h: 9728: extern volatile __bit __attribute__((__deprecated__)) RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f4550.h: 9730: extern volatile __bit __attribute__((__deprecated__)) RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f4550.h: 9732: extern volatile __bit __attribute__((__deprecated__)) RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f4550.h: 9734: extern volatile __bit RBIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic18f4550.h: 9736: extern volatile __bit RBIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic18f4550.h: 9738: extern volatile __bit RBIP @ (((unsigned) &INTCON2)*8) + 0;
[; ;pic18f4550.h: 9740: extern volatile __bit RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f4550.h: 9742: extern volatile __bit __attribute__((__deprecated__)) RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f4550.h: 9744: extern volatile __bit __attribute__((__deprecated__)) RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4550.h: 9746: extern volatile __bit RC1IE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f4550.h: 9748: extern volatile __bit RC1IF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f4550.h: 9750: extern volatile __bit RC1IP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f4550.h: 9752: extern volatile __bit __attribute__((__deprecated__)) RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f4550.h: 9754: extern volatile __bit RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f4550.h: 9756: extern volatile __bit RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f4550.h: 9758: extern volatile __bit __attribute__((__deprecated__)) RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f4550.h: 9760: extern volatile __bit __attribute__((__deprecated__)) RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f4550.h: 9762: extern volatile __bit RC8_9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f4550.h: 9764: extern volatile __bit RC9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f4550.h: 9766: extern volatile __bit RCD8 @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f4550.h: 9768: extern volatile __bit RCEN @ (((unsigned) &SSPCON2)*8) + 3;
[; ;pic18f4550.h: 9770: extern volatile __bit RCIDL @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic18f4550.h: 9772: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f4550.h: 9774: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f4550.h: 9776: extern volatile __bit RCIP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f4550.h: 9778: extern volatile __bit RCMT @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic18f4550.h: 9780: extern volatile __bit RD @ (((unsigned) &EECON1)*8) + 0;
[; ;pic18f4550.h: 9782: extern volatile __bit __attribute__((__deprecated__)) RD0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f4550.h: 9784: extern volatile __bit __attribute__((__deprecated__)) RD1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f4550.h: 9786: extern volatile __bit RD163 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f4550.h: 9788: extern volatile __bit __attribute__((__deprecated__)) RD2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f4550.h: 9790: extern volatile __bit __attribute__((__deprecated__)) RD3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f4550.h: 9792: extern volatile __bit __attribute__((__deprecated__)) RD4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f4550.h: 9794: extern volatile __bit __attribute__((__deprecated__)) RD5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f4550.h: 9796: extern volatile __bit __attribute__((__deprecated__)) RD6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f4550.h: 9798: extern volatile __bit __attribute__((__deprecated__)) RD7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f4550.h: 9800: extern volatile __bit RDE @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4550.h: 9802: extern volatile __bit RDPU @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f4550.h: 9804: extern volatile __bit RDSPP @ (((unsigned) &SPPEPS)*8) + 7;
[; ;pic18f4550.h: 9806: extern volatile __bit __attribute__((__deprecated__)) RE0 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4550.h: 9808: extern volatile __bit __attribute__((__deprecated__)) RE1 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4550.h: 9810: extern volatile __bit __attribute__((__deprecated__)) RE2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4550.h: 9812: extern volatile __bit RE3 @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4550.h: 9814: extern volatile __bit RE7 @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f4550.h: 9816: extern volatile __bit READ_WRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 9818: extern volatile __bit RESUME @ (((unsigned) &UCON)*8) + 2;
[; ;pic18f4550.h: 9820: extern volatile __bit RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f4550.h: 9822: extern volatile __bit RSEN @ (((unsigned) &SSPCON2)*8) + 1;
[; ;pic18f4550.h: 9824: extern volatile __bit RW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 9826: extern volatile __bit RX @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f4550.h: 9828: extern volatile __bit RX9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f4550.h: 9830: extern volatile __bit RX9D @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f4550.h: 9832: extern volatile __bit RXCKP @ (((unsigned) &BAUDCON)*8) + 5;
[; ;pic18f4550.h: 9834: extern volatile __bit RXDTP @ (((unsigned) &BAUDCON)*8) + 5;
[; ;pic18f4550.h: 9836: extern volatile __bit R_NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 9838: extern volatile __bit R_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 9840: extern volatile __bit R_nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 9842: extern volatile __bit SBOREN @ (((unsigned) &RCON)*8) + 6;
[; ;pic18f4550.h: 9844: extern volatile __bit SCKP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic18f4550.h: 9846: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic18f4550.h: 9848: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic18f4550.h: 9850: extern volatile __bit SE0 @ (((unsigned) &UCON)*8) + 5;
[; ;pic18f4550.h: 9852: extern volatile __bit SEN @ (((unsigned) &SSPCON2)*8) + 0;
[; ;pic18f4550.h: 9854: extern volatile __bit SENDB @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic18f4550.h: 9856: extern volatile __bit SENDB1 @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic18f4550.h: 9858: extern volatile __bit SMP @ (((unsigned) &SSPSTAT)*8) + 7;
[; ;pic18f4550.h: 9860: extern volatile __bit SOFIE @ (((unsigned) &UIE)*8) + 6;
[; ;pic18f4550.h: 9862: extern volatile __bit SOFIF @ (((unsigned) &UIR)*8) + 6;
[; ;pic18f4550.h: 9864: extern volatile __bit SOSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f4550.h: 9866: extern volatile __bit SOSCEN3 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f4550.h: 9868: extern volatile __bit SPEN @ (((unsigned) &RCSTA)*8) + 7;
[; ;pic18f4550.h: 9870: extern volatile __bit SPP0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f4550.h: 9872: extern volatile __bit SPP1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f4550.h: 9874: extern volatile __bit SPP2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f4550.h: 9876: extern volatile __bit SPP3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f4550.h: 9878: extern volatile __bit SPP4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f4550.h: 9880: extern volatile __bit SPP5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f4550.h: 9882: extern volatile __bit SPP6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f4550.h: 9884: extern volatile __bit SPP7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f4550.h: 9886: extern volatile __bit SPPBUSY @ (((unsigned) &SPPEPS)*8) + 4;
[; ;pic18f4550.h: 9888: extern volatile __bit SPPEN @ (((unsigned) &SPPCON)*8) + 0;
[; ;pic18f4550.h: 9890: extern volatile __bit SPPIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic18f4550.h: 9892: extern volatile __bit SPPIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic18f4550.h: 9894: extern volatile __bit SPPIP @ (((unsigned) &IPR1)*8) + 7;
[; ;pic18f4550.h: 9896: extern volatile __bit SPPOWN @ (((unsigned) &SPPCON)*8) + 1;
[; ;pic18f4550.h: 9898: extern volatile __bit SREN @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f4550.h: 9900: extern volatile __bit SRENA @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f4550.h: 9902: extern volatile __bit SS2 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f4550.h: 9904: extern volatile __bit SSPEN @ (((unsigned) &SSPCON1)*8) + 5;
[; ;pic18f4550.h: 9906: extern volatile __bit SSPIE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f4550.h: 9908: extern volatile __bit SSPIF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f4550.h: 9910: extern volatile __bit SSPIP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f4550.h: 9912: extern volatile __bit SSPM0 @ (((unsigned) &SSPCON1)*8) + 0;
[; ;pic18f4550.h: 9914: extern volatile __bit SSPM1 @ (((unsigned) &SSPCON1)*8) + 1;
[; ;pic18f4550.h: 9916: extern volatile __bit SSPM2 @ (((unsigned) &SSPCON1)*8) + 2;
[; ;pic18f4550.h: 9918: extern volatile __bit SSPM3 @ (((unsigned) &SSPCON1)*8) + 3;
[; ;pic18f4550.h: 9920: extern volatile __bit SSPOV @ (((unsigned) &SSPCON1)*8) + 6;
[; ;pic18f4550.h: 9922: extern volatile __bit STALLIE @ (((unsigned) &UIE)*8) + 5;
[; ;pic18f4550.h: 9924: extern volatile __bit STALLIF @ (((unsigned) &UIR)*8) + 5;
[; ;pic18f4550.h: 9926: extern volatile __bit START @ (((unsigned) &SSPSTAT)*8) + 3;
[; ;pic18f4550.h: 9928: extern volatile __bit STKFUL @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f4550.h: 9930: extern volatile __bit STKOVF @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f4550.h: 9932: extern volatile __bit STKPTR0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f4550.h: 9934: extern volatile __bit STKPTR1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f4550.h: 9936: extern volatile __bit STKPTR2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f4550.h: 9938: extern volatile __bit STKPTR3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f4550.h: 9940: extern volatile __bit STKPTR4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f4550.h: 9942: extern volatile __bit STKUNF @ (((unsigned) &STKPTR)*8) + 6;
[; ;pic18f4550.h: 9944: extern volatile __bit STOP @ (((unsigned) &SSPSTAT)*8) + 4;
[; ;pic18f4550.h: 9946: extern volatile __bit SUSPND @ (((unsigned) &UCON)*8) + 1;
[; ;pic18f4550.h: 9948: extern volatile __bit SWDTE @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f4550.h: 9950: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f4550.h: 9952: extern volatile __bit SYNC @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f4550.h: 9954: extern volatile __bit SYNC1 @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f4550.h: 9956: extern volatile __bit T08BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f4550.h: 9958: extern volatile __bit T0CKI @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f4550.h: 9960: extern volatile __bit T0CS @ (((unsigned) &T0CON)*8) + 5;
[; ;pic18f4550.h: 9962: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f4550.h: 9964: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f4550.h: 9966: extern volatile __bit T0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f4550.h: 9968: extern volatile __bit T0PS0 @ (((unsigned) &T0CON)*8) + 0;
[; ;pic18f4550.h: 9970: extern volatile __bit T0PS1 @ (((unsigned) &T0CON)*8) + 1;
[; ;pic18f4550.h: 9972: extern volatile __bit T0PS2 @ (((unsigned) &T0CON)*8) + 2;
[; ;pic18f4550.h: 9974: extern volatile __bit T0SE @ (((unsigned) &T0CON)*8) + 4;
[; ;pic18f4550.h: 9976: extern volatile __bit T13CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f4550.h: 9978: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic18f4550.h: 9980: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic18f4550.h: 9982: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f4550.h: 9984: extern volatile __bit T1OSI @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4550.h: 9986: extern volatile __bit T1OSO @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f4550.h: 9988: extern volatile __bit T1RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f4550.h: 9990: extern volatile __bit T1RUN @ (((unsigned) &T1CON)*8) + 6;
[; ;pic18f4550.h: 9992: extern volatile __bit T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f4550.h: 9994: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic18f4550.h: 9996: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic18f4550.h: 9998: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f4550.h: 10000: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f4550.h: 10002: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f4550.h: 10004: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f4550.h: 10006: extern volatile __bit T3CCP1 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f4550.h: 10008: extern volatile __bit T3CCP2 @ (((unsigned) &T3CON)*8) + 6;
[; ;pic18f4550.h: 10010: extern volatile __bit T3CKPS0 @ (((unsigned) &T3CON)*8) + 4;
[; ;pic18f4550.h: 10012: extern volatile __bit T3CKPS1 @ (((unsigned) &T3CON)*8) + 5;
[; ;pic18f4550.h: 10014: extern volatile __bit T3NSYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f4550.h: 10016: extern volatile __bit T3RD16 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f4550.h: 10018: extern volatile __bit T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f4550.h: 10020: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f4550.h: 10022: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f4550.h: 10024: extern volatile __bit TMR0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f4550.h: 10026: extern volatile __bit TMR0ON @ (((unsigned) &T0CON)*8) + 7;
[; ;pic18f4550.h: 10028: extern volatile __bit TMR1CS @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18f4550.h: 10030: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic18f4550.h: 10032: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic18f4550.h: 10034: extern volatile __bit TMR1IP @ (((unsigned) &IPR1)*8) + 0;
[; ;pic18f4550.h: 10036: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic18f4550.h: 10038: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic18f4550.h: 10040: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic18f4550.h: 10042: extern volatile __bit TMR2IP @ (((unsigned) &IPR1)*8) + 1;
[; ;pic18f4550.h: 10044: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic18f4550.h: 10046: extern volatile __bit TMR3CS @ (((unsigned) &T3CON)*8) + 1;
[; ;pic18f4550.h: 10048: extern volatile __bit TMR3IE @ (((unsigned) &PIE2)*8) + 1;
[; ;pic18f4550.h: 10050: extern volatile __bit TMR3IF @ (((unsigned) &PIR2)*8) + 1;
[; ;pic18f4550.h: 10052: extern volatile __bit TMR3IP @ (((unsigned) &IPR2)*8) + 1;
[; ;pic18f4550.h: 10054: extern volatile __bit TMR3ON @ (((unsigned) &T3CON)*8) + 0;
[; ;pic18f4550.h: 10056: extern volatile __bit TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f4550.h: 10058: extern volatile __bit TOUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f4550.h: 10060: extern volatile __bit TOUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f4550.h: 10062: extern volatile __bit TOUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f4550.h: 10064: extern volatile __bit TOUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f4550.h: 10066: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic18f4550.h: 10068: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic18f4550.h: 10070: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic18f4550.h: 10072: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic18f4550.h: 10074: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic18f4550.h: 10076: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic18f4550.h: 10078: extern volatile __bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic18f4550.h: 10080: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic18f4550.h: 10082: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic18f4550.h: 10084: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic18f4550.h: 10086: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic18f4550.h: 10088: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic18f4550.h: 10090: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic18f4550.h: 10092: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic18f4550.h: 10094: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic18f4550.h: 10096: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic18f4550.h: 10098: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic18f4550.h: 10100: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic18f4550.h: 10102: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic18f4550.h: 10104: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic18f4550.h: 10106: extern volatile __bit TRISD0 @ (((unsigned) &TRISD)*8) + 0;
[; ;pic18f4550.h: 10108: extern volatile __bit TRISD1 @ (((unsigned) &TRISD)*8) + 1;
[; ;pic18f4550.h: 10110: extern volatile __bit TRISD2 @ (((unsigned) &TRISD)*8) + 2;
[; ;pic18f4550.h: 10112: extern volatile __bit TRISD3 @ (((unsigned) &TRISD)*8) + 3;
[; ;pic18f4550.h: 10114: extern volatile __bit TRISD4 @ (((unsigned) &TRISD)*8) + 4;
[; ;pic18f4550.h: 10116: extern volatile __bit TRISD5 @ (((unsigned) &TRISD)*8) + 5;
[; ;pic18f4550.h: 10118: extern volatile __bit TRISD6 @ (((unsigned) &TRISD)*8) + 6;
[; ;pic18f4550.h: 10120: extern volatile __bit TRISD7 @ (((unsigned) &TRISD)*8) + 7;
[; ;pic18f4550.h: 10122: extern volatile __bit TRISE0 @ (((unsigned) &TRISE)*8) + 0;
[; ;pic18f4550.h: 10124: extern volatile __bit TRISE1 @ (((unsigned) &TRISE)*8) + 1;
[; ;pic18f4550.h: 10126: extern volatile __bit TRISE2 @ (((unsigned) &TRISE)*8) + 2;
[; ;pic18f4550.h: 10128: extern volatile __bit TRMT @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f4550.h: 10130: extern volatile __bit TRMT1 @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f4550.h: 10132: extern volatile __bit TRNIE @ (((unsigned) &UIE)*8) + 3;
[; ;pic18f4550.h: 10134: extern volatile __bit TRNIF @ (((unsigned) &UIR)*8) + 3;
[; ;pic18f4550.h: 10136: extern volatile __bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic18f4550.h: 10138: extern volatile __bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic18f4550.h: 10140: extern volatile __bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic18f4550.h: 10142: extern volatile __bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic18f4550.h: 10144: extern volatile __bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic18f4550.h: 10146: extern volatile __bit TX @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f4550.h: 10148: extern volatile __bit TX1IE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f4550.h: 10150: extern volatile __bit TX1IF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f4550.h: 10152: extern volatile __bit TX1IP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f4550.h: 10154: extern volatile __bit TX8_9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f4550.h: 10156: extern volatile __bit TX9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f4550.h: 10158: extern volatile __bit TX91 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f4550.h: 10160: extern volatile __bit TX9D @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f4550.h: 10162: extern volatile __bit TX9D1 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f4550.h: 10164: extern volatile __bit TXCKP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic18f4550.h: 10166: extern volatile __bit TXD8 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f4550.h: 10168: extern volatile __bit TXEN @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f4550.h: 10170: extern volatile __bit TXEN1 @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f4550.h: 10172: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f4550.h: 10174: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f4550.h: 10176: extern volatile __bit TXIP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f4550.h: 10178: extern volatile __bit UA @ (((unsigned) &SSPSTAT)*8) + 1;
[; ;pic18f4550.h: 10180: extern volatile __bit UERRIE @ (((unsigned) &UIE)*8) + 1;
[; ;pic18f4550.h: 10182: extern volatile __bit UERRIF @ (((unsigned) &UIR)*8) + 1;
[; ;pic18f4550.h: 10184: extern volatile __bit ULPWUIN @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f4550.h: 10186: extern volatile __bit UOEMON @ (((unsigned) &UCFG)*8) + 6;
[; ;pic18f4550.h: 10188: extern volatile __bit UPP0 @ (((unsigned) &UCFG)*8) + 0;
[; ;pic18f4550.h: 10190: extern volatile __bit UPP1 @ (((unsigned) &UCFG)*8) + 1;
[; ;pic18f4550.h: 10192: extern volatile __bit UPUEN @ (((unsigned) &UCFG)*8) + 4;
[; ;pic18f4550.h: 10194: extern volatile __bit URSTIE @ (((unsigned) &UIE)*8) + 0;
[; ;pic18f4550.h: 10196: extern volatile __bit URSTIF @ (((unsigned) &UIR)*8) + 0;
[; ;pic18f4550.h: 10198: extern volatile __bit USBEN @ (((unsigned) &UCON)*8) + 3;
[; ;pic18f4550.h: 10200: extern volatile __bit USBIE @ (((unsigned) &PIE2)*8) + 5;
[; ;pic18f4550.h: 10202: extern volatile __bit USBIF @ (((unsigned) &PIR2)*8) + 5;
[; ;pic18f4550.h: 10204: extern volatile __bit USBIP @ (((unsigned) &IPR2)*8) + 5;
[; ;pic18f4550.h: 10206: extern volatile __bit UTEYE @ (((unsigned) &UCFG)*8) + 7;
[; ;pic18f4550.h: 10208: extern volatile __bit UTRDIS @ (((unsigned) &UCFG)*8) + 3;
[; ;pic18f4550.h: 10210: extern volatile __bit VCFG0 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f4550.h: 10212: extern volatile __bit VCFG01 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f4550.h: 10214: extern volatile __bit VCFG1 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f4550.h: 10216: extern volatile __bit VCFG11 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f4550.h: 10218: extern volatile __bit VDIRMAG @ (((unsigned) &HLVDCON)*8) + 7;
[; ;pic18f4550.h: 10220: extern volatile __bit VREFM @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f4550.h: 10222: extern volatile __bit VREFP @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f4550.h: 10224: extern volatile __bit W4E @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic18f4550.h: 10226: extern volatile __bit WAIT0 @ (((unsigned) &PR2)*8) + 4;
[; ;pic18f4550.h: 10228: extern volatile __bit WAIT1 @ (((unsigned) &PR2)*8) + 5;
[; ;pic18f4550.h: 10230: extern volatile __bit WCOL @ (((unsigned) &SSPCON1)*8) + 7;
[; ;pic18f4550.h: 10232: extern volatile __bit WM0 @ (((unsigned) &PR2)*8) + 0;
[; ;pic18f4550.h: 10234: extern volatile __bit WM1 @ (((unsigned) &PR2)*8) + 1;
[; ;pic18f4550.h: 10236: extern volatile __bit WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic18f4550.h: 10238: extern volatile __bit WRE @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4550.h: 10240: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic18f4550.h: 10242: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic18f4550.h: 10244: extern volatile __bit WRSPP @ (((unsigned) &SPPEPS)*8) + 6;
[; ;pic18f4550.h: 10246: extern volatile __bit WS0 @ (((unsigned) &SPPCFG)*8) + 0;
[; ;pic18f4550.h: 10248: extern volatile __bit WS1 @ (((unsigned) &SPPCFG)*8) + 1;
[; ;pic18f4550.h: 10250: extern volatile __bit WS2 @ (((unsigned) &SPPCFG)*8) + 2;
[; ;pic18f4550.h: 10252: extern volatile __bit WS3 @ (((unsigned) &SPPCFG)*8) + 3;
[; ;pic18f4550.h: 10254: extern volatile __bit WUE @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic18f4550.h: 10256: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic18f4550.h: 10258: extern volatile __bit nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 10260: extern volatile __bit nADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 10262: extern volatile __bit nBOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f4550.h: 10264: extern volatile __bit nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4550.h: 10266: extern volatile __bit nIPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f4550.h: 10268: extern volatile __bit nPD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f4550.h: 10270: extern volatile __bit nPOR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f4550.h: 10272: extern volatile __bit nRBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f4550.h: 10274: extern volatile __bit nRI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f4550.h: 10276: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f4550.h: 10278: extern volatile __bit nT3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f4550.h: 10280: extern volatile __bit nTO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f4550.h: 10282: extern volatile __bit nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 10284: extern volatile __bit nWRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18.h: 18: __attribute__((__unsupported__("The " "flash_write" " routine is no longer supported. Please use the MPLAB X MCC."))) void flash_write(const unsigned char *, unsigned int, __far unsigned char *);
[; ;pic18.h: 19: __attribute__((__unsupported__("The " "EraseFlash" " routine is no longer supported. Please use the MPLAB X MCC."))) void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;pic18.h: 43: extern void __nop(void);
[; ;pic18.h: 135: __attribute__((__unsupported__("The " "Read_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) unsigned char Read_b_eep(unsigned int badd);
[; ;pic18.h: 136: __attribute__((__unsupported__("The " "Busy_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Busy_eep(void);
[; ;pic18.h: 137: __attribute__((__unsupported__("The " "Write_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Write_b_eep(unsigned int badd, unsigned char bdat);
[; ;pic18.h: 161: extern __nonreentrant void _delay(unsigned long);
[; ;pic18.h: 163: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic18.h: 165: extern __nonreentrant void _delay3(unsigned char);
"92 aula1211.c
[v _usleep `(v ~T0 @X0 1 ef1`ui ]
{
[; ;aula1211.c: 92: void usleep(unsigned int tempo) {
[e :U _usleep ]
[v _tempo `ui ~T0 @X0 1 r1 ]
[f ]
[; ;aula1211.c: 94: _delay((unsigned long)((1000)*(4000000/4000000.0)));
"94
[e ( __delay (1 -> * -> -> 1000 `i `d / -> -> 4000000 `l `d .4000000.0 `ul ]
[; ;aula1211.c: 96: }
"96
[e :UE 362 ]
}
"98
[v _LAT `(v ~T0 @X0 1 ef2`uc`uc ]
{
[; ;aula1211.c: 98: void LAT(unsigned char porta, unsigned char dado) {
[e :U _LAT ]
[v _porta `uc ~T0 @X0 1 r1 ]
[v _dado `uc ~T0 @X0 1 r2 ]
[f ]
[; ;aula1211.c: 100: if (porta==10) LATA = dado;
"100
[e $ ! == -> _porta `i -> 10 `i 364  ]
[e = _LATA _dado ]
[e :U 364 ]
[; ;aula1211.c: 101: if (porta==20) LATB = dado;
"101
[e $ ! == -> _porta `i -> 20 `i 365  ]
[e = _LATB _dado ]
[e :U 365 ]
[; ;aula1211.c: 102: if (porta==30) LATC = dado;
"102
[e $ ! == -> _porta `i -> 30 `i 366  ]
[e = _LATC _dado ]
[e :U 366 ]
[; ;aula1211.c: 103: if (porta==40) LATD = dado;
"103
[e $ ! == -> _porta `i -> 40 `i 367  ]
[e = _LATD _dado ]
[e :U 367 ]
[; ;aula1211.c: 104: }
"104
[e :UE 363 ]
}
"106
[v _PORT `(uc ~T0 @X0 1 ef1`uc ]
{
[; ;aula1211.c: 106: unsigned char PORT(unsigned char porta) {
[e :U _PORT ]
[v _porta `uc ~T0 @X0 1 r1 ]
[f ]
[; ;aula1211.c: 108: if (porta==10) return PORTA;
"108
[e $ ! == -> _porta `i -> 10 `i 369  ]
[e ) _PORTA ]
[e $UE 368  ]
[e :U 369 ]
[; ;aula1211.c: 109: if (porta==20) return PORTB;
"109
[e $ ! == -> _porta `i -> 20 `i 370  ]
[e ) _PORTB ]
[e $UE 368  ]
[e :U 370 ]
[; ;aula1211.c: 110: if (porta==30) return PORTC;
"110
[e $ ! == -> _porta `i -> 30 `i 371  ]
[e ) _PORTC ]
[e $UE 368  ]
[e :U 371 ]
[; ;aula1211.c: 111: if (porta==40) return PORTD;
"111
[e $ ! == -> _porta `i -> 40 `i 372  ]
[e ) _PORTD ]
[e $UE 368  ]
[e :U 372 ]
[; ;aula1211.c: 112: return 0;
"112
[e ) -> -> 0 `i `uc ]
[e $UE 368  ]
[; ;aula1211.c: 113: }
"113
[e :UE 368 ]
}
"115
[v _setup_hw `(v ~T0 @X0 1 ef ]
{
[; ;aula1211.c: 115: void setup_hw(void) {
[e :U _setup_hw ]
[f ]
[; ;aula1211.c: 116: ADCON1 = 15;
"116
[e = _ADCON1 -> -> 15 `i `uc ]
[; ;aula1211.c: 117: TRISA = 0;
"117
[e = _TRISA -> -> 0 `i `uc ]
[; ;aula1211.c: 118: TRISB = 0;
"118
[e = _TRISB -> -> 0 `i `uc ]
[; ;aula1211.c: 119: TRISC = 0;
"119
[e = _TRISC -> -> 0 `i `uc ]
[; ;aula1211.c: 120: TRISD = 255;
"120
[e = _TRISD -> -> 255 `i `uc ]
[; ;aula1211.c: 121: }
"121
[e :UE 373 ]
}
[; ;aula1211.c: 148: void setup(void);
[; ;aula1211.c: 149: void setup_hw(void);
[; ;aula1211.c: 150: void loop(void);
[; ;aula1211.c: 152: void f_timers(void);
[; ;aula1211.c: 153: void f_timer1(void);
[; ;aula1211.c: 154: void f_timer2(void);
[; ;aula1211.c: 155: void f_timer3(void);
[; ;aula1211.c: 157: unsigned char f_maq_n_primo_c(unsigned char atual);
[; ;aula1211.c: 158: unsigned char f_maq_n_primo_d(unsigned char atual);
[; ;aula1211.c: 159: unsigned char f_maq_n_3_c(unsigned char atual);
[; ;aula1211.c: 160: unsigned char f_maq_n_3_d(unsigned char atual);
"161
[v _max_timer1 `ui ~T0 @X0 1 e ]
[v _max_timer2 `ui ~T0 @X0 1 e ]
[v _max_timer3 `ui ~T0 @X0 1 e ]
[; ;aula1211.c: 161: unsigned int max_timer1, max_timer2, max_timer3;
"162
[v _sw `uc ~T0 @X0 1 e ]
[v _key `uc ~T0 @X0 1 e ]
[v _LEDR `uc ~T0 @X0 1 e ]
[v _seq `uc ~T0 @X0 1 e ]
[i _seq
-> -> 0 `i `uc
]
[v _dir `uc ~T0 @X0 1 e ]
[i _dir
-> -> 0 `i `uc
]
[; ;aula1211.c: 162: unsigned char sw, key, LEDR, seq=0, dir=0;
"163
[v _estado `uc ~T0 @X0 1 e ]
[i _estado
-> -> 1 `i `uc
]
[v _dd `uc ~T0 @X0 1 e ]
[i _dd
-> -> 0 `i `uc
]
[v _du `uc ~T0 @X0 1 e ]
[i _du
-> -> 0 `i `uc
]
[v _acelera `uc ~T0 @X0 1 e ]
[; ;aula1211.c: 163: unsigned char estado=1, dd=0, du=0, acelera;
"165
[v _main `(i ~T0 @X0 1 ef ]
{
[; ;aula1211.c: 165: int main() {
[e :U _main ]
[f ]
[; ;aula1211.c: 166: setup_hw();
"166
[e ( _setup_hw ..  ]
[; ;aula1211.c: 167: setup();
"167
[e ( _setup ..  ]
[; ;aula1211.c: 168: while (1) loop();
"168
[e :U 376 ]
[e ( _loop ..  ]
[e :U 375 ]
[e $U 376  ]
[e :U 377 ]
[; ;aula1211.c: 169: return 0;
"169
[e ) -> 0 `i ]
[e $UE 374  ]
[; ;aula1211.c: 170: }
"170
[e :UE 374 ]
}
"183
[v _setup `(v ~T0 @X0 1 ef ]
{
[; ;aula1211.c: 183: void setup(void) {
[e :U _setup ]
[f ]
[; ;aula1211.c: 184: max_timer1 = 20;
"184
[e = _max_timer1 -> -> 20 `i `ui ]
[; ;aula1211.c: 185: max_timer2 = 50;
"185
[e = _max_timer2 -> -> 50 `i `ui ]
[; ;aula1211.c: 187: seq=0;
"187
[e = _seq -> -> 0 `i `uc ]
[; ;aula1211.c: 188: dir=0;
"188
[e = _dir -> -> 0 `i `uc ]
[; ;aula1211.c: 189: acelera=0;
"189
[e = _acelera -> -> 0 `i `uc ]
[; ;aula1211.c: 191: LAT(10, 0x3f);
"191
[e ( _LAT (2 , -> -> 10 `i `uc -> -> 63 `i `uc ]
[; ;aula1211.c: 192: LAT(20, 0x3f);
"192
[e ( _LAT (2 , -> -> 20 `i `uc -> -> 63 `i `uc ]
[; ;aula1211.c: 193: LAT(30, 0b00000000);
"193
[e ( _LAT (2 , -> -> 30 `i `uc -> -> 0 `i `uc ]
[; ;aula1211.c: 194: estado = f_maq_n_primo_c(estado);
"194
[e = _estado ( _f_maq_n_primo_c (1 _estado ]
[; ;aula1211.c: 195: }
"195
[e :UE 378 ]
}
"197
[v _loop `(v ~T0 @X0 1 ef ]
{
[; ;aula1211.c: 197: void loop(void) {
[e :U _loop ]
[f ]
[; ;aula1211.c: 199: f_timers();
"199
[e ( _f_timers ..  ]
[; ;aula1211.c: 200: usleep(1000);
"200
[e ( _usleep (1 -> -> 1000 `i `ui ]
[; ;aula1211.c: 202: }
"202
[e :UE 379 ]
}
"205
[v _f_timers `(v ~T0 @X0 1 ef ]
{
[; ;aula1211.c: 205: void f_timers(void) {
[e :U _f_timers ]
[f ]
"207
[v F3833 `ui ~T0 @X0 1 s c_timer1 ]
[i F3833
-> -> 0 `i `ui
]
[v F3834 `ui ~T0 @X0 1 s c_timer2 ]
[i F3834
-> -> 0 `i `ui
]
[v F3835 `ui ~T0 @X0 1 s c_timer3 ]
[i F3835
-> -> 0 `i `ui
]
[; ;aula1211.c: 207: static unsigned int c_timer1=0, c_timer2=0, c_timer3=0;
[; ;aula1211.c: 209: if (c_timer1<max_timer1) {
"209
[e $ ! < F3833 _max_timer1 381  ]
{
[; ;aula1211.c: 210: c_timer1++;
"210
[e ++ F3833 -> -> 1 `i `ui ]
"211
}
[; ;aula1211.c: 211: }
[e $U 382  ]
"212
[e :U 381 ]
[; ;aula1211.c: 212: else {
{
[; ;aula1211.c: 213: c_timer1=0;
"213
[e = F3833 -> -> 0 `i `ui ]
[; ;aula1211.c: 214: f_timer1();
"214
[e ( _f_timer1 ..  ]
"215
}
[e :U 382 ]
[; ;aula1211.c: 215: }
[; ;aula1211.c: 217: if (c_timer2<max_timer2) {
"217
[e $ ! < F3834 _max_timer2 383  ]
{
[; ;aula1211.c: 218: c_timer2++;
"218
[e ++ F3834 -> -> 1 `i `ui ]
"219
}
[; ;aula1211.c: 219: }
[e $U 384  ]
"220
[e :U 383 ]
[; ;aula1211.c: 220: else {
{
[; ;aula1211.c: 221: c_timer2=0;
"221
[e = F3834 -> -> 0 `i `ui ]
[; ;aula1211.c: 222: f_timer2();
"222
[e ( _f_timer2 ..  ]
"223
}
[e :U 384 ]
[; ;aula1211.c: 223: }
[; ;aula1211.c: 225: if (c_timer3<max_timer3) {
"225
[e $ ! < F3835 _max_timer3 385  ]
{
[; ;aula1211.c: 226: c_timer3++;
"226
[e ++ F3835 -> -> 1 `i `ui ]
"227
}
[; ;aula1211.c: 227: }
[e $U 386  ]
"228
[e :U 385 ]
[; ;aula1211.c: 228: else {
{
[; ;aula1211.c: 229: c_timer3=0;
"229
[e = F3835 -> -> 0 `i `ui ]
[; ;aula1211.c: 230: f_timer3();
"230
[e ( _f_timer3 ..  ]
"231
}
[e :U 386 ]
[; ;aula1211.c: 231: }
[; ;aula1211.c: 233: }
"233
[e :UE 380 ]
}
"235
[v _f_timer1 `(v ~T0 @X0 1 ef ]
{
[; ;aula1211.c: 235: void f_timer1(void) {
[e :U _f_timer1 ]
[f ]
[; ;aula1211.c: 236: LAT(10, dd);
"236
[e ( _LAT (2 , -> -> 10 `i `uc _dd ]
[; ;aula1211.c: 237: LAT(20, du);
"237
[e ( _LAT (2 , -> -> 20 `i `uc _du ]
[; ;aula1211.c: 238: }
"238
[e :UE 387 ]
}
"240
[v _f_timer2 `(v ~T0 @X0 1 ef ]
{
[; ;aula1211.c: 240: void f_timer2(void) {
[e :U _f_timer2 ]
[f ]
"241
[v F3838 `uc ~T0 @X0 1 s vantd0 ]
[i F3838
-> -> 1 `i `uc
]
[v F3839 `uc ~T0 @X0 1 s vantd1 ]
[i F3839
-> -> 1 `i `uc
]
[v F3840 `uc ~T0 @X0 1 s vantre0 ]
[i F3840
-> -> 1 `i `uc
]
"242
[v _vatual `uc ~T0 @X0 1 a ]
[; ;aula1211.c: 241: static unsigned char vantd0=1, vantd1=1, vantre0=1;
[; ;aula1211.c: 242: unsigned char vatual;
[; ;aula1211.c: 243: vatual = RD0;
"243
[e = _vatual -> -> _RD0 `i `uc ]
[; ;aula1211.c: 244: if(vatual>vantd0){
"244
[e $ ! > -> _vatual `i -> F3838 `i 389  ]
{
[; ;aula1211.c: 245: if(seq==0) seq=1;
"245
[e $ ! == -> _seq `i -> 0 `i 390  ]
[e = _seq -> -> 1 `i `uc ]
[e :U 390 ]
"246
}
[e :U 389 ]
[; ;aula1211.c: 246: }
[; ;aula1211.c: 247: if(vatual<vantd0){
"247
[e $ ! < -> _vatual `i -> F3838 `i 391  ]
{
[; ;aula1211.c: 248: if(seq==1) seq=0;
"248
[e $ ! == -> _seq `i -> 1 `i 392  ]
[e = _seq -> -> 0 `i `uc ]
[e :U 392 ]
"249
}
[e :U 391 ]
[; ;aula1211.c: 249: }
[; ;aula1211.c: 250: vantd0 = vatual;
"250
[e = F3838 _vatual ]
[; ;aula1211.c: 252: vatual = RD1;
"252
[e = _vatual -> -> _RD1 `i `uc ]
[; ;aula1211.c: 253: if(vatual>vantd1){
"253
[e $ ! > -> _vatual `i -> F3839 `i 393  ]
{
[; ;aula1211.c: 254: if(acelera==0) acelera=1;
"254
[e $ ! == -> _acelera `i -> 0 `i 394  ]
[e = _acelera -> -> 1 `i `uc ]
[e :U 394 ]
"255
}
[e :U 393 ]
[; ;aula1211.c: 255: }
[; ;aula1211.c: 256: if(vatual<vantd1){
"256
[e $ ! < -> _vatual `i -> F3839 `i 395  ]
{
[; ;aula1211.c: 257: if(acelera==1) acelera=0;
"257
[e $ ! == -> _acelera `i -> 1 `i 396  ]
[e = _acelera -> -> 0 `i `uc ]
[e :U 396 ]
"258
}
[e :U 395 ]
[; ;aula1211.c: 258: }
[; ;aula1211.c: 259: vantd1 = vatual;
"259
[e = F3839 _vatual ]
[; ;aula1211.c: 262: vatual = RE0;
"262
[e = _vatual -> -> _RE0 `i `uc ]
[; ;aula1211.c: 263: if(vatual>vantre0){
"263
[e $ ! > -> _vatual `i -> F3840 `i 397  ]
{
[; ;aula1211.c: 264: if(dir==0) dir=1; else dir=0;
"264
[e $ ! == -> _dir `i -> 0 `i 398  ]
[e = _dir -> -> 1 `i `uc ]
[e $U 399  ]
[e :U 398 ]
[e = _dir -> -> 0 `i `uc ]
[e :U 399 ]
"265
}
[e :U 397 ]
[; ;aula1211.c: 265: }
[; ;aula1211.c: 266: vantre0 = vatual;
"266
[e = F3840 _vatual ]
[; ;aula1211.c: 268: if(acelera==0){
"268
[e $ ! == -> _acelera `i -> 0 `i 400  ]
{
[; ;aula1211.c: 269: max_timer3 = 1000;
"269
[e = _max_timer3 -> -> 1000 `i `ui ]
"270
}
[e :U 400 ]
[; ;aula1211.c: 270: }
[; ;aula1211.c: 271: if(acelera==1){
"271
[e $ ! == -> _acelera `i -> 1 `i 401  ]
{
[; ;aula1211.c: 272: max_timer3 = 500;
"272
[e = _max_timer3 -> -> 500 `i `ui ]
"273
}
[e :U 401 ]
[; ;aula1211.c: 273: }
[; ;aula1211.c: 275: }
"275
[e :UE 388 ]
}
"277
[v _f_timer3 `(v ~T0 @X0 1 ef ]
{
[; ;aula1211.c: 277: void f_timer3(void) {
[e :U _f_timer3 ]
[f ]
[; ;aula1211.c: 279: if((seq==0) & (dir==0)){
"279
[e $ ! & == -> _seq `i -> 0 `i == -> _dir `i -> 0 `i 403  ]
{
[; ;aula1211.c: 280: estado = f_maq_n_primo_c(estado);
"280
[e = _estado ( _f_maq_n_primo_c (1 _estado ]
[; ;aula1211.c: 281: LAT(30, 0b00000000);
"281
[e ( _LAT (2 , -> -> 30 `i `uc -> -> 0 `i `uc ]
"282
}
[e :U 403 ]
[; ;aula1211.c: 282: }
[; ;aula1211.c: 283: if((seq==1) & (dir==0)){
"283
[e $ ! & == -> _seq `i -> 1 `i == -> _dir `i -> 0 `i 404  ]
{
[; ;aula1211.c: 284: estado = f_maq_n_3_c(estado);
"284
[e = _estado ( _f_maq_n_3_c (1 _estado ]
[; ;aula1211.c: 285: LAT(30, 0b11110000);
"285
[e ( _LAT (2 , -> -> 30 `i `uc -> -> 240 `i `uc ]
"286
}
[e :U 404 ]
[; ;aula1211.c: 286: }
[; ;aula1211.c: 287: if((seq==0) & (dir==1)){
"287
[e $ ! & == -> _seq `i -> 0 `i == -> _dir `i -> 1 `i 405  ]
{
[; ;aula1211.c: 288: estado = f_maq_n_primo_d(estado);
"288
[e = _estado ( _f_maq_n_primo_d (1 _estado ]
[; ;aula1211.c: 289: LAT(30, 0b00001111);
"289
[e ( _LAT (2 , -> -> 30 `i `uc -> -> 15 `i `uc ]
"290
}
[e :U 405 ]
[; ;aula1211.c: 290: }
[; ;aula1211.c: 291: if((seq==1) & (dir==1)){
"291
[e $ ! & == -> _seq `i -> 1 `i == -> _dir `i -> 1 `i 406  ]
{
[; ;aula1211.c: 292: estado = f_maq_n_3_d(estado);
"292
[e = _estado ( _f_maq_n_3_d (1 _estado ]
[; ;aula1211.c: 293: LAT(30, 0b11111111);
"293
[e ( _LAT (2 , -> -> 30 `i `uc -> -> 255 `i `uc ]
"294
}
[e :U 406 ]
[; ;aula1211.c: 294: }
[; ;aula1211.c: 296: }
"296
[e :UE 402 ]
}
"298
[v _f_maq_n_3_c `(uc ~T0 @X0 1 ef1`uc ]
{
[; ;aula1211.c: 298: unsigned char f_maq_n_3_c(unsigned char atual){
[e :U _f_maq_n_3_c ]
[v _atual `uc ~T0 @X0 1 r1 ]
[f ]
"300
[v _prox `uc ~T0 @X0 1 a ]
[; ;aula1211.c: 300: unsigned char prox;
[; ;aula1211.c: 302: switch (atual) {
"302
[e $U 409  ]
{
[; ;aula1211.c: 304: case 1:
"304
[e :U 410 ]
[; ;aula1211.c: 305: prox = 2;
"305
[e = _prox -> -> 2 `i `uc ]
[; ;aula1211.c: 306: dd = 0x00;
"306
[e = _dd -> -> 0 `i `uc ]
[; ;aula1211.c: 307: du = 0x5b;
"307
[e = _du -> -> 91 `i `uc ]
[; ;aula1211.c: 308: break;
"308
[e $U 408  ]
[; ;aula1211.c: 310: case 2:
"310
[e :U 411 ]
[; ;aula1211.c: 311: prox = 4;
"311
[e = _prox -> -> 4 `i `uc ]
[; ;aula1211.c: 312: dd = 0x00;
"312
[e = _dd -> -> 0 `i `uc ]
[; ;aula1211.c: 313: du = 0x66;
"313
[e = _du -> -> 102 `i `uc ]
[; ;aula1211.c: 314: break;
"314
[e $U 408  ]
[; ;aula1211.c: 316: case 4:
"316
[e :U 412 ]
[; ;aula1211.c: 317: prox = 5;
"317
[e = _prox -> -> 5 `i `uc ]
[; ;aula1211.c: 318: dd = 0x00;
"318
[e = _dd -> -> 0 `i `uc ]
[; ;aula1211.c: 319: du = 0x6d;
"319
[e = _du -> -> 109 `i `uc ]
[; ;aula1211.c: 320: break;
"320
[e $U 408  ]
[; ;aula1211.c: 322: case 5:
"322
[e :U 413 ]
[; ;aula1211.c: 323: prox = 7;
"323
[e = _prox -> -> 7 `i `uc ]
[; ;aula1211.c: 324: dd = 0x00;
"324
[e = _dd -> -> 0 `i `uc ]
[; ;aula1211.c: 325: du = 0x07;
"325
[e = _du -> -> 7 `i `uc ]
[; ;aula1211.c: 326: break;
"326
[e $U 408  ]
[; ;aula1211.c: 328: case 7:
"328
[e :U 414 ]
[; ;aula1211.c: 329: prox = 8;
"329
[e = _prox -> -> 8 `i `uc ]
[; ;aula1211.c: 330: dd = 0x00;
"330
[e = _dd -> -> 0 `i `uc ]
[; ;aula1211.c: 331: du = 0x7f;
"331
[e = _du -> -> 127 `i `uc ]
[; ;aula1211.c: 332: break;
"332
[e $U 408  ]
[; ;aula1211.c: 334: case 8:
"334
[e :U 415 ]
[; ;aula1211.c: 335: prox = 10;
"335
[e = _prox -> -> 10 `i `uc ]
[; ;aula1211.c: 336: dd = 0x06;
"336
[e = _dd -> -> 6 `i `uc ]
[; ;aula1211.c: 337: du = 0x3f;
"337
[e = _du -> -> 63 `i `uc ]
[; ;aula1211.c: 338: break;
"338
[e $U 408  ]
[; ;aula1211.c: 340: case 10:
"340
[e :U 416 ]
[; ;aula1211.c: 341: prox = 11;
"341
[e = _prox -> -> 11 `i `uc ]
[; ;aula1211.c: 342: dd = 0x06;
"342
[e = _dd -> -> 6 `i `uc ]
[; ;aula1211.c: 343: du = 0x06;
"343
[e = _du -> -> 6 `i `uc ]
[; ;aula1211.c: 344: break;
"344
[e $U 408  ]
[; ;aula1211.c: 346: case 11:
"346
[e :U 417 ]
[; ;aula1211.c: 347: prox = 13;
"347
[e = _prox -> -> 13 `i `uc ]
[; ;aula1211.c: 348: dd = 0x06;
"348
[e = _dd -> -> 6 `i `uc ]
[; ;aula1211.c: 349: du = 0x4f;
"349
[e = _du -> -> 79 `i `uc ]
[; ;aula1211.c: 350: break;
"350
[e $U 408  ]
[; ;aula1211.c: 352: case 13:
"352
[e :U 418 ]
[; ;aula1211.c: 353: prox = 14;
"353
[e = _prox -> -> 14 `i `uc ]
[; ;aula1211.c: 354: dd = 0x06;
"354
[e = _dd -> -> 6 `i `uc ]
[; ;aula1211.c: 355: du = 0x66;
"355
[e = _du -> -> 102 `i `uc ]
[; ;aula1211.c: 356: break;
"356
[e $U 408  ]
[; ;aula1211.c: 358: case 14:
"358
[e :U 419 ]
[; ;aula1211.c: 359: prox = 16;
"359
[e = _prox -> -> 16 `i `uc ]
[; ;aula1211.c: 360: dd = 0x06;
"360
[e = _dd -> -> 6 `i `uc ]
[; ;aula1211.c: 361: du = 0x7d;
"361
[e = _du -> -> 125 `i `uc ]
[; ;aula1211.c: 362: break;
"362
[e $U 408  ]
[; ;aula1211.c: 364: case 16:
"364
[e :U 420 ]
[; ;aula1211.c: 365: prox = 17;
"365
[e = _prox -> -> 17 `i `uc ]
[; ;aula1211.c: 366: dd = 0x06;
"366
[e = _dd -> -> 6 `i `uc ]
[; ;aula1211.c: 367: du = 0x07;
"367
[e = _du -> -> 7 `i `uc ]
[; ;aula1211.c: 368: break;
"368
[e $U 408  ]
[; ;aula1211.c: 370: case 17:
"370
[e :U 421 ]
[; ;aula1211.c: 371: prox = 19;
"371
[e = _prox -> -> 19 `i `uc ]
[; ;aula1211.c: 372: dd = 0x06;
"372
[e = _dd -> -> 6 `i `uc ]
[; ;aula1211.c: 373: du = 0x6f;
"373
[e = _du -> -> 111 `i `uc ]
[; ;aula1211.c: 374: break;
"374
[e $U 408  ]
[; ;aula1211.c: 376: case 19:
"376
[e :U 422 ]
[; ;aula1211.c: 377: prox = 20;
"377
[e = _prox -> -> 20 `i `uc ]
[; ;aula1211.c: 378: dd = 0x5b;
"378
[e = _dd -> -> 91 `i `uc ]
[; ;aula1211.c: 379: du = 0x3f;
"379
[e = _du -> -> 63 `i `uc ]
[; ;aula1211.c: 380: break;
"380
[e $U 408  ]
[; ;aula1211.c: 382: case 20:
"382
[e :U 423 ]
[; ;aula1211.c: 383: prox = 22;
"383
[e = _prox -> -> 22 `i `uc ]
[; ;aula1211.c: 384: dd = 0x5b;
"384
[e = _dd -> -> 91 `i `uc ]
[; ;aula1211.c: 385: du = 0x5b;
"385
[e = _du -> -> 91 `i `uc ]
[; ;aula1211.c: 386: break;
"386
[e $U 408  ]
[; ;aula1211.c: 388: case 22:
"388
[e :U 424 ]
[; ;aula1211.c: 389: prox = 23;
"389
[e = _prox -> -> 23 `i `uc ]
[; ;aula1211.c: 390: dd = 0x5b;
"390
[e = _dd -> -> 91 `i `uc ]
[; ;aula1211.c: 391: du = 0x4f;
"391
[e = _du -> -> 79 `i `uc ]
[; ;aula1211.c: 392: break;
"392
[e $U 408  ]
[; ;aula1211.c: 394: case 23:
"394
[e :U 425 ]
[; ;aula1211.c: 395: prox = 25;
"395
[e = _prox -> -> 25 `i `uc ]
[; ;aula1211.c: 396: dd = 0x5b;
"396
[e = _dd -> -> 91 `i `uc ]
[; ;aula1211.c: 397: du = 0x6d;
"397
[e = _du -> -> 109 `i `uc ]
[; ;aula1211.c: 398: break;
"398
[e $U 408  ]
[; ;aula1211.c: 400: case 25:
"400
[e :U 426 ]
[; ;aula1211.c: 401: prox = 26;
"401
[e = _prox -> -> 26 `i `uc ]
[; ;aula1211.c: 402: dd = 0x5b;
"402
[e = _dd -> -> 91 `i `uc ]
[; ;aula1211.c: 403: du = 0x7d;
"403
[e = _du -> -> 125 `i `uc ]
[; ;aula1211.c: 404: break;
"404
[e $U 408  ]
[; ;aula1211.c: 406: case 26:
"406
[e :U 427 ]
[; ;aula1211.c: 407: prox = 28;
"407
[e = _prox -> -> 28 `i `uc ]
[; ;aula1211.c: 408: dd = 0x5b;
"408
[e = _dd -> -> 91 `i `uc ]
[; ;aula1211.c: 409: du = 0x7f;
"409
[e = _du -> -> 127 `i `uc ]
[; ;aula1211.c: 410: break;
"410
[e $U 408  ]
[; ;aula1211.c: 412: case 28:
"412
[e :U 428 ]
[; ;aula1211.c: 413: prox = 29;
"413
[e = _prox -> -> 29 `i `uc ]
[; ;aula1211.c: 414: dd = 0x5b;
"414
[e = _dd -> -> 91 `i `uc ]
[; ;aula1211.c: 415: du = 0x6f;
"415
[e = _du -> -> 111 `i `uc ]
[; ;aula1211.c: 416: break;
"416
[e $U 408  ]
[; ;aula1211.c: 418: case 29:
"418
[e :U 429 ]
[; ;aula1211.c: 419: prox = 1;
"419
[e = _prox -> -> 1 `i `uc ]
[; ;aula1211.c: 420: dd = 0x00;
"420
[e = _dd -> -> 0 `i `uc ]
[; ;aula1211.c: 421: du = 0x06;
"421
[e = _du -> -> 6 `i `uc ]
[; ;aula1211.c: 422: break;
"422
[e $U 408  ]
[; ;aula1211.c: 424: default:
"424
[e :U 430 ]
[; ;aula1211.c: 425: prox = 1;
"425
[e = _prox -> -> 1 `i `uc ]
[; ;aula1211.c: 426: dd = 0x00;
"426
[e = _dd -> -> 0 `i `uc ]
[; ;aula1211.c: 427: du = 0x06;
"427
[e = _du -> -> 6 `i `uc ]
"428
}
[; ;aula1211.c: 428: }
[e $U 408  ]
"302
[e :U 409 ]
[e [\ _atual , $ -> -> 1 `i `uc 410
 , $ -> -> 2 `i `uc 411
 , $ -> -> 4 `i `uc 412
 , $ -> -> 5 `i `uc 413
 , $ -> -> 7 `i `uc 414
 , $ -> -> 8 `i `uc 415
 , $ -> -> 10 `i `uc 416
 , $ -> -> 11 `i `uc 417
 , $ -> -> 13 `i `uc 418
 , $ -> -> 14 `i `uc 419
 , $ -> -> 16 `i `uc 420
 , $ -> -> 17 `i `uc 421
 , $ -> -> 19 `i `uc 422
 , $ -> -> 20 `i `uc 423
 , $ -> -> 22 `i `uc 424
 , $ -> -> 23 `i `uc 425
 , $ -> -> 25 `i `uc 426
 , $ -> -> 26 `i `uc 427
 , $ -> -> 28 `i `uc 428
 , $ -> -> 29 `i `uc 429
 430 ]
"428
[e :U 408 ]
[; ;aula1211.c: 429: return prox;
"429
[e ) _prox ]
[e $UE 407  ]
[; ;aula1211.c: 430: }
"430
[e :UE 407 ]
}
"432
[v _f_maq_n_primo_c `(uc ~T0 @X0 1 ef1`uc ]
{
[; ;aula1211.c: 432: unsigned char f_maq_n_primo_c(unsigned char atual){
[e :U _f_maq_n_primo_c ]
[v _atual `uc ~T0 @X0 1 r1 ]
[f ]
"434
[v _prox `uc ~T0 @X0 1 a ]
[; ;aula1211.c: 434: unsigned char prox;
[; ;aula1211.c: 436: switch (atual) {
"436
[e $U 433  ]
{
[; ;aula1211.c: 438: case 0:
"438
[e :U 434 ]
[; ;aula1211.c: 439: prox = 1;
"439
[e = _prox -> -> 1 `i `uc ]
[; ;aula1211.c: 440: dd = 0x00;
"440
[e = _dd -> -> 0 `i `uc ]
[; ;aula1211.c: 441: du = 0x06;
"441
[e = _du -> -> 6 `i `uc ]
[; ;aula1211.c: 442: break;
"442
[e $U 432  ]
[; ;aula1211.c: 444: case 1:
"444
[e :U 435 ]
[; ;aula1211.c: 445: prox = 4;
"445
[e = _prox -> -> 4 `i `uc ]
[; ;aula1211.c: 446: dd = 0x00;
"446
[e = _dd -> -> 0 `i `uc ]
[; ;aula1211.c: 447: du = 0x66;
"447
[e = _du -> -> 102 `i `uc ]
[; ;aula1211.c: 448: break;
"448
[e $U 432  ]
[; ;aula1211.c: 450: case 4:
"450
[e :U 436 ]
[; ;aula1211.c: 451: prox = 6;
"451
[e = _prox -> -> 6 `i `uc ]
[; ;aula1211.c: 452: dd = 0x00;
"452
[e = _dd -> -> 0 `i `uc ]
[; ;aula1211.c: 453: du = 0x7d;
"453
[e = _du -> -> 125 `i `uc ]
[; ;aula1211.c: 454: break;
"454
[e $U 432  ]
[; ;aula1211.c: 456: case 6:
"456
[e :U 437 ]
[; ;aula1211.c: 457: prox = 8;
"457
[e = _prox -> -> 8 `i `uc ]
[; ;aula1211.c: 458: dd = 0x00;
"458
[e = _dd -> -> 0 `i `uc ]
[; ;aula1211.c: 459: du = 0x7f;
"459
[e = _du -> -> 127 `i `uc ]
[; ;aula1211.c: 460: break;
"460
[e $U 432  ]
[; ;aula1211.c: 462: case 8:
"462
[e :U 438 ]
[; ;aula1211.c: 463: prox = 9;
"463
[e = _prox -> -> 9 `i `uc ]
[; ;aula1211.c: 464: dd = 0x00;
"464
[e = _dd -> -> 0 `i `uc ]
[; ;aula1211.c: 465: du = 0x6f;
"465
[e = _du -> -> 111 `i `uc ]
[; ;aula1211.c: 466: break;
"466
[e $U 432  ]
[; ;aula1211.c: 468: case 9:
"468
[e :U 439 ]
[; ;aula1211.c: 469: prox = 10;
"469
[e = _prox -> -> 10 `i `uc ]
[; ;aula1211.c: 470: dd = 0x06;
"470
[e = _dd -> -> 6 `i `uc ]
[; ;aula1211.c: 471: du = 0x3f;
"471
[e = _du -> -> 63 `i `uc ]
[; ;aula1211.c: 472: break;
"472
[e $U 432  ]
[; ;aula1211.c: 474: case 10:
"474
[e :U 440 ]
[; ;aula1211.c: 475: prox = 12;
"475
[e = _prox -> -> 12 `i `uc ]
[; ;aula1211.c: 476: dd = 0x06;
"476
[e = _dd -> -> 6 `i `uc ]
[; ;aula1211.c: 477: du = 0x5b;
"477
[e = _du -> -> 91 `i `uc ]
[; ;aula1211.c: 478: break;
"478
[e $U 432  ]
[; ;aula1211.c: 480: case 12:
"480
[e :U 441 ]
[; ;aula1211.c: 481: prox = 14;
"481
[e = _prox -> -> 14 `i `uc ]
[; ;aula1211.c: 482: dd = 0x06;
"482
[e = _dd -> -> 6 `i `uc ]
[; ;aula1211.c: 483: du = 0x66;
"483
[e = _du -> -> 102 `i `uc ]
[; ;aula1211.c: 484: break;
"484
[e $U 432  ]
[; ;aula1211.c: 486: case 14:
"486
[e :U 442 ]
[; ;aula1211.c: 487: prox = 15;
"487
[e = _prox -> -> 15 `i `uc ]
[; ;aula1211.c: 488: dd = 0x06;
"488
[e = _dd -> -> 6 `i `uc ]
[; ;aula1211.c: 489: du = 0x6d;
"489
[e = _du -> -> 109 `i `uc ]
[; ;aula1211.c: 490: break;
"490
[e $U 432  ]
[; ;aula1211.c: 492: case 15:
"492
[e :U 443 ]
[; ;aula1211.c: 493: prox = 16;
"493
[e = _prox -> -> 16 `i `uc ]
[; ;aula1211.c: 494: dd = 0x06;
"494
[e = _dd -> -> 6 `i `uc ]
[; ;aula1211.c: 495: du = 0x7d;
"495
[e = _du -> -> 125 `i `uc ]
[; ;aula1211.c: 496: break;
"496
[e $U 432  ]
[; ;aula1211.c: 498: case 16:
"498
[e :U 444 ]
[; ;aula1211.c: 499: prox = 18;
"499
[e = _prox -> -> 18 `i `uc ]
[; ;aula1211.c: 500: dd = 0x06;
"500
[e = _dd -> -> 6 `i `uc ]
[; ;aula1211.c: 501: du = 0x7f;
"501
[e = _du -> -> 127 `i `uc ]
[; ;aula1211.c: 502: break;
"502
[e $U 432  ]
[; ;aula1211.c: 504: case 18:
"504
[e :U 445 ]
[; ;aula1211.c: 505: prox = 20;
"505
[e = _prox -> -> 20 `i `uc ]
[; ;aula1211.c: 506: dd = 0x5b;
"506
[e = _dd -> -> 91 `i `uc ]
[; ;aula1211.c: 507: du = 0x3f;
"507
[e = _du -> -> 63 `i `uc ]
[; ;aula1211.c: 508: break;
"508
[e $U 432  ]
[; ;aula1211.c: 510: case 20:
"510
[e :U 446 ]
[; ;aula1211.c: 511: prox = 21;
"511
[e = _prox -> -> 21 `i `uc ]
[; ;aula1211.c: 512: dd = 0x5b;
"512
[e = _dd -> -> 91 `i `uc ]
[; ;aula1211.c: 513: du = 0x06;
"513
[e = _du -> -> 6 `i `uc ]
[; ;aula1211.c: 514: break;
"514
[e $U 432  ]
[; ;aula1211.c: 516: case 21:
"516
[e :U 447 ]
[; ;aula1211.c: 517: prox = 22;
"517
[e = _prox -> -> 22 `i `uc ]
[; ;aula1211.c: 518: dd = 0x5b;
"518
[e = _dd -> -> 91 `i `uc ]
[; ;aula1211.c: 519: du = 0x5b;
"519
[e = _du -> -> 91 `i `uc ]
[; ;aula1211.c: 520: break;
"520
[e $U 432  ]
[; ;aula1211.c: 522: case 22:
"522
[e :U 448 ]
[; ;aula1211.c: 523: prox = 24;
"523
[e = _prox -> -> 24 `i `uc ]
[; ;aula1211.c: 524: dd = 0x5b;
"524
[e = _dd -> -> 91 `i `uc ]
[; ;aula1211.c: 525: du = 0x66;
"525
[e = _du -> -> 102 `i `uc ]
[; ;aula1211.c: 526: break;
"526
[e $U 432  ]
[; ;aula1211.c: 528: case 24:
"528
[e :U 449 ]
[; ;aula1211.c: 529: prox = 25;
"529
[e = _prox -> -> 25 `i `uc ]
[; ;aula1211.c: 530: dd = 0x5b;
"530
[e = _dd -> -> 91 `i `uc ]
[; ;aula1211.c: 531: du = 0x6d;
"531
[e = _du -> -> 109 `i `uc ]
[; ;aula1211.c: 532: break;
"532
[e $U 432  ]
[; ;aula1211.c: 534: case 25:
"534
[e :U 450 ]
[; ;aula1211.c: 535: prox = 26;
"535
[e = _prox -> -> 26 `i `uc ]
[; ;aula1211.c: 536: dd = 0x5b;
"536
[e = _dd -> -> 91 `i `uc ]
[; ;aula1211.c: 537: du = 0x7d;
"537
[e = _du -> -> 125 `i `uc ]
[; ;aula1211.c: 538: break;
"538
[e $U 432  ]
[; ;aula1211.c: 540: case 26:
"540
[e :U 451 ]
[; ;aula1211.c: 541: prox = 27;
"541
[e = _prox -> -> 27 `i `uc ]
[; ;aula1211.c: 542: dd = 0x5b;
"542
[e = _dd -> -> 91 `i `uc ]
[; ;aula1211.c: 543: du = 0x07;
"543
[e = _du -> -> 7 `i `uc ]
[; ;aula1211.c: 544: break;
"544
[e $U 432  ]
[; ;aula1211.c: 546: case 27:
"546
[e :U 452 ]
[; ;aula1211.c: 547: prox = 28;
"547
[e = _prox -> -> 28 `i `uc ]
[; ;aula1211.c: 548: dd = 0x5b;
"548
[e = _dd -> -> 91 `i `uc ]
[; ;aula1211.c: 549: du = 0x7f;
"549
[e = _du -> -> 127 `i `uc ]
[; ;aula1211.c: 550: break;
"550
[e $U 432  ]
[; ;aula1211.c: 552: case 28:
"552
[e :U 453 ]
[; ;aula1211.c: 553: prox = 30;
"553
[e = _prox -> -> 30 `i `uc ]
[; ;aula1211.c: 554: dd = 0x4f;
"554
[e = _dd -> -> 79 `i `uc ]
[; ;aula1211.c: 555: du = 0x3f;
"555
[e = _du -> -> 63 `i `uc ]
[; ;aula1211.c: 556: break;
"556
[e $U 432  ]
[; ;aula1211.c: 558: case 30:
"558
[e :U 454 ]
[; ;aula1211.c: 559: prox = 0;
"559
[e = _prox -> -> 0 `i `uc ]
[; ;aula1211.c: 560: dd = 0x00;
"560
[e = _dd -> -> 0 `i `uc ]
[; ;aula1211.c: 561: du = 0x3f;
"561
[e = _du -> -> 63 `i `uc ]
[; ;aula1211.c: 562: break;
"562
[e $U 432  ]
[; ;aula1211.c: 564: default:
"564
[e :U 455 ]
[; ;aula1211.c: 565: prox = 0;
"565
[e = _prox -> -> 0 `i `uc ]
[; ;aula1211.c: 566: dd = 0x00;
"566
[e = _dd -> -> 0 `i `uc ]
[; ;aula1211.c: 567: du = 0x3f;
"567
[e = _du -> -> 63 `i `uc ]
"568
}
[; ;aula1211.c: 568: }
[e $U 432  ]
"436
[e :U 433 ]
[e [\ _atual , $ -> -> 0 `i `uc 434
 , $ -> -> 1 `i `uc 435
 , $ -> -> 4 `i `uc 436
 , $ -> -> 6 `i `uc 437
 , $ -> -> 8 `i `uc 438
 , $ -> -> 9 `i `uc 439
 , $ -> -> 10 `i `uc 440
 , $ -> -> 12 `i `uc 441
 , $ -> -> 14 `i `uc 442
 , $ -> -> 15 `i `uc 443
 , $ -> -> 16 `i `uc 444
 , $ -> -> 18 `i `uc 445
 , $ -> -> 20 `i `uc 446
 , $ -> -> 21 `i `uc 447
 , $ -> -> 22 `i `uc 448
 , $ -> -> 24 `i `uc 449
 , $ -> -> 25 `i `uc 450
 , $ -> -> 26 `i `uc 451
 , $ -> -> 27 `i `uc 452
 , $ -> -> 28 `i `uc 453
 , $ -> -> 30 `i `uc 454
 455 ]
"568
[e :U 432 ]
[; ;aula1211.c: 569: return prox;
"569
[e ) _prox ]
[e $UE 431  ]
[; ;aula1211.c: 570: }
"570
[e :UE 431 ]
}
"572
[v _f_maq_n_primo_d `(uc ~T0 @X0 1 ef1`uc ]
{
[; ;aula1211.c: 572: unsigned char f_maq_n_primo_d(unsigned char atual){
[e :U _f_maq_n_primo_d ]
[v _atual `uc ~T0 @X0 1 r1 ]
[f ]
"573
[v _prox `uc ~T0 @X0 1 a ]
[; ;aula1211.c: 573: unsigned char prox;
[; ;aula1211.c: 574: switch(atual){
"574
[e $U 458  ]
{
[; ;aula1211.c: 575: case 30:
"575
[e :U 459 ]
[; ;aula1211.c: 576: prox = 28;
"576
[e = _prox -> -> 28 `i `uc ]
[; ;aula1211.c: 577: dd = 0x5b;
"577
[e = _dd -> -> 91 `i `uc ]
[; ;aula1211.c: 578: du = 0x7f;
"578
[e = _du -> -> 127 `i `uc ]
[; ;aula1211.c: 579: break;
"579
[e $U 457  ]
[; ;aula1211.c: 581: case 28:
"581
[e :U 460 ]
[; ;aula1211.c: 582: prox = 27;
"582
[e = _prox -> -> 27 `i `uc ]
[; ;aula1211.c: 583: dd = 0x5b;
"583
[e = _dd -> -> 91 `i `uc ]
[; ;aula1211.c: 584: du = 0x07;
"584
[e = _du -> -> 7 `i `uc ]
[; ;aula1211.c: 585: break;
"585
[e $U 457  ]
[; ;aula1211.c: 587: case 27:
"587
[e :U 461 ]
[; ;aula1211.c: 588: prox = 26;
"588
[e = _prox -> -> 26 `i `uc ]
[; ;aula1211.c: 589: dd = 0x5b;
"589
[e = _dd -> -> 91 `i `uc ]
[; ;aula1211.c: 590: du = 0x7d;
"590
[e = _du -> -> 125 `i `uc ]
[; ;aula1211.c: 591: break;
"591
[e $U 457  ]
[; ;aula1211.c: 593: case 26:
"593
[e :U 462 ]
[; ;aula1211.c: 594: prox = 25;
"594
[e = _prox -> -> 25 `i `uc ]
[; ;aula1211.c: 595: dd = 0x5b;
"595
[e = _dd -> -> 91 `i `uc ]
[; ;aula1211.c: 596: du = 0x6d;
"596
[e = _du -> -> 109 `i `uc ]
[; ;aula1211.c: 597: break;
"597
[e $U 457  ]
[; ;aula1211.c: 599: case 25:
"599
[e :U 463 ]
[; ;aula1211.c: 600: prox = 24;
"600
[e = _prox -> -> 24 `i `uc ]
[; ;aula1211.c: 601: dd = 0x5b;
"601
[e = _dd -> -> 91 `i `uc ]
[; ;aula1211.c: 602: du = 0x66;
"602
[e = _du -> -> 102 `i `uc ]
[; ;aula1211.c: 603: break;
"603
[e $U 457  ]
[; ;aula1211.c: 605: case 24:
"605
[e :U 464 ]
[; ;aula1211.c: 606: prox = 22;
"606
[e = _prox -> -> 22 `i `uc ]
[; ;aula1211.c: 607: dd = 0x5b;
"607
[e = _dd -> -> 91 `i `uc ]
[; ;aula1211.c: 608: du = 0x5b;
"608
[e = _du -> -> 91 `i `uc ]
[; ;aula1211.c: 609: break;
"609
[e $U 457  ]
[; ;aula1211.c: 611: case 22:
"611
[e :U 465 ]
[; ;aula1211.c: 612: prox = 21;
"612
[e = _prox -> -> 21 `i `uc ]
[; ;aula1211.c: 613: dd = 0x5b;
"613
[e = _dd -> -> 91 `i `uc ]
[; ;aula1211.c: 614: du = 0x06;
"614
[e = _du -> -> 6 `i `uc ]
[; ;aula1211.c: 615: break;
"615
[e $U 457  ]
[; ;aula1211.c: 617: case 21:
"617
[e :U 466 ]
[; ;aula1211.c: 618: prox = 20;
"618
[e = _prox -> -> 20 `i `uc ]
[; ;aula1211.c: 619: dd = 0x5b;
"619
[e = _dd -> -> 91 `i `uc ]
[; ;aula1211.c: 620: du = 0x3f;
"620
[e = _du -> -> 63 `i `uc ]
[; ;aula1211.c: 621: break;
"621
[e $U 457  ]
[; ;aula1211.c: 623: case 20:
"623
[e :U 467 ]
[; ;aula1211.c: 624: prox = 18;
"624
[e = _prox -> -> 18 `i `uc ]
[; ;aula1211.c: 625: dd = 0x06;
"625
[e = _dd -> -> 6 `i `uc ]
[; ;aula1211.c: 626: du = 0x7f;
"626
[e = _du -> -> 127 `i `uc ]
[; ;aula1211.c: 627: break;
"627
[e $U 457  ]
[; ;aula1211.c: 629: case 18:
"629
[e :U 468 ]
[; ;aula1211.c: 630: prox = 16;
"630
[e = _prox -> -> 16 `i `uc ]
[; ;aula1211.c: 631: dd = 0x06;
"631
[e = _dd -> -> 6 `i `uc ]
[; ;aula1211.c: 632: du = 0x7d;
"632
[e = _du -> -> 125 `i `uc ]
[; ;aula1211.c: 633: break;
"633
[e $U 457  ]
[; ;aula1211.c: 635: case 16:
"635
[e :U 469 ]
[; ;aula1211.c: 636: prox = 15;
"636
[e = _prox -> -> 15 `i `uc ]
[; ;aula1211.c: 637: dd = 0x06;
"637
[e = _dd -> -> 6 `i `uc ]
[; ;aula1211.c: 638: du = 0x6d;
"638
[e = _du -> -> 109 `i `uc ]
[; ;aula1211.c: 639: break;
"639
[e $U 457  ]
[; ;aula1211.c: 641: case 15:
"641
[e :U 470 ]
[; ;aula1211.c: 642: prox = 14;
"642
[e = _prox -> -> 14 `i `uc ]
[; ;aula1211.c: 643: dd = 0x06;
"643
[e = _dd -> -> 6 `i `uc ]
[; ;aula1211.c: 644: du = 0x66;
"644
[e = _du -> -> 102 `i `uc ]
[; ;aula1211.c: 645: break;
"645
[e $U 457  ]
[; ;aula1211.c: 647: case 14:
"647
[e :U 471 ]
[; ;aula1211.c: 648: prox = 12;
"648
[e = _prox -> -> 12 `i `uc ]
[; ;aula1211.c: 649: dd = 0x06;
"649
[e = _dd -> -> 6 `i `uc ]
[; ;aula1211.c: 650: du = 0x5b;
"650
[e = _du -> -> 91 `i `uc ]
[; ;aula1211.c: 651: break;
"651
[e $U 457  ]
[; ;aula1211.c: 653: case 12:
"653
[e :U 472 ]
[; ;aula1211.c: 654: prox = 10;
"654
[e = _prox -> -> 10 `i `uc ]
[; ;aula1211.c: 655: dd = 0x06;
"655
[e = _dd -> -> 6 `i `uc ]
[; ;aula1211.c: 656: du = 0x3f;
"656
[e = _du -> -> 63 `i `uc ]
[; ;aula1211.c: 657: break;
"657
[e $U 457  ]
[; ;aula1211.c: 659: case 10:
"659
[e :U 473 ]
[; ;aula1211.c: 660: prox = 9;
"660
[e = _prox -> -> 9 `i `uc ]
[; ;aula1211.c: 661: dd = 0x00;
"661
[e = _dd -> -> 0 `i `uc ]
[; ;aula1211.c: 662: du = 0x6f;
"662
[e = _du -> -> 111 `i `uc ]
[; ;aula1211.c: 663: break;
"663
[e $U 457  ]
[; ;aula1211.c: 665: case 9:
"665
[e :U 474 ]
[; ;aula1211.c: 666: prox = 8;
"666
[e = _prox -> -> 8 `i `uc ]
[; ;aula1211.c: 667: dd = 0x00;
"667
[e = _dd -> -> 0 `i `uc ]
[; ;aula1211.c: 668: du = 0x7f;
"668
[e = _du -> -> 127 `i `uc ]
[; ;aula1211.c: 669: break;
"669
[e $U 457  ]
[; ;aula1211.c: 671: case 8:
"671
[e :U 475 ]
[; ;aula1211.c: 672: prox = 6;
"672
[e = _prox -> -> 6 `i `uc ]
[; ;aula1211.c: 673: dd = 0x00;
"673
[e = _dd -> -> 0 `i `uc ]
[; ;aula1211.c: 674: du = 0x7d;
"674
[e = _du -> -> 125 `i `uc ]
[; ;aula1211.c: 675: break;
"675
[e $U 457  ]
[; ;aula1211.c: 677: case 6:
"677
[e :U 476 ]
[; ;aula1211.c: 678: prox = 4;
"678
[e = _prox -> -> 4 `i `uc ]
[; ;aula1211.c: 679: dd = 0x00;
"679
[e = _dd -> -> 0 `i `uc ]
[; ;aula1211.c: 680: du = 0x66;
"680
[e = _du -> -> 102 `i `uc ]
[; ;aula1211.c: 681: break;
"681
[e $U 457  ]
[; ;aula1211.c: 683: case 4:
"683
[e :U 477 ]
[; ;aula1211.c: 684: prox = 1;
"684
[e = _prox -> -> 1 `i `uc ]
[; ;aula1211.c: 685: dd = 0x00;
"685
[e = _dd -> -> 0 `i `uc ]
[; ;aula1211.c: 686: du = 0x06;
"686
[e = _du -> -> 6 `i `uc ]
[; ;aula1211.c: 687: break;
"687
[e $U 457  ]
[; ;aula1211.c: 689: case 1:
"689
[e :U 478 ]
[; ;aula1211.c: 690: prox = 30;
"690
[e = _prox -> -> 30 `i `uc ]
[; ;aula1211.c: 691: dd = 0x4f;
"691
[e = _dd -> -> 79 `i `uc ]
[; ;aula1211.c: 692: du = 0x3f;
"692
[e = _du -> -> 63 `i `uc ]
[; ;aula1211.c: 693: break;
"693
[e $U 457  ]
[; ;aula1211.c: 695: default:
"695
[e :U 479 ]
[; ;aula1211.c: 696: prox = 30;
"696
[e = _prox -> -> 30 `i `uc ]
[; ;aula1211.c: 697: dd = 0x4f;
"697
[e = _dd -> -> 79 `i `uc ]
[; ;aula1211.c: 698: du = 0x3f;
"698
[e = _du -> -> 63 `i `uc ]
[; ;aula1211.c: 699: break;
"699
[e $U 457  ]
"700
}
[; ;aula1211.c: 700: }
[e $U 457  ]
"574
[e :U 458 ]
[e [\ _atual , $ -> -> 30 `i `uc 459
 , $ -> -> 28 `i `uc 460
 , $ -> -> 27 `i `uc 461
 , $ -> -> 26 `i `uc 462
 , $ -> -> 25 `i `uc 463
 , $ -> -> 24 `i `uc 464
 , $ -> -> 22 `i `uc 465
 , $ -> -> 21 `i `uc 466
 , $ -> -> 20 `i `uc 467
 , $ -> -> 18 `i `uc 468
 , $ -> -> 16 `i `uc 469
 , $ -> -> 15 `i `uc 470
 , $ -> -> 14 `i `uc 471
 , $ -> -> 12 `i `uc 472
 , $ -> -> 10 `i `uc 473
 , $ -> -> 9 `i `uc 474
 , $ -> -> 8 `i `uc 475
 , $ -> -> 6 `i `uc 476
 , $ -> -> 4 `i `uc 477
 , $ -> -> 1 `i `uc 478
 479 ]
"700
[e :U 457 ]
[; ;aula1211.c: 701: return prox;
"701
[e ) _prox ]
[e $UE 456  ]
[; ;aula1211.c: 702: }
"702
[e :UE 456 ]
}
"704
[v _f_maq_n_3_d `(uc ~T0 @X0 1 ef1`uc ]
{
[; ;aula1211.c: 704: unsigned char f_maq_n_3_d(unsigned char atual){
[e :U _f_maq_n_3_d ]
[v _atual `uc ~T0 @X0 1 r1 ]
[f ]
"705
[v _prox `uc ~T0 @X0 1 a ]
[; ;aula1211.c: 705: unsigned char prox;
[; ;aula1211.c: 706: switch(atual){
"706
[e $U 482  ]
{
[; ;aula1211.c: 707: case 29:
"707
[e :U 483 ]
[; ;aula1211.c: 708: prox = 28;
"708
[e = _prox -> -> 28 `i `uc ]
[; ;aula1211.c: 709: dd = 0x5b;
"709
[e = _dd -> -> 91 `i `uc ]
[; ;aula1211.c: 710: du = 0x7f;
"710
[e = _du -> -> 127 `i `uc ]
[; ;aula1211.c: 711: break;
"711
[e $U 481  ]
[; ;aula1211.c: 713: case 28:
"713
[e :U 484 ]
[; ;aula1211.c: 714: prox = 26;
"714
[e = _prox -> -> 26 `i `uc ]
[; ;aula1211.c: 715: dd = 0x5b;
"715
[e = _dd -> -> 91 `i `uc ]
[; ;aula1211.c: 716: du = 0x7d;
"716
[e = _du -> -> 125 `i `uc ]
[; ;aula1211.c: 717: break;
"717
[e $U 481  ]
[; ;aula1211.c: 719: case 26:
"719
[e :U 485 ]
[; ;aula1211.c: 720: prox = 25;
"720
[e = _prox -> -> 25 `i `uc ]
[; ;aula1211.c: 721: dd = 0x5b;
"721
[e = _dd -> -> 91 `i `uc ]
[; ;aula1211.c: 722: du = 0x6d;
"722
[e = _du -> -> 109 `i `uc ]
[; ;aula1211.c: 723: break;
"723
[e $U 481  ]
[; ;aula1211.c: 725: case 25:
"725
[e :U 486 ]
[; ;aula1211.c: 726: prox = 23;
"726
[e = _prox -> -> 23 `i `uc ]
[; ;aula1211.c: 727: dd = 0x5b;
"727
[e = _dd -> -> 91 `i `uc ]
[; ;aula1211.c: 728: du = 0x4f;
"728
[e = _du -> -> 79 `i `uc ]
[; ;aula1211.c: 729: break;
"729
[e $U 481  ]
[; ;aula1211.c: 731: case 23:
"731
[e :U 487 ]
[; ;aula1211.c: 732: prox = 22;
"732
[e = _prox -> -> 22 `i `uc ]
[; ;aula1211.c: 733: dd = 0x5b;
"733
[e = _dd -> -> 91 `i `uc ]
[; ;aula1211.c: 734: du = 0x5b;
"734
[e = _du -> -> 91 `i `uc ]
[; ;aula1211.c: 735: break;
"735
[e $U 481  ]
[; ;aula1211.c: 737: case 22:
"737
[e :U 488 ]
[; ;aula1211.c: 738: prox = 20;
"738
[e = _prox -> -> 20 `i `uc ]
[; ;aula1211.c: 739: dd = 0x5b;
"739
[e = _dd -> -> 91 `i `uc ]
[; ;aula1211.c: 740: du = 0x3f;
"740
[e = _du -> -> 63 `i `uc ]
[; ;aula1211.c: 741: break;
"741
[e $U 481  ]
[; ;aula1211.c: 743: case 20:
"743
[e :U 489 ]
[; ;aula1211.c: 744: prox = 19;
"744
[e = _prox -> -> 19 `i `uc ]
[; ;aula1211.c: 745: dd = 0x06;
"745
[e = _dd -> -> 6 `i `uc ]
[; ;aula1211.c: 746: du = 0x6f;
"746
[e = _du -> -> 111 `i `uc ]
[; ;aula1211.c: 747: break;
"747
[e $U 481  ]
[; ;aula1211.c: 749: case 19:
"749
[e :U 490 ]
[; ;aula1211.c: 750: prox = 17;
"750
[e = _prox -> -> 17 `i `uc ]
[; ;aula1211.c: 751: dd = 0x06;
"751
[e = _dd -> -> 6 `i `uc ]
[; ;aula1211.c: 752: du = 0x07;
"752
[e = _du -> -> 7 `i `uc ]
[; ;aula1211.c: 753: break;
"753
[e $U 481  ]
[; ;aula1211.c: 755: case 17:
"755
[e :U 491 ]
[; ;aula1211.c: 756: prox = 16;
"756
[e = _prox -> -> 16 `i `uc ]
[; ;aula1211.c: 757: dd = 0x06;
"757
[e = _dd -> -> 6 `i `uc ]
[; ;aula1211.c: 758: du = 0x7d;
"758
[e = _du -> -> 125 `i `uc ]
[; ;aula1211.c: 759: break;
"759
[e $U 481  ]
[; ;aula1211.c: 761: case 16:
"761
[e :U 492 ]
[; ;aula1211.c: 762: prox = 14;
"762
[e = _prox -> -> 14 `i `uc ]
[; ;aula1211.c: 763: dd = 0x06;
"763
[e = _dd -> -> 6 `i `uc ]
[; ;aula1211.c: 764: du = 0x66;
"764
[e = _du -> -> 102 `i `uc ]
[; ;aula1211.c: 765: break;
"765
[e $U 481  ]
[; ;aula1211.c: 767: case 14:
"767
[e :U 493 ]
[; ;aula1211.c: 768: prox = 13;
"768
[e = _prox -> -> 13 `i `uc ]
[; ;aula1211.c: 769: dd = 0x06;
"769
[e = _dd -> -> 6 `i `uc ]
[; ;aula1211.c: 770: du = 0x4f;
"770
[e = _du -> -> 79 `i `uc ]
[; ;aula1211.c: 771: break;
"771
[e $U 481  ]
[; ;aula1211.c: 773: case 13:
"773
[e :U 494 ]
[; ;aula1211.c: 774: prox = 11;
"774
[e = _prox -> -> 11 `i `uc ]
[; ;aula1211.c: 775: dd = 0x06;
"775
[e = _dd -> -> 6 `i `uc ]
[; ;aula1211.c: 776: du = 0x06;
"776
[e = _du -> -> 6 `i `uc ]
[; ;aula1211.c: 777: break;
"777
[e $U 481  ]
[; ;aula1211.c: 779: case 11:
"779
[e :U 495 ]
[; ;aula1211.c: 780: prox = 10;
"780
[e = _prox -> -> 10 `i `uc ]
[; ;aula1211.c: 781: dd = 0x06;
"781
[e = _dd -> -> 6 `i `uc ]
[; ;aula1211.c: 782: du = 0x3f;
"782
[e = _du -> -> 63 `i `uc ]
[; ;aula1211.c: 783: break;
"783
[e $U 481  ]
[; ;aula1211.c: 785: case 10:
"785
[e :U 496 ]
[; ;aula1211.c: 786: prox = 8;
"786
[e = _prox -> -> 8 `i `uc ]
[; ;aula1211.c: 787: dd = 0x00;
"787
[e = _dd -> -> 0 `i `uc ]
[; ;aula1211.c: 788: du = 0x7f;
"788
[e = _du -> -> 127 `i `uc ]
[; ;aula1211.c: 789: break;
"789
[e $U 481  ]
[; ;aula1211.c: 791: case 8:
"791
[e :U 497 ]
[; ;aula1211.c: 792: prox = 7;
"792
[e = _prox -> -> 7 `i `uc ]
[; ;aula1211.c: 793: dd = 0x00;
"793
[e = _dd -> -> 0 `i `uc ]
[; ;aula1211.c: 794: du = 0x07;
"794
[e = _du -> -> 7 `i `uc ]
[; ;aula1211.c: 795: break;
"795
[e $U 481  ]
[; ;aula1211.c: 797: case 7:
"797
[e :U 498 ]
[; ;aula1211.c: 798: prox = 5;
"798
[e = _prox -> -> 5 `i `uc ]
[; ;aula1211.c: 799: dd = 0x00;
"799
[e = _dd -> -> 0 `i `uc ]
[; ;aula1211.c: 800: du = 0x6d;
"800
[e = _du -> -> 109 `i `uc ]
[; ;aula1211.c: 801: break;
"801
[e $U 481  ]
[; ;aula1211.c: 803: case 5:
"803
[e :U 499 ]
[; ;aula1211.c: 804: prox = 4;
"804
[e = _prox -> -> 4 `i `uc ]
[; ;aula1211.c: 805: dd = 0x00;
"805
[e = _dd -> -> 0 `i `uc ]
[; ;aula1211.c: 806: du = 0x66;
"806
[e = _du -> -> 102 `i `uc ]
[; ;aula1211.c: 807: break;
"807
[e $U 481  ]
[; ;aula1211.c: 809: case 4:
"809
[e :U 500 ]
[; ;aula1211.c: 810: prox = 2;
"810
[e = _prox -> -> 2 `i `uc ]
[; ;aula1211.c: 811: dd = 0x00;
"811
[e = _dd -> -> 0 `i `uc ]
[; ;aula1211.c: 812: du = 0x5b;
"812
[e = _du -> -> 91 `i `uc ]
[; ;aula1211.c: 813: break;
"813
[e $U 481  ]
[; ;aula1211.c: 815: case 2:
"815
[e :U 501 ]
[; ;aula1211.c: 816: prox = 1;
"816
[e = _prox -> -> 1 `i `uc ]
[; ;aula1211.c: 817: dd = 0x00;
"817
[e = _dd -> -> 0 `i `uc ]
[; ;aula1211.c: 818: du = 0x06;
"818
[e = _du -> -> 6 `i `uc ]
[; ;aula1211.c: 819: break;
"819
[e $U 481  ]
[; ;aula1211.c: 821: case 1:
"821
[e :U 502 ]
[; ;aula1211.c: 822: prox = 29;
"822
[e = _prox -> -> 29 `i `uc ]
[; ;aula1211.c: 823: dd = 0x5b;
"823
[e = _dd -> -> 91 `i `uc ]
[; ;aula1211.c: 824: du = 0x6f;
"824
[e = _du -> -> 111 `i `uc ]
[; ;aula1211.c: 825: break;
"825
[e $U 481  ]
[; ;aula1211.c: 827: default:
"827
[e :U 503 ]
[; ;aula1211.c: 828: prox = 29;
"828
[e = _prox -> -> 29 `i `uc ]
[; ;aula1211.c: 829: dd = 0x5b;
"829
[e = _dd -> -> 91 `i `uc ]
[; ;aula1211.c: 830: du = 0x6f;
"830
[e = _du -> -> 111 `i `uc ]
[; ;aula1211.c: 831: break;
"831
[e $U 481  ]
"832
}
[; ;aula1211.c: 832: }
[e $U 481  ]
"706
[e :U 482 ]
[e [\ _atual , $ -> -> 29 `i `uc 483
 , $ -> -> 28 `i `uc 484
 , $ -> -> 26 `i `uc 485
 , $ -> -> 25 `i `uc 486
 , $ -> -> 23 `i `uc 487
 , $ -> -> 22 `i `uc 488
 , $ -> -> 20 `i `uc 489
 , $ -> -> 19 `i `uc 490
 , $ -> -> 17 `i `uc 491
 , $ -> -> 16 `i `uc 492
 , $ -> -> 14 `i `uc 493
 , $ -> -> 13 `i `uc 494
 , $ -> -> 11 `i `uc 495
 , $ -> -> 10 `i `uc 496
 , $ -> -> 8 `i `uc 497
 , $ -> -> 7 `i `uc 498
 , $ -> -> 5 `i `uc 499
 , $ -> -> 4 `i `uc 500
 , $ -> -> 2 `i `uc 501
 , $ -> -> 1 `i `uc 502
 503 ]
"832
[e :U 481 ]
[; ;aula1211.c: 833: return prox;
"833
[e ) _prox ]
[e $UE 480  ]
[; ;aula1211.c: 834: }
"834
[e :UE 480 ]
}
