INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/ip/clk_12M/clk_12M_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_12M_clk_12M_clk_wiz
INFO: [VRFC 10-307] analyzing entity clk_12M
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/package_dsed.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/FSMD_microphone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSMD_microphone
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/audio_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audio_interface
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/en_4_cycles.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity en_4_cycles
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/pwm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/controlador.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlador
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sim_1/new/controlador_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlador_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/FSMD_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSMD_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sim_1/new/audio_interface_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audio_interface_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sim_1/new/pwm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwm_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sim_1/new/en_4_cycles_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity en_4_cycles_tb
