{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541432536458 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541432536467 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 05 16:42:16 2018 " "Processing started: Mon Nov 05 16:42:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541432536467 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541432536467 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pruebaI2C -c pruebaI2C " "Command: quartus_map --read_settings_files=on --write_settings_files=off pruebaI2C -c pruebaI2C" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541432536467 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1541432537323 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1541432537323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pruebai2c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pruebai2c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pruebaI2C-a " "Found design unit 1: pruebaI2C-a" {  } { { "pruebaI2C.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaI2C/pruebaI2C.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541432547128 ""} { "Info" "ISGN_ENTITY_NAME" "1 pruebaI2C " "Found entity 1: pruebaI2C" {  } { { "pruebaI2C.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaI2C/pruebaI2C.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541432547128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541432547128 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pruebaI2C " "Elaborating entity \"pruebaI2C\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1541432547165 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "idle pruebaI2C.vhd(26) " "VHDL Signal Declaration warning at pruebaI2C.vhd(26): used explicit default value for signal \"idle\" because signal was never assigned a value" {  } { { "pruebaI2C.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaI2C/pruebaI2C.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1541432547166 "|pruebaI2C"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd pruebaI2C.vhd(29) " "Verilog HDL or VHDL warning at pruebaI2C.vhd(29): object \"cmd\" assigned a value but never read" {  } { { "pruebaI2C.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaI2C/pruebaI2C.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1541432547166 "|pruebaI2C"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data pruebaI2C.vhd(30) " "Verilog HDL or VHDL warning at pruebaI2C.vhd(30): object \"data\" assigned a value but never read" {  } { { "pruebaI2C.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaI2C/pruebaI2C.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1541432547166 "|pruebaI2C"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cmd_rdy pruebaI2C.vhd(32) " "VHDL Signal Declaration warning at pruebaI2C.vhd(32): used explicit default value for signal \"cmd_rdy\" because signal was never assigned a value" {  } { { "pruebaI2C.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaI2C/pruebaI2C.vhd" 32 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1541432547166 "|pruebaI2C"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "data_rdy pruebaI2C.vhd(33) " "VHDL Signal Declaration warning at pruebaI2C.vhd(33): used explicit default value for signal \"data_rdy\" because signal was never assigned a value" {  } { { "pruebaI2C.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaI2C/pruebaI2C.vhd" 33 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1541432547166 "|pruebaI2C"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ack pruebaI2C.vhd(34) " "VHDL Signal Declaration warning at pruebaI2C.vhd(34): used explicit default value for signal \"ack\" because signal was never assigned a value" {  } { { "pruebaI2C.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaI2C/pruebaI2C.vhd" 34 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1541432547166 "|pruebaI2C"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "data_addr pruebaI2C.vhd(46) " "VHDL Signal Declaration warning at pruebaI2C.vhd(46): used explicit default value for signal \"data_addr\" because signal was never assigned a value" {  } { { "pruebaI2C.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaI2C/pruebaI2C.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1541432547166 "|pruebaI2C"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "es pruebaI2C.vhd(116) " "VHDL Process Statement warning at pruebaI2C.vhd(116): signal \"es\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pruebaI2C.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaI2C/pruebaI2C.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541432547167 "|pruebaI2C"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "SDA pruebaI2C.vhd(184) " "Can't resolve multiple constant drivers for net \"SDA\" at pruebaI2C.vhd(184)" {  } { { "pruebaI2C.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaI2C/pruebaI2C.vhd" 184 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541432547182 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "pruebaI2C.vhd(154) " "Constant driver at pruebaI2C.vhd(154)" {  } { { "pruebaI2C.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaI2C/pruebaI2C.vhd" 154 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541432547182 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1541432547182 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "725 " "Peak virtual memory: 725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541432547303 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 05 16:42:27 2018 " "Processing ended: Mon Nov 05 16:42:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541432547303 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541432547303 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541432547303 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541432547303 ""}
