
<style>
  table {
    width:70%;
    margin-left: auto;
    margin-right: auto
  }
  svg {
    width:68%;
    height:30%;
    display:block;  
    margin-left: auto;
    margin-right: auto
  }
  h1, h2, h3, h4 {
    margin-left:1.5%;
    width:98%;
    font-weight:bold
  }
  code {
    color:#545253;
  }
  p {
    width: 98%;
    color:black;
    margin-top:5px;
    margin-bottom:5px 
  }
  * {
    color:black;
    line-height: 1.6;
  }
  li{
    margin: 20px 0;
  }
  #function_return{
    font-weight: bold;
    color:green;
  }
  #teroshdl_description, li {
    width: 95%;
    margin-left:2%;
    margin-right:2%;
  }
  #function_arguments{
    color:black;
  }
  #descriptions{
    width: 90%;
    margin-left:5.5%;
    margin-right:3%;
  }
  div.templateTerosHDL {
    background-color: white;
    position:absolute;
  }
  td, th {
    padding:2px; 
    border: 1px solid grey;
  }
  th {
    background-color: #ffd78c;
  }
  tr:hover {
    background-color: #ddd;
  }
  tr:nth-child(even){
    background-color: #f2f2f2;
  }
</style>
<div id="teroshdl" class='templateTerosHDL'>
<a id=neorv32_imem><h1 id="entity-neorv32_imem">Entity: neorv32_imem</h1></a><h2 id="diagram">Diagram</h2><p><svg xmlns="http://www.w3.org/2000/svg" version="1.1" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:svgjs="http://svgjs.com/svgjs" viewBox="0 0 911.6666666666666 210"><svg id="SvgjsSvg1002" width="2" height="0" focusable="false" style="overflow:hidden;top:-100%;left:-100%;position:absolute;opacity:0"><polyline id="SvgjsPolyline1003" points="345,0 360,0"></polyline><path id="SvgjsPath1004" d="M0 0 "></path></svg><rect id="SvgjsRect1006" width="206.66666666666663" height="70" fill="black" x="360" y="0"></rect><rect id="SvgjsRect1007" width="202.66666666666663" height="65" fill="#bdecb6" x="362" y="2"></rect><text id="SvgjsText1008" font-family="Helvetica" x="340" y="-5.698437500000001" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1009" dy="26" x="340" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(31 downto 0) </tspan></text><text id="SvgjsText1010" font-family="Helvetica" x="375" y="-5.698437500000001" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1011" dy="26" x="375" svgjs:data="{&quot;newLined&quot;:true}">   IMEM_BASE </tspan></text><line id="SvgjsLine1012" x1="345" y1="15" x2="360" y2="15" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1013" font-family="Helvetica" x="340" y="14.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1014" dy="26" x="340" svgjs:data="{&quot;newLined&quot;:true}">   natural </tspan></text><text id="SvgjsText1015" font-family="Helvetica" x="375" y="14.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1016" dy="26" x="375" svgjs:data="{&quot;newLined&quot;:true}">   IMEM_SIZE </tspan></text><line id="SvgjsLine1017" x1="345" y1="35" x2="360" y2="35" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1018" font-family="Helvetica" x="340" y="34.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1019" dy="26" x="340" svgjs:data="{&quot;newLined&quot;:true}">   boolean </tspan></text><text id="SvgjsText1020" font-family="Helvetica" x="375" y="34.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1021" dy="26" x="375" svgjs:data="{&quot;newLined&quot;:true}">   IMEM_AS_IROM </tspan></text><line id="SvgjsLine1022" x1="345" y1="55" x2="360" y2="55" stroke-linecap="rec" stroke="black" stroke-width="5"></line><rect id="SvgjsRect1023" width="206.66666666666663" height="130" fill="black" x="360" y="75"></rect><rect id="SvgjsRect1024" width="202.66666666666663" height="125" fill="#fdfd96" x="362" y="77"></rect><text id="SvgjsText1025" font-family="Helvetica" x="340" y="69.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1026" dy="26" x="340" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1027" font-family="Helvetica" x="375" y="69.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1028" dy="26" x="375" svgjs:data="{&quot;newLined&quot;:true}">   clk_i </tspan></text><line id="SvgjsLine1029" x1="345" y1="90" x2="360" y2="90" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1030" font-family="Helvetica" x="340" y="89.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1031" dy="26" x="340" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1032" font-family="Helvetica" x="375" y="89.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1033" dy="26" x="375" svgjs:data="{&quot;newLined&quot;:true}">   rden_i </tspan></text><line id="SvgjsLine1034" x1="345" y1="110" x2="360" y2="110" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1035" font-family="Helvetica" x="340" y="109.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1036" dy="26" x="340" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1037" font-family="Helvetica" x="375" y="109.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1038" dy="26" x="375" svgjs:data="{&quot;newLined&quot;:true}">   wren_i </tspan></text><line id="SvgjsLine1039" x1="345" y1="130" x2="360" y2="130" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1040" font-family="Helvetica" x="340" y="129.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1041" dy="26" x="340" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(03 downto 0) </tspan></text><text id="SvgjsText1042" font-family="Helvetica" x="375" y="129.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1043" dy="26" x="375" svgjs:data="{&quot;newLined&quot;:true}">   ben_i </tspan></text><line id="SvgjsLine1044" x1="345" y1="150" x2="360" y2="150" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1045" font-family="Helvetica" x="340" y="149.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1046" dy="26" x="340" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(31 downto 0) </tspan></text><text id="SvgjsText1047" font-family="Helvetica" x="375" y="149.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1048" dy="26" x="375" svgjs:data="{&quot;newLined&quot;:true}">   addr_i </tspan></text><line id="SvgjsLine1049" x1="345" y1="170" x2="360" y2="170" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1050" font-family="Helvetica" x="340" y="169.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1051" dy="26" x="340" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(31 downto 0) </tspan></text><text id="SvgjsText1052" font-family="Helvetica" x="375" y="169.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1053" dy="26" x="375" svgjs:data="{&quot;newLined&quot;:true}">   data_i </tspan></text><line id="SvgjsLine1054" x1="345" y1="190" x2="360" y2="190" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1055" font-family="Helvetica" x="586.6666666666666" y="69.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1056" dy="26" x="586.6666666666666" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(31 downto 0) </tspan></text><text id="SvgjsText1057" font-family="Helvetica" x="551.6666666666666" y="69.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1058" dy="26" x="551.6666666666666" svgjs:data="{&quot;newLined&quot;:true}">   data_o </tspan></text><line id="SvgjsLine1059" x1="566.6666666666666" y1="90" x2="581.6666666666666" y2="90" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1060" font-family="Helvetica" x="586.6666666666666" y="89.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1061" dy="26" x="586.6666666666666" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1062" font-family="Helvetica" x="551.6666666666666" y="89.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1063" dy="26" x="551.6666666666666" svgjs:data="{&quot;newLined&quot;:true}">   ack_o </tspan></text><line id="SvgjsLine1064" x1="566.6666666666666" y1="110" x2="581.6666666666666" y2="110" stroke-linecap="rec" stroke="black" stroke-width="5"></line></svg></p><h2 id="description">Description</h2><div id="teroshdl_description"><p>################################################################################################# # << NEORV32 - Processor-internal instruction memory (IMEM) >&gt;                                  # # <strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong></em>* # # This memory includes the in-place executable image of the application. See the                # # processor's documentary to get more information.                                              # # Note: IMEM is split up into four 8-bit memories - some EDA tools have problems to synthesize  # # a pre-initialized 32-bit memory with byte-enable signals.                                     # # <strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong></em>* # # BSD 3-Clause License                                                                          # #                                                                                               # # Copyright (c) 2021, Stephan Nolting. All rights reserved.                                     # #                                                                                               # # Redistribution and use in source and binary forms, with or without modification, are          # # permitted provided that the following conditions are met:                                     # #                                                                                               # # 1. Redistributions of source code must retain the above copyright notice, this list of        # #    conditions and the following disclaimer.                                                   # #                                                                                               # # 2. Redistributions in binary form must reproduce the above copyright notice, this list of     # #    conditions and the following disclaimer in the documentation and/or other materials        # #    provided with the distribution.                                                            # #                                                                                               # # 3. Neither the name of the copyright holder nor the names of its contributors may be used to  # #    endorse or promote products derived from this software without specific prior written      # #    permission.                                                                                # #                                                                                               # # THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS   # # OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF               # # MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE    # # COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,     # # EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE # # GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED    # # AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING     # # NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED  # # OF THE POSSIBILITY OF SUCH DAMAGE.                                                            # # <strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong></em>* # # The NEORV32 Processor - <a href="https://github.com/stnolting/neorv32">https://github.com/stnolting/neorv32</a>              (c) Stephan Nolting # ################################################################################################# this file is generated by the image generator</p></div><h2 id="generics">Generics</h2>
<table>
<thead>
<tr>
<th id="generic_name">Generic name</th>
<th id="type">Type</th>
<th id="value">Value</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMEM_BASE</td>
<td>std_ulogic_vector(31 downto 0)</td>
<td>x"00000000"</td>
<td>memory base address</td>
</tr>
<tr>
<td>IMEM_SIZE</td>
<td>natural</td>
<td>4*1024</td>
<td>processor-internal instruction memory size in bytes</td>
</tr>
<tr>
<td>IMEM_AS_IROM</td>
<td>boolean</td>
<td>false</td>
<td>implement IMEM as pre-initialized read-only memory?</td>
</tr>
</tbody>
</table>
<h2 id="ports">Ports</h2>
<table>
<thead>
<tr>
<th id="port_name">Port name</th>
<th id="direction">Direction</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>clk_i</td>
<td>in</td>
<td>std_ulogic</td>
<td>global clock line</td>
</tr>
<tr>
<td>rden_i</td>
<td>in</td>
<td>std_ulogic</td>
<td>read enable</td>
</tr>
<tr>
<td>wren_i</td>
<td>in</td>
<td>std_ulogic</td>
<td>write enable</td>
</tr>
<tr>
<td>ben_i</td>
<td>in</td>
<td>std_ulogic_vector(03 downto 0)</td>
<td>byte write enable</td>
</tr>
<tr>
<td>addr_i</td>
<td>in</td>
<td>std_ulogic_vector(31 downto 0)</td>
<td>address</td>
</tr>
<tr>
<td>data_i</td>
<td>in</td>
<td>std_ulogic_vector(31 downto 0)</td>
<td>data in</td>
</tr>
<tr>
<td>data_o</td>
<td>out</td>
<td>std_ulogic_vector(31 downto 0)</td>
<td>data out</td>
</tr>
<tr>
<td>ack_o</td>
<td>out</td>
<td>std_ulogic</td>
<td>transfer acknowledge</td>
</tr>
</tbody>
</table><h2 id="signals">Signals</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>acc_en</td>
<td>std_ulogic</td>
<td>local signals --</td>
</tr>
<tr>
<td>rdata</td>
<td>std_ulogic_vector(31 downto 0)</td>
<td></td>
</tr>
<tr>
<td>rden</td>
<td>std_ulogic</td>
<td></td>
</tr>
<tr>
<td>addr</td>
<td>std_ulogic_vector(index_size_f(IMEM_SIZE/4)-1 downto 0)</td>
<td></td>
</tr>
<tr>
<td>mem_rom_rd</td>
<td>std_ulogic_vector(31 downto 0)</td>
<td>read data --</td>
</tr>
<tr>
<td>mem_ram_b0</td>
<td>mem8_t(0 to IMEM_SIZE/4-1)</td>
<td>-------------------------------------------------------------------------------------------------------------- --The memory (RAM) is built from 4 individual byte-wide memories b0..b3, since some synthesis tools have         --problems with 32-bit memories that provide dedicated byte-enable signals AND/OR with multi-dimensional arrays. ---------------------------------------------------------------------------------------------------------------- --RAM - not initialized at all --</td>
</tr>
<tr>
<td>mem_ram_b1</td>
<td>mem8_t(0 to IMEM_SIZE/4-1)</td>
<td></td>
</tr>
<tr>
<td>mem_ram_b2</td>
<td>mem8_t(0 to IMEM_SIZE/4-1)</td>
<td></td>
</tr>
<tr>
<td>mem_ram_b3</td>
<td>mem8_t(0 to IMEM_SIZE/4-1)</td>
<td></td>
</tr>
<tr>
<td>mem_b0_rd</td>
<td>std_ulogic_vector(7 downto 0)</td>
<td>read data --</td>
</tr>
<tr>
<td>mem_b1_rd</td>
<td>std_ulogic_vector(7 downto 0)</td>
<td>read data --</td>
</tr>
<tr>
<td>mem_b2_rd</td>
<td>std_ulogic_vector(7 downto 0)</td>
<td>read data --</td>
</tr>
<tr>
<td>mem_b3_rd</td>
<td>std_ulogic_vector(7 downto 0)</td>
<td>read data --</td>
</tr>
</tbody>
</table>
<h2 id="constants">Constants</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="value">Value</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>hi_abb_c</td>
<td>natural</td>
<td>31</td>
<td>high address boundary bit</td>
</tr>
<tr>
<td>lo_abb_c</td>
<td>natural</td>
<td>index_size_f(IMEM_SIZE)</td>
<td>low address boundary bit</td>
</tr>
<tr>
<td>imem_app_size_c</td>
<td>natural</td>
<td>(application_init_image'length)*4</td>
<td>--------------------------- --IMEM as pre-initialized ROM ----------------------------- --application (image) size in bytes --</td>
</tr>
<tr>
<td>mem_rom</td>
<td>mem32_t(0 to IMEM_SIZE/4-1)</td>
<td>mem32_init_f(application_init_image, IMEM_SIZE/4)</td>
<td>ROM - initialized with executable code --</td>
</tr>
</tbody>
</table><h2 id="processes">Processes</h2><ul>
<li>bus_feedback: ( clk_i )</li>
</ul><div id="descriptions"><p><strong>Description</strong></p>
<h2 id="bus-feedback----------------------------------------------------------------------------">Bus Feedback ---------------------------------------------------------------------------</h2></div><br><br><br><br><br><br>