{"0.1.2":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"","docs_url":null,"download_url":"https://github.com/sgherbst/svreal/archive/v0.1.2.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/svreal","keywords":"fixed-point,fixed point,verilog,system-verilog,system verilog,synthesizable,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"svreal","package_url":"https://pypi.org/project/svreal/","platform":"","project_url":"https://pypi.org/project/svreal/","project_urls":{"Download":"https://github.com/sgherbst/svreal/archive/v0.1.2.tar.gz","Homepage":"https://github.com/sgherbst/svreal"},"provides_extra":null,"release_url":"https://pypi.org/project/svreal/0.1.2/","requires_dist":null,"requires_python":"","summary":"Library for working with fixed-point numbers in SystemVerilog","version":"0.1.2","yanked":false,"yanked_reason":null},"last_serial":8655108,"urls":[{"comment_text":"","digests":{"blake2b_256":"056fc8706079d94aa652dfc77a0522f4d44627f8f14d91310b13fdc7b6e34dad","md5":"8b3b27b1716352d85ce3fab5ef71fdab","sha256":"36dea8f92324b9b1075e15fde078bfcfdee933e4103ac76aebaf43158c0bb292"},"downloads":-1,"filename":"svreal-0.1.2.tar.gz","has_sig":false,"md5_digest":"8b3b27b1716352d85ce3fab5ef71fdab","packagetype":"sdist","python_version":"source","requires_python":null,"size":897,"upload_time":"2020-01-16T21:56:40","upload_time_iso_8601":"2020-01-16T21:56:40.254891Z","url":"https://files.pythonhosted.org/packages/05/6f/c8706079d94aa652dfc77a0522f4d44627f8f14d91310b13fdc7b6e34dad/svreal-0.1.2.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.1.3":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/svreal/archive/v0.1.3.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/svreal","keywords":"fixed-point,fixed point,verilog,system-verilog,system verilog,synthesizable,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"svreal","package_url":"https://pypi.org/project/svreal/","platform":"","project_url":"https://pypi.org/project/svreal/","project_urls":{"Download":"https://github.com/sgherbst/svreal/archive/v0.1.3.tar.gz","Homepage":"https://github.com/sgherbst/svreal"},"provides_extra":null,"release_url":"https://pypi.org/project/svreal/0.1.3/","requires_dist":null,"requires_python":">=3.7","summary":"Library for working with fixed-point numbers in SystemVerilog","version":"0.1.3","yanked":false,"yanked_reason":null},"last_serial":8655108,"urls":[{"comment_text":"","digests":{"blake2b_256":"bf77968e85b94707321d0ded686e91ea379706bba3c0d6dec540071c1107f866","md5":"516d844a9c026525508015778fe8be77","sha256":"4009fe15476191ff23cdcfd536e5bf0088f8fff66feca51aa82d91b3c109fdd8"},"downloads":-1,"filename":"svreal-0.1.3.tar.gz","has_sig":false,"md5_digest":"516d844a9c026525508015778fe8be77","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":10100,"upload_time":"2020-01-16T22:16:08","upload_time_iso_8601":"2020-01-16T22:16:08.225310Z","url":"https://files.pythonhosted.org/packages/bf/77/968e85b94707321d0ded686e91ea379706bba3c0d6dec540071c1107f866/svreal-0.1.3.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.1.4":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/svreal/archive/v0.1.4.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/svreal","keywords":"fixed-point,fixed point,verilog,system-verilog,system verilog,synthesizable,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"svreal","package_url":"https://pypi.org/project/svreal/","platform":"","project_url":"https://pypi.org/project/svreal/","project_urls":{"Download":"https://github.com/sgherbst/svreal/archive/v0.1.4.tar.gz","Homepage":"https://github.com/sgherbst/svreal"},"provides_extra":null,"release_url":"https://pypi.org/project/svreal/0.1.4/","requires_dist":null,"requires_python":">=3.7","summary":"Library for working with fixed-point numbers in SystemVerilog","version":"0.1.4","yanked":false,"yanked_reason":null},"last_serial":8655108,"urls":[{"comment_text":"","digests":{"blake2b_256":"32a99a29cf02b0518f5dee8f08aa3f3ad2eff52f838f31933139d3a646d36df2","md5":"efafa8d15358f26d5ea2b920f11d86be","sha256":"fc0b971b0fd0791439f4264cf974a6551afc95b55d57f1edad5cb7b249e65663"},"downloads":-1,"filename":"svreal-0.1.4.tar.gz","has_sig":false,"md5_digest":"efafa8d15358f26d5ea2b920f11d86be","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":14545,"upload_time":"2020-01-16T22:22:12","upload_time_iso_8601":"2020-01-16T22:22:12.210818Z","url":"https://files.pythonhosted.org/packages/32/a9/9a29cf02b0518f5dee8f08aa3f3ad2eff52f838f31933139d3a646d36df2/svreal-0.1.4.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.1.5":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/svreal/archive/v0.1.5.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/svreal","keywords":"fixed-point,fixed point,verilog,system-verilog,system verilog,synthesizable,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"svreal","package_url":"https://pypi.org/project/svreal/","platform":"","project_url":"https://pypi.org/project/svreal/","project_urls":{"Download":"https://github.com/sgherbst/svreal/archive/v0.1.5.tar.gz","Homepage":"https://github.com/sgherbst/svreal"},"provides_extra":null,"release_url":"https://pypi.org/project/svreal/0.1.5/","requires_dist":null,"requires_python":">=3.7","summary":"Library for working with fixed-point numbers in SystemVerilog","version":"0.1.5","yanked":false,"yanked_reason":null},"last_serial":8655108,"urls":[{"comment_text":"","digests":{"blake2b_256":"71675bb9e9db28f65541c8f378292feee1b9c126b4683ec4b04e099e69e12444","md5":"b18ee6c1ae5b8bdbce3fe800e6ba4798","sha256":"ec8eb786f816ddaf94a9afe6aa3091e209c91ba478c7bc7fa836704e2855e352"},"downloads":-1,"filename":"svreal-0.1.5.tar.gz","has_sig":false,"md5_digest":"b18ee6c1ae5b8bdbce3fe800e6ba4798","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":19492,"upload_time":"2020-01-16T22:36:05","upload_time_iso_8601":"2020-01-16T22:36:05.155928Z","url":"https://files.pythonhosted.org/packages/71/67/5bb9e9db28f65541c8f378292feee1b9c126b4683ec4b04e099e69e12444/svreal-0.1.5.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.1.6":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/svreal/archive/v0.1.6.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/svreal","keywords":"fixed-point,fixed point,verilog,system-verilog,system verilog,synthesizable,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"svreal","package_url":"https://pypi.org/project/svreal/","platform":"","project_url":"https://pypi.org/project/svreal/","project_urls":{"Download":"https://github.com/sgherbst/svreal/archive/v0.1.6.tar.gz","Homepage":"https://github.com/sgherbst/svreal"},"provides_extra":null,"release_url":"https://pypi.org/project/svreal/0.1.6/","requires_dist":null,"requires_python":">=3.7","summary":"Library for working with fixed-point numbers in SystemVerilog","version":"0.1.6","yanked":false,"yanked_reason":null},"last_serial":8655108,"urls":[{"comment_text":"","digests":{"blake2b_256":"886639e607f6221da24ace31c38861b76e5f45da37565cc2624f735a786836f2","md5":"462ae36758169a96a3ee67fd72c94b05","sha256":"6ddbee85a248e335da8b28d69282bc3bfbda176ce5e0c0167844b5c4e8619365"},"downloads":-1,"filename":"svreal-0.1.6.tar.gz","has_sig":false,"md5_digest":"462ae36758169a96a3ee67fd72c94b05","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":19482,"upload_time":"2020-01-16T22:46:04","upload_time_iso_8601":"2020-01-16T22:46:04.790114Z","url":"https://files.pythonhosted.org/packages/88/66/39e607f6221da24ace31c38861b76e5f45da37565cc2624f735a786836f2/svreal-0.1.6.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.1.7":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/svreal/archive/v0.1.7.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/svreal","keywords":"fixed-point,fixed point,verilog,system-verilog,system verilog,synthesizable,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"svreal","package_url":"https://pypi.org/project/svreal/","platform":"","project_url":"https://pypi.org/project/svreal/","project_urls":{"Download":"https://github.com/sgherbst/svreal/archive/v0.1.7.tar.gz","Homepage":"https://github.com/sgherbst/svreal"},"provides_extra":null,"release_url":"https://pypi.org/project/svreal/0.1.7/","requires_dist":null,"requires_python":">=3.7","summary":"Library for working with fixed-point numbers in SystemVerilog","version":"0.1.7","yanked":false,"yanked_reason":null},"last_serial":8655108,"urls":[{"comment_text":"","digests":{"blake2b_256":"d5fbe054c3bbdbf903fe8ed781bf6e519b163c148ce9c1fde822b50eaf9816bf","md5":"3dfe05a3b2b004f62e4639c7a9125287","sha256":"2f389f640467c89ee19cec3cd76a26416589adf41963de29012b924dfab59c30"},"downloads":-1,"filename":"svreal-0.1.7.tar.gz","has_sig":false,"md5_digest":"3dfe05a3b2b004f62e4639c7a9125287","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":22932,"upload_time":"2020-01-17T01:16:17","upload_time_iso_8601":"2020-01-17T01:16:17.822038Z","url":"https://files.pythonhosted.org/packages/d5/fb/e054c3bbdbf903fe8ed781bf6e519b163c148ce9c1fde822b50eaf9816bf/svreal-0.1.7.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.1.8":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/svreal/archive/v0.1.8.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/svreal","keywords":"fixed-point,fixed point,verilog,system-verilog,system verilog,synthesizable,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"svreal","package_url":"https://pypi.org/project/svreal/","platform":"","project_url":"https://pypi.org/project/svreal/","project_urls":{"Download":"https://github.com/sgherbst/svreal/archive/v0.1.8.tar.gz","Homepage":"https://github.com/sgherbst/svreal"},"provides_extra":null,"release_url":"https://pypi.org/project/svreal/0.1.8/","requires_dist":null,"requires_python":">=3.7","summary":"Library for working with fixed-point numbers in SystemVerilog","version":"0.1.8","yanked":false,"yanked_reason":null},"last_serial":8655108,"urls":[{"comment_text":"","digests":{"blake2b_256":"b091d695c7566ea7c36d9ef26b4c64f41e591f7023b4f844efbf630c765f889b","md5":"0b02ed70284356be8600e8b8d59b2e51","sha256":"7abe4daec4ee7a06dc535ad16980c537614be84809200c86897a8f1a651d2458"},"downloads":-1,"filename":"svreal-0.1.8.tar.gz","has_sig":false,"md5_digest":"0b02ed70284356be8600e8b8d59b2e51","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":19486,"upload_time":"2020-01-21T00:13:55","upload_time_iso_8601":"2020-01-21T00:13:55.626592Z","url":"https://files.pythonhosted.org/packages/b0/91/d695c7566ea7c36d9ef26b4c64f41e591f7023b4f844efbf630c765f889b/svreal-0.1.8.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.1.9":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/svreal/archive/v0.1.9.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/svreal","keywords":"fixed-point,fixed point,verilog,system-verilog,system verilog,synthesizable,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"svreal","package_url":"https://pypi.org/project/svreal/","platform":"","project_url":"https://pypi.org/project/svreal/","project_urls":{"Download":"https://github.com/sgherbst/svreal/archive/v0.1.9.tar.gz","Homepage":"https://github.com/sgherbst/svreal"},"provides_extra":null,"release_url":"https://pypi.org/project/svreal/0.1.9/","requires_dist":null,"requires_python":">=3.7","summary":"Library for working with fixed-point numbers in SystemVerilog","version":"0.1.9","yanked":false,"yanked_reason":null},"last_serial":8655108,"urls":[{"comment_text":"","digests":{"blake2b_256":"0ebde167cec88ffe1e7fe1de2547e889d35ae527704c867d1345ee0b0e6db4cf","md5":"e917ed45252c61599376ce671837a47a","sha256":"02b51818002184162442d368f6b50d718d981026991b43995028d156f977a76e"},"downloads":-1,"filename":"svreal-0.1.9.tar.gz","has_sig":false,"md5_digest":"e917ed45252c61599376ce671837a47a","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":19501,"upload_time":"2020-01-21T02:33:51","upload_time_iso_8601":"2020-01-21T02:33:51.231251Z","url":"https://files.pythonhosted.org/packages/0e/bd/e167cec88ffe1e7fe1de2547e889d35ae527704c867d1345ee0b0e6db4cf/svreal-0.1.9.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.2.0":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/svreal/archive/v0.2.0.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/svreal","keywords":"fixed-point,fixed point,verilog,system-verilog,system verilog,synthesizable,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"svreal","package_url":"https://pypi.org/project/svreal/","platform":"","project_url":"https://pypi.org/project/svreal/","project_urls":{"Download":"https://github.com/sgherbst/svreal/archive/v0.2.0.tar.gz","Homepage":"https://github.com/sgherbst/svreal"},"provides_extra":null,"release_url":"https://pypi.org/project/svreal/0.2.0/","requires_dist":null,"requires_python":">=3.7","summary":"Library for working with fixed-point numbers in SystemVerilog","version":"0.2.0","yanked":false,"yanked_reason":null},"last_serial":8655108,"urls":[{"comment_text":"","digests":{"blake2b_256":"9728cff4e53d39ca27efbb2e3fb059e10ca7d135cf4de522a5acb80e712c5953","md5":"2bf2264faa9f71baf99c9f2a9e603d75","sha256":"0c4f02e8833e663002756120b67792a1f3d3012c8d0fb37a568d0f8dbcfba24c"},"downloads":-1,"filename":"svreal-0.2.0.tar.gz","has_sig":false,"md5_digest":"2bf2264faa9f71baf99c9f2a9e603d75","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":19485,"upload_time":"2020-02-29T04:16:57","upload_time_iso_8601":"2020-02-29T04:16:57.059357Z","url":"https://files.pythonhosted.org/packages/97/28/cff4e53d39ca27efbb2e3fb059e10ca7d135cf4de522a5acb80e712c5953/svreal-0.2.0.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.2.0.dev1":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/svreal/archive/v0.2.0.dev1.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/svreal","keywords":"fixed-point,fixed point,verilog,system-verilog,system verilog,synthesizable,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"svreal","package_url":"https://pypi.org/project/svreal/","platform":"","project_url":"https://pypi.org/project/svreal/","project_urls":{"Download":"https://github.com/sgherbst/svreal/archive/v0.2.0.dev1.tar.gz","Homepage":"https://github.com/sgherbst/svreal"},"provides_extra":null,"release_url":"https://pypi.org/project/svreal/0.2.0.dev1/","requires_dist":null,"requires_python":">=3.7","summary":"Library for working with fixed-point numbers in SystemVerilog","version":"0.2.0.dev1","yanked":false,"yanked_reason":null},"last_serial":8655108,"urls":[{"comment_text":"","digests":{"blake2b_256":"1b3ebb2e930cacda64ab9da5969d9952c8598c02dd7d7ef93c16753618bcc95f","md5":"fb4ba375503d5cdd392a2ace226a9789","sha256":"5aa2bcf3b99519908e568a4b1acc9963ca956b1c682de8cc4761fa7e2804581e"},"downloads":-1,"filename":"svreal-0.2.0.dev1.tar.gz","has_sig":false,"md5_digest":"fb4ba375503d5cdd392a2ace226a9789","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":19517,"upload_time":"2020-01-31T00:23:37","upload_time_iso_8601":"2020-01-31T00:23:37.803650Z","url":"https://files.pythonhosted.org/packages/1b/3e/bb2e930cacda64ab9da5969d9952c8598c02dd7d7ef93c16753618bcc95f/svreal-0.2.0.dev1.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.2.1":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/svreal/archive/v0.2.1.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/svreal","keywords":"fixed-point,fixed point,verilog,system-verilog,system verilog,synthesizable,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"svreal","package_url":"https://pypi.org/project/svreal/","platform":"","project_url":"https://pypi.org/project/svreal/","project_urls":{"Download":"https://github.com/sgherbst/svreal/archive/v0.2.1.tar.gz","Homepage":"https://github.com/sgherbst/svreal"},"provides_extra":null,"release_url":"https://pypi.org/project/svreal/0.2.1/","requires_dist":null,"requires_python":">=3.7","summary":"Library for working with fixed-point numbers in SystemVerilog","version":"0.2.1","yanked":false,"yanked_reason":null},"last_serial":8655108,"urls":[{"comment_text":"","digests":{"blake2b_256":"ea436e361813707c0f099072b50932d0d883c6739644911578a02dc7e7599d66","md5":"15c6645414c2dc0bc4a5f98e3c5ef22b","sha256":"9795790968d0892159b10a80b6a26cd0dee3d2a04d986d4b888c4b9b9631f4e9"},"downloads":-1,"filename":"svreal-0.2.1.tar.gz","has_sig":false,"md5_digest":"15c6645414c2dc0bc4a5f98e3c5ef22b","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":20026,"upload_time":"2020-03-14T03:09:04","upload_time_iso_8601":"2020-03-14T03:09:04.619708Z","url":"https://files.pythonhosted.org/packages/ea/43/6e361813707c0f099072b50932d0d883c6739644911578a02dc7e7599d66/svreal-0.2.1.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.2.1.dev1":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/svreal/archive/v0.2.1.dev1.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/svreal","keywords":"fixed-point,fixed point,verilog,system-verilog,system verilog,synthesizable,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"svreal","package_url":"https://pypi.org/project/svreal/","platform":"","project_url":"https://pypi.org/project/svreal/","project_urls":{"Download":"https://github.com/sgherbst/svreal/archive/v0.2.1.dev1.tar.gz","Homepage":"https://github.com/sgherbst/svreal"},"provides_extra":null,"release_url":"https://pypi.org/project/svreal/0.2.1.dev1/","requires_dist":null,"requires_python":">=3.7","summary":"Library for working with fixed-point numbers in SystemVerilog","version":"0.2.1.dev1","yanked":false,"yanked_reason":null},"last_serial":8655108,"urls":[{"comment_text":"","digests":{"blake2b_256":"a7752cc69d31b38bee81b4354a66bd676148d4d07788eb7ecc7f0a43facc4144","md5":"6a5b2ba1bd69e4b1e4d88b80ba423301","sha256":"d34ee46ae46d360160359e5cf0ffe63ab98f65352205272533f56582ffc34c11"},"downloads":-1,"filename":"svreal-0.2.1.dev1.tar.gz","has_sig":false,"md5_digest":"6a5b2ba1bd69e4b1e4d88b80ba423301","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":20044,"upload_time":"2020-03-13T23:46:22","upload_time_iso_8601":"2020-03-13T23:46:22.916088Z","url":"https://files.pythonhosted.org/packages/a7/75/2cc69d31b38bee81b4354a66bd676148d4d07788eb7ecc7f0a43facc4144/svreal-0.2.1.dev1.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.2.2":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/svreal/archive/v0.2.2.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/svreal","keywords":"fixed-point,fixed point,verilog,system-verilog,system verilog,synthesizable,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"svreal","package_url":"https://pypi.org/project/svreal/","platform":"","project_url":"https://pypi.org/project/svreal/","project_urls":{"Download":"https://github.com/sgherbst/svreal/archive/v0.2.2.tar.gz","Homepage":"https://github.com/sgherbst/svreal"},"provides_extra":null,"release_url":"https://pypi.org/project/svreal/0.2.2/","requires_dist":null,"requires_python":">=3.7","summary":"Library for working with fixed-point numbers in SystemVerilog","version":"0.2.2","yanked":false,"yanked_reason":null},"last_serial":8655108,"urls":[{"comment_text":"","digests":{"blake2b_256":"3eab839b7b5cb8588a29850eb869e824fa55e96d1548733e66adac7345d70daa","md5":"8be31fa3e750302a5cbf1a78ff061931","sha256":"0d5d80ecf1cb0a73cb39c251dc5e2db02baf42b0ec37e106b05ee5480e20ee55"},"downloads":-1,"filename":"svreal-0.2.2.tar.gz","has_sig":false,"md5_digest":"8be31fa3e750302a5cbf1a78ff061931","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":20053,"upload_time":"2020-03-18T03:42:32","upload_time_iso_8601":"2020-03-18T03:42:32.695890Z","url":"https://files.pythonhosted.org/packages/3e/ab/839b7b5cb8588a29850eb869e824fa55e96d1548733e66adac7345d70daa/svreal-0.2.2.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.2.3":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/svreal/archive/v0.2.3.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/svreal","keywords":"fixed-point,fixed point,verilog,system-verilog,system verilog,synthesizable,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"svreal","package_url":"https://pypi.org/project/svreal/","platform":"","project_url":"https://pypi.org/project/svreal/","project_urls":{"Download":"https://github.com/sgherbst/svreal/archive/v0.2.3.tar.gz","Homepage":"https://github.com/sgherbst/svreal"},"provides_extra":null,"release_url":"https://pypi.org/project/svreal/0.2.3/","requires_dist":null,"requires_python":">=3.7","summary":"Library for working with fixed-point numbers in SystemVerilog","version":"0.2.3","yanked":false,"yanked_reason":null},"last_serial":8655108,"urls":[{"comment_text":"","digests":{"blake2b_256":"db513624c22c9219f3f84f6e5764854cb65ba5af66f1883f8d2ba97fb2df6f60","md5":"816542f107f4760c9ef18baa4de22b73","sha256":"9d7279b4f6a39a531b60691a78c4064c79329d8b04ff10e11e16d38f8acf177c"},"downloads":-1,"filename":"svreal-0.2.3.tar.gz","has_sig":false,"md5_digest":"816542f107f4760c9ef18baa4de22b73","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":20474,"upload_time":"2020-07-20T22:24:40","upload_time_iso_8601":"2020-07-20T22:24:40.859135Z","url":"https://files.pythonhosted.org/packages/db/51/3624c22c9219f3f84f6e5764854cb65ba5af66f1883f8d2ba97fb2df6f60/svreal-0.2.3.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.2.4":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/svreal/archive/v0.2.4.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/svreal","keywords":"fixed-point,fixed point,verilog,system-verilog,system verilog,synthesizable,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"svreal","package_url":"https://pypi.org/project/svreal/","platform":"","project_url":"https://pypi.org/project/svreal/","project_urls":{"Download":"https://github.com/sgherbst/svreal/archive/v0.2.4.tar.gz","Homepage":"https://github.com/sgherbst/svreal"},"provides_extra":null,"release_url":"https://pypi.org/project/svreal/0.2.4/","requires_dist":null,"requires_python":">=3.7","summary":"Library for working with fixed-point numbers in SystemVerilog","version":"0.2.4","yanked":false,"yanked_reason":null},"last_serial":8655108,"urls":[{"comment_text":"","digests":{"blake2b_256":"b2c03b6e81fee619432b626b1034b983bbd43b3256991451ffdf79755615cf1c","md5":"d6846b534d784ff36f22b96fd8d817d5","sha256":"7c722b95cb36e2e744b4bd24a9767e54a435bc6283dda5a24e49f3efa3811bdb"},"downloads":-1,"filename":"svreal-0.2.4.tar.gz","has_sig":false,"md5_digest":"d6846b534d784ff36f22b96fd8d817d5","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":20365,"upload_time":"2020-07-21T01:06:45","upload_time_iso_8601":"2020-07-21T01:06:45.622323Z","url":"https://files.pythonhosted.org/packages/b2/c0/3b6e81fee619432b626b1034b983bbd43b3256991451ffdf79755615cf1c/svreal-0.2.4.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.2.5":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/svreal/archive/v0.2.5.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/svreal","keywords":"fixed-point,fixed point,verilog,system-verilog,system verilog,synthesizable,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"svreal","package_url":"https://pypi.org/project/svreal/","platform":"","project_url":"https://pypi.org/project/svreal/","project_urls":{"Download":"https://github.com/sgherbst/svreal/archive/v0.2.5.tar.gz","Homepage":"https://github.com/sgherbst/svreal"},"provides_extra":null,"release_url":"https://pypi.org/project/svreal/0.2.5/","requires_dist":null,"requires_python":">=3.7","summary":"Library for working with fixed-point numbers in SystemVerilog","version":"0.2.5","yanked":false,"yanked_reason":null},"last_serial":8655108,"urls":[{"comment_text":"","digests":{"blake2b_256":"f0df1c0363c2cbc82bfc224b8d6080b2109ec6af57fbdc32863e643a3cb6379f","md5":"e5ebb586f68e5d672eb6cd37478cb811","sha256":"e7f96857476248410386a5d0bdbfd6524a3b3d78bf7f1d1b816a2fcd13cf9a8c"},"downloads":-1,"filename":"svreal-0.2.5.tar.gz","has_sig":false,"md5_digest":"e5ebb586f68e5d672eb6cd37478cb811","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":26241,"upload_time":"2020-08-19T17:36:13","upload_time_iso_8601":"2020-08-19T17:36:13.556368Z","url":"https://files.pythonhosted.org/packages/f0/df/1c0363c2cbc82bfc224b8d6080b2109ec6af57fbdc32863e643a3cb6379f/svreal-0.2.5.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.2.5.dev1":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/svreal/archive/v0.2.5.dev1.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/svreal","keywords":"fixed-point,fixed point,verilog,system-verilog,system verilog,synthesizable,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"svreal","package_url":"https://pypi.org/project/svreal/","platform":"","project_url":"https://pypi.org/project/svreal/","project_urls":{"Download":"https://github.com/sgherbst/svreal/archive/v0.2.5.dev1.tar.gz","Homepage":"https://github.com/sgherbst/svreal"},"provides_extra":null,"release_url":"https://pypi.org/project/svreal/0.2.5.dev1/","requires_dist":null,"requires_python":">=3.7","summary":"Library for working with fixed-point numbers in SystemVerilog","version":"0.2.5.dev1","yanked":false,"yanked_reason":null},"last_serial":8655108,"urls":[{"comment_text":"","digests":{"blake2b_256":"a0b415acd10ddd8bcfc511f045b9966bd1c8c865f52069a967e659de8c1a0ca6","md5":"5c3dcc495bd79287fbda620e09282d72","sha256":"0b9fef79c8cc253a2f8128e3ce80de1511b3bf548a5202e32e6573256d6a7588"},"downloads":-1,"filename":"svreal-0.2.5.dev1.tar.gz","has_sig":false,"md5_digest":"5c3dcc495bd79287fbda620e09282d72","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":23611,"upload_time":"2020-08-13T02:34:11","upload_time_iso_8601":"2020-08-13T02:34:11.022787Z","url":"https://files.pythonhosted.org/packages/a0/b4/15acd10ddd8bcfc511f045b9966bd1c8c865f52069a967e659de8c1a0ca6/svreal-0.2.5.dev1.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.2.5.dev2":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/svreal/archive/v0.2.5.dev2.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/svreal","keywords":"fixed-point,fixed point,verilog,system-verilog,system verilog,synthesizable,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"svreal","package_url":"https://pypi.org/project/svreal/","platform":"","project_url":"https://pypi.org/project/svreal/","project_urls":{"Download":"https://github.com/sgherbst/svreal/archive/v0.2.5.dev2.tar.gz","Homepage":"https://github.com/sgherbst/svreal"},"provides_extra":null,"release_url":"https://pypi.org/project/svreal/0.2.5.dev2/","requires_dist":null,"requires_python":">=3.7","summary":"Library for working with fixed-point numbers in SystemVerilog","version":"0.2.5.dev2","yanked":false,"yanked_reason":null},"last_serial":8655108,"urls":[{"comment_text":"","digests":{"blake2b_256":"80ecabae9bf8727f3005d55a84d029f566d6c829156ecbf1c3da06dfd9fadaed","md5":"0b4b3808c1efd3ed977d75a53b055229","sha256":"4be5dcfb377ad7332ca5ecc90f6a969548181d3e5d399e3dd936ee0ce6853e61"},"downloads":-1,"filename":"svreal-0.2.5.dev2.tar.gz","has_sig":false,"md5_digest":"0b4b3808c1efd3ed977d75a53b055229","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":23619,"upload_time":"2020-08-14T17:21:36","upload_time_iso_8601":"2020-08-14T17:21:36.630787Z","url":"https://files.pythonhosted.org/packages/80/ec/abae9bf8727f3005d55a84d029f566d6c829156ecbf1c3da06dfd9fadaed/svreal-0.2.5.dev2.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.2.5.dev3":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/svreal/archive/v0.2.5.dev3.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/svreal","keywords":"fixed-point,fixed point,verilog,system-verilog,system verilog,synthesizable,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"svreal","package_url":"https://pypi.org/project/svreal/","platform":"","project_url":"https://pypi.org/project/svreal/","project_urls":{"Download":"https://github.com/sgherbst/svreal/archive/v0.2.5.dev3.tar.gz","Homepage":"https://github.com/sgherbst/svreal"},"provides_extra":null,"release_url":"https://pypi.org/project/svreal/0.2.5.dev3/","requires_dist":null,"requires_python":">=3.7","summary":"Library for working with fixed-point numbers in SystemVerilog","version":"0.2.5.dev3","yanked":false,"yanked_reason":null},"last_serial":8655108,"urls":[{"comment_text":"","digests":{"blake2b_256":"b3dca13bdd93f6a95694be352173debbd2f4d8ff6bb6f5b351cec93de8d36fb8","md5":"95a241e4b30152913464a173cb7ce677","sha256":"a30b719d3032833c02c2869baef821b8faf49168f351df17dfa51ee81f5b5385"},"downloads":-1,"filename":"svreal-0.2.5.dev3.tar.gz","has_sig":false,"md5_digest":"95a241e4b30152913464a173cb7ce677","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":23660,"upload_time":"2020-08-14T19:32:47","upload_time_iso_8601":"2020-08-14T19:32:47.597323Z","url":"https://files.pythonhosted.org/packages/b3/dc/a13bdd93f6a95694be352173debbd2f4d8ff6bb6f5b351cec93de8d36fb8/svreal-0.2.5.dev3.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.2.5.dev4":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/svreal/archive/v0.2.5.dev4.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/svreal","keywords":"fixed-point,fixed point,verilog,system-verilog,system verilog,synthesizable,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"svreal","package_url":"https://pypi.org/project/svreal/","platform":"","project_url":"https://pypi.org/project/svreal/","project_urls":{"Download":"https://github.com/sgherbst/svreal/archive/v0.2.5.dev4.tar.gz","Homepage":"https://github.com/sgherbst/svreal"},"provides_extra":null,"release_url":"https://pypi.org/project/svreal/0.2.5.dev4/","requires_dist":null,"requires_python":">=3.7","summary":"Library for working with fixed-point numbers in SystemVerilog","version":"0.2.5.dev4","yanked":false,"yanked_reason":null},"last_serial":8655108,"urls":[{"comment_text":"","digests":{"blake2b_256":"478ff3ab542ba5464e4f8b44a5889d1bb11c89460f66724f11a6d48d45761843","md5":"c7bc2cd3bd317433418db3ffc029d4ea","sha256":"d2f9d56e00e8259238b6abb6f2419e6f40bf7a9cf3796359ebfcbbcbf31f9187"},"downloads":-1,"filename":"svreal-0.2.5.dev4.tar.gz","has_sig":false,"md5_digest":"c7bc2cd3bd317433418db3ffc029d4ea","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":23764,"upload_time":"2020-08-14T19:54:58","upload_time_iso_8601":"2020-08-14T19:54:58.710959Z","url":"https://files.pythonhosted.org/packages/47/8f/f3ab542ba5464e4f8b44a5889d1bb11c89460f66724f11a6d48d45761843/svreal-0.2.5.dev4.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.2.5.dev6":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/svreal/archive/v0.2.5.dev6.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/svreal","keywords":"fixed-point,fixed point,verilog,system-verilog,system verilog,synthesizable,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"svreal","package_url":"https://pypi.org/project/svreal/","platform":"","project_url":"https://pypi.org/project/svreal/","project_urls":{"Download":"https://github.com/sgherbst/svreal/archive/v0.2.5.dev6.tar.gz","Homepage":"https://github.com/sgherbst/svreal"},"provides_extra":null,"release_url":"https://pypi.org/project/svreal/0.2.5.dev6/","requires_dist":null,"requires_python":">=3.7","summary":"Library for working with fixed-point numbers in SystemVerilog","version":"0.2.5.dev6","yanked":false,"yanked_reason":null},"last_serial":8655108,"urls":[{"comment_text":"","digests":{"blake2b_256":"5462103f2d9288c78cf40f4b93f720ba96598162cd8705ef223d7235d5b402cb","md5":"361cfe5244ef2cf978dc9b68977352bc","sha256":"5866dcd106f0f8452afa55b237bbf31a5a07f7ddb45f0fbec05409d97ff456ae"},"downloads":-1,"filename":"svreal-0.2.5.dev6.tar.gz","has_sig":false,"md5_digest":"361cfe5244ef2cf978dc9b68977352bc","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":23869,"upload_time":"2020-08-14T23:38:38","upload_time_iso_8601":"2020-08-14T23:38:38.487101Z","url":"https://files.pythonhosted.org/packages/54/62/103f2d9288c78cf40f4b93f720ba96598162cd8705ef223d7235d5b402cb/svreal-0.2.5.dev6.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.2.5.dev7":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/svreal/archive/v0.2.5.dev7.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/svreal","keywords":"fixed-point,fixed point,verilog,system-verilog,system verilog,synthesizable,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"svreal","package_url":"https://pypi.org/project/svreal/","platform":"","project_url":"https://pypi.org/project/svreal/","project_urls":{"Download":"https://github.com/sgherbst/svreal/archive/v0.2.5.dev7.tar.gz","Homepage":"https://github.com/sgherbst/svreal"},"provides_extra":null,"release_url":"https://pypi.org/project/svreal/0.2.5.dev7/","requires_dist":null,"requires_python":">=3.7","summary":"Library for working with fixed-point numbers in SystemVerilog","version":"0.2.5.dev7","yanked":false,"yanked_reason":null},"last_serial":8655108,"urls":[{"comment_text":"","digests":{"blake2b_256":"65e7ca00ef0bdbfd307e2b75744a8c0569d65d0eb8c933f51f99d9127125e53f","md5":"baadc458c878842084eef1a195601320","sha256":"3a63ffc7491eef9b7e4b225edba9eae2afe6ec673b56ba2d53ed7e8f11c0a30b"},"downloads":-1,"filename":"svreal-0.2.5.dev7.tar.gz","has_sig":false,"md5_digest":"baadc458c878842084eef1a195601320","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":24007,"upload_time":"2020-08-15T23:17:37","upload_time_iso_8601":"2020-08-15T23:17:37.178919Z","url":"https://files.pythonhosted.org/packages/65/e7/ca00ef0bdbfd307e2b75744a8c0569d65d0eb8c933f51f99d9127125e53f/svreal-0.2.5.dev7.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.2.6":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/svreal/archive/v0.2.6.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/svreal","keywords":"fixed-point,fixed point,verilog,system-verilog,system verilog,synthesizable,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"svreal","package_url":"https://pypi.org/project/svreal/","platform":"","project_url":"https://pypi.org/project/svreal/","project_urls":{"Download":"https://github.com/sgherbst/svreal/archive/v0.2.6.tar.gz","Homepage":"https://github.com/sgherbst/svreal"},"provides_extra":null,"release_url":"https://pypi.org/project/svreal/0.2.6/","requires_dist":null,"requires_python":">=3.7","summary":"Library for working with fixed-point numbers in SystemVerilog","version":"0.2.6","yanked":false,"yanked_reason":null},"last_serial":8655108,"urls":[{"comment_text":"","digests":{"blake2b_256":"40652c4c3504e53f7ad7926796836f468cbc63817a617d3028a65c415690129f","md5":"e5027ac8a0f5b088134d71e91446c48a","sha256":"a8e50a288c6db77503fbffbd973d983eaaf8cab0ae4e78a5f5b8e6af9f5fb62c"},"downloads":-1,"filename":"svreal-0.2.6.tar.gz","has_sig":false,"md5_digest":"e5027ac8a0f5b088134d71e91446c48a","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":27168,"upload_time":"2020-09-04T05:05:58","upload_time_iso_8601":"2020-09-04T05:05:58.270574Z","url":"https://files.pythonhosted.org/packages/40/65/2c4c3504e53f7ad7926796836f468cbc63817a617d3028a65c415690129f/svreal-0.2.6.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.2.6.dev1":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/svreal/archive/v0.2.6.dev1.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/svreal","keywords":"fixed-point,fixed point,verilog,system-verilog,system verilog,synthesizable,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"svreal","package_url":"https://pypi.org/project/svreal/","platform":"","project_url":"https://pypi.org/project/svreal/","project_urls":{"Download":"https://github.com/sgherbst/svreal/archive/v0.2.6.dev1.tar.gz","Homepage":"https://github.com/sgherbst/svreal"},"provides_extra":null,"release_url":"https://pypi.org/project/svreal/0.2.6.dev1/","requires_dist":null,"requires_python":">=3.7","summary":"Library for working with fixed-point numbers in SystemVerilog","version":"0.2.6.dev1","yanked":false,"yanked_reason":null},"last_serial":8655108,"urls":[{"comment_text":"","digests":{"blake2b_256":"25fc55d9894ec50497c788c28d6d935d48bb83272b36df3bed174112dc9cc0a8","md5":"63db7364ed02665b7ee52f0f69d7cfbe","sha256":"16d9c99d320919ee352009bf04307df9a41263032d3d34825d37990369794286"},"downloads":-1,"filename":"svreal-0.2.6.dev1.tar.gz","has_sig":false,"md5_digest":"63db7364ed02665b7ee52f0f69d7cfbe","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":27181,"upload_time":"2020-08-27T00:36:27","upload_time_iso_8601":"2020-08-27T00:36:27.899140Z","url":"https://files.pythonhosted.org/packages/25/fc/55d9894ec50497c788c28d6d935d48bb83272b36df3bed174112dc9cc0a8/svreal-0.2.6.dev1.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.2.7":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/svreal/archive/v0.2.7.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/svreal","keywords":"fixed-point,fixed point,verilog,system-verilog,system verilog,synthesizable,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"svreal","package_url":"https://pypi.org/project/svreal/","platform":"","project_url":"https://pypi.org/project/svreal/","project_urls":{"Download":"https://github.com/sgherbst/svreal/archive/v0.2.7.tar.gz","Homepage":"https://github.com/sgherbst/svreal"},"provides_extra":null,"release_url":"https://pypi.org/project/svreal/0.2.7/","requires_dist":null,"requires_python":">=3.7","summary":"Library for working with fixed-point numbers in SystemVerilog","version":"0.2.7","yanked":false,"yanked_reason":null},"last_serial":8655108,"urls":[{"comment_text":"","digests":{"blake2b_256":"e201302b3dcc8db95aee141433d024327e377f3fbfb3d7726c1e88a574e33d9b","md5":"142ea06ac2fcc04ef0a08d39408610ba","sha256":"a90584654861a4740b05b89bfec1e4ab1ac777e674e6434c6353c4d7bc137da7"},"downloads":-1,"filename":"svreal-0.2.7.tar.gz","has_sig":false,"md5_digest":"142ea06ac2fcc04ef0a08d39408610ba","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":27045,"upload_time":"2020-11-13T20:45:07","upload_time_iso_8601":"2020-11-13T20:45:07.608656Z","url":"https://files.pythonhosted.org/packages/e2/01/302b3dcc8db95aee141433d024327e377f3fbfb3d7726c1e88a574e33d9b/svreal-0.2.7.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.2.7.dev1":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/svreal/archive/v0.2.7.dev1.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/svreal","keywords":"fixed-point,fixed point,verilog,system-verilog,system verilog,synthesizable,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"svreal","package_url":"https://pypi.org/project/svreal/","platform":"","project_url":"https://pypi.org/project/svreal/","project_urls":{"Download":"https://github.com/sgherbst/svreal/archive/v0.2.7.dev1.tar.gz","Homepage":"https://github.com/sgherbst/svreal"},"provides_extra":null,"release_url":"https://pypi.org/project/svreal/0.2.7.dev1/","requires_dist":null,"requires_python":">=3.7","summary":"Library for working with fixed-point numbers in SystemVerilog","version":"0.2.7.dev1","yanked":false,"yanked_reason":null},"last_serial":8655108,"urls":[{"comment_text":"","digests":{"blake2b_256":"feb602ce2a8073d424160574cc5e1c4211dd446b5dd573bdff35fec7fb88f90e","md5":"ef29ade7cd2b080f0eefb4a0b3b15566","sha256":"741f0484e84af94e5822af045afdf162ee0aed5da992ed71ae146e2b2f2ac073"},"downloads":-1,"filename":"svreal-0.2.7.dev1.tar.gz","has_sig":false,"md5_digest":"ef29ade7cd2b080f0eefb4a0b3b15566","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":27046,"upload_time":"2020-11-13T04:21:36","upload_time_iso_8601":"2020-11-13T04:21:36.433435Z","url":"https://files.pythonhosted.org/packages/fe/b6/02ce2a8073d424160574cc5e1c4211dd446b5dd573bdff35fec7fb88f90e/svreal-0.2.7.dev1.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]}}