// Seed: 4268711097
module module_0 (
    input wire id_0,
    input wand id_1,
    output supply1 id_2
);
  assign id_2 = 1'b0;
endmodule
module module_1 (
    output tri id_0,
    output uwire id_1,
    output tri1 id_2,
    input wand id_3,
    output tri id_4,
    input supply0 void id_5,
    id_24,
    input logic id_6,
    input uwire id_7,
    input tri0 id_8,
    input wor id_9,
    output tri0 id_10,
    input wand id_11,
    input tri0 id_12,
    output supply0 id_13,
    id_25,
    input wire id_14,
    output wire id_15,
    output tri0 id_16,
    input wor id_17,
    output wand id_18,
    input tri0 id_19,
    output supply1 id_20,
    output tri1 id_21,
    output tri0 id_22
);
  tri1 id_26 = -1'b0;
  bit  id_27;
  assign id_0 = id_7 - id_19;
  wire id_28;
  if (id_6) assign id_18 = id_17;
  else always if (id_9) id_27 <= id_6;
  assign id_18 = 1;
  assign id_21 = id_14;
  module_0 modCall_1 (
      id_8,
      id_3,
      id_16
  );
  assign modCall_1.id_2 = 0;
  assign id_10 = id_8 == (id_7);
  assign id_26 = -1;
endmodule
