# Benchmark "control_merge_dataless" written by ABC on Sun Jul 13 20:30:33 2025
.model control_merge_dataless
.inputs clk rst ins_valid[0] ins_valid[1] ins_valid[2] ins_valid[3] \
 ins_valid[4] ins_valid[5] ins_valid[6] ins_valid[7] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] ins_ready[3] ins_ready[4] \
 ins_ready[5] ins_ready[6] ins_ready[7] outs_valid index index_valid

.latch        n48 fork_dataless.regBlock[0].regblock.transmitValue  1
.latch        n53 fork_dataless.regBlock[1].regblock.transmitValue  1
.latch        n58 tehb.dataReg  0
.latch        n63 tehb.control.fullReg  0

.names ins_valid[0] tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n37
01 1
.names tehb.control.fullReg new_n37 ins_ready[1]
01 1
.names ins_valid[0] new_n37 new_n39
00 1
.names ins_valid[2] new_n39 new_n40
11 1
.names tehb.control.fullReg new_n40 ins_ready[2]
01 1
.names new_n39 new_n40 new_n42
00 1
.names new_n40 new_n42 new_n43
00 1
.names ins_valid[3] new_n43 new_n44
11 1
.names tehb.control.fullReg new_n44 ins_ready[3]
01 1
.names new_n43 new_n44 new_n46
00 1
.names new_n44 new_n46 new_n47
00 1
.names ins_valid[4] new_n47 new_n48_1
11 1
.names tehb.control.fullReg new_n48_1 ins_ready[4]
01 1
.names new_n47 new_n48_1 new_n50
00 1
.names new_n48_1 new_n50 new_n51
00 1
.names ins_valid[5] new_n51 new_n52
11 1
.names tehb.control.fullReg new_n52 ins_ready[5]
01 1
.names new_n51 new_n52 new_n54
00 1
.names new_n52 new_n54 new_n55
00 1
.names ins_valid[6] new_n55 new_n56
11 1
.names tehb.control.fullReg new_n56 ins_ready[6]
01 1
.names new_n55 new_n56 new_n58_1
00 1
.names new_n56 new_n58_1 new_n59
00 1
.names ins_valid[7] new_n59 new_n60
11 1
.names tehb.control.fullReg new_n60 ins_ready[7]
01 1
.names new_n59 new_n60 new_n62
00 1
.names new_n60 new_n62 new_n63_1
00 1
.names tehb.control.fullReg new_n63_1 new_n64
01 1
.names fork_dataless.regBlock[0].regblock.transmitValue new_n64 outs_valid
10 1
.names tehb.dataReg tehb.control.fullReg new_n66
11 1
.names new_n37 new_n44 new_n67
00 1
.names new_n48_1 new_n67 new_n68
00 1
.names new_n52 new_n68 new_n69
00 1
.names new_n56 new_n69 new_n70
00 1
.names new_n60 new_n70 new_n71
00 1
.names tehb.control.fullReg new_n71 new_n72
00 1
.names new_n66 new_n72 index
00 0
.names fork_dataless.regBlock[1].regblock.transmitValue new_n64 index_valid
10 1
.names outs_ready fork_dataless.regBlock[0].regblock.transmitValue new_n75
01 1
.names index_ready fork_dataless.regBlock[1].regblock.transmitValue new_n76
01 1
.names new_n75 new_n76 new_n77
00 1
.names rst new_n77 new_n78
00 1
.names new_n64 new_n78 n63
01 1
.names new_n75 n63 n48
01 0
.names new_n76 n63 n53
01 0
.names tehb.control.fullReg new_n77 new_n82
00 1
.names new_n63_1 new_n82 new_n83
01 1
.names tehb.dataReg new_n83 new_n84
10 1
.names new_n71 new_n83 new_n85
01 1
.names new_n84 new_n85 new_n86
00 1
.names rst new_n86 n58
00 1
.end
