5 b 1 * 0
8 /Users/trevorw/projects/branch/covered/diags/verilog -t main -vcd task4.vcd -o task4.cdd -v task4.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" task4.v 1 15 1
3 0 mod_a "main.a" task4.v 18 31 1
2 1 20 8000b 1 3b 121002 0 0 1 34 2 foo
4 1 0 0
3 3 mod_a.foo "main.a.foo" task4.v 22 29 1
2 2 24 20006 1 3d 131002 0 0 1 34 2 $u1
1 a 23 830006 1 0 0 0 1 33 1002
4 2 0 0
3 1 mod_a.foo.$u1 "main.a.foo.$u1" task4.v 0 28 1
2 3 25 7000a 1 0 20008 0 0 1 36 1
2 4 25 30003 0 1 400 0 0 a
2 5 25 3000a 1 37 1100a 3 4
2 6 26 40004 1 0 20008 0 0 32 96 11 0 0 0 0 0 0 0
2 7 26 30004 2 2c 22000a 6 0 32 34 aa aa aa aa aa aa aa aa
2 8 26 50005 1 4e 20002 0 0 1 34 2
2 9 27 7000a 1 0 20004 0 0 1 36 0
2 10 27 30003 0 1 400 0 0 a
2 11 27 3000a 1 37 6 9 10
4 11 0 0
4 8 11 11
4 7 8 0
4 5 7 7
3 0 mod_b "main.b" task4.v 34 47 1
2 12 36 8000b 1 3b 121002 0 0 1 34 2 foo
4 12 0 0
3 3 mod_b.foo "main.b.foo" task4.v 38 45 1
2 13 40 20006 1 3d 131002 0 0 1 34 2 $u2
1 b 39 830006 1 0 0 0 1 33 102
4 13 0 0
3 1 mod_b.foo.$u2 "main.b.foo.$u2" task4.v 0 44 1
2 14 41 7000a 1 0 20004 0 0 1 36 0
2 15 41 30003 0 1 400 0 0 b
2 16 41 3000a 1 37 11006 14 15
2 17 42 40004 1 0 20008 0 0 32 96 11 0 0 0 0 0 0 0
2 18 42 30004 2 2c 22000a 17 0 32 34 aa aa aa aa aa aa aa aa
2 19 42 50005 1 4e 20002 0 0 1 34 2
2 20 43 7000a 1 0 20008 0 0 1 36 1
2 21 43 30003 0 1 400 0 0 b
2 22 43 3000a 1 37 a 20 21
4 22 0 0
4 19 22 22
4 18 19 0
4 16 18 18
3 1 main.$u0 "main.$u0" task4.v 0 13 1
