# compile vhdl design source files
vhdl xil_defaultlib  "../../../designProject2.srcs/sources_1/imports/new/dff.vhd"
vhdl xil_defaultlib  "../../../designProject2.srcs/sources_1/imports/new/clocks.vhd"
vhdl xil_defaultlib  "../../../designProject2.srcs/sources_1/new/top_designProject2.vhd"
vhdl xil_defaultlib  "../../../designProject2.srcs/sim_1/new/tb_top_designProject2.vhd"

# Do not sort compile order
nosort
