
---------- Begin Simulation Statistics ----------
final_tick                               926049899490000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  37196                       # Simulator instruction rate (inst/s)
host_mem_usage                                 829956                       # Number of bytes of host memory used
host_op_rate                                    62582                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   268.85                       # Real time elapsed on the host
host_tick_rate                               38297841                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000011                       # Number of instructions simulated
sim_ops                                      16825017                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.010296                       # Number of seconds simulated
sim_ticks                                 10296207500                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                           9                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          11                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                   15                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  29                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 15                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        16     88.89%     88.89% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::MemRead                        2     11.11%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued             2655                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                2655                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   197                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       162155                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        328645                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      5035518                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       573988                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      6141142                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2872226                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      5035518                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      2163292                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         6164674                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               4                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       269488                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          16327952                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         12154314                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       573988                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2315914                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1008053                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     19636360                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16824999                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     17571143                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.957536                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.152220                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     13197073     75.11%     75.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1213443      6.91%     82.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       795593      4.53%     86.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       498387      2.84%     89.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       257076      1.46%     90.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       316263      1.80%     92.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       145619      0.83%     93.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       139636      0.79%     94.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1008053      5.74%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     17571143                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts              36688                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          16806542                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               1871376                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        18457      0.11%      0.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     14350133     85.29%     85.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        10952      0.07%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1853032     11.01%     96.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       555737      3.30%     99.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        18344      0.11%     99.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        18344      0.11%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16824999                       # Class of committed instruction
system.switch_cpus.commit.refs                2445457                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16824999                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.059239                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.059239                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       8989106                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       43640642                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3949414                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6475175                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         575216                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        600574                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3299038                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                370571                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1045453                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  3246                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             6164674                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4717471                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              15001236                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        171735                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               29588386                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles         1150432                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.299367                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      5013038                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      2872230                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.436860                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     20589490                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.334846                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.239602                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         12066782     58.61%     58.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           692997      3.37%     61.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           861642      4.18%     66.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           964239      4.68%     70.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           476022      2.31%     73.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           433359      2.10%     75.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           975462      4.74%     79.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           111267      0.54%     80.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4007720     19.46%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     20589490                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads             18408                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            18610                       # number of floating regfile writes
system.switch_cpus.idleCycles                    2905                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       648933                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3648917                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.528983                       # Inst execution rate
system.switch_cpus.iew.exec_refs              4843013                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1044319                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         2628608                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       4027075                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        62831                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1526408                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     36461365                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3798694                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1292599                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      31485414                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           7721                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents            49                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         575216                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         10175                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       132282                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       123678                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1427                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1956                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      2155699                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       952327                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         1956                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       448120                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       200813                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          30125801                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              30436841                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.724036                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          21812165                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.478062                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               30572991                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         41230137                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        25713667                       # number of integer regfile writes
system.switch_cpus.ipc                       0.485616                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.485616                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       126678      0.39%      0.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      27553601     84.06%     84.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        13828      0.04%     84.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     84.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     84.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     84.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     84.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     84.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     84.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     84.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     84.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     84.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3976440     12.13%     96.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1069684      3.26%     99.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        19347      0.06%     99.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        18438      0.06%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       32778016                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses           38363                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads        76167                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        36837                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes        49320                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              483874                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.014762                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          416660     86.11%     86.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          66423     13.73%     99.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           213      0.04%     99.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead          559      0.12%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           19      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       33096849                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     86671062                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     30400004                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     56050139                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           36461365                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          32778016                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     19636356                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       117836                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     19452811                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     20589490                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.591978                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.202537                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     11711144     56.88%     56.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1168877      5.68%     62.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1637526      7.95%     70.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1569569      7.62%     78.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1568261      7.62%     85.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1205090      5.85%     91.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       961239      4.67%     96.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       582820      2.83%     99.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       184964      0.90%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     20589490                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.591753                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4717471                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     4                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       487843                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       582775                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      4027075                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1526408                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        13058233                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 20592395                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         8643187                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20843697                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         106047                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4372649                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents             13                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        263735                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     100496951                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       41045676                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     50656135                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           6514438                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents            295                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         575216                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles        483995                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         29812403                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups        22972                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     57776854                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           1745238                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             53024449                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            75961652                       # The number of ROB writes
system.switch_cpus.timesIdled                      28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       296541                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       109576                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       594158                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         109576                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 926049899490000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             166483                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         6021                       # Transaction distribution
system.membus.trans_dist::CleanEvict           156134                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 7                       # Transaction distribution
system.membus.trans_dist::ReadExResp                7                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        166483                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       495135                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       495135                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 495135                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     11040704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     11040704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11040704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            166490                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  166490    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              166490                       # Request fanout histogram
system.membus.reqLayer2.occupancy           391900441                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          894764966                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.7                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  10296207500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 926049899490000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 926049899490000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 926049899490000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            297063                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        23135                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          439597                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             4040                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              554                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             554                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            52                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       297011                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       891671                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                891775                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     20139456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               20142784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          170231                       # Total snoops (count)
system.tol2bus.snoopTraffic                    385344                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           467848                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.234213                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.423506                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 358272     76.58%     76.58% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 109576     23.42%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             467848                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          314191000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         446344500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             75000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 926049899490000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       133433                       # number of demand (read+write) hits
system.l2.demand_hits::total                   133433                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       133433                       # number of overall hits
system.l2.overall_hits::total                  133433                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           50                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       164130                       # number of demand (read+write) misses
system.l2.demand_misses::total                 164184                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           50                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       164130                       # number of overall misses
system.l2.overall_misses::total                164184                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      4159000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  14622630000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14626789000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      4159000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  14622630000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14626789000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           50                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       297563                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               297617                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           50                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       297563                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              297617                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.551581                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.551662                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.551581                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.551662                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        83180                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 89091.756534                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89087.785655                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        83180                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 89091.756534                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89087.785655                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                       238                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                6021                       # number of writebacks
system.l2.writebacks::total                      6021                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst           50                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       164129                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            164179                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         2315                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           50                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       164129                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           166494                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3659000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  12981325000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12984984000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    164286160                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3659000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  12981325000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13149270160                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.551577                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.551645                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.551577                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.559424                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        73180                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 79092.207958                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79090.407421                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 70965.943844                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        73180                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 79092.207958                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78977.441589                       # average overall mshr miss latency
system.l2.replacements                         166191                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        17114                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            17114                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        17114                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        17114                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       105533                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        105533                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         2315                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           2315                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    164286160                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    164286160                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 70965.943844                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 70965.943844                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data          547                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   547                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data            7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   7                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data       428500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        428500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          554                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               554                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.012635                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.012635                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 61214.285714                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 61214.285714                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data            7                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              7                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data       358500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       358500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.012635                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.012635                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 51214.285714                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 51214.285714                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           50                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               52                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      4159000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4159000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           50                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             52                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        83180                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79980.769231                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           50                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           50                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3659000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3659000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.961538                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        73180                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        73180                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       132886                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            132886                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       164123                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          164125                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  14622201500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  14622201500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       297009                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        297011                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.552586                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.552589                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 89092.945535                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89091.859863                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       164122                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       164122                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  12980966500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  12980966500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.552583                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.552579                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 79093.396985                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79093.396985                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 926049899490000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 926049899490000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4028.724258                       # Cycle average of tags in use
system.l2.tags.total_refs                      464017                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    166191                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.792071                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              926039603283000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     109.196166                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.079434                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.164107                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   135.403500                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     1.654812                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3782.226239                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.026659                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.033057                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000404                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.923395                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.983575                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           142                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          3954                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           85                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          312                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          608                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2409                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          623                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.034668                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.965332                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2546919                       # Number of tag accesses
system.l2.tags.data_accesses                  2546919                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 926049899490000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher       147648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     10504256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10655360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       385344                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          385344                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher         2307                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           50                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       164129                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              166490                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         6021                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               6021                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             12432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             12432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     14340037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       310794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1020206324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1034882018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        12432                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       310794                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           323226                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       37425819                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             37425819                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       37425819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            12432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            12432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     14340037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       310794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1020206324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1072307838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5834.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      2303.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    163003.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000562993250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          356                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          356                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              323131                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5474                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      166486                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6021                       # Number of write requests accepted
system.mem_ctrls.readBursts                    166486                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6021                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1130                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   187                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              334                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.79                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3213847863                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  826780000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6314272863                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     19435.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38185.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    92632                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    4733                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 56.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.13                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                166486                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6021                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   67671                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   55357                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   30647                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     648                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     459                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      61                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        73790                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    148.402114                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   106.001904                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   155.943740                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        45256     61.33%     61.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        14995     20.32%     81.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5685      7.70%     89.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3511      4.76%     94.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2256      3.06%     97.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1246      1.69%     98.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          568      0.77%     99.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          175      0.24%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           98      0.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        73790                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          356                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     464.028090                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    424.424186                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    358.899216                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255            24      6.74%      6.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          238     66.85%     73.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           75     21.07%     94.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           17      4.78%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.28%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6400-6655            1      0.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           356                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          356                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.325843                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.309587                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.750966                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              297     83.43%     83.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      1.69%     85.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               49     13.76%     98.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      1.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           356                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10582784                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   72320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  371968                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10655104                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               385344                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1027.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        36.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1034.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     37.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   10296074500                       # Total gap between requests
system.mem_ctrls.avgGap                      59684.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.l2.prefetcher       147392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     10432192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       371968                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.l2.prefetcher 14315173.815213028342                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 310794.047225641087                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1013207241.598423480988                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 36126700.049508519471                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.l2.prefetcher         2307                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           50                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       164129                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         6021                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher     91811776                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1602750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   6220858337                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 242755637500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     39797.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     32055.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     37902.25                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  40318159.36                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    56.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            259903140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            138122820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           582624000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           16239420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     812554080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4181040630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        432840000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         6423324090                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        623.853403                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1088089250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    343720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   8864388250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            267050280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            141910230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           598017840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           14099220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     812554080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4146064290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        462294720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         6441990660                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        625.666359                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1165306000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    343720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8787171500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 926039603282500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    10296197500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 926049899490000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            9                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4717385                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4717394                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            9                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4717385                       # number of overall hits
system.cpu.icache.overall_hits::total         4717394                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           86                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             88                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           86                       # number of overall misses
system.cpu.icache.overall_misses::total            88                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      6628000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6628000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      6628000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6628000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4717471                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4717482                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4717471                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4717482                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.181818                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000018                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000019                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.181818                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000018                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000019                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 77069.767442                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75318.181818                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 77069.767442                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75318.181818                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           36                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           36                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           36                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           36                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           50                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           50                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4234000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4234000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4234000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4234000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst        84680                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        84680                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst        84680                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        84680                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            9                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4717385                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4717394                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           86                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            88                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      6628000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6628000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4717471                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4717482                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.181818                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 77069.767442                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75318.181818                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           36                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           36                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           50                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4234000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4234000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst        84680                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        84680                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 926049899490000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.000561                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000022                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.000539                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           49                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9435016                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9435016                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 926049899490000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926049899490000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926049899490000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 926049899490000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926049899490000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926049899490000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 926049899490000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      3303441                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3303441                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3303441                       # number of overall hits
system.cpu.dcache.overall_hits::total         3303441                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       386386                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         386388                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       386386                       # number of overall misses
system.cpu.dcache.overall_misses::total        386388                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  20018058998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  20018058998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  20018058998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  20018058998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3689827                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3689829                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3689827                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3689829                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.104717                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.104717                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.104717                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.104717                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 51808.448023                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51808.179855                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 51808.448023                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51808.179855                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      4634639                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1917                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            144221                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              33                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.135674                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    58.090909                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        17114                       # number of writebacks
system.cpu.dcache.writebacks::total             17114                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        88823                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        88823                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        88823                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        88823                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       297563                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       297563                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       297563                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       297563                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  16485908998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16485908998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  16485908998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  16485908998                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.080644                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.080644                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.080644                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.080644                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 55403.087743                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55403.087743                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 55403.087743                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55403.087743                       # average overall mshr miss latency
system.cpu.dcache.replacements                 296541                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2729351                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2729351                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       385832                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        385834                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  20010486000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  20010486000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3115183                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3115185                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.123855                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.123856                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 51863.209894                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51862.941058                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        88823                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        88823                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       297009                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       297009                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  16478890000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  16478890000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.095342                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.095342                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 55482.796818                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55482.796818                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       574090                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         574090                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          554                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          554                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      7572998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      7572998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       574644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       574644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000964                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000964                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 13669.671480                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13669.671480                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          554                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          554                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      7018998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7018998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000964                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000964                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 12669.671480                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12669.671480                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 926049899490000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.011341                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3592907                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            296541                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.116055                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.011341                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000011                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000011                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          374                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          614                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7677223                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7677223                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               926118671674500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  44029                       # Simulator instruction rate (inst/s)
host_mem_usage                                 830224                       # Number of bytes of host memory used
host_op_rate                                    71475                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   908.50                       # Real time elapsed on the host
host_tick_rate                               75698581                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000012                       # Number of instructions simulated
sim_ops                                      64935291                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.068772                       # Number of seconds simulated
sim_ticks                                 68772184500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued            23175                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified               23175                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  1029                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       799773                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1599598                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     14141669                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1582838                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     15712919                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      6906449                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     14141669                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      7235220                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        15784102                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               3                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       920783                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          46316673                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         33464363                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1582838                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            5701003                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       2448528                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     51693048                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48110274                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    129440353                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.371679                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.352584                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    115291532     89.07%     89.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      4247418      3.28%     92.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      3090624      2.39%     94.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1703605      1.32%     96.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1235854      0.95%     97.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       758431      0.59%     97.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       403529      0.31%     97.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       260832      0.20%     98.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      2448528      1.89%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    129440353                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts              45712                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          47982685                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               5539102                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       127589      0.27%      0.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     40505967     84.19%     84.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        27174      0.06%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      5516246     11.47%     95.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1887586      3.92%     99.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        22856      0.05%     99.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        22856      0.05%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48110274                       # Class of committed instruction
system.switch_cpus.commit.refs                7449544                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48110274                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.584812                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.584812                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     109428832                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts      121336485                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          8530474                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          15641396                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1587485                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2355643                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             8845654                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                518846                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             3341924                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                469305                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            15784102                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          10492777                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             124542437                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        390082                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               85403687                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles         3174970                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.114756                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     11413908                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      6906452                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.620917                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    137543830                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.979437                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.437855                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        115036506     83.64%     83.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1774175      1.29%     84.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1650516      1.20%     86.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1903677      1.38%     87.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1351635      0.98%     88.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1064566      0.77%     89.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          2176187      1.58%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           549692      0.40%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         12036876      8.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    137543830                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads             23038                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            23075                       # number of floating regfile writes
system.switch_cpus.idleCycles                     539                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      1926415                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          8765347                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.601860                       # Inst execution rate
system.switch_cpus.iew.exec_refs             12896749                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            3340210                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         6980560                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      11312581                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       208703                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4860891                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     99803222                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       9556539                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      3652930                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      82782456                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          12059                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      10559013                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1587485                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      10631732                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       202956                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       432175                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses        11689                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         7316                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      5773479                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2950449                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         7316                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1390890                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       535525                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          85907089                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              80651591                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.677562                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          58207340                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.586368                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               81129306                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        113930037                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        68253638                       # number of integer regfile writes
system.switch_cpus.ipc                       0.218111                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.218111                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       823452      0.95%      0.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      71943459     83.23%     84.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        47233      0.05%     84.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     84.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     84.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     84.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     84.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     84.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     84.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     84.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     84.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     84.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     84.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     84.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     84.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     84.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     84.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     84.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     10105425     11.69%     95.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3468655      4.01%     99.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        24058      0.03%     99.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        23101      0.03%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       86435383                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses           48046                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads        95251                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        45975                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes        59662                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1100226                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.012729                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1009494     91.75%     91.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          89333      8.12%     99.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           512      0.05%     99.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead          765      0.07%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite          122      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       86664111                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    311770986                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     80605616                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    151443105                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           99803219                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          86435383                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            3                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     51692958                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       351412                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            3                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     59100555                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    137543830                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.628421                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.597591                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    113571301     82.57%     82.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4155478      3.02%     85.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      4646770      3.38%     88.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      3501477      2.55%     91.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      3454454      2.51%     94.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3472737      2.52%     96.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2524457      1.84%     98.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1583557      1.15%     99.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       633599      0.46%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    137543830                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.628418                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses            10492777                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1152406                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1105106                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     11312581                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4860891                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        32745826                       # number of misc regfile reads
system.switch_cpus.numCycles                137544369                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        30747379                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      62106123                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         189924                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          9896242                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents           1118                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        468349                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     283667864                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      113717372                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    142654478                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          16238193                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       77890499                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1587485                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      79074531                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         80548383                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups        28562                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups    167781489                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           8059242                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            226795147                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           207805355                       # The number of ROB writes
system.switch_cpus.timesIdled                       4                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1001462                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       622814                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2002928                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         622814                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  68772184500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             362029                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       456232                       # Transaction distribution
system.membus.trans_dist::CleanEvict           343539                       # Transaction distribution
system.membus.trans_dist::ReadExReq            437798                       # Transaction distribution
system.membus.trans_dist::ReadExResp           437798                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        362029                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2399425                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2399425                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2399425                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     80387776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     80387776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                80387776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            799827                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  799827    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              799827                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3699957161                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4422735617                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.4                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  68772184500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  68772184500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  68772184500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  68772184500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            516894                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       970814                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1225412                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            35827                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           484573                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          484573                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             6                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       516888                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           12                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3004383                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3004395                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     97026752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               97027136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1230592                       # Total snoops (count)
system.tol2bus.snoopTraffic                  29198848                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2232059                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.279032                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.448523                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1609243     72.10%     72.10% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 622816     27.90%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2232059                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1516046000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1502191500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              9000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  68772184500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       222427                       # number of demand (read+write) hits
system.l2.demand_hits::total                   222427                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       222427                       # number of overall hits
system.l2.overall_hits::total                  222427                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       779034                       # number of demand (read+write) misses
system.l2.demand_misses::total                 779040                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            6                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       779034                       # number of overall misses
system.l2.overall_misses::total                779040                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       523500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  76186351000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      76186874500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       523500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  76186351000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     76186874500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1001461                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1001467                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1001461                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1001467                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.777897                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.777899                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.777897                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.777899                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        87250                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 97795.925467                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97795.844244                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        87250                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 97795.925467                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97795.844244                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      3057                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              456232                       # number of writebacks
system.l2.writebacks::total                    456232                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       779032                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            779038                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        20794                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       779032                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           799832                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       463500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  68395965000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  68396428500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   1712907206                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       463500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  68395965000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  70109335706                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.777895                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.777897                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.777895                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.798660                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        77250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 87796.091817                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87796.010593                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 82375.070020                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        77250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 87796.091817                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87655.077199                       # average overall mshr miss latency
system.l2.replacements                        1194765                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       514582                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           514582                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       514582                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       514582                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       227814                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        227814                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        20794                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          20794                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   1712907206                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   1712907206                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 82375.070020                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 82375.070020                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        46775                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 46775                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       437798                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              437798                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  43383291500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   43383291500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       484573                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            484573                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.903472                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.903472                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 99094.311760                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99094.311760                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       437798                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         437798                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  39005311500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  39005311500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.903472                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.903472                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 89094.311760                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89094.311760                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            6                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                6                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       523500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       523500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            6                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              6                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        87250                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        87250                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            6                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            6                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       463500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       463500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        77250                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        77250                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       175652                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            175652                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       341236                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          341236                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  32803059500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  32803059500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       516888                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        516888                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.660174                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.660174                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 96130.125485                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96130.125485                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       341234                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       341234                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  29390653500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  29390653500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.660170                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.660170                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 86130.495496                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86130.495496                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  68772184500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  68772184500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                     1822814                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1198861                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.520455                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     852.892230                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   379.968509                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.002036                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2863.137225                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.208226                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.092766                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.699008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          4089                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          659                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2134                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1176                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.001709                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.998291                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9206473                       # Number of tag accesses
system.l2.tags.data_accesses                  9206473                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  68772184500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.l2.prefetcher      1330496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     49858048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           51188928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     29198848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        29198848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.l2.prefetcher        20789                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       779032                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              799827                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       456232                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             456232                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.l2.prefetcher     19346426                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst         5584                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    724974034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             744326044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst         5584                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             5584                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      424573513                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            424573513                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      424573513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     19346426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst         5584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    724974034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1168899557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    456025.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     20788.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         6.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    777324.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000652230250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        27820                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        27820                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1941809                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             428760                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      799827                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     456232                       # Number of write requests accepted
system.mem_ctrls.readBursts                    799827                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   456232                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1709                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   207                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             48960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             48009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             49350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             49130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             52262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             51834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             52771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             51942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             49563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             48028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            49462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            49439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            49182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            48976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            49686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            49524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             27966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             27499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             28227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             28320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             29972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             29655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             29989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             29905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             28247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             27376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            28279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            28076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            28062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            28002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            28121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            28320                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.43                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.53                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  22217330956                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3990590000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             37182043456                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27837.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46587.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   151975                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   86799                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 19.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                19.03                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                799827                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               456232                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  562431                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  123263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   70191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   32530                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    5153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  20054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  27796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  29141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  28979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  28304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  28245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  28599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  28901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  29623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  29658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  29006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  28684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  28439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  27989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  27872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  27850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1015358                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     79.053670                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    72.067183                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    58.980584                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       882512     86.92%     86.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       111842     11.02%     97.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11422      1.12%     99.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4336      0.43%     99.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2550      0.25%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1374      0.14%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          622      0.06%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          289      0.03%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          411      0.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1015358                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        27820                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.683429                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.480171                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     61.639488                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          26680     95.90%     95.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          143      0.51%     96.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          181      0.65%     97.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          250      0.90%     97.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          208      0.75%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          143      0.51%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           84      0.30%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           45      0.16%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           23      0.08%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639           22      0.08%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           10      0.04%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           15      0.05%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            3      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            4      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         27820                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        27820                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.391661                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.373262                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.800366                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            21559     77.49%     77.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2516      9.04%     86.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2917     10.49%     97.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              774      2.78%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               47      0.17%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         27820                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               51079552                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  109376                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                29185024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                51188928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             29198848                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       742.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       424.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    744.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    424.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   68771945000                       # Total gap between requests
system.mem_ctrls.avgGap                      54752.16                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.l2.prefetcher      1330432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst          384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     49748736                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     29185024                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.l2.prefetcher 19345495.706916216761                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 5583.652792067409                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 723384553.823501110077                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 424372501.937901973724                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.l2.prefetcher        20789                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst            6                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       779032                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       456232                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher   1053628726                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       216750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  36128197980                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1688748695353                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     50682.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     36125.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     46375.76                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3701513.04                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    19.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3570913920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1897974375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2812160400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1171801260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5428500480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      30364984140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        838006080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        46084340655                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        670.101451                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1919779004                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2296320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  64556085496                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3678756480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1955309235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2886402120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1208602260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5428500480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      30402936450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        806046240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        46366553265                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        674.205038                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1836108009                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2296320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  64639756491                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 926039603282500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    79068382000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 926118671674500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            9                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     15210153                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15210162                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            9                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     15210153                       # number of overall hits
system.cpu.icache.overall_hits::total        15210162                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           95                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             97                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           95                       # number of overall misses
system.cpu.icache.overall_misses::total            97                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      7390000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7390000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      7390000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7390000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     15210248                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15210259                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     15210248                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15210259                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.181818                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.181818                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 77789.473684                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76185.567010                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 77789.473684                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76185.567010                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           39                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           39                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           39                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           39                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           56                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           56                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4766500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4766500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4766500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4766500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 85116.071429                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 85116.071429                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 85116.071429                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 85116.071429                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            9                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     15210153                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15210162                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           95                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            97                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      7390000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7390000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     15210248                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15210259                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.181818                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 77789.473684                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76185.567010                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           39                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           39                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           56                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4766500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4766500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 85116.071429                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 85116.071429                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 926118671674500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.004811                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            15210220                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                58                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          262245.172414                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000171                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.004641                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000009                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000009                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           58                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.113281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          30420576                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         30420576                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 926118671674500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926118671674500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926118671674500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 926118671674500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926118671674500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926118671674500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 926118671674500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data     12318125                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12318125                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data     12318125                       # number of overall hits
system.cpu.dcache.overall_hits::total        12318125                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1598520                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1598522                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1598520                       # number of overall misses
system.cpu.dcache.overall_misses::total       1598522                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 111083362496                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 111083362496                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 111083362496                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 111083362496                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     13916645                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13916647                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13916645                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13916647                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.114864                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.114864                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.114864                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.114864                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 69491.381088                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69491.294143                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 69491.381088                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69491.294143                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     13747755                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2908                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            367155                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              60                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.444009                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    48.466667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       531696                       # number of writebacks
system.cpu.dcache.writebacks::total            531696                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       299496                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       299496                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       299496                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       299496                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1299024                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1299024                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1299024                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1299024                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  96755865996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  96755865996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  96755865996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  96755865996                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.093343                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.093343                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.093343                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.093343                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 74483.509155                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74483.509155                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 74483.509155                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74483.509155                       # average overall mshr miss latency
system.cpu.dcache.replacements                1298002                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     10317525                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10317525                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1113391                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1113393                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  65770324000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  65770324000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     11430916                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     11430918                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.097402                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.097402                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 59072.081596                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59071.975484                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       299494                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       299494                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       813897                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       813897                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  51927964000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  51927964000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.071201                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.071201                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 63801.640748                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63801.640748                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2000600                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2000600                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       485129                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       485129                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  45313038496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  45313038496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2485729                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2485729                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.195166                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.195166                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 93404.101787                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 93404.101787                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       485127                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       485127                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  44827901996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  44827901996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.195165                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.195165                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 92404.467276                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 92404.467276                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 926118671674500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.087381                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            13617151                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1299026                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.482585                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.087381                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000085                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000085                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          134                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          718                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          168                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          29132320                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         29132320                       # Number of data accesses

---------- End Simulation Statistics   ----------
