// Seed: 3270205312
module module_0 (
    input  uwire id_0,
    input  tri0  id_1,
    input  tri   id_2,
    input  wor   id_3,
    input  wor   id_4,
    output uwire id_5,
    input  wire  id_6,
    output tri   id_7
);
  wire id_9;
  wire id_10;
  assign id_7 = (-1);
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    input supply0 id_2,
    output supply1 id_3,
    output supply0 id_4,
    output wor id_5,
    input wire id_6,
    input wand id_7,
    input supply1 id_8,
    output tri id_9
);
  id_11(
      id_2
  );
  wor id_12;
  assign id_12 = 1;
  module_0 modCall_1 (
      id_8,
      id_0,
      id_8,
      id_8,
      id_6,
      id_5,
      id_8,
      id_9
  );
  assign modCall_1.id_3 = 0;
  logic id_13;
  ;
endmodule
