{
  "job": {
    "title": "Compiler Engineer/Architect",
    "industry": "",
    "description": "ltpgtAscenium wwwasceniumcom is building a new class of processor and recruiting for multiple Compiler EngineersArchitects In this role you will be a key member of our Core Engineering Team This is a ground floor opportunity as Ascenium just raised a 16M series A round You can follow the recent coverage about Ascenium in THE NEXT PLATFORM newsletter httpswwwnextplatformcom20210712guttingdecadesofarchitecturetobuildanewkindofprocessor If you want to be part of a toptier team that is building Whats next in high performance processors you will enjoy this roleampnbspampnbspltpgtltpgtltbrgtltpgtltpgtltstronggtJob DescriptionltstronggtltpgtltulgtltligtDesign develop and enhance different components of the compilerltligtltligtBenchmark and analyze output produced by optimizing compiler and quantify results analyze performance code size and key other compiler metricsltligtltligtDevelop and execute benchmark and test scenarios for compilersltligtltligtCollaborate with the HW design team to cooptimize compiler strategyampnbspampnbspltligtltligtBuild custom frontend and backend LLVM passesltligtltulgtltpgtltbrgtltpgtltpgtltstronggtQualificationsltstronggtltpgtltulgtltligtBS or MS degree in Computer Science Computer Engineering Electrical Engineering or related field of studyltligtltligtMinimum 3 years of working experience with LLVMcompilers Proven ability to designarchitect compiler frameworks Knowledge of LLVM flow frontend and backend compiler techniquesampnbspStrong background inampnbspdebugging technologies code generation program analysis and compiler optimizationsltligtltligtExperience in C programming and software design skills including debugging performance analysis and test designltligtltligtKnowledge of contemporary of CPU and GPU Compute architecturesltligtltligtExperience and proficiency with code versioning systems GitHubltligtltligtFamiliarity with handwritten assembly optimizations especially mathrelatedltligtltligtExperience in constraint satisfaction problemsolving techniques modeling and simulation toolsltligtltligtHardware background  familiarity with Verilog is a plusampnbspbut not mandatoryltligtltligtIdeally have public LLVM repository contributionsampnbspampnbspltligtltulgtltpgtltbrgtltpgt",
    "employment_type": "FULL_TIME",
    "date_posted": "2021-08-27T05:11:34.000Z"
  },
  "company": {
    "name": "Ascenium Inc",
    "link": "https://www.linkedin.com/company/ascenium-inc"
  },
  "education": {
    "required_credential": "bachelor degree"
  },
  "experience": {
    "months_of_experience": 36,
    "seniority_level": null
  },
  "salary": {
    "currency": null,
    "min_value": null,
    "max_value": null,
    "unit": null
  },
  "location": {
    "country": "US",
    "locality": "Campbell",
    "region": "CA",
    "postal_code": "95009",
    "street_address": null,
    "latitude": 37.28766,
    "longitude": -121.94243
  }
}