/*
 * Copyright (C) 2014-2016 Freie Universit√§t Berlin
 *
 * This file is subject to the terms and conditions of the GNU Lesser General
 * Public License v2.1. See the file LICENSE in the top level directory for more
 * details.
 */

/**
 * @ingroup     cpu_stm32
 * @ingroup     drivers_periph_timer
 * @{
 *
 * @file
 * @brief       Low-level timer driver implementation
 *
 * @author      Hauke Petersen <hauke.petersen@fu-berlin.de>
 * @author      Thomas Eichinger <thomas.eichinger@fu-berlin.de>
 *
 * @}
 */

#include "cpu.h"
#include "periph/timer.h"

/**
 * @brief   Interrupt context for each configured timer
 */
static timer_isr_ctx_t isr_ctx[TIMER_NUMOF];

/**
 * @brief   Get the timer device
 */
static inline TIM_TypeDef *dev(tim_t tim)
{
    return timer_config[tim].dev;
}

#ifdef MODULE_PERIPH_TIMER_PERIODIC

/**
 * @brief   Helper macro to get channel bit in timer/channel bitmap
 */
#define CHAN_BIT(tim, chan) (1 << chan) << (TIMER_CHANNEL_NUMOF * (tim & 1))

/**
 * @brief   Bitmap for compare channel disable after match
 */
static uint8_t _oneshot[(TIMER_NUMOF+1)/2];

/**
 * @brief   Bitmap to reset counter on channel match
 */
static uint8_t _reset_on_match[(TIMER_NUMOF+1)/2];

/**
 * @brief   Ignore one IRQ of the timer
 */
static uint16_t _ignore_irq;

/**
 * @brief   Clear interrupt enable after the interrupt has fired
 */
static inline void set_oneshot(tim_t tim, int chan)
{
    _oneshot[tim >> 1] |= CHAN_BIT(tim, chan);
}

/**
 * @brief   Enable interrupt with every wrap-around of the timer
 */
static inline void clear_oneshot(tim_t tim, int chan)
{
    _oneshot[tim >> 1] &= ~CHAN_BIT(tim, chan);
}

static inline bool is_oneshot(tim_t tim, int chan)
{
    return _oneshot[tim >> 1] & CHAN_BIT(tim, chan);
}

/**
 * @brief   ignore the first IRQ
 */
static inline void set_ignore_irq(tim_t tim)
{
    _ignore_irq |= 1 << tim;
}

/**
 * @brief   don't ignore IRQ anymore
 */
static inline void clear_ignore_irq(tim_t tim)
{
    _ignore_irq &= ~(1 << tim);
}

static inline bool is_ignore_irq(tim_t tim)
{
    return _ignore_irq & (1 << tim);
}

static void _set_arr(tim_t tim);

/**
 * @brief   Reset the timer on channel match
 */
static inline void set_reset_on_match(tim_t tim, int chan)
{
    _reset_on_match[tim >> 1] |= CHAN_BIT(tim, chan);
    _set_arr(tim);
}

/**
 * @brief   Keep counting on channel match
 */
static inline void clear_reset_on_match(tim_t tim, int chan)
{
    _reset_on_match[tim >> 1] &= ~CHAN_BIT(tim, chan);
    _set_arr(tim);
}

static inline bool is_reset_on_match(tim_t tim, int chan)
{
    return _reset_on_match[tim >> 1] & CHAN_BIT(tim, chan);
}

/**
 * @brief   Set timer TOP to the lowest reset on match channel
 */
static void _set_arr(tim_t tim)
{
    uint32_t dir = dev(tim)->DIER;
    uint32_t arr = timer_config[tim].max;

    /* find the lowest reset value */
    for (unsigned int i = 0; i < TIMER_CHANNEL_NUMOF; i++) {

        /* skip disabled channels */
        if ((dir & (TIM_DIER_CC1IE << i)) == 0) {
            continue;
        }

        uint32_t cc = TIM_CHAN(tim, i);
        if (is_reset_on_match(tim, i) && cc < arr) {
            arr = cc;
        }
    }

    dev(tim)->ARR = arr;
}
#else /* !MODULE_PERIPH_TIMER_PERIODIC */

static inline void set_oneshot(tim_t tim, int chan)
{
    (void)tim;
    (void)chan;
}

static inline bool is_oneshot(tim_t tim, int chan)
{
    (void)tim;
    (void)chan;

    return true;
}

static inline bool is_reset_on_match(tim_t tim, int chan)
{
    (void)tim;
    (void)chan;

    return false;
}

static inline void clear_reset_on_match(tim_t tim, int chan)
{
    (void)tim;
    (void)chan;
}

static inline void clear_ignore_irq(tim_t tim)
{
    (void)tim;
}

static inline bool is_ignore_irq(tim_t tim)
{
    (void)tim;

    return false;
}

#endif /* MODULE_PERIPH_TIMER_PERIODIC */

int timer_init(tim_t tim, unsigned long freq, timer_cb_t cb, void *arg)
{
    /* check if device is valid */
    if (tim >= TIMER_NUMOF) {
        return -1;
    }

    /* remember the interrupt context */
    isr_ctx[tim].cb = cb;
    isr_ctx[tim].arg = arg;

    /* enable the peripheral clock */
    periph_clk_en(timer_config[tim].bus, timer_config[tim].rcc_mask);

    /* configure the timer as upcounter in continuous mode */
    dev(tim)->CR1  = 0;
    dev(tim)->CR2  = 0;
    dev(tim)->ARR  = timer_config[tim].max;

    /* set prescaler */
    dev(tim)->PSC = ((periph_timer_clk(timer_config[tim].bus) / freq) - 1);
    /* generate an update event to apply our configuration */
    dev(tim)->EGR = TIM_EGR_UG;

    /* enable the timer's interrupt */
    NVIC_EnableIRQ(timer_config[tim].irqn);
    /* reset the counter and start the timer */
    timer_start(tim);

    return 0;
}

int timer_set_absolute(tim_t tim, int channel, unsigned int value)
{
    if (channel >= (int)TIMER_CHANNEL_NUMOF) {
        return -1;
    }

    set_oneshot(tim, channel);

    TIM_CHAN(tim, channel) = (value & timer_config[tim].max);

    if (is_reset_on_match(tim, channel)) {
        clear_reset_on_match(tim, channel);
    }

    dev(tim)->DIER |= (TIM_DIER_CC1IE << channel);

    return 0;
}

#ifdef MODULE_PERIPH_TIMER_PERIODIC
int timer_set_periodic(tim_t tim, int channel, unsigned int value, uint8_t flags)
{
    if (channel >= (int)TIMER_CHANNEL_NUMOF) {
        return -1;
    }

    clear_oneshot(tim, channel);

    if (flags & TIM_FLAG_RESET_ON_SET) {
        /* setting COUNT gives us an interrupt on all channels */
        set_ignore_irq(tim);
        dev(tim)->CNT = 0;
    }

    TIM_CHAN(tim, channel) = value;
    dev(tim)->DIER |= (TIM_DIER_CC1IE << channel);

    if (flags & TIM_FLAG_RESET_ON_MATCH) {
        set_reset_on_match(tim, channel);
    }

    return 0;
}
#endif /* MODULE_PERIPH_TIMER_PERIODIC */

int timer_clear(tim_t tim, int channel)
{
    if (channel >= (int)TIMER_CHANNEL_NUMOF) {
        return -1;
    }

    dev(tim)->DIER &= ~(TIM_DIER_CC1IE << channel);

    if (is_reset_on_match(tim, channel)) {
        clear_reset_on_match(tim, channel);
    }

    return 0;
}

unsigned int timer_read(tim_t tim)
{
    return (unsigned int)dev(tim)->CNT;
}

void timer_start(tim_t tim)
{
    dev(tim)->CR1 |= TIM_CR1_CEN;
}

void timer_stop(tim_t tim)
{
    dev(tim)->CR1 &= ~(TIM_CR1_CEN);
}

static inline void irq_handler(tim_t tim)
{
    uint32_t top = dev(tim)->ARR;
    uint32_t status = dev(tim)->SR & dev(tim)->DIER;
    dev(tim)->SR = 0;

    /* ignore interrupts triggered by resetting COUNT */
    if (is_ignore_irq(tim)) {
        clear_ignore_irq(tim);
        status = 0;
    }

    for (unsigned int i = 0; status; i++) {
        uint32_t msk = TIM_SR_CC1IF << i;

        /* check if interrupt flag is set */
        if ((status & msk) == 0) {
            continue;
        }
        status &= ~msk;

        /* interrupt flag gets set for all channels > ARR */
        if (TIM_CHAN(tim, i) > top) {
            continue;
        }

        /* disable Interrupt */
        if (is_oneshot(tim, i)) {
            dev(tim)->DIER &= ~msk;
        }

        isr_ctx[tim].cb(isr_ctx[tim].arg, i);
    }
    cortexm_isr_end();
}

#ifdef TIMER_0_ISR
void TIMER_0_ISR(void)
{
    irq_handler(0);
}
#endif

#ifdef TIMER_1_ISR
void TIMER_1_ISR(void)
{
    irq_handler(1);
}
#endif

#ifdef TIMER_2_ISR
void TIMER_2_ISR(void)
{
    irq_handler(2);
}
#endif

#ifdef TIMER_3_ISR
void TIMER_3_ISR(void)
{
    irq_handler(3);
}
#endif

#ifdef TIMER_4_ISR
void TIMER_4_ISR(void)
{
    irq_handler(4);
}
#endif
