

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
c498d9f32ab5dd92351405d48e0f6df7  /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
Running md5sum using "md5sum /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS "
Parsing file _cuobjdump_complete_output_ibtq0R
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x405636, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:72) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:79) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:97) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x138 (_1.ptx:111) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:134) add.s32 %r11, %r11, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:137) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_Zwvyiz"
Running: cat _ptx_Zwvyiz | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_KY93Xg
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_KY93Xg --output-file  /dev/null 2> _ptx_Zwvyizinfo"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=18, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_Zwvyiz _ptx2_KY93Xg _ptx_Zwvyizinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: ./data/graph65536.txt
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(7,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 92160 (ipc=184.3) sim_rate=92160 (inst/sec) elapsed = 0:0:00:01 / Sun Feb 28 21:30:18 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(26,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(34,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1243,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1244,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1262,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1262,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1262,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1262,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1263,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1263,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1263,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1263,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1264,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1264,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1265,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1265,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1265,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1265,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1265,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1266,0)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1266,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1266,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1267,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1267,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1267,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1267,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1267,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1268,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1268,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1269,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1270,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1271,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1279,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1279,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1279,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1279,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1280,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1280,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1280,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1280,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1280,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1281,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1281,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1282,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1282,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1283,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1283,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1284,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1285,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1285,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1285,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1285,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1286,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1286,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1286,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1286,0), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1287,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1287,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1288,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1288,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1289,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1289,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1294,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1294,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1294,0), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1295,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1296,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1296,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1296,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1297,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1297,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1297,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1297,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1298,0)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1298,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1299,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1300,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1300,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1300,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1301,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1301,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1301,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1301,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1301,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1302,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1302,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1303,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1303,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1304,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1305,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1307,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1307,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1307,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1308,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1309,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1310,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1310,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1310,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1311,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1312,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1314,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1314,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1314,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1315,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1315,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1316,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1320,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1320,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1321,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1322,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1324,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1324,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1324,0), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1325,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1326,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1326,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1326,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1327,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1327,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1328,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1328,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1328,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1328,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1328,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1329,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1329,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1329,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1329,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1329,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1330,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1330,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1331,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1331,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1332,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1332,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1333,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1333,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1333,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1333,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1333,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1333,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1333,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1334,0)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1334,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1335,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1335,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1336,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1336,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1337,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1337,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1338,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1338,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1339,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1340,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1340,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1341,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1342,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1342,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1342,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1343,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1344,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1345,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1348,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1348,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1349,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1350,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1362,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1362,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1363,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1364,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(142,0,0) tid=(117,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1368,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1368,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1369,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1370,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1374,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1374,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1375,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1376,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(106,0,0) tid=(213,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 472936 (ipc=315.3) sim_rate=236468 (inst/sec) elapsed = 0:0:00:02 / Sun Feb 28 21:30:19 2016
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(165,0,0) tid=(181,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1734,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1735,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1752,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1753,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1754,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1755,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1759,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1760,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1763,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1764,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1776,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1777,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1784,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1784,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1785,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1786,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1793,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1794,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1796,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1797,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1809,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1809,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1810,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1810,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1811,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1812,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1812,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1812,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1812,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1812,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1813,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1813,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1813,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1814,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1814,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1815,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1825,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1825,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1826,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1826,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1827,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1827,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1828,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1828,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1829,0)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1829,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1832,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1832,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1832,0), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1833,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1834,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1835,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1836,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1837,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1840,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1840,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1841,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1842,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1843,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1844,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1846,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1846,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1847,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1847,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1849,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1849,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1850,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1850,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1851,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1851,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1851,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1852,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1858,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1858,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1859,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1860,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1872,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1873,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1873,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1874,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1874,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1875,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(196,0,0) tid=(237,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1875,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1875,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1875,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1875,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1876,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1876,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1877,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1878,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1882,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1883,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1883,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1884,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1903,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1904,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1911,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1911,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1911,0), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1912,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1913,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1914,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1918,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1919,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1926,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1926,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1927,0)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1927,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1932,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1933,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1939,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1939,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1940,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1941,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1941,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1942,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1943,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1944,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1951,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1952,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1952,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1953,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1962,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1963,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1965,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1965,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1966,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1966,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1966,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1967,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1967,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1968,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1976,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1977,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1980,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1981,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1981,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1982,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1983,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1983,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1984,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1984,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1984,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1984,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1985,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1986,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1986,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1986,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1986,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1987,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1988,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1989,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1993,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1993,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1994,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(199,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1996,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 740209 (ipc=370.1) sim_rate=246736 (inst/sec) elapsed = 0:0:00:03 / Sun Feb 28 21:30:20 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2001,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2012,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2020,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2020,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2027,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2029,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2031,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2032,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2033,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2033,0), 5 CTAs running
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(249,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2152,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2190,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2199,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2200,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2213,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2239,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2241,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2249,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2255,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2258,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2258,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2266,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2271,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2281,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2290,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2301,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2307,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2311,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2315,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2316,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2316,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2318,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2318,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2323,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2324,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2335,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2340,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2346,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2347,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2347,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2352,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2356,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2365,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2367,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2368,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2369,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2369,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2375,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2379,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2382,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2385,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2385,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2391,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2392,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2397,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2400,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2404,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2406,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2408,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2413,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2413,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2424,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2426,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2427,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2429,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2430,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2433,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2435,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2436,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2438,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2442,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2446,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2447,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2449,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2452,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2456,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2458,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2463,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2469,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2474,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2475,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2482,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2493,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2500,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2504,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5903,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 5904
gpu_sim_insn = 917736
gpu_ipc =     155.4431
gpu_tot_sim_cycle = 5904
gpu_tot_sim_insn = 917736
gpu_tot_ipc =     155.4431
gpu_tot_issued_cta = 256
gpu_stall_dramfull = 282
gpu_stall_icnt2sh    = 350
gpu_total_sim_rate=305912

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18559
	L1I_total_cache_misses = 962
	L1I_total_cache_miss_rate = 0.0518
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[1]: Access = 196, Miss = 68, Miss_rate = 0.347, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[2]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[3]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[4]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[5]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[6]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[7]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[8]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[9]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[10]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[11]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[12]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[13]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[14]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_total_cache_accesses = 2116
	L1D_total_cache_misses = 548
	L1D_total_cache_miss_rate = 0.2590
	L1D_total_cache_pending_hits = 1536
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 4115
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1166
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3635
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17597
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 962
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 
gpgpu_n_tot_thrd_icount = 990816
gpgpu_n_tot_w_icount = 30963
gpgpu_n_stall_shd_mem = 3157
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 523
gpgpu_n_mem_write_global = 26
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 26
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 131091
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7157	W0_Idle:18424	W0_Scoreboard:23932	W1:243	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30720
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4184 {8:523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1040 {40:26,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71128 {136:523,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 208 {8:26,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 46 
maxdqlatency = 0 
maxmflatency = 321 
averagemflatency = 265 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 5903 
mrq_lat_table:393 	41 	40 	52 	17 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	30 	534 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	585 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	318 	188 	30 	2 	0 	0 	0 	2 	9 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1559         0      5885         0         0         0         0         0         0         0       929       897      1729      1741         0         0 
dram[1]:      1176         0         0         0         0         0         0         0         0         0       934       904      1774      1749         0      3946 
dram[2]:         0         0         0      3069         0      1585         0         0         0      4281       935       907      1738      1510         0         0 
dram[3]:         0         0         0      5079         0      4679         0         0         0         0       944       904      1807      1750         0         0 
dram[4]:         0      3872         0         0         0      5478         0         0         0         0      1250      2561      1746      1754      3138         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0       913       916      1754      1785      5550         0 
average row accesses per activate:
dram[0]:  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 24.000000 22.000000      -nan  3.000000 
dram[2]:      -nan      -nan      -nan  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[3]:      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 20.000000      -nan      -nan 
dram[4]:      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan  8.333333 12.000000 22.000000 20.000000  2.000000      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 22.000000 20.000000  1.000000      -nan 
average row locality = 548/43 = 12.744186
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         1         0         0         0         0         0         0         0        20        22        22        22         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0        20        22        24        22         0         3 
dram[2]:         0         0         0         1         0         1         0         0         0         1        20        22        22        21         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0        20        22        22        20         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0        24        23        22        20         2         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22        22        22        20         1         0 
total reads: 538
min_bank_accesses = 0!
chip skew: 93/86 = 1.08
number of total write accesses:
dram[0]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         1         0         0         0         0         0         1         0         0         0         1         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0         1         1         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 10
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1051    none         125    none      none      none      none      none      none      none         269       269       290       266    none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none         276       268       263       269    none         262
dram[2]:     none      none      none         126    none         268    none      none      none         126       266       264       271       255    none      none  
dram[3]:     none      none      none         126    none         125    none      none      none      none         280       285       276       266    none      none  
dram[4]:     none         126    none      none      none         126    none      none      none      none         298       258       278       276       263    none  
dram[5]:     none      none      none      none      none      none      none      none      none      none         265       269       274       272       268    none  
maximum mf latency per bank:
dram[0]:        282         0       251         0         0         0         0         0         0         0       294       283       321       301         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       290       284       274       292         0       268
dram[2]:          0         0         0       252         0       268         0         0         0       252       277       282       313       288         0         0
dram[3]:          0         0         0       252         0       251         0         0         0         0       289       287       282       280         0         0
dram[4]:          0       252         0         0         0       252         0         0         0         0       281       285       317       319       268         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       291       280       318       299       268         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80234400, atomic=0 1 entries : 0x7fbadfb67010 :  mf: uid= 34626, sid01:w00, part=0, addr=0x80234440, load , size=32, unknown  status = IN_PARTITION_DRAM (5901), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7597 n_act=9 n_pre=3 n_req=92 n_rd=182 n_write=1 bw_util=0.04697
n_activity=960 dram_eff=0.3812
bk0: 8a 7690i bk1: 0a 7787i bk2: 2a 7768i bk3: 0a 7789i bk4: 0a 7790i bk5: 0a 7792i bk6: 0a 7794i bk7: 0a 7794i bk8: 0a 7795i bk9: 0a 7795i bk10: 40a 7678i bk11: 44a 7624i bk12: 44a 7643i bk13: 44a 7620i bk14: 0a 7790i bk15: 0a 7790i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.035806
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7600 n_act=6 n_pre=0 n_req=93 n_rd=186 n_write=0 bw_util=0.04774
n_activity=894 dram_eff=0.4161
bk0: 4a 7768i bk1: 0a 7789i bk2: 0a 7790i bk3: 0a 7790i bk4: 0a 7790i bk5: 0a 7790i bk6: 0a 7792i bk7: 0a 7794i bk8: 0a 7795i bk9: 0a 7795i bk10: 40a 7683i bk11: 44a 7612i bk12: 48a 7664i bk13: 44a 7601i bk14: 0a 7790i bk15: 6a 7766i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.025154
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7606 n_act=7 n_pre=0 n_req=91 n_rd=176 n_write=3 bw_util=0.04594
n_activity=919 dram_eff=0.3896
bk0: 0a 7792i bk1: 0a 7793i bk2: 0a 7793i bk3: 2a 7770i bk4: 0a 7791i bk5: 2a 7774i bk6: 0a 7792i bk7: 0a 7794i bk8: 0a 7794i bk9: 2a 7771i bk10: 40a 7671i bk11: 44a 7616i bk12: 44a 7662i bk13: 42a 7622i bk14: 0a 7789i bk15: 0a 7791i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0272074
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7612 n_act=6 n_pre=0 n_req=88 n_rd=172 n_write=2 bw_util=0.04466
n_activity=804 dram_eff=0.4328
bk0: 0a 7790i bk1: 0a 7792i bk2: 0a 7793i bk3: 2a 7770i bk4: 0a 7792i bk5: 2a 7771i bk6: 0a 7792i bk7: 0a 7793i bk8: 0a 7794i bk9: 0a 7794i bk10: 40a 7679i bk11: 44a 7616i bk12: 44a 7675i bk13: 40a 7646i bk14: 0a 7789i bk15: 0a 7789i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0309292
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7589 n_act=10 n_pre=3 n_req=97 n_rd=186 n_write=4 bw_util=0.04877
n_activity=987 dram_eff=0.385
bk0: 0a 7789i bk1: 2a 7768i bk2: 0a 7790i bk3: 0a 7790i bk4: 0a 7791i bk5: 2a 7772i bk6: 0a 7795i bk7: 0a 7796i bk8: 0a 7797i bk9: 0a 7797i bk10: 48a 7617i bk11: 46a 7580i bk12: 44a 7655i bk13: 40a 7602i bk14: 4a 7767i bk15: 0a 7787i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0547998
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7613 n_act=5 n_pre=0 n_req=87 n_rd=174 n_write=0 bw_util=0.04466
n_activity=756 dram_eff=0.4603
bk0: 0a 7788i bk1: 0a 7789i bk2: 0a 7789i bk3: 0a 7791i bk4: 0a 7791i bk5: 0a 7792i bk6: 0a 7793i bk7: 0a 7794i bk8: 0a 7795i bk9: 0a 7796i bk10: 44a 7671i bk11: 44a 7598i bk12: 44a 7656i bk13: 40a 7643i bk14: 2a 7773i bk15: 0a 7788i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0486396

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77, Miss = 47, Miss_rate = 0.610, Pending_hits = 6, Reservation_fails = 224
L2_cache_bank[1]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 61, Miss = 46, Miss_rate = 0.754, Pending_hits = 3, Reservation_fails = 109
L2_cache_bank[3]: Access = 47, Miss = 47, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 46, Miss = 46, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 45, Miss = 42, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 46, Miss = 44, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 56, Miss = 48, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 596
L2_total_cache_misses = 538
L2_total_cache_miss_rate = 0.9027
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=2846
icnt_total_pkts_simt_to_mem=622
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7273
	minimum = 6
	maximum = 62
Network latency average = 9.96728
	minimum = 6
	maximum = 40
Slowest packet = 14
Flit latency average = 8.89273
	minimum = 6
	maximum = 36
Slowest flit = 1912
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00747767
	minimum = 0.00592818 (at node 9)
	maximum = 0.013042 (at node 15)
Accepted packet rate average = 0.00747767
	minimum = 0.00592818 (at node 9)
	maximum = 0.013042 (at node 15)
Injected flit rate average = 0.0217555
	minimum = 0.00592818 (at node 9)
	maximum = 0.0580962 (at node 15)
Accepted flit rate average= 0.0217555
	minimum = 0.00711382 (at node 19)
	maximum = 0.0447154 (at node 1)
Injected packet length average = 2.9094
Accepted packet length average = 2.9094
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.7273 (1 samples)
	minimum = 6 (1 samples)
	maximum = 62 (1 samples)
Network latency average = 9.96728 (1 samples)
	minimum = 6 (1 samples)
	maximum = 40 (1 samples)
Flit latency average = 8.89273 (1 samples)
	minimum = 6 (1 samples)
	maximum = 36 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00747767 (1 samples)
	minimum = 0.00592818 (1 samples)
	maximum = 0.013042 (1 samples)
Accepted packet rate average = 0.00747767 (1 samples)
	minimum = 0.00592818 (1 samples)
	maximum = 0.013042 (1 samples)
Injected flit rate average = 0.0217555 (1 samples)
	minimum = 0.00592818 (1 samples)
	maximum = 0.0580962 (1 samples)
Accepted flit rate average = 0.0217555 (1 samples)
	minimum = 0.00711382 (1 samples)
	maximum = 0.0447154 (1 samples)
Injected packet size average = 2.9094 (1 samples)
Accepted packet size average = 2.9094 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 305912 (inst/sec)
gpgpu_simulation_rate = 1968 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,5904)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(42,0,0) tid=(140,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(25,0,0) tid=(204,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(49,0,0) tid=(236,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (367,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(368,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (373,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (373,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(374,5904)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(374,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (374,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(375,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (376,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (376,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(377,5904)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(377,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (378,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (378,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(379,5904)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(379,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (385,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(386,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (387,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(388,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (390,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(391,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (391,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (391,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (391,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(392,5904)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(392,5904)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(392,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (396,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(397,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (397,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (397,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(398,5904)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(398,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (398,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(399,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (400,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (400,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(401,5904)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(401,5904)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(99,0,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (405,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (405,5904), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(406,5904)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(407,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (407,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(408,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (411,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(412,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (413,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (413,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(414,5904)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(414,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (417,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(418,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (418,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(419,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (422,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(423,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (429,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(430,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (437,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(438,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (439,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(440,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (440,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(441,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (443,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(444,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (446,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(447,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (450,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(451,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (457,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (457,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (457,5904), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(458,5904)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(458,5904)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(459,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (462,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (462,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (462,5904), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(463,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (463,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (463,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (463,5904), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(464,5904)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(464,5904)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(464,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (464,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(465,5904)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(465,5904)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(465,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (465,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (465,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(466,5904)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(466,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (467,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (467,5904), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(468,5904)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(469,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (471,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(472,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (479,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(480,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (480,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(481,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (482,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(483,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (484,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(485,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (485,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(486,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (490,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(491,5904)
GPGPU-Sim uArch: cycles simulated: 6404  inst.: 1279561 (ipc=723.6) sim_rate=319890 (inst/sec) elapsed = 0:0:00:04 / Sun Feb 28 21:30:21 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (500,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(501,5904)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(122,0,0) tid=(134,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (536,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(537,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (544,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(545,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (545,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(546,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (555,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (555,5904), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(556,5904)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(557,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (560,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (560,5904), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(561,5904)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(562,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (572,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (572,5904), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(573,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (573,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (573,5904), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(574,5904)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(574,5904)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(575,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (575,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (575,5904), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(576,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (576,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(577,5904)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(577,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (578,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (578,5904), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(579,5904)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(580,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (584,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (584,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (584,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(585,5904)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(585,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (585,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (585,5904), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(586,5904)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(586,5904)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(587,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (588,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(589,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (589,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (589,5904), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(590,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (590,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (590,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (590,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(591,5904)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(591,5904)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(591,5904)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(592,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (595,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (595,5904), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(596,5904)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(597,5904)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(142,0,0) tid=(121,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (712,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(713,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (714,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(715,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (724,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(725,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (726,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(727,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (732,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(733,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (772,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(773,5904)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(116,0,0) tid=(198,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (779,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(780,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (782,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(783,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (783,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(784,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (791,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(792,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (794,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(795,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (798,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(799,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (799,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (799,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(800,5904)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(800,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (803,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(804,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (805,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(806,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (814,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (814,5904), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(815,5904)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(816,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (822,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(823,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (823,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(824,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (830,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(831,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (831,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(832,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (836,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(837,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (837,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(838,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (839,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(840,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (844,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(845,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (848,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(849,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (853,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(854,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (856,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(857,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (857,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(858,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (862,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(863,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (866,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(867,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (877,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(878,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (878,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(879,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (880,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(881,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (887,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(888,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (889,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(890,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (893,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(894,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (894,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(895,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (899,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(900,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (900,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(901,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (903,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(904,5904)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(192,0,0) tid=(96,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (908,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (908,5904), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(909,5904)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(910,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (910,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(911,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (917,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(918,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (918,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(919,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (919,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (919,5904), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(920,5904)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(921,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (926,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (926,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (926,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(927,5904)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(927,5904)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(928,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (932,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(933,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (939,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(940,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (941,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(942,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (945,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(946,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (949,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (949,5904), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(950,5904)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(951,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (954,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (954,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (954,5904), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(955,5904)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(955,5904)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(956,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (959,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(960,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (966,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(967,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (984,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(985,5904)
GPGPU-Sim uArch: cycles simulated: 6904  inst.: 1647256 (ipc=729.5) sim_rate=329451 (inst/sec) elapsed = 0:0:00:05 / Sun Feb 28 21:30:22 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1008,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1009,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1014,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1015,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1016,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1017,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1020,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1021,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1021,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1022,5904)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(198,0,0) tid=(205,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1031,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1031,5904), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1032,5904)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1033,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1033,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1034,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1048,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1048,5904), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1049,5904)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1050,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1050,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1050,5904), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1051,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1051,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1051,5904), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1052,5904)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1052,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1052,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1052,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1053,5904)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1053,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1054,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1059,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1059,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1059,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1060,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1070,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1076,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1102,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1102,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1125,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1135,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1139,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1141,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1144,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1161,5904), 5 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(245,0,0) tid=(110,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1163,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1166,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1168,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1179,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1182,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1182,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1183,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1184,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1192,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1194,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1195,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1198,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1200,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1201,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1213,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1215,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1218,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1225,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1225,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1227,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1227,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1237,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1242,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1244,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1257,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1260,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1262,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1264,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1265,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1268,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1268,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1273,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1279,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1285,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1288,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1295,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1296,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1296,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1301,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1301,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1303,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1303,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1304,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1307,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1307,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1313,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1316,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1318,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1323,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1325,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1325,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1326,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1328,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1343,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1348,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1351,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1360,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1367,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1381,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1395,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1396,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1408,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1409,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1417,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1421,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1421,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2982,5904), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 9404  inst.: 1835943 (ipc=262.3) sim_rate=305990 (inst/sec) elapsed = 0:0:00:06 / Sun Feb 28 21:30:23 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (3843,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4288,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4413,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (4856,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (5134,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (5427,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (5869,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 0.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 5870
gpu_sim_insn = 919016
gpu_ipc =     156.5615
gpu_tot_sim_cycle = 11774
gpu_tot_sim_insn = 1836752
gpu_tot_ipc =     156.0007
gpu_tot_issued_cta = 512
gpu_stall_dramfull = 282
gpu_stall_icnt2sh    = 624
gpu_total_sim_rate=306125

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 37825
	L1I_total_cache_misses = 973
	L1I_total_cache_miss_rate = 0.0257
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 388, Miss = 125, Miss_rate = 0.322, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[1]: Access = 332, Miss = 100, Miss_rate = 0.301, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[2]: Access = 318, Miss = 95, Miss_rate = 0.299, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[3]: Access = 280, Miss = 68, Miss_rate = 0.243, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[4]: Access = 288, Miss = 70, Miss_rate = 0.243, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[5]: Access = 380, Miss = 126, Miss_rate = 0.332, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[6]: Access = 380, Miss = 123, Miss_rate = 0.324, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[7]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[8]: Access = 264, Miss = 64, Miss_rate = 0.242, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[9]: Access = 264, Miss = 66, Miss_rate = 0.250, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[10]: Access = 302, Miss = 83, Miss_rate = 0.275, Pending_hits = 186, Reservation_fails = 0
	L1D_cache_core[11]: Access = 288, Miss = 68, Miss_rate = 0.236, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[12]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[13]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[14]: Access = 272, Miss = 66, Miss_rate = 0.243, Pending_hits = 198, Reservation_fails = 0
	L1D_total_cache_accesses = 4596
	L1D_total_cache_misses = 1264
	L1D_total_cache_miss_rate = 0.2750
	L1D_total_cache_pending_hits = 3006
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 8331
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0576
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 311
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3006
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1093
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7851
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 171
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 36852
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 973
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
75, 75, 189, 75, 75, 75, 75, 75, 105, 105, 105, 105, 105, 105, 105, 105, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 370, 60, 60, 60, 60, 60, 60, 60, 
gpgpu_n_tot_thrd_icount = 2024544
gpgpu_n_tot_w_icount = 63267
gpgpu_n_stall_shd_mem = 3157
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1093
gpgpu_n_mem_write_global = 186
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 131386
gpgpu_n_store_insn = 186
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 262283
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8053	W0_Idle:38331	W0_Scoreboard:47601	W1:1827	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:61440
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8744 {8:1093,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7440 {40:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 336 {8:42,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 148648 {136:1093,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1488 {8:186,}
traffic_breakdown_memtocore[INST_ACC_R] = 5712 {136:42,}
maxmrqlatency = 46 
maxdqlatency = 0 
maxmflatency = 321 
averagemflatency = 208 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 11773 
mrq_lat_table:517 	41 	62 	59 	19 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	687 	607 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1325 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	724 	344 	38 	2 	0 	0 	0 	2 	9 	38 	137 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         1         0        20        22         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         2         0         0        20         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         2         0         0        22        22         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        20         0         0        20         0         0 
dram[4]:         0         0         0         0         0         0         0         0         1         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22         0         0         0         1         0 
maximum service time to same row:
dram[0]:      1559      3572      5885      3991         0         0         0      4312      2345      3601      2121      3141      1729      1741      1687      3304 
dram[1]:      1176         0         0         0      4194      3022         0      2706       904         0      1692       904      1774      1749      2338      3946 
dram[2]:         0      4838      4001      3069         0      2577         0      5116         0      4281       935       907      1738      2028      2147      3860 
dram[3]:      1316      3229      2296      5079         0      4679      2554      3174      4435      4213       944       904      1807      1799      2366      2469 
dram[4]:      3422      3872         0         0         0      5478      2804         0      4500      2775      1250      2561      1746      1754      3138      2440 
dram[5]:      1390      2397      2166      1504      2704      1391      3638      1429      3449      3504       913       916      1754      1785      5550      2076 
average row accesses per activate:
dram[0]:  1.000000  2.000000  4.000000  2.000000      -nan      -nan      -nan  2.000000  1.500000  4.000000 11.000000 12.000000 23.000000 22.000000  3.000000  2.000000 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000  2.000000      -nan  1.333333  1.000000      -nan 11.000000 22.000000 25.000000 23.000000  1.000000  5.000000 
dram[2]:      -nan  2.000000  2.000000  4.000000      -nan  1.500000      -nan  2.000000      -nan  3.666667 20.000000 22.000000 11.500000  8.000000  1.000000  1.000000 
dram[3]:  1.000000  2.000000  4.000000  4.000000      -nan  2.000000  2.000000  4.000000  2.000000  1.000000 10.500000 22.000000 23.000000  7.333333  4.000000  5.000000 
dram[4]:  2.000000  2.000000      -nan      -nan      -nan  4.000000  4.000000      -nan  1.500000  2.000000  6.500000 13.000000 22.000000 23.000000  8.000000  3.000000 
dram[5]:  1.000000  6.000000  2.000000  1.000000  4.000000  1.000000  2.000000  1.000000  2.000000  2.000000 11.500000 22.000000 22.000000 21.000000  1.333333  4.000000 
average row locality = 703/105 = 6.695238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         1         2         1         0         0         0         1         2         2        21        23        23        22         3         2 
dram[1]:         2         0         0         0         1         1         0         3         1         0        21        22        25        23         1         5 
dram[2]:         0         1         1         2         0         2         0         1         0         6        20        22        23        23         1         1 
dram[3]:         1         1         2         2         0         1         1         2         1         1        21        22        23        22         4         5 
dram[4]:         1         1         0         0         0         2         2         0         2         1        25        24        22        23         8         3 
dram[5]:         1         3         1         1         2         1         1         1         1         1        23        22        22        21         4         4 
total reads: 647
min_bank_accesses = 0!
chip skew: 114/103 = 1.11
number of total write accesses:
dram[0]:         0         1         2         1         0         0         0         1         1         2         1         1         0         0         0         0 
dram[1]:         0         0         0         0         1         1         0         1         0         0         1         0         0         0         0         0 
dram[2]:         0         1         1         2         0         1         0         1         0         5         0         0         0         1         0         0 
dram[3]:         0         1         2         2         0         1         1         2         1         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         0         2         2         0         1         1         1         2         0         0         0         0 
dram[5]:         0         3         1         0         2         0         1         0         1         1         0         0         0         0         0         0 
total reads: 56
min_bank_accesses = 0!
chip skew: 12/4 = 3.00
average mf latency per bank:
dram[0]:       1051       126       160       128    none      none      none         126       176       124       401       425       446       411       262       263
dram[1]:          0    none      none      none         126       126    none         201       268    none         412       428       401       432       268       373
dram[2]:     none         125       126       160    none         176    none         125    none         152       402       437       421       413       411       268
dram[3]:        268       125       124       160    none         197       125       124       125       268       435       463       444       399       261       260
dram[4]:        126       197    none      none      none         160       124    none         182       131       695       369       409       418       296       309
dram[5]:        270       147       126       269       124       272       125       268       126       126       426       419       432       417       305       260
maximum mf latency per bank:
dram[0]:        282       252       251       256         0         0         0       252       268       251       294       283       321       301       268       268
dram[1]:          0         0         0         0       252       252         0       277       268         0       290       284       274       292       268       268
dram[2]:          0       251       252       252         0       268         0       251         0       277       277       282       313       288       268       268
dram[3]:        268       251       252       252         0       251       251       252       251       268       289       287       282       280       268       268
dram[4]:        252       252         0         0         0       252       251         0       274       262       281       285       317       319       268       268
dram[5]:        270       252       252       269       252       272       251       268       252       252       291       280       318       299       277       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15291 n_act=19 n_pre=6 n_req=117 n_rd=214 n_write=10 bw_util=0.02883
n_activity=1522 dram_eff=0.2943
bk0: 8a 15435i bk1: 2a 15512i bk2: 4a 15501i bk3: 2a 15515i bk4: 0a 15539i bk5: 0a 15543i bk6: 0a 15547i bk7: 2a 15524i bk8: 4a 15494i bk9: 4a 15504i bk10: 42a 15389i bk11: 46a 15334i bk12: 46a 15383i bk13: 44a 15366i bk14: 6a 15512i bk15: 4a 15515i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0232304
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15309 n_act=14 n_pre=3 n_req=109 n_rd=210 n_write=4 bw_util=0.02754
n_activity=1310 dram_eff=0.3267
bk0: 4a 15516i bk1: 0a 15538i bk2: 0a 15539i bk3: 0a 15540i bk4: 2a 15518i bk5: 2a 15516i bk6: 0a 15542i bk7: 6a 15464i bk8: 2a 15524i bk9: 0a 15540i bk10: 42a 15396i bk11: 44a 15358i bk12: 50a 15406i bk13: 46a 15343i bk14: 2a 15521i bk15: 10a 15505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0157658
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15298 n_act=18 n_pre=6 n_req=115 n_rd=206 n_write=12 bw_util=0.02806
n_activity=1535 dram_eff=0.284
bk0: 0a 15539i bk1: 2a 15518i bk2: 2a 15516i bk3: 4a 15501i bk4: 0a 15539i bk5: 4a 15489i bk6: 0a 15541i bk7: 2a 15521i bk8: 0a 15542i bk9: 12a 15412i bk10: 40a 15417i bk11: 44a 15364i bk12: 46a 15383i bk13: 46a 15314i bk14: 2a 15520i bk15: 2a 15521i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0173102
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15291 n_act=18 n_pre=3 n_req=119 n_rd=218 n_write=10 bw_util=0.02934
n_activity=1509 dram_eff=0.3022
bk0: 2a 15520i bk1: 2a 15516i bk2: 4a 15503i bk3: 4a 15501i bk4: 0a 15539i bk5: 2a 15520i bk6: 2a 15519i bk7: 4a 15506i bk8: 2a 15520i bk9: 2a 15525i bk10: 42a 15398i bk11: 44a 15363i bk12: 46a 15420i bk13: 44a 15338i bk14: 8a 15505i bk15: 10a 15503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0175676
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x80240280, atomic=0 1 entries : 0x7fbad42025f0 :  mf: uid= 60634, sid00:w40, part=4, addr=0x802402e0, load , size=32, unknown  status = IN_PARTITION_DRAM (11771), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15279 n_act=17 n_pre=5 n_req=125 n_rd=228 n_write=11 bw_util=0.03076
n_activity=1456 dram_eff=0.3283
bk0: 2a 15511i bk1: 2a 15514i bk2: 0a 15537i bk3: 0a 15537i bk4: 0a 15540i bk5: 4a 15506i bk6: 4a 15507i bk7: 0a 15545i bk8: 4a 15481i bk9: 2a 15508i bk10: 50a 15334i bk11: 48a 15311i bk12: 44a 15403i bk13: 46a 15337i bk14: 16a 15481i bk15: 6a 15511i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0317889
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15291 n_act=19 n_pre=3 n_req=118 n_rd=218 n_write=9 bw_util=0.02921
n_activity=1418 dram_eff=0.3202
bk0: 2a 15519i bk1: 6a 15485i bk2: 2a 15515i bk3: 2a 15522i bk4: 4a 15500i bk5: 2a 15518i bk6: 2a 15519i bk7: 2a 15525i bk8: 2a 15519i bk9: 2a 15521i bk10: 46a 15390i bk11: 44a 15345i bk12: 44a 15405i bk13: 42a 15389i bk14: 8a 15460i bk15: 8a 15505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.027027

========= L2 cache stats =========
L2_cache_bank[0]: Access = 137, Miss = 55, Miss_rate = 0.401, Pending_hits = 6, Reservation_fails = 224
L2_cache_bank[1]: Access = 100, Miss = 52, Miss_rate = 0.520, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 117, Miss = 51, Miss_rate = 0.436, Pending_hits = 3, Reservation_fails = 109
L2_cache_bank[3]: Access = 107, Miss = 54, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 88, Miss = 45, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 111, Miss = 58, Miss_rate = 0.523, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 105, Miss = 53, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 106, Miss = 56, Miss_rate = 0.528, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 162, Miss = 60, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 101, Miss = 54, Miss_rate = 0.535, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 104, Miss = 55, Miss_rate = 0.529, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 98, Miss = 54, Miss_rate = 0.551, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1336
L2_total_cache_misses = 647
L2_total_cache_miss_rate = 0.4843
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 507
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 32
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=5906
icnt_total_pkts_simt_to_mem=1522
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.93378
	minimum = 6
	maximum = 32
Network latency average = 8.47095
	minimum = 6
	maximum = 27
Slowest packet = 1412
Flit latency average = 7.29571
	minimum = 6
	maximum = 23
Slowest flit = 4118
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00933813
	minimum = 0.00511073 (at node 8)
	maximum = 0.0180579 (at node 23)
Accepted packet rate average = 0.00933813
	minimum = 0.00511073 (at node 8)
	maximum = 0.0180579 (at node 23)
Injected flit rate average = 0.0249858
	minimum = 0.00511073 (at node 8)
	maximum = 0.0521295 (at node 23)
Accepted flit rate average= 0.0249858
	minimum = 0.00834753 (at node 19)
	maximum = 0.0541738 (at node 5)
Injected packet length average = 2.67568
Accepted packet length average = 2.67568
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.83057 (2 samples)
	minimum = 6 (2 samples)
	maximum = 47 (2 samples)
Network latency average = 9.21911 (2 samples)
	minimum = 6 (2 samples)
	maximum = 33.5 (2 samples)
Flit latency average = 8.09422 (2 samples)
	minimum = 6 (2 samples)
	maximum = 29.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0084079 (2 samples)
	minimum = 0.00551946 (2 samples)
	maximum = 0.01555 (2 samples)
Accepted packet rate average = 0.0084079 (2 samples)
	minimum = 0.00551946 (2 samples)
	maximum = 0.01555 (2 samples)
Injected flit rate average = 0.0233706 (2 samples)
	minimum = 0.00551946 (2 samples)
	maximum = 0.0551128 (2 samples)
Accepted flit rate average = 0.0233706 (2 samples)
	minimum = 0.00773068 (2 samples)
	maximum = 0.0494446 (2 samples)
Injected packet size average = 2.77961 (2 samples)
Accepted packet size average = 2.77961 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 306125 (inst/sec)
gpgpu_simulation_rate = 1962 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,11774)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(83,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(63,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(48,0,0) tid=(252,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (373,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (373,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(374,11774)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(374,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (376,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (376,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(377,11774)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(377,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (377,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(378,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (378,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (378,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(379,11774)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(379,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (387,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (387,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(388,11774)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(388,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (390,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (390,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(391,11774)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(391,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (391,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(392,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (392,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(393,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (395,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(396,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (397,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(398,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (400,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (400,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(401,11774)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(401,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (410,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(411,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (411,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(412,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (413,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (413,11774), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(414,11774)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(415,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (415,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(416,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (417,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(418,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (423,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (423,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(424,11774)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(424,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (424,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (424,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(425,11774)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(425,11774)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(109,0,0) tid=(91,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (428,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(429,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (429,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(430,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (433,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(434,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (437,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(438,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (442,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(443,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (443,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (443,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(444,11774)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(444,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (449,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (449,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (449,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(450,11774)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(450,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (450,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(451,11774)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(451,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (453,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(454,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (455,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (455,11774), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(456,11774)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(457,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (457,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (457,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (457,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(458,11774)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(458,11774)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(458,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (465,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(466,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (466,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(467,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (471,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (471,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(472,11774)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(472,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (472,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(473,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (474,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(475,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (475,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(476,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (484,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(485,11774)
GPGPU-Sim uArch: cycles simulated: 12274  inst.: 2197008 (ipc=720.5) sim_rate=313858 (inst/sec) elapsed = 0:0:00:07 / Sun Feb 28 21:30:24 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (529,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (529,11774), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(530,11774)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(531,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (535,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(536,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (539,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(540,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (541,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(542,11774)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(118,0,0) tid=(21,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (560,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (560,11774), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(561,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (561,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (561,11774), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(562,11774)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(562,11774)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(563,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (569,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (569,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(570,11774)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(570,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (571,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(572,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (572,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (572,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(573,11774)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(573,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (573,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (573,11774), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(574,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (574,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (574,11774), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(575,11774)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(575,11774)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(576,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (576,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(577,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (577,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(578,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (591,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (591,11774), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(592,11774)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(593,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (593,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(594,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (596,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(597,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (615,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(616,11774)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(119,0,0) tid=(226,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (702,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(703,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (726,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(727,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (742,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(743,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (743,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(744,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (744,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(745,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (758,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(759,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (759,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (759,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(760,11774)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(760,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (766,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (766,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(767,11774)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(767,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (771,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(772,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (780,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (780,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(781,11774)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(781,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (785,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(786,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (791,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(792,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (792,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(793,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (800,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (800,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(801,11774)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(801,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (804,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(805,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (812,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (812,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(813,11774)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(813,11774)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(143,0,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (817,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(818,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (823,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(824,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (831,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(832,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (838,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (838,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(839,11774)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(839,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (844,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(845,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (849,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(850,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (850,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(851,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (860,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(861,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (861,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(862,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (869,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(870,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (870,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(871,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (872,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (872,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(873,11774)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(873,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (882,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(883,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (885,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(886,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (886,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (886,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (886,11774), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(887,11774)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(888,11774)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(889,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (890,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(891,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (894,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(895,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (895,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(896,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (902,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(903,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (913,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(914,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (916,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(917,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (918,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(919,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (927,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (927,11774), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(928,11774)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(929,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (930,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(931,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (932,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (932,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(933,11774)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(933,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (936,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(937,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (942,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(943,11774)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(191,0,0) tid=(194,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (951,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(952,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (956,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(957,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (957,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(958,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (959,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(960,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (975,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (975,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(976,11774)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(976,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (976,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(977,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (978,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(979,11774)
GPGPU-Sim uArch: cycles simulated: 12774  inst.: 2550967 (ipc=714.2) sim_rate=318870 (inst/sec) elapsed = 0:0:00:08 / Sun Feb 28 21:30:25 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1009,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1010,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1017,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1018,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1020,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1021,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1027,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1028,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1030,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1031,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1036,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1037,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1039,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1040,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1043,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1044,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1050,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1051,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1055,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1056,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1059,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1060,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1066,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1067,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1074,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1075,11774)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(212,0,0) tid=(121,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1080,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1081,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1085,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1086,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1122,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1123,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1123,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1124,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1126,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1127,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1129,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1130,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1133,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1134,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1136,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1137,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1140,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1141,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1142,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1143,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1157,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1158,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1175,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1176,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1176,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1177,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1177,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1178,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1180,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1199,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1204,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1204,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1215,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1219,11774), 4 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(197,0,0) tid=(151,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1222,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1222,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1224,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1226,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1228,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1242,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1243,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1251,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1252,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1252,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1253,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1257,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1259,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1263,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1285,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1285,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1285,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1292,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1295,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1299,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1301,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1302,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1307,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1310,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1317,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1318,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1319,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1326,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1341,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1349,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1353,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1385,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1393,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1395,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1395,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1402,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1418,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1432,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1437,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1473,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1479,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2638,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2653,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2697,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3089,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3201,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (3269,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3308,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (3447,11774), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 15274  inst.: 2759077 (ipc=263.5) sim_rate=306564 (inst/sec) elapsed = 0:0:00:09 / Sun Feb 28 21:30:26 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3550,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3628,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3634,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (3773,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (3848,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3928,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3963,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (4102,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4157,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4338,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4407,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4413,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (4552,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4602,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (4626,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (4687,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4722,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4748,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4765,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4770,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (4981,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (5088,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5195,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (5309,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (5453,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5587,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (5648,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (5863,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (5897,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5947,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (6017,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (6147,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (6165,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (6378,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (6627,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 6628
gpu_sim_insn = 926846
gpu_ipc =     139.8380
gpu_tot_sim_cycle = 18402
gpu_tot_sim_insn = 2763598
gpu_tot_ipc =     150.1792
gpu_tot_issued_cta = 768
gpu_stall_dramfull = 282
gpu_stall_icnt2sh    = 888
gpu_total_sim_rate=307066

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 61297
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0163
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 654, Miss = 224, Miss_rate = 0.343, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[1]: Access = 608, Miss = 198, Miss_rate = 0.326, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[2]: Access = 630, Miss = 216, Miss_rate = 0.343, Pending_hits = 282, Reservation_fails = 0
	L1D_cache_core[3]: Access = 760, Miss = 280, Miss_rate = 0.368, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[4]: Access = 548, Miss = 161, Miss_rate = 0.294, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[5]: Access = 750, Miss = 279, Miss_rate = 0.372, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[6]: Access = 732, Miss = 269, Miss_rate = 0.367, Pending_hits = 291, Reservation_fails = 0
	L1D_cache_core[7]: Access = 630, Miss = 220, Miss_rate = 0.349, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[8]: Access = 640, Miss = 217, Miss_rate = 0.339, Pending_hits = 288, Reservation_fails = 0
	L1D_cache_core[9]: Access = 602, Miss = 199, Miss_rate = 0.331, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[10]: Access = 522, Miss = 155, Miss_rate = 0.297, Pending_hits = 288, Reservation_fails = 0
	L1D_cache_core[11]: Access = 634, Miss = 208, Miss_rate = 0.328, Pending_hits = 306, Reservation_fails = 0
	L1D_cache_core[12]: Access = 554, Miss = 165, Miss_rate = 0.298, Pending_hits = 306, Reservation_fails = 0
	L1D_cache_core[13]: Access = 548, Miss = 169, Miss_rate = 0.308, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[14]: Access = 484, Miss = 129, Miss_rate = 0.267, Pending_hits = 276, Reservation_fails = 0
	L1D_total_cache_accesses = 9296
	L1D_total_cache_misses = 3089
	L1D_total_cache_miss_rate = 0.3323
	L1D_total_cache_pending_hits = 4413
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 13151
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1681
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4413
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2035
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12671
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 113
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1054
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 60299
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
120, 120, 234, 120, 120, 120, 120, 120, 150, 150, 150, 150, 150, 150, 150, 150, 135, 135, 135, 135, 249, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 361, 135, 135, 135, 400, 90, 232, 90, 90, 90, 90, 90, 
gpgpu_n_tot_thrd_icount = 3313920
gpgpu_n_tot_w_icount = 103560
gpgpu_n_stall_shd_mem = 3191
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2035
gpgpu_n_mem_write_global = 1167
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 198604
gpgpu_n_store_insn = 1176
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 394095
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8949	W0_Idle:76215	W0_Scoreboard:130582	W1:11189	W2:211	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:92160
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16280 {8:2035,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46680 {40:1167,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 276760 {136:2035,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9336 {8:1167,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 46 
maxdqlatency = 0 
maxmflatency = 321 
averagemflatency = 190 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 18401 
mrq_lat_table:1231 	49 	85 	115 	49 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2229 	988 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3257 	17 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1478 	532 	38 	2 	0 	0 	0 	2 	9 	38 	944 	174 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	32 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         4         4         0         0         1         2         1         4        20        22         0         0         0         2 
dram[1]:         2         0         1         0         0         0         0        13         3         0        20        22        25        23         0         6 
dram[2]:         1         0         2         4         1         2         0         2         0         8        20        22        22        22         0         0 
dram[3]:         6         0         4         4         1         2         0         4         2         1        20        22         0        20         0         0 
dram[4]:         0         2         0         1         1         4         0         1         2         0        22        22        22        23         9         4 
dram[5]:         2         6         2         2         4         1         0         1         0         2        22         0        25        21         1         4 
maximum service time to same row:
dram[0]:      1559      3572      5885      3991      2216      2770      1513      4312      2345      3601      2121      3141      1729      1741      1687      3304 
dram[1]:      2294      2726      1404      3501      4194      3022      2126      2706       953      3251      1692      2628      1774      1749      2338      3946 
dram[2]:      1116      4838      4001      3069      3022      2577      2641      5116      2334      4281      2783       907      1761      2028      2147      3860 
dram[3]:      1960      3229      2296      5079      1841      4679      2554      3174      4435      4213      2154       904      1807      1799      2366      2469 
dram[4]:      3422      3872      3104      1360      1047      5478      2804      1459      4500      2775      1250      4445      1746      1754      3138      2440 
dram[5]:      1390      2397      2166      1504      2704      1391      3638      1526      3449      3504      1161       916      1754      1785      5550      2076 
average row accesses per activate:
dram[0]:  3.500000  4.333333  2.800000  2.000000 12.000000 10.000000  4.500000  2.666667  7.000000  4.000000 13.000000  6.400000 27.000000 24.000000 17.000000  6.666667 
dram[1]:  2.333333  6.000000  4.500000  2.000000 16.000000 10.000000 10.000000  2.777778  5.333333 14.000000  7.250000  6.500000 10.666667  9.333333 13.000000  4.666667 
dram[2]:  3.500000  8.000000  4.333333  5.000000  1.500000  2.750000  6.000000  2.600000 13.000000  3.857143 12.000000 11.500000  7.000000  8.666667 14.000000 16.000000 
dram[3]:  2.000000  8.000000  3.000000  3.000000  2.500000  1.666667  8.000000  4.000000  3.200000  9.500000  6.500000  6.250000 27.000000  5.000000 15.000000 12.000000 
dram[4]: 15.000000  2.000000  4.000000  4.666667  3.750000  4.500000 10.000000  6.500000  2.250000 10.000000  5.400000  7.250000  4.833333  9.000000  6.666667  6.333333 
dram[5]:  5.000000  4.500000  4.250000  2.500000  3.500000  4.500000 10.000000  5.333333 14.000000  3.000000  9.333333 22.000000 13.000000  8.333333  5.666667  6.333333 
average row locality = 1535/263 = 5.836502
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         7         8         5         6         5         5         5         7         6        23        28        27        24        17        20 
dram[1]:         5         3         5         1         7         5         5        16        10         7        25        25        32        28        13        14 
dram[2]:         4         4         7         8         2         7         3         8         6        16        22        23        28        25        14        16 
dram[3]:         8         4         5         5         3         3         4         6        10        10        25        25        27        30        15        12 
dram[4]:         7         6         2         8         9        10         5         7         6         5        26        26        29        27        20        19 
dram[5]:         6        10        10         7         8         5         5         9         7         5        25        22        26        25        17        19 
total reads: 1206
bank skew: 32/1 = 32.00
chip skew: 212/192 = 1.10
number of total write accesses:
dram[0]:         5         6         6         3         6         5         4         3         7         6         3         4         0         0         0         0 
dram[1]:         2         3         4         1         9         5         5         9         6         7         4         1         0         0         0         0 
dram[2]:         3         4         6         7         1         4         3         5         7        11         2         0         0         1         0         0 
dram[3]:         4         4         4         4         2         2         4         6         6         9         1         0         0         0         0         0 
dram[4]:         8         4         2         6         6         8         5         6         3         5         1         3         0         0         0         0 
dram[5]:         4         8         7         3         6         4         5         7         7         4         3         0         0         0         0         0 
total reads: 329
min_bank_accesses = 0!
chip skew: 58/46 = 1.26
average mf latency per bank:
dram[0]:        410       149       168       183       124       139       158       184       156       174       528       547       660       617       360       327
dram[1]:        112       124       159       130       159       138       127       184       187       123       511       595       600       575       326       477
dram[2]:        148       159       148       173       177       178       124       172       135       195       510       681       606       619       311       343
dram[3]:        188       143       174       174       186       187       141       184       172       132       557       638       597       546       353       332
dram[4]:        142       188       126       155       155       168       152       137       195       156      2432       512       555       618       473       347
dram[5]:        153       197       168       183       177       142       167       143       134       174       578       645       516       587       416       314
maximum mf latency per bank:
dram[0]:        282       281       282       280       261       267       268       283       270       277       294       284       321       301       268       277
dram[1]:        277       253       271       261       275       252       264       278       277       251       294       284       288       292       268       281
dram[2]:        268       251       287       279       270       277       252       295       267       282       277       282       313       288       268       268
dram[3]:        280       260       277       279       270       279       251       277       283       268       289       287       282       280       268       268
dram[4]:        259       278       257       277       278       292       251       269       277       262       281       285       317       319       282       287
dram[5]:        270       277       282       277       279       272       253       277       256       277       291       280       318       299       277       277

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24288 n_nop=23760 n_act=41 n_pre=25 n_req=260 n_rd=404 n_write=58 bw_util=0.03804
n_activity=3642 dram_eff=0.2537
bk0: 18a 24063i bk1: 14a 24094i bk2: 16a 24071i bk3: 10a 24149i bk4: 12a 24138i bk5: 10a 24186i bk6: 10a 24186i bk7: 10a 24156i bk8: 14a 24137i bk9: 12a 24139i bk10: 46a 24107i bk11: 56a 23959i bk12: 54a 24108i bk13: 48a 24104i bk14: 34a 24206i bk15: 40a 24117i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0303442
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24288 n_nop=23764 n_act=41 n_pre=25 n_req=257 n_rd=402 n_write=56 bw_util=0.03771
n_activity=3761 dram_eff=0.2436
bk0: 10a 24187i bk1: 6a 24228i bk2: 10a 24157i bk3: 2a 24251i bk4: 14a 24147i bk5: 10a 24206i bk6: 10a 24155i bk7: 32a 23920i bk8: 20a 24088i bk9: 14a 24167i bk10: 50a 24033i bk11: 50a 24005i bk12: 64a 24060i bk13: 56a 24017i bk14: 26a 24210i bk15: 28a 24168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.024333
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24288 n_nop=23780 n_act=42 n_pre=26 n_req=247 n_rd=386 n_write=54 bw_util=0.03623
n_activity=3702 dram_eff=0.2377
bk0: 8a 24205i bk1: 8a 24223i bk2: 14a 24138i bk3: 16a 24087i bk4: 4a 24236i bk5: 14a 24138i bk6: 6a 24233i bk7: 16a 24084i bk8: 12a 24138i bk9: 32a 23935i bk10: 44a 24109i bk11: 46a 24077i bk12: 56a 24060i bk13: 50a 24050i bk14: 28a 24210i bk15: 32a 24206i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0205863
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24288 n_nop=23782 n_act=46 n_pre=30 n_req=238 n_rd=384 n_write=46 bw_util=0.03541
n_activity=3747 dram_eff=0.2295
bk0: 16a 24081i bk1: 8a 24194i bk2: 10a 24163i bk3: 10a 24170i bk4: 6a 24199i bk5: 6a 24202i bk6: 8a 24222i bk7: 12a 24151i bk8: 20a 24081i bk9: 20a 24095i bk10: 50a 24073i bk11: 50a 24023i bk12: 54a 24148i bk13: 60a 23982i bk14: 30a 24204i bk15: 24a 24228i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0229331
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24288 n_nop=23723 n_act=50 n_pre=34 n_req=269 n_rd=424 n_write=57 bw_util=0.03961
n_activity=3976 dram_eff=0.242
bk0: 14a 24152i bk1: 12a 24095i bk2: 4a 24229i bk3: 16a 24133i bk4: 18a 24091i bk5: 20a 24012i bk6: 10a 24204i bk7: 14a 24139i bk8: 12a 24104i bk9: 10a 24157i bk10: 52a 24055i bk11: 52a 24002i bk12: 58a 24006i bk13: 54a 24018i bk14: 40a 24121i bk15: 38a 24133i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0392787
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24288 n_nop=23748 n_act=43 n_pre=27 n_req=264 n_rd=412 n_write=58 bw_util=0.0387
n_activity=3680 dram_eff=0.2554
bk0: 12a 24181i bk1: 20a 24055i bk2: 20a 24069i bk3: 14a 24137i bk4: 16a 24097i bk5: 10a 24176i bk6: 10a 24199i bk7: 18a 24086i bk8: 14a 24148i bk9: 10a 24176i bk10: 50a 24082i bk11: 44a 24091i bk12: 52a 24113i bk13: 50a 24071i bk14: 34a 24155i bk15: 38a 24145i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0261034

========= L2 cache stats =========
L2_cache_bank[0]: Access = 287, Miss = 102, Miss_rate = 0.355, Pending_hits = 7, Reservation_fails = 224
L2_cache_bank[1]: Access = 242, Miss = 100, Miss_rate = 0.413, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 273, Miss = 102, Miss_rate = 0.374, Pending_hits = 6, Reservation_fails = 109
L2_cache_bank[3]: Access = 241, Miss = 99, Miss_rate = 0.411, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 202, Miss = 86, Miss_rate = 0.426, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 260, Miss = 107, Miss_rate = 0.412, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 227, Miss = 97, Miss_rate = 0.427, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 228, Miss = 95, Miss_rate = 0.417, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 606, Miss = 104, Miss_rate = 0.172, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 245, Miss = 108, Miss_rate = 0.441, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 237, Miss = 104, Miss_rate = 0.439, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[11]: Access = 229, Miss = 102, Miss_rate = 0.445, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3277
L2_total_cache_misses = 1206
L2_total_cache_miss_rate = 0.3680
L2_total_cache_pending_hits = 27
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1145
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 883
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 838
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=11687
icnt_total_pkts_simt_to_mem=4444
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.97733
	minimum = 6
	maximum = 26
Network latency average = 7.75064
	minimum = 6
	maximum = 21
Slowest packet = 2883
Flit latency average = 6.74446
	minimum = 6
	maximum = 17
Slowest flit = 7923
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0216925
	minimum = 0.0102595 (at node 14)
	maximum = 0.0669885 (at node 23)
Accepted packet rate average = 0.0216925
	minimum = 0.0102595 (at node 14)
	maximum = 0.0669885 (at node 23)
Injected flit rate average = 0.0486321
	minimum = 0.0140314 (at node 14)
	maximum = 0.123114 (at node 23)
Accepted flit rate average= 0.0486321
	minimum = 0.0248944 (at node 19)
	maximum = 0.119946 (at node 23)
Injected packet length average = 2.24189
Accepted packet length average = 2.24189
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.21282 (3 samples)
	minimum = 6 (3 samples)
	maximum = 40 (3 samples)
Network latency average = 8.72962 (3 samples)
	minimum = 6 (3 samples)
	maximum = 29.3333 (3 samples)
Flit latency average = 7.6443 (3 samples)
	minimum = 6 (3 samples)
	maximum = 25.3333 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0128361 (3 samples)
	minimum = 0.00709947 (3 samples)
	maximum = 0.0326962 (3 samples)
Accepted packet rate average = 0.0128361 (3 samples)
	minimum = 0.00709947 (3 samples)
	maximum = 0.0326962 (3 samples)
Injected flit rate average = 0.0317911 (3 samples)
	minimum = 0.00835677 (3 samples)
	maximum = 0.0777799 (3 samples)
Accepted flit rate average = 0.0317911 (3 samples)
	minimum = 0.0134519 (3 samples)
	maximum = 0.072945 (3 samples)
Injected packet size average = 2.4767 (3 samples)
Accepted packet size average = 2.4767 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 307066 (inst/sec)
gpgpu_simulation_rate = 2044 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,18402)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(34,0,0) tid=(164,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(1,0,0) tid=(36,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(52,0,0) tid=(250,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (351,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(352,18402)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (354,18402), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(355,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (357,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (357,18402), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(358,18402)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(358,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (358,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (358,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(359,18402)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(359,18402)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (359,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (359,18402), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(360,18402)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(360,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (360,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (360,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (360,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (360,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (360,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(361,18402)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(361,18402)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(361,18402)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(361,18402)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(362,18402)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (402,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(403,18402)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (409,18402), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(410,18402)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (410,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(411,18402)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (417,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(418,18402)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (421,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(422,18402)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(101,0,0) tid=(252,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (433,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(434,18402)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (448,18402), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(449,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (473,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(474,18402)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (483,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (483,18402), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(484,18402)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(485,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (488,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(489,18402)
GPGPU-Sim uArch: cycles simulated: 18902  inst.: 3115140 (ipc=703.1) sim_rate=311514 (inst/sec) elapsed = 0:0:00:10 / Sun Feb 28 21:30:27 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (507,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(508,18402)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (510,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(511,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (519,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (519,18402), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(520,18402)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(521,18402)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (544,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(545,18402)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (546,18402), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(547,18402)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (556,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(557,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (579,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(580,18402)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (583,18402), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(584,18402)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(117,0,0) tid=(70,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (671,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(672,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (675,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(676,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (679,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(680,18402)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (689,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(690,18402)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (732,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(733,18402)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (761,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(762,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (792,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (792,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(793,18402)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(793,18402)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (801,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(802,18402)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (818,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(819,18402)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (825,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(826,18402)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (867,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(868,18402)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (933,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(934,18402)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (987,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(988,18402)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1071,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1072,18402)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1072,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1073,18402)
GPGPU-Sim uArch: cycles simulated: 19902  inst.: 3261641 (ipc=332.0) sim_rate=296512 (inst/sec) elapsed = 0:0:00:11 / Sun Feb 28 21:30:28 2016
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(26,0,0) tid=(112,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2132,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2133,18402)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2434,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2435,18402)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2472,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2473,18402)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2535,18402), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(2536,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2543,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(2544,18402)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2575,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(2576,18402)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2619,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2620,18402)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2829,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(2830,18402)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3017,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3018,18402)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (3051,18402), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(3052,18402)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3074,18402), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3075,18402)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (3088,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(3089,18402)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3116,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(3117,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3133,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3134,18402)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3134,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3135,18402)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3186,18402), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3187,18402)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3336,18402), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(3337,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (3394,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(3395,18402)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3414,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3415,18402)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (3464,18402), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(3465,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (3590,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(3591,18402)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3625,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(3626,18402)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3674,18402), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3675,18402)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3713,18402), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(3714,18402)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(161,0,0) tid=(68,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3755,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3756,18402)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3756,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3757,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3776,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3777,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3881,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(3882,18402)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3928,18402), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3929,18402)
GPGPU-Sim uArch: cycles simulated: 22402  inst.: 3381685 (ipc=154.5) sim_rate=281807 (inst/sec) elapsed = 0:0:00:12 / Sun Feb 28 21:30:29 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (4037,18402), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(4038,18402)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4075,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(4076,18402)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4130,18402), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(4131,18402)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4163,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4164,18402)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (4235,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4236,18402)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (4237,18402), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(4238,18402)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4268,18402), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4269,18402)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4318,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4319,18402)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (4374,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(4375,18402)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (4378,18402), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(4379,18402)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4395,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(4396,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (4401,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(4402,18402)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4410,18402), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(4411,18402)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (4509,18402), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4510,18402)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (4542,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(4543,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4551,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4552,18402)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4561,18402), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(4562,18402)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4694,18402), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4695,18402)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (4741,18402), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4742,18402)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4754,18402), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(4755,18402)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(187,0,0) tid=(247,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4791,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(4792,18402)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (4845,18402), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(4846,18402)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (4863,18402), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(4864,18402)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4914,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(4915,18402)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (4977,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4978,18402)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (5018,18402), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(5019,18402)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (5028,18402), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(5029,18402)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (5061,18402), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(5062,18402)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5105,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(5106,18402)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (5204,18402), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5205,18402)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (5251,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(5252,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5335,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(5336,18402)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (5428,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(5429,18402)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5430,18402), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(5431,18402)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (5441,18402), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(5442,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (5480,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(5481,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5494,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(5495,18402)
GPGPU-Sim uArch: cycles simulated: 23902  inst.: 3514117 (ipc=136.5) sim_rate=270316 (inst/sec) elapsed = 0:0:00:13 / Sun Feb 28 21:30:30 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (5606,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5607,18402)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5689,18402), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(5690,18402)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (5772,18402), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5773,18402)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (5806,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(5807,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (5892,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5893,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5916,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(5917,18402)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (5924,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(5925,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (5947,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5948,18402)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(211,0,0) tid=(194,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (6011,18402), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6012,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (6126,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(6127,18402)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (6195,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(6196,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6256,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(6257,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (6276,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6277,18402)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (6412,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(6413,18402)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (6564,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(6565,18402)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (6608,18402), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(6609,18402)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (6617,18402), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(6618,18402)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6746,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(6747,18402)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6839,18402), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(6840,18402)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6901,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(6902,18402)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6973,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(6974,18402)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (6979,18402), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(6980,18402)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7066,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(7067,18402)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (7188,18402), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(7189,18402)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (7265,18402), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(7266,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (7381,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(7382,18402)
GPGPU-Sim uArch: cycles simulated: 25902  inst.: 3625541 (ipc=114.9) sim_rate=258967 (inst/sec) elapsed = 0:0:00:14 / Sun Feb 28 21:30:31 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (7517,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(7518,18402)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (7776,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(7777,18402)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (7826,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(7827,18402)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(231,0,0) tid=(189,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (7977,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(7978,18402)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (8145,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(8146,18402)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (8907,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(8908,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (8979,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(8980,18402)
GPGPU-Sim uArch: cycles simulated: 27402  inst.: 3666302 (ipc=100.3) sim_rate=244420 (inst/sec) elapsed = 0:0:00:15 / Sun Feb 28 21:30:32 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (9054,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(9055,18402)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (9441,18402), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(9442,18402)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (9453,18402), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(9454,18402)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (9582,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(9583,18402)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (9659,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(9660,18402)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (9958,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(9959,18402)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10359,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(10360,18402)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (10394,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(10395,18402)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (10735,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(10736,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10803,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(10804,18402)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10889,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(10890,18402)
GPGPU-Sim uArch: cycles simulated: 29402  inst.: 3720168 (ipc=87.0) sim_rate=232510 (inst/sec) elapsed = 0:0:00:16 / Sun Feb 28 21:30:33 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (11303,18402), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(11304,18402)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (11338,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(11339,18402)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(237,0,0) tid=(56,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (11776,18402), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(11777,18402)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (11804,18402), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(11805,18402)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (12166,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(12167,18402)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (12255,18402), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(12256,18402)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (12256,18402), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(12257,18402)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (12436,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (12682,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (12828,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (12917,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (12943,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (12951,18402), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 31402  inst.: 3767565 (ipc=77.2) sim_rate=221621 (inst/sec) elapsed = 0:0:00:17 / Sun Feb 28 21:30:34 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (13042,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (13128,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (13186,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (13258,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (13284,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (13294,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (13541,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (13603,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (13645,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (13889,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (13903,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (14028,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (14037,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (14156,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (14303,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (14315,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (14316,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (14329,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (14345,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (14406,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (14733,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (14753,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (14783,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (14869,18402), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 33402  inst.: 3789654 (ipc=68.4) sim_rate=210536 (inst/sec) elapsed = 0:0:00:18 / Sun Feb 28 21:30:35 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (15223,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (15382,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (15539,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (15652,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (15695,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (15764,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (15835,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (15896,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (15902,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (15940,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (16077,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (16104,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (16493,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (16574,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (16614,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (16787,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (16857,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (16977,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (17026,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (17061,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (17080,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (17091,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (17137,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (17324,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (17334,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 35902  inst.: 3816154 (ipc=60.1) sim_rate=200850 (inst/sec) elapsed = 0:0:00:19 / Sun Feb 28 21:30:36 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (17529,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (17581,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (17775,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (18086,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (18147,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (18240,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (18579,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (18654,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (18697,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (18707,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (18708,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (18968,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (19038,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(225,0,0) tid=(62,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (19252,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (19490,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (19620,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (19701,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (19758,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (19765,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (19917,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (19940,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (19968,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (20103,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (20202,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (20504,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (20537,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (20666,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (20740,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (20858,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (20951,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (21204,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (21386,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (21426,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (22007,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (22531,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 22532
gpu_sim_insn = 1076250
gpu_ipc =      47.7654
gpu_tot_sim_cycle = 40934
gpu_tot_sim_insn = 3839848
gpu_tot_ipc =      93.8058
gpu_tot_issued_cta = 1024
gpu_stall_dramfull = 3758
gpu_stall_icnt2sh    = 12349
gpu_total_sim_rate=191992

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 148567
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0067
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 4066, Miss = 1967, Miss_rate = 0.484, Pending_hits = 368, Reservation_fails = 8473
	L1D_cache_core[1]: Access = 4328, Miss = 2088, Miss_rate = 0.482, Pending_hits = 380, Reservation_fails = 9617
	L1D_cache_core[2]: Access = 3608, Miss = 1700, Miss_rate = 0.471, Pending_hits = 363, Reservation_fails = 8073
	L1D_cache_core[3]: Access = 3953, Miss = 1888, Miss_rate = 0.478, Pending_hits = 377, Reservation_fails = 7765
	L1D_cache_core[4]: Access = 3360, Miss = 1582, Miss_rate = 0.471, Pending_hits = 345, Reservation_fails = 7930
	L1D_cache_core[5]: Access = 3749, Miss = 1821, Miss_rate = 0.486, Pending_hits = 355, Reservation_fails = 7648
	L1D_cache_core[6]: Access = 3791, Miss = 1828, Miss_rate = 0.482, Pending_hits = 377, Reservation_fails = 7706
	L1D_cache_core[7]: Access = 3724, Miss = 1807, Miss_rate = 0.485, Pending_hits = 359, Reservation_fails = 8885
	L1D_cache_core[8]: Access = 3544, Miss = 1712, Miss_rate = 0.483, Pending_hits = 353, Reservation_fails = 7952
	L1D_cache_core[9]: Access = 2917, Miss = 1356, Miss_rate = 0.465, Pending_hits = 343, Reservation_fails = 4853
	L1D_cache_core[10]: Access = 2907, Miss = 1347, Miss_rate = 0.463, Pending_hits = 337, Reservation_fails = 6308
	L1D_cache_core[11]: Access = 2821, Miss = 1276, Miss_rate = 0.452, Pending_hits = 372, Reservation_fails = 6399
	L1D_cache_core[12]: Access = 4034, Miss = 1945, Miss_rate = 0.482, Pending_hits = 414, Reservation_fails = 9582
	L1D_cache_core[13]: Access = 3110, Miss = 1466, Miss_rate = 0.471, Pending_hits = 395, Reservation_fails = 3579
	L1D_cache_core[14]: Access = 2854, Miss = 1310, Miss_rate = 0.459, Pending_hits = 314, Reservation_fails = 6731
	L1D_total_cache_accesses = 52766
	L1D_total_cache_misses = 25093
	L1D_total_cache_miss_rate = 0.4756
	L1D_total_cache_pending_hits = 5452
	L1D_total_cache_reservation_fails = 111501
	L1D_cache_data_port_util = 0.049
	L1D_cache_fill_port_util = 0.021
L1C_cache:
	L1C_total_cache_accesses = 27173
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0177
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21513
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5441
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9321
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 58627
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 26693
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 708
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15772
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 52874
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 147569
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
150, 150, 264, 150, 443, 421, 675, 150, 350, 294, 576, 180, 434, 180, 180, 322, 733, 195, 365, 393, 395, 393, 550, 617, 350, 761, 378, 350, 406, 180, 548, 535, 294, 266, 518, 311, 746, 462, 406, 180, 673, 195, 393, 522, 363, 634, 589, 447, 
gpgpu_n_tot_thrd_icount = 8483072
gpgpu_n_tot_w_icount = 265096
gpgpu_n_stall_shd_mem = 120190
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9321
gpgpu_n_mem_write_global = 16491
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 292703
gpgpu_n_store_insn = 17935
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 537728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 117033
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:189753	W0_Idle:95480	W0_Scoreboard:358343	W1:114023	W2:22303	W3:4576	W4:1137	W5:80	W6:97	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:122880
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 74568 {8:9321,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 659736 {40:16490,136:1,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1267656 {136:9321,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 131928 {8:16491,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 77 
maxdqlatency = 0 
maxmflatency = 821 
averagemflatency = 302 
max_icnt2mem_latency = 560 
max_icnt2sh_latency = 40933 
mrq_lat_table:5024 	156 	227 	622 	477 	92 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8907 	15598 	1322 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6580 	991 	1461 	4074 	8969 	3796 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4915 	3425 	974 	22 	0 	0 	0 	2 	9 	38 	944 	10497 	5001 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	47 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        17        10        12        12        24        18        20        28        30        23        20        22        27        24        17        17 
dram[1]:        12        13        24        14        22        12        22        16        16        20        20        22        25        23        16        12 
dram[2]:        16        26        18        16        16        15        20        16        20        18        20        22        22        22        14        16 
dram[3]:        18        15        16        16        16        25        24        18        26        18        20        22        27        20        15        12 
dram[4]:        26        14        15        18        12        12        10        14        24        27        22        22        22        23        11        14 
dram[5]:         9        10        12        22        20        22        18        18        18        16        22        22        25        21        16        14 
maximum service time to same row:
dram[0]:      2362      3572      5885      5674      3205      3344      3149      4591      6459      3609      5412      5853      4459      4532      2831      5691 
dram[1]:      2991      2748      3426      3501      4194      3022      3522      3481      3420      3664      5313      5592      2900      5056      5440      3946 
dram[2]:      2750      7576      4001      3347      3055      2897      3843      5116      3469      4281      5660      6770      7078      3041      3036      5881 
dram[3]:      1972      4014      3664      5079      2825      4679      4034      3833      4435      4755      4281      4112      2978      2060      3267      2469 
dram[4]:      4841      5299      3104      7028      2706      5478      3556      3595      4500      3646      3797      5963      2184      2828      3184      3575 
dram[5]:      3144      2397      3039      3067      3284      3165      3638      3791      4058      3504      3563      5486      2713      1909      5660      3075 
average row accesses per activate:
dram[0]:  6.700000  4.187500  4.411765  3.230769  3.434783  4.250000  4.150000  3.818182  5.333333  3.416667  3.916667  3.277778  6.285714  4.888889  3.545455  5.111111 
dram[1]:  5.142857  4.400000  4.750000  4.333333  4.684210  3.192308  3.269231  2.818182  3.444444  4.882353  5.000000  3.105263  5.428571  5.285714  4.666667  4.600000 
dram[2]:  5.923077  6.272727  3.590909  4.555555  3.260870  2.962963  3.818182  3.695652  3.500000  3.178571  5.700000  4.000000  3.461539  4.454545  5.375000  6.142857 
dram[3]:  3.545455  4.733333  3.071429  4.578948  8.250000  4.578948  5.125000  3.869565  4.380952  3.225806  4.285714  3.733333  5.285714  3.461539  3.461539  5.857143 
dram[4]:  5.357143  3.111111  5.769231  3.153846  3.153846  3.894737  3.560000  4.166667  3.800000  4.526316  3.722222  3.714286  3.461539  3.666667  3.727273  3.700000 
dram[5]:  5.357143  3.523809  3.954545  3.545455  3.619048  4.722222  4.523809  5.250000  3.346154  3.222222  4.571429  5.000000  4.333333  4.200000  6.142857  3.384615 
average row locality = 6600/1641 = 4.021938
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        39        39        45        55        50        55        53        55        52        51        38        51        44        44        39        46 
dram[1]:        42        38        45        48        55        53        54        62        59        55        48        49        38        37        42        46 
dram[2]:        45        38        50        51        45        50        52        56        58        58        45        46        45        48        43        43 
dram[3]:        46        40        55        55        37        54        52        56        62        70        49        47        37        45        45        41 
dram[4]:        43        53        43        52        54        46        59        46        64        55        56        42        45        44        41        37 
dram[5]:        45        48        53        48        47        52        65        53        56        59        53        42        39        42        43        44 
total reads: 4660
bank skew: 70/37 = 1.89
chip skew: 791/756 = 1.05
number of total write accesses:
dram[0]:        28        28        30        29        29        30        30        29        28        31         9         8         0         0         0         0 
dram[1]:        30        28        31        30        34        30        31        31        34        28        12        10         0         0         0         0 
dram[2]:        32        31        29        31        30        30        32        29        33        31        12         6         0         1         0         0 
dram[3]:        32        31        31        32        29        33        30        33        30        30        11         9         0         0         0         0 
dram[4]:        32        31        32        30        28        28        30        29        31        31        11        10         0         0         0         0 
dram[5]:        30        26        34        30        29        33        30        31        31        28        11         8         0         0         0         0 
total reads: 1940
min_bank_accesses = 0!
chip skew: 331/309 = 1.07
average mf latency per bank:
dram[0]:        473       440       453       424       483       475       439       466       562       563      1701      1735      2699      2842      2871      2254
dram[1]:        445       423       414       424       448       437       461       421       523       535      1482      1616      3568      3266      2242      2360
dram[2]:        500       460       453       452       420       413       512       478       528       525      1625      1701      2796      2819      2238      2673
dram[3]:        443       398       489       423       405       403       493       476       570       520      1442      1731      3273      2467      2376      2405
dram[4]:        558       439       519       502       542       444       568       507       633       517     24520      1674      3470      2766      3363      2865
dram[5]:        410       445       408       439       451       400       580       440       618       510      1400      1877      3032      3108      2633      2314
maximum mf latency per bank:
dram[0]:        671       610       617       712       740       724       713       655       687       648       652       627       661       611       698       608
dram[1]:        664       764       596       608       743       663       676       666       633       660       671       590       569       661       581       614
dram[2]:        660       614       646       639       575       598       735       633       695       679       601       718       610       613       632       635
dram[3]:        702       537       660       670       559       666       702       677       664       700       604       706       565       588       637       620
dram[4]:        708       601       808       571       769       630       821       590       744       629       778       630       669       571       648       639
dram[5]:        595       639       662       617       605       727       659       612       590       613       713       679       690       679       672       609

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54029 n_nop=51706 n_act=259 n_pre=243 n_req=1065 n_rd=1512 n_write=309 bw_util=0.06741
n_activity=15520 dram_eff=0.2347
bk0: 78a 53114i bk1: 78a 53147i bk2: 90a 52966i bk3: 110a 52726i bk4: 100a 52713i bk5: 110a 52787i bk6: 106a 52867i bk7: 110a 52739i bk8: 104a 53016i bk9: 102a 52771i bk10: 76a 53428i bk11: 102a 53155i bk12: 88a 53568i bk13: 88a 53506i bk14: 78a 53563i bk15: 92a 53530i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0745711
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54029 n_nop=51624 n_act=275 n_pre=259 n_req=1100 n_rd=1542 n_write=329 bw_util=0.06926
n_activity=16624 dram_eff=0.2251
bk0: 84a 53150i bk1: 76a 53054i bk2: 90a 53014i bk3: 96a 52886i bk4: 110a 52859i bk5: 106a 52643i bk6: 108a 52612i bk7: 124a 52384i bk8: 118a 52588i bk9: 110a 52849i bk10: 96a 53277i bk11: 98a 53071i bk12: 76a 53617i bk13: 74a 53611i bk14: 84a 53583i bk15: 92a 53533i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0853986
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54029 n_nop=51622 n_act=275 n_pre=259 n_req=1100 n_rd=1546 n_write=327 bw_util=0.06933
n_activity=16334 dram_eff=0.2293
bk0: 90a 52963i bk1: 76a 53239i bk2: 100a 52742i bk3: 102a 52902i bk4: 90a 52757i bk5: 100a 52644i bk6: 104a 52643i bk7: 112a 52721i bk8: 116a 52543i bk9: 116a 52591i bk10: 90a 53286i bk11: 92a 53280i bk12: 90a 53444i bk13: 96a 53406i bk14: 86a 53588i bk15: 86a 53666i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0941161
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54029 n_nop=51590 n_act=271 n_pre=255 n_req=1122 n_rd=1582 n_write=331 bw_util=0.07081
n_activity=16049 dram_eff=0.2384
bk0: 92a 52771i bk1: 80a 52959i bk2: 110a 52543i bk3: 110a 52672i bk4: 74a 53167i bk5: 108a 52626i bk6: 104a 52775i bk7: 112a 52593i bk8: 124a 52757i bk9: 140a 52428i bk10: 98a 53288i bk11: 94a 53206i bk12: 74a 53646i bk13: 90a 53446i bk14: 90a 53517i bk15: 82a 53652i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.111163
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54029 n_nop=51580 n_act=290 n_pre=274 n_req=1103 n_rd=1560 n_write=325 bw_util=0.06978
n_activity=16710 dram_eff=0.2256
bk0: 86a 53066i bk1: 106a 52681i bk2: 86a 52999i bk3: 104a 52645i bk4: 108a 52757i bk5: 92a 52862i bk6: 118a 52709i bk7: 92a 52860i bk8: 128a 52626i bk9: 110a 52792i bk10: 112a 53157i bk11: 84a 53312i bk12: 90a 53438i bk13: 88a 53400i bk14: 82a 53564i bk15: 74a 53619i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0879898
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54029 n_nop=51604 n_act=271 n_pre=255 n_req=1110 n_rd=1578 n_write=321 bw_util=0.0703
n_activity=15773 dram_eff=0.2408
bk0: 90a 53102i bk1: 96a 52946i bk2: 106a 52771i bk3: 96a 52769i bk4: 94a 52642i bk5: 104a 52848i bk6: 130a 52694i bk7: 106a 52757i bk8: 112a 52659i bk9: 118a 52642i bk10: 106a 53235i bk11: 84a 53336i bk12: 78a 53544i bk13: 84a 53519i bk14: 86a 53673i bk15: 88a 53488i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0962631

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1759, Miss = 360, Miss_rate = 0.205, Pending_hits = 9, Reservation_fails = 224
L2_cache_bank[1]: Access = 1845, Miss = 396, Miss_rate = 0.215, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[2]: Access = 1802, Miss = 383, Miss_rate = 0.213, Pending_hits = 12, Reservation_fails = 109
L2_cache_bank[3]: Access = 1732, Miss = 388, Miss_rate = 0.224, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 1773, Miss = 383, Miss_rate = 0.216, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 1833, Miss = 390, Miss_rate = 0.213, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 1770, Miss = 383, Miss_rate = 0.216, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 1753, Miss = 408, Miss_rate = 0.233, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 6254, Miss = 405, Miss_rate = 0.065, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 1792, Miss = 375, Miss_rate = 0.209, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[10]: Access = 1827, Miss = 401, Miss_rate = 0.219, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[11]: Access = 1747, Miss = 388, Miss_rate = 0.222, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 25887
L2_total_cache_misses = 4660
L2_total_cache_miss_rate = 0.1800
L2_total_cache_pending_hits = 73
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6540
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2757
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14553
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1898
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.083
L2_cache_fill_port_util = 0.038

icnt_total_pkts_mem_to_simt=63441
icnt_total_pkts_simt_to_mem=42381
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 55.7555
	minimum = 6
	maximum = 457
Network latency average = 32.4011
	minimum = 6
	maximum = 335
Slowest packet = 18196
Flit latency average = 27.4706
	minimum = 6
	maximum = 334
Slowest flit = 40113
Fragmentation average = 0.0208315
	minimum = 0
	maximum = 172
Injected packet rate average = 0.0743305
	minimum = 0.048997 (at node 11)
	maximum = 0.250666 (at node 23)
Accepted packet rate average = 0.0743305
	minimum = 0.048997 (at node 11)
	maximum = 0.250666 (at node 23)
Injected flit rate average = 0.14743
	minimum = 0.0825049 (at node 11)
	maximum = 0.357536 (at node 23)
Accepted flit rate average= 0.14743
	minimum = 0.104518 (at node 15)
	maximum = 0.474614 (at node 23)
Injected packet length average = 1.98344
Accepted packet length average = 1.98344
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.8485 (4 samples)
	minimum = 6 (4 samples)
	maximum = 144.25 (4 samples)
Network latency average = 14.6475 (4 samples)
	minimum = 6 (4 samples)
	maximum = 105.75 (4 samples)
Flit latency average = 12.6009 (4 samples)
	minimum = 6 (4 samples)
	maximum = 102.5 (4 samples)
Fragmentation average = 0.00520787 (4 samples)
	minimum = 0 (4 samples)
	maximum = 43 (4 samples)
Injected packet rate average = 0.0282097 (4 samples)
	minimum = 0.0175739 (4 samples)
	maximum = 0.0871885 (4 samples)
Accepted packet rate average = 0.0282097 (4 samples)
	minimum = 0.0175739 (4 samples)
	maximum = 0.0871885 (4 samples)
Injected flit rate average = 0.0607008 (4 samples)
	minimum = 0.0268938 (4 samples)
	maximum = 0.147719 (4 samples)
Accepted flit rate average = 0.0607008 (4 samples)
	minimum = 0.0362184 (4 samples)
	maximum = 0.173362 (4 samples)
Injected packet size average = 2.15177 (4 samples)
Accepted packet size average = 2.15177 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 20 sec (20 sec)
gpgpu_simulation_rate = 191992 (inst/sec)
gpgpu_simulation_rate = 2046 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,40934)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,40934)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,40934)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,40934)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,40934)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,40934)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,40934)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,40934)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,40934)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,40934)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,40934)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,40934)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,40934)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,40934)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,40934)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,40934)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,40934)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,40934)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,40934)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,40934)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,40934)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,40934)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,40934)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,40934)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,40934)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,40934)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,40934)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,40934)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,40934)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,40934)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,40934)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,40934)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,40934)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,40934)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,40934)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,40934)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,40934)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,40934)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,40934)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,40934)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,40934)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,40934)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,40934)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,40934)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,40934)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,40934)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,40934)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,40934)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,40934)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,40934)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,40934)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,40934)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,40934)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,40934)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,40934)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,40934)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,40934)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,40934)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,40934)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,40934)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,40934)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,40934)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,40934)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,40934)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,40934)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,40934)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,40934)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,40934)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,40934)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,40934)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,40934)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,40934)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,40934)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,40934)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,40934)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,40934)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,40934)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,40934)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,40934)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,40934)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,40934)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,40934)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,40934)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,40934)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,40934)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,40934)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,40934)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,40934)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,40934)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,40934)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(28,0,0) tid=(224,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(59,0,0) tid=(0,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(15,0,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 41434  inst.: 4142482 (ipc=605.3) sim_rate=207124 (inst/sec) elapsed = 0:0:00:20 / Sun Feb 28 21:30:37 2016
GPGPU-Sim uArch: cycles simulated: 41934  inst.: 4154261 (ipc=314.4) sim_rate=197821 (inst/sec) elapsed = 0:0:00:21 / Sun Feb 28 21:30:38 2016
GPGPU-Sim uArch: cycles simulated: 43434  inst.: 4169039 (ipc=131.7) sim_rate=189501 (inst/sec) elapsed = 0:0:00:22 / Sun Feb 28 21:30:39 2016
GPGPU-Sim uArch: cycles simulated: 45434  inst.: 4187523 (ipc=77.3) sim_rate=182066 (inst/sec) elapsed = 0:0:00:23 / Sun Feb 28 21:30:40 2016
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(7,0,0) tid=(145,0,0)
GPGPU-Sim uArch: cycles simulated: 46934  inst.: 4204826 (ipc=60.8) sim_rate=175201 (inst/sec) elapsed = 0:0:00:24 / Sun Feb 28 21:30:41 2016
GPGPU-Sim uArch: cycles simulated: 48934  inst.: 4225216 (ipc=48.2) sim_rate=169008 (inst/sec) elapsed = 0:0:00:25 / Sun Feb 28 21:30:42 2016
GPGPU-Sim uArch: cycles simulated: 50934  inst.: 4245394 (ipc=40.6) sim_rate=163284 (inst/sec) elapsed = 0:0:00:26 / Sun Feb 28 21:30:43 2016
GPGPU-Sim uArch: cycles simulated: 52434  inst.: 4261002 (ipc=36.6) sim_rate=157814 (inst/sec) elapsed = 0:0:00:27 / Sun Feb 28 21:30:44 2016
GPGPU-Sim uArch: cycles simulated: 54434  inst.: 4280451 (ipc=32.6) sim_rate=152873 (inst/sec) elapsed = 0:0:00:28 / Sun Feb 28 21:30:45 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (14632,40934), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(14633,40934)
GPGPU-Sim uArch: cycles simulated: 55934  inst.: 4296816 (ipc=30.5) sim_rate=148166 (inst/sec) elapsed = 0:0:00:29 / Sun Feb 28 21:30:46 2016
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(79,0,0) tid=(92,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (15385,40934), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(15386,40934)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (16151,40934), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(16152,40934)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (16161,40934), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(16162,40934)
GPGPU-Sim uArch: cycles simulated: 57934  inst.: 4322600 (ipc=28.4) sim_rate=144086 (inst/sec) elapsed = 0:0:00:30 / Sun Feb 28 21:30:47 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (17300,40934), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(17301,40934)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (17662,40934), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(17663,40934)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (18070,40934), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(18071,40934)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (18336,40934), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(18337,40934)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (18619,40934), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(18620,40934)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (18995,40934), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(18996,40934)
GPGPU-Sim uArch: cycles simulated: 59934  inst.: 4353969 (ipc=27.1) sim_rate=140450 (inst/sec) elapsed = 0:0:00:31 / Sun Feb 28 21:30:48 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (19049,40934), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(19050,40934)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (19173,40934), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(19174,40934)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (19381,40934), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(19382,40934)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (19752,40934), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(19753,40934)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (20119,40934), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(20120,40934)
GPGPU-Sim uArch: cycles simulated: 61434  inst.: 4381870 (ipc=26.4) sim_rate=136933 (inst/sec) elapsed = 0:0:00:32 / Sun Feb 28 21:30:49 2016
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(101,0,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (21497,40934), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(21498,40934)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (22092,40934), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(22093,40934)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (22315,40934), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(22316,40934)
GPGPU-Sim uArch: cycles simulated: 63434  inst.: 4409906 (ipc=25.3) sim_rate=133633 (inst/sec) elapsed = 0:0:00:33 / Sun Feb 28 21:30:50 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (22704,40934), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(22705,40934)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (22714,40934), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(22715,40934)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (23953,40934), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(23954,40934)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (23959,40934), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(23960,40934)
GPGPU-Sim uArch: cycles simulated: 64934  inst.: 4436290 (ipc=24.9) sim_rate=130479 (inst/sec) elapsed = 0:0:00:34 / Sun Feb 28 21:30:51 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (24114,40934), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(24115,40934)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (24409,40934), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(24410,40934)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (24564,40934), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(24565,40934)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (24616,40934), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(24617,40934)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (25422,40934), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(25423,40934)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (25704,40934), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(25705,40934)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (25894,40934), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(25895,40934)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (25948,40934), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(25949,40934)
GPGPU-Sim uArch: cycles simulated: 66934  inst.: 4477535 (ipc=24.5) sim_rate=127929 (inst/sec) elapsed = 0:0:00:35 / Sun Feb 28 21:30:52 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (26228,40934), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(26229,40934)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (26468,40934), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(26469,40934)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(116,0,0) tid=(87,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (26761,40934), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(26762,40934)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (26825,40934), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(26826,40934)
GPGPU-Sim uArch: cycles simulated: 68434  inst.: 4506543 (ipc=24.2) sim_rate=125181 (inst/sec) elapsed = 0:0:00:36 / Sun Feb 28 21:30:53 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (28355,40934), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(28356,40934)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (28832,40934), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(28833,40934)
GPGPU-Sim uArch: cycles simulated: 70434  inst.: 4535154 (ipc=23.6) sim_rate=122571 (inst/sec) elapsed = 0:0:00:37 / Sun Feb 28 21:30:54 2016
GPGPU-Sim uArch: cycles simulated: 72434  inst.: 4562239 (ipc=22.9) sim_rate=120058 (inst/sec) elapsed = 0:0:00:38 / Sun Feb 28 21:30:55 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (32170,40934), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(32171,40934)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (32283,40934), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(32284,40934)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (32915,40934), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(32916,40934)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(95,0,0) tid=(18,0,0)
GPGPU-Sim uArch: cycles simulated: 74434  inst.: 4594347 (ipc=22.5) sim_rate=117803 (inst/sec) elapsed = 0:0:00:39 / Sun Feb 28 21:30:56 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (33892,40934), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(33893,40934)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (35071,40934), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(35072,40934)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (35336,40934), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(35337,40934)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (35375,40934), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(35376,40934)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (35429,40934), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(35430,40934)
GPGPU-Sim uArch: cycles simulated: 76434  inst.: 4630543 (ipc=22.3) sim_rate=115763 (inst/sec) elapsed = 0:0:00:40 / Sun Feb 28 21:30:57 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (35709,40934), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(35710,40934)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (36012,40934), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(36013,40934)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (36022,40934), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(36023,40934)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (36365,40934), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(36366,40934)
GPGPU-Sim uArch: cycles simulated: 77934  inst.: 4663227 (ipc=22.3) sim_rate=113737 (inst/sec) elapsed = 0:0:00:41 / Sun Feb 28 21:30:58 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (37301,40934), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(37302,40934)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(99,0,0) tid=(136,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (38554,40934), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(38555,40934)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (38686,40934), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(38687,40934)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (38883,40934), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(38884,40934)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (38962,40934), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(38963,40934)
GPGPU-Sim uArch: cycles simulated: 79934  inst.: 4701922 (ipc=22.1) sim_rate=111950 (inst/sec) elapsed = 0:0:00:42 / Sun Feb 28 21:30:59 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (39023,40934), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(39024,40934)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (39061,40934), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(39062,40934)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (40109,40934), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(40110,40934)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (40134,40934), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(40135,40934)
GPGPU-Sim uArch: cycles simulated: 81434  inst.: 4737120 (ipc=22.2) sim_rate=110165 (inst/sec) elapsed = 0:0:00:43 / Sun Feb 28 21:31:00 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (40797,40934), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(40798,40934)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(83,0,0) tid=(59,0,0)
GPGPU-Sim uArch: cycles simulated: 83434  inst.: 4773473 (ipc=22.0) sim_rate=108488 (inst/sec) elapsed = 0:0:00:44 / Sun Feb 28 21:31:01 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (42922,40934), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(42923,40934)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (43154,40934), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(43155,40934)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (43262,40934), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(43263,40934)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (43807,40934), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(43808,40934)
GPGPU-Sim uArch: cycles simulated: 85434  inst.: 4811257 (ipc=21.8) sim_rate=106916 (inst/sec) elapsed = 0:0:00:45 / Sun Feb 28 21:31:02 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (45771,40934), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(45772,40934)
GPGPU-Sim uArch: cycles simulated: 87434  inst.: 4843728 (ipc=21.6) sim_rate=105298 (inst/sec) elapsed = 0:0:00:46 / Sun Feb 28 21:31:03 2016
GPGPU-Sim uArch: cycles simulated: 88934  inst.: 4865778 (ipc=21.4) sim_rate=103527 (inst/sec) elapsed = 0:0:00:47 / Sun Feb 28 21:31:04 2016
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(148,0,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (48739,40934), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(48740,40934)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (48931,40934), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(48932,40934)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (49245,40934), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(49246,40934)
GPGPU-Sim uArch: cycles simulated: 90934  inst.: 4900034 (ipc=21.2) sim_rate=102084 (inst/sec) elapsed = 0:0:00:48 / Sun Feb 28 21:31:05 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (50115,40934), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(50116,40934)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (51118,40934), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(51119,40934)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (51780,40934), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(51781,40934)
GPGPU-Sim uArch: cycles simulated: 92934  inst.: 4932539 (ipc=21.0) sim_rate=100664 (inst/sec) elapsed = 0:0:00:49 / Sun Feb 28 21:31:06 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (52023,40934), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(52024,40934)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (52670,40934), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(52671,40934)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (52883,40934), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(52884,40934)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (53131,40934), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(53132,40934)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(97,0,0) tid=(37,0,0)
GPGPU-Sim uArch: cycles simulated: 94934  inst.: 4970186 (ipc=20.9) sim_rate=99403 (inst/sec) elapsed = 0:0:00:50 / Sun Feb 28 21:31:07 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (54180,40934), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(54181,40934)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (54414,40934), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(54415,40934)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (54613,40934), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(54614,40934)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (55002,40934), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(55003,40934)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (55398,40934), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(55399,40934)
GPGPU-Sim uArch: cycles simulated: 96434  inst.: 5001234 (ipc=20.9) sim_rate=98063 (inst/sec) elapsed = 0:0:00:51 / Sun Feb 28 21:31:08 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (55914,40934), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(55915,40934)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (55994,40934), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(55995,40934)
GPGPU-Sim uArch: cycles simulated: 98434  inst.: 5037707 (ipc=20.8) sim_rate=96878 (inst/sec) elapsed = 0:0:00:52 / Sun Feb 28 21:31:09 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (58869,40934), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(58870,40934)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(118,0,0) tid=(238,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (59486,40934), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(59487,40934)
GPGPU-Sim uArch: cycles simulated: 100434  inst.: 5065054 (ipc=20.6) sim_rate=95567 (inst/sec) elapsed = 0:0:00:53 / Sun Feb 28 21:31:10 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (59973,40934), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(59974,40934)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (61239,40934), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(61240,40934)
GPGPU-Sim uArch: cycles simulated: 102434  inst.: 5101639 (ipc=20.5) sim_rate=94474 (inst/sec) elapsed = 0:0:00:54 / Sun Feb 28 21:31:11 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (61596,40934), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(61597,40934)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (61979,40934), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(61980,40934)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (63435,40934), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(63436,40934)
GPGPU-Sim uArch: cycles simulated: 104434  inst.: 5133458 (ipc=20.4) sim_rate=93335 (inst/sec) elapsed = 0:0:00:55 / Sun Feb 28 21:31:12 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (64330,40934), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(64331,40934)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(176,0,0) tid=(26,0,0)
GPGPU-Sim uArch: cycles simulated: 106434  inst.: 5168571 (ipc=20.3) sim_rate=92295 (inst/sec) elapsed = 0:0:00:56 / Sun Feb 28 21:31:13 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (67339,40934), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(67340,40934)
GPGPU-Sim uArch: cycles simulated: 108434  inst.: 5196367 (ipc=20.1) sim_rate=91164 (inst/sec) elapsed = 0:0:00:57 / Sun Feb 28 21:31:14 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (67879,40934), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(67880,40934)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (68168,40934), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(68169,40934)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (68760,40934), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(68761,40934)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (68814,40934), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(68815,40934)
GPGPU-Sim uArch: cycles simulated: 110434  inst.: 5240287 (ipc=20.2) sim_rate=90349 (inst/sec) elapsed = 0:0:00:58 / Sun Feb 28 21:31:15 2016
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(115,0,0) tid=(229,0,0)
GPGPU-Sim uArch: cycles simulated: 112434  inst.: 5268691 (ipc=20.0) sim_rate=89299 (inst/sec) elapsed = 0:0:00:59 / Sun Feb 28 21:31:16 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (71976,40934), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(71977,40934)
GPGPU-Sim uArch: cycles simulated: 114434  inst.: 5295373 (ipc=19.8) sim_rate=88256 (inst/sec) elapsed = 0:0:01:00 / Sun Feb 28 21:31:17 2016
GPGPU-Sim uArch: cycles simulated: 116434  inst.: 5328275 (ipc=19.7) sim_rate=87348 (inst/sec) elapsed = 0:0:01:01 / Sun Feb 28 21:31:18 2016
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(176,0,0) tid=(78,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (76397,40934), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(76398,40934)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (77268,40934), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(77269,40934)
GPGPU-Sim uArch: cycles simulated: 118434  inst.: 5364838 (ipc=19.7) sim_rate=86529 (inst/sec) elapsed = 0:0:01:02 / Sun Feb 28 21:31:19 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (78245,40934), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(78246,40934)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (79024,40934), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(79025,40934)
GPGPU-Sim uArch: cycles simulated: 120434  inst.: 5405824 (ipc=19.7) sim_rate=85806 (inst/sec) elapsed = 0:0:01:03 / Sun Feb 28 21:31:20 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (80821,40934), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(80822,40934)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(173,0,0) tid=(150,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (81332,40934), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(81333,40934)
GPGPU-Sim uArch: cycles simulated: 122434  inst.: 5442626 (ipc=19.7) sim_rate=85041 (inst/sec) elapsed = 0:0:01:04 / Sun Feb 28 21:31:21 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (81670,40934), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(81671,40934)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (82221,40934), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(82222,40934)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (82243,40934), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(82244,40934)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (82259,40934), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(82260,40934)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (82333,40934), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(82334,40934)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (82759,40934), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(82760,40934)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (82923,40934), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(82924,40934)
GPGPU-Sim uArch: cycles simulated: 123934  inst.: 5483212 (ipc=19.8) sim_rate=84357 (inst/sec) elapsed = 0:0:01:05 / Sun Feb 28 21:31:22 2016
GPGPU-Sim uArch: cycles simulated: 125934  inst.: 5518192 (ipc=19.7) sim_rate=83608 (inst/sec) elapsed = 0:0:01:06 / Sun Feb 28 21:31:23 2016
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(188,0,0) tid=(66,0,0)
GPGPU-Sim uArch: cycles simulated: 127934  inst.: 5547735 (ipc=19.6) sim_rate=82802 (inst/sec) elapsed = 0:0:01:07 / Sun Feb 28 21:31:24 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (87189,40934), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(87190,40934)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (88390,40934), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(88391,40934)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (88786,40934), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(88787,40934)
GPGPU-Sim uArch: cycles simulated: 129934  inst.: 5583758 (ipc=19.6) sim_rate=82114 (inst/sec) elapsed = 0:0:01:08 / Sun Feb 28 21:31:25 2016
GPGPU-Sim uArch: cycles simulated: 131934  inst.: 5616392 (ipc=19.5) sim_rate=81396 (inst/sec) elapsed = 0:0:01:09 / Sun Feb 28 21:31:26 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (91492,40934), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(91493,40934)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(123,0,0) tid=(36,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (91742,40934), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(91743,40934)
GPGPU-Sim uArch: cycles simulated: 133934  inst.: 5647800 (ipc=19.4) sim_rate=80682 (inst/sec) elapsed = 0:0:01:10 / Sun Feb 28 21:31:27 2016
GPGPU-Sim uArch: cycles simulated: 135934  inst.: 5680111 (ipc=19.4) sim_rate=80001 (inst/sec) elapsed = 0:0:01:11 / Sun Feb 28 21:31:28 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (95133,40934), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(95134,40934)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (95916,40934), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(95917,40934)
GPGPU-Sim uArch: cycles simulated: 137934  inst.: 5710528 (ipc=19.3) sim_rate=79312 (inst/sec) elapsed = 0:0:01:12 / Sun Feb 28 21:31:29 2016
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(193,0,0) tid=(9,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (98021,40934), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(98022,40934)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (98931,40934), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(98932,40934)
GPGPU-Sim uArch: cycles simulated: 139934  inst.: 5741747 (ipc=19.2) sim_rate=78654 (inst/sec) elapsed = 0:0:01:13 / Sun Feb 28 21:31:30 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (100446,40934), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(100447,40934)
GPGPU-Sim uArch: cycles simulated: 141934  inst.: 5775679 (ipc=19.2) sim_rate=78049 (inst/sec) elapsed = 0:0:01:14 / Sun Feb 28 21:31:31 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (101388,40934), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(101389,40934)
GPGPU-Sim uArch: cycles simulated: 143934  inst.: 5811163 (ipc=19.1) sim_rate=77482 (inst/sec) elapsed = 0:0:01:15 / Sun Feb 28 21:31:32 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (103071,40934), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(103072,40934)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(198,0,0) tid=(199,0,0)
GPGPU-Sim uArch: cycles simulated: 145934  inst.: 5840164 (ipc=19.1) sim_rate=76844 (inst/sec) elapsed = 0:0:01:16 / Sun Feb 28 21:31:33 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (105348,40934), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(105349,40934)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (106507,40934), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(106508,40934)
GPGPU-Sim uArch: cycles simulated: 147934  inst.: 5876702 (ipc=19.0) sim_rate=76320 (inst/sec) elapsed = 0:0:01:17 / Sun Feb 28 21:31:34 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (108411,40934), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(108412,40934)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (108685,40934), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(108686,40934)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(212,0,0) tid=(140,0,0)
GPGPU-Sim uArch: cycles simulated: 149934  inst.: 5912241 (ipc=19.0) sim_rate=75797 (inst/sec) elapsed = 0:0:01:18 / Sun Feb 28 21:31:35 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (109190,40934), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(109191,40934)
GPGPU-Sim uArch: cycles simulated: 151434  inst.: 5945418 (ipc=19.1) sim_rate=75258 (inst/sec) elapsed = 0:0:01:19 / Sun Feb 28 21:31:36 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (111187,40934), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(111188,40934)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (112115,40934), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(112116,40934)
GPGPU-Sim uArch: cycles simulated: 153434  inst.: 5976752 (ipc=19.0) sim_rate=74709 (inst/sec) elapsed = 0:0:01:20 / Sun Feb 28 21:31:37 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (113278,40934), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(113279,40934)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (113466,40934), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(113467,40934)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (113623,40934), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(113624,40934)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(202,0,0) tid=(111,0,0)
GPGPU-Sim uArch: cycles simulated: 155434  inst.: 6022127 (ipc=19.1) sim_rate=74347 (inst/sec) elapsed = 0:0:01:21 / Sun Feb 28 21:31:38 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (115856,40934), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(115857,40934)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (116213,40934), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(116214,40934)
GPGPU-Sim uArch: cycles simulated: 157434  inst.: 6060543 (ipc=19.1) sim_rate=73909 (inst/sec) elapsed = 0:0:01:22 / Sun Feb 28 21:31:39 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (117562,40934), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(117563,40934)
GPGPU-Sim uArch: cycles simulated: 158934  inst.: 6089115 (ipc=19.1) sim_rate=73362 (inst/sec) elapsed = 0:0:01:23 / Sun Feb 28 21:31:40 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (118571,40934), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(118572,40934)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(222,0,0) tid=(210,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (118707,40934), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(118708,40934)
GPGPU-Sim uArch: cycles simulated: 160934  inst.: 6130115 (ipc=19.1) sim_rate=72977 (inst/sec) elapsed = 0:0:01:24 / Sun Feb 28 21:31:41 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (121447,40934), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(121448,40934)
GPGPU-Sim uArch: cycles simulated: 162934  inst.: 6165486 (ipc=19.1) sim_rate=72535 (inst/sec) elapsed = 0:0:01:25 / Sun Feb 28 21:31:42 2016
GPGPU-Sim uArch: cycles simulated: 164434  inst.: 6189399 (ipc=19.0) sim_rate=71969 (inst/sec) elapsed = 0:0:01:26 / Sun Feb 28 21:31:43 2016
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(170,0,0) tid=(60,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (125321,40934), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(125322,40934)
GPGPU-Sim uArch: cycles simulated: 166434  inst.: 6223088 (ipc=19.0) sim_rate=71529 (inst/sec) elapsed = 0:0:01:27 / Sun Feb 28 21:31:44 2016
GPGPU-Sim uArch: cycles simulated: 168434  inst.: 6257157 (ipc=19.0) sim_rate=71104 (inst/sec) elapsed = 0:0:01:28 / Sun Feb 28 21:31:45 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (128395,40934), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(128396,40934)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (128471,40934), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(128472,40934)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (128688,40934), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(128689,40934)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(215,0,0) tid=(192,0,0)
GPGPU-Sim uArch: cycles simulated: 170434  inst.: 6302557 (ipc=19.0) sim_rate=70815 (inst/sec) elapsed = 0:0:01:29 / Sun Feb 28 21:31:46 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (130529,40934), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(130530,40934)
GPGPU-Sim uArch: cycles simulated: 171934  inst.: 6330740 (ipc=19.0) sim_rate=70341 (inst/sec) elapsed = 0:0:01:30 / Sun Feb 28 21:31:47 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (131982,40934), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(131983,40934)
GPGPU-Sim uArch: cycles simulated: 173934  inst.: 6370645 (ipc=19.0) sim_rate=70007 (inst/sec) elapsed = 0:0:01:31 / Sun Feb 28 21:31:48 2016
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(212,0,0) tid=(156,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (133861,40934), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(133862,40934)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (134362,40934), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(134363,40934)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (134386,40934), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(134387,40934)
GPGPU-Sim uArch: cycles simulated: 175434  inst.: 6399085 (ipc=19.0) sim_rate=69555 (inst/sec) elapsed = 0:0:01:32 / Sun Feb 28 21:31:49 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (135239,40934), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(135240,40934)
GPGPU-Sim uArch: cycles simulated: 177434  inst.: 6435751 (ipc=19.0) sim_rate=69201 (inst/sec) elapsed = 0:0:01:33 / Sun Feb 28 21:31:50 2016
GPGPU-Sim uArch: cycles simulated: 179434  inst.: 6466215 (ipc=19.0) sim_rate=68789 (inst/sec) elapsed = 0:0:01:34 / Sun Feb 28 21:31:51 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (138982,40934), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(138983,40934)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(219,0,0) tid=(204,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (140072,40934), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(140073,40934)
GPGPU-Sim uArch: cycles simulated: 181434  inst.: 6500250 (ipc=18.9) sim_rate=68423 (inst/sec) elapsed = 0:0:01:35 / Sun Feb 28 21:31:52 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (140544,40934), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(140545,40934)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (140918,40934), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(140919,40934)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (141868,40934), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(141869,40934)
GPGPU-Sim uArch: cycles simulated: 182934  inst.: 6531965 (ipc=19.0) sim_rate=68041 (inst/sec) elapsed = 0:0:01:36 / Sun Feb 28 21:31:53 2016
GPGPU-Sim uArch: cycles simulated: 184934  inst.: 6570522 (ipc=19.0) sim_rate=67737 (inst/sec) elapsed = 0:0:01:37 / Sun Feb 28 21:31:54 2016
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(184,0,0) tid=(176,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (144439,40934), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(144440,40934)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (144988,40934), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(144989,40934)
GPGPU-Sim uArch: cycles simulated: 186434  inst.: 6598723 (ipc=19.0) sim_rate=67333 (inst/sec) elapsed = 0:0:01:38 / Sun Feb 28 21:31:55 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (147354,40934), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(147355,40934)
GPGPU-Sim uArch: cycles simulated: 188434  inst.: 6635677 (ipc=19.0) sim_rate=67027 (inst/sec) elapsed = 0:0:01:39 / Sun Feb 28 21:31:56 2016
GPGPU-Sim uArch: cycles simulated: 190434  inst.: 6671071 (ipc=18.9) sim_rate=66710 (inst/sec) elapsed = 0:0:01:40 / Sun Feb 28 21:31:57 2016
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(236,0,0) tid=(222,0,0)
GPGPU-Sim uArch: cycles simulated: 192434  inst.: 6703639 (ipc=18.9) sim_rate=66372 (inst/sec) elapsed = 0:0:01:41 / Sun Feb 28 21:31:58 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (151741,40934), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(151742,40934)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (153059,40934), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(153060,40934)
GPGPU-Sim uArch: cycles simulated: 194434  inst.: 6742105 (ipc=18.9) sim_rate=66099 (inst/sec) elapsed = 0:0:01:42 / Sun Feb 28 21:31:59 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (153505,40934), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(153506,40934)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(212,0,0) tid=(173,0,0)
GPGPU-Sim uArch: cycles simulated: 195934  inst.: 6776929 (ipc=18.9) sim_rate=65795 (inst/sec) elapsed = 0:0:01:43 / Sun Feb 28 21:32:00 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (155151,40934), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(155152,40934)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (156012,40934), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(156013,40934)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (156091,40934), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(156092,40934)
GPGPU-Sim uArch: cycles simulated: 197934  inst.: 6822253 (ipc=19.0) sim_rate=65598 (inst/sec) elapsed = 0:0:01:44 / Sun Feb 28 21:32:01 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (157132,40934), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(157133,40934)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(177,0,0) tid=(167,0,0)
GPGPU-Sim uArch: cycles simulated: 199934  inst.: 6861128 (ipc=19.0) sim_rate=65344 (inst/sec) elapsed = 0:0:01:45 / Sun Feb 28 21:32:02 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (159793,40934), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(159794,40934)
GPGPU-Sim uArch: cycles simulated: 201434  inst.: 6889529 (ipc=19.0) sim_rate=64995 (inst/sec) elapsed = 0:0:01:46 / Sun Feb 28 21:32:03 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (161457,40934), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(161458,40934)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (161886,40934), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(161887,40934)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (162103,40934), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(162104,40934)
GPGPU-Sim uArch: cycles simulated: 203434  inst.: 6933290 (ipc=19.0) sim_rate=64797 (inst/sec) elapsed = 0:0:01:47 / Sun Feb 28 21:32:04 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (162846,40934), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(162847,40934)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(205,0,0) tid=(226,0,0)
GPGPU-Sim uArch: cycles simulated: 204934  inst.: 6965074 (ipc=19.1) sim_rate=64491 (inst/sec) elapsed = 0:0:01:48 / Sun Feb 28 21:32:05 2016
GPGPU-Sim uArch: cycles simulated: 206934  inst.: 7000026 (ipc=19.0) sim_rate=64220 (inst/sec) elapsed = 0:0:01:49 / Sun Feb 28 21:32:06 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (166010,40934), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(166011,40934)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (166694,40934), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 208934  inst.: 7035933 (ipc=19.0) sim_rate=63963 (inst/sec) elapsed = 0:0:01:50 / Sun Feb 28 21:32:07 2016
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(226,0,0) tid=(239,0,0)
GPGPU-Sim uArch: cycles simulated: 210934  inst.: 7069705 (ipc=19.0) sim_rate=63691 (inst/sec) elapsed = 0:0:01:51 / Sun Feb 28 21:32:08 2016
GPGPU-Sim uArch: cycles simulated: 212934  inst.: 7104330 (ipc=19.0) sim_rate=63431 (inst/sec) elapsed = 0:0:01:52 / Sun Feb 28 21:32:09 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (172956,40934), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (173189,40934), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 214434  inst.: 7124161 (ipc=18.9) sim_rate=63045 (inst/sec) elapsed = 0:0:01:53 / Sun Feb 28 21:32:10 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (174798,40934), 5 CTAs running
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(222,0,0) tid=(60,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (175262,40934), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 216434  inst.: 7157099 (ipc=18.9) sim_rate=62781 (inst/sec) elapsed = 0:0:01:54 / Sun Feb 28 21:32:11 2016
GPGPU-Sim uArch: Shader 10 finished CTA #5 (176552,40934), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 218434  inst.: 7194025 (ipc=18.9) sim_rate=62556 (inst/sec) elapsed = 0:0:01:55 / Sun Feb 28 21:32:12 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (178368,40934), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (178724,40934), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (178741,40934), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (179667,40934), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 220934  inst.: 7239609 (ipc=18.9) sim_rate=62410 (inst/sec) elapsed = 0:0:01:56 / Sun Feb 28 21:32:13 2016
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(198,0,0) tid=(184,0,0)
GPGPU-Sim uArch: cycles simulated: 222934  inst.: 7275959 (ipc=18.9) sim_rate=62187 (inst/sec) elapsed = 0:0:01:57 / Sun Feb 28 21:32:14 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (182400,40934), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (183700,40934), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 224934  inst.: 7313926 (ipc=18.9) sim_rate=61982 (inst/sec) elapsed = 0:0:01:58 / Sun Feb 28 21:32:15 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (184457,40934), 5 CTAs running
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(192,0,0) tid=(48,0,0)
GPGPU-Sim uArch: cycles simulated: 226934  inst.: 7349480 (ipc=18.9) sim_rate=61760 (inst/sec) elapsed = 0:0:01:59 / Sun Feb 28 21:32:16 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (187861,40934), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 228934  inst.: 7381768 (ipc=18.8) sim_rate=61514 (inst/sec) elapsed = 0:0:02:00 / Sun Feb 28 21:32:17 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (189114,40934), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (189219,40934), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (189615,40934), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (189788,40934), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 230934  inst.: 7412838 (ipc=18.8) sim_rate=61263 (inst/sec) elapsed = 0:0:02:01 / Sun Feb 28 21:32:18 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (190519,40934), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (190900,40934), 5 CTAs running
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(200,0,0) tid=(123,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (191956,40934), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (192337,40934), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 233434  inst.: 7457031 (ipc=18.8) sim_rate=61123 (inst/sec) elapsed = 0:0:02:02 / Sun Feb 28 21:32:19 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (192568,40934), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (193215,40934), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (193593,40934), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (193635,40934), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 235434  inst.: 7492451 (ipc=18.8) sim_rate=60914 (inst/sec) elapsed = 0:0:02:03 / Sun Feb 28 21:32:20 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (195575,40934), 3 CTAs running
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(239,0,0) tid=(54,0,0)
GPGPU-Sim uArch: cycles simulated: 237934  inst.: 7533909 (ipc=18.8) sim_rate=60757 (inst/sec) elapsed = 0:0:02:04 / Sun Feb 28 21:32:21 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (197329,40934), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (198716,40934), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 239934  inst.: 7565149 (ipc=18.7) sim_rate=60521 (inst/sec) elapsed = 0:0:02:05 / Sun Feb 28 21:32:22 2016
GPGPU-Sim uArch: cycles simulated: 242434  inst.: 7607454 (ipc=18.7) sim_rate=60376 (inst/sec) elapsed = 0:0:02:06 / Sun Feb 28 21:32:23 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (201517,40934), 3 CTAs running
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(229,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 244434  inst.: 7639176 (ipc=18.7) sim_rate=60150 (inst/sec) elapsed = 0:0:02:07 / Sun Feb 28 21:32:24 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (204138,40934), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (205228,40934), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (205393,40934), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (205973,40934), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 246934  inst.: 7681874 (ipc=18.7) sim_rate=60014 (inst/sec) elapsed = 0:0:02:08 / Sun Feb 28 21:32:25 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (206506,40934), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (207796,40934), 3 CTAs running
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(238,0,0) tid=(106,0,0)
GPGPU-Sim uArch: cycles simulated: 249434  inst.: 7722900 (ipc=18.6) sim_rate=59867 (inst/sec) elapsed = 0:0:02:09 / Sun Feb 28 21:32:26 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (209201,40934), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (209790,40934), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (210075,40934), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (210115,40934), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 251434  inst.: 7757166 (ipc=18.6) sim_rate=59670 (inst/sec) elapsed = 0:0:02:10 / Sun Feb 28 21:32:27 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (211866,40934), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (212529,40934), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (212955,40934), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 253934  inst.: 7797278 (ipc=18.6) sim_rate=59521 (inst/sec) elapsed = 0:0:02:11 / Sun Feb 28 21:32:28 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (213165,40934), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (213226,40934), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (213650,40934), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (213844,40934), 3 CTAs running
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(244,0,0) tid=(124,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (214226,40934), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (214866,40934), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 256434  inst.: 7835562 (ipc=18.5) sim_rate=59360 (inst/sec) elapsed = 0:0:02:12 / Sun Feb 28 21:32:29 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (216396,40934), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (216558,40934), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (217674,40934), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (218310,40934), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (218471,40934), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 259434  inst.: 7879371 (ipc=18.5) sim_rate=59243 (inst/sec) elapsed = 0:0:02:13 / Sun Feb 28 21:32:30 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (219098,40934), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (219194,40934), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (220108,40934), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (220152,40934), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(235,0,0) tid=(165,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (221450,40934), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 262434  inst.: 7926255 (ipc=18.4) sim_rate=59151 (inst/sec) elapsed = 0:0:02:14 / Sun Feb 28 21:32:31 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (222673,40934), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (223100,40934), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (223131,40934), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (223271,40934), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (223344,40934), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (223670,40934), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (223682,40934), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 265434  inst.: 7970460 (ipc=18.4) sim_rate=59040 (inst/sec) elapsed = 0:0:02:15 / Sun Feb 28 21:32:32 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (224526,40934), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (224778,40934), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (225053,40934), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (225269,40934), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (225625,40934), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (225724,40934), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (226020,40934), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (226171,40934), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (226272,40934), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (226538,40934), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (226997,40934), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (227026,40934), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (227806,40934), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (228056,40934), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (228556,40934), 2 CTAs running
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(251,0,0) tid=(49,0,0)
GPGPU-Sim uArch: cycles simulated: 269934  inst.: 8013057 (ipc=18.2) sim_rate=58919 (inst/sec) elapsed = 0:0:02:16 / Sun Feb 28 21:32:33 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (229601,40934), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (229611,40934), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (229643,40934), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (229668,40934), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (229780,40934), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (229894,40934), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (230606,40934), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (231636,40934), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (231833,40934), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 7.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 231834
gpu_sim_insn = 4182020
gpu_ipc =      18.0389
gpu_tot_sim_cycle = 272768
gpu_tot_sim_insn = 8021868
gpu_tot_ipc =      29.4091
gpu_tot_issued_cta = 1280
gpu_stall_dramfull = 338143
gpu_stall_icnt2sh    = 1070619
gpu_total_sim_rate=58984

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 477395
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 37647, Miss = 25378, Miss_rate = 0.674, Pending_hits = 1283, Reservation_fails = 193773
	L1D_cache_core[1]: Access = 38520, Miss = 25811, Miss_rate = 0.670, Pending_hits = 1214, Reservation_fails = 193191
	L1D_cache_core[2]: Access = 38997, Miss = 26393, Miss_rate = 0.677, Pending_hits = 1374, Reservation_fails = 195676
	L1D_cache_core[3]: Access = 36886, Miss = 24765, Miss_rate = 0.671, Pending_hits = 1169, Reservation_fails = 189027
	L1D_cache_core[4]: Access = 36091, Miss = 24117, Miss_rate = 0.668, Pending_hits = 1149, Reservation_fails = 186079
	L1D_cache_core[5]: Access = 37410, Miss = 25230, Miss_rate = 0.674, Pending_hits = 1202, Reservation_fails = 190769
	L1D_cache_core[6]: Access = 36773, Miss = 24796, Miss_rate = 0.674, Pending_hits = 1230, Reservation_fails = 191843
	L1D_cache_core[7]: Access = 38713, Miss = 26306, Miss_rate = 0.680, Pending_hits = 1312, Reservation_fails = 197525
	L1D_cache_core[8]: Access = 37651, Miss = 25347, Miss_rate = 0.673, Pending_hits = 1217, Reservation_fails = 193370
	L1D_cache_core[9]: Access = 36452, Miss = 24709, Miss_rate = 0.678, Pending_hits = 1236, Reservation_fails = 189013
	L1D_cache_core[10]: Access = 37157, Miss = 25078, Miss_rate = 0.675, Pending_hits = 1213, Reservation_fails = 192283
	L1D_cache_core[11]: Access = 34204, Miss = 22778, Miss_rate = 0.666, Pending_hits = 1135, Reservation_fails = 180457
	L1D_cache_core[12]: Access = 38686, Miss = 26055, Miss_rate = 0.673, Pending_hits = 1362, Reservation_fails = 197086
	L1D_cache_core[13]: Access = 38565, Miss = 26205, Miss_rate = 0.680, Pending_hits = 1218, Reservation_fails = 192038
	L1D_cache_core[14]: Access = 34470, Miss = 23246, Miss_rate = 0.674, Pending_hits = 1179, Reservation_fails = 179981
	L1D_total_cache_accesses = 558222
	L1D_total_cache_misses = 376214
	L1D_total_cache_miss_rate = 0.6740
	L1D_total_cache_pending_hits = 18493
	L1D_total_cache_reservation_fails = 2862111
	L1D_cache_data_port_util = 0.043
	L1D_cache_fill_port_util = 0.039
L1C_cache:
	L1C_total_cache_accesses = 75707
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0063
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 161280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18399
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 149530
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1421366
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 75227
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2235
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 94
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 226684
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1440745
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 476397
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
709, 905, 1374, 1226, 1396, 1069, 1505, 1125, 1264, 1202, 1663, 1010, 1404, 1021, 1077, 1264, 1731, 916, 1290, 1318, 1454, 1339, 1165, 1581, 1116, 1658, 1370, 1236, 1342, 1071, 1596, 1594, 1247, 1185, 1516, 1219, 1783, 1465, 1191, 1473, 1228, 767, 937, 1010, 985, 1172, 1099, 1136, 
gpgpu_n_tot_thrd_icount = 28307136
gpgpu_n_tot_w_icount = 884598
gpgpu_n_stall_shd_mem = 3210072
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 149530
gpgpu_n_mem_write_global = 229013
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 942553
gpgpu_n_store_insn = 341713
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 917387
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3206915
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5224578	W0_Idle:657472	W0_Scoreboard:916186	W1:253276	W2:109781	W3:67232	W4:45247	W5:32809	W6:28476	W7:24855	W8:21719	W9:19818	W10:17020	W11:17175	W12:14480	W13:13404	W14:11234	W15:9226	W16:8630	W17:6849	W18:5684	W19:5114	W20:4731	W21:3272	W22:3705	W23:2235	W24:2043	W25:1412	W26:608	W27:621	W28:260	W29:52	W30:30	W31:0	W32:153600
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1196240 {8:149530,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9170408 {40:228888,72:33,136:92,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 20336080 {136:149530,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1832104 {8:229013,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 226 
maxdqlatency = 0 
maxmflatency = 1008 
averagemflatency = 364 
max_icnt2mem_latency = 748 
max_icnt2sh_latency = 272767 
mrq_lat_table:16590 	1540 	491 	1282 	1734 	262 	105 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	64212 	274579 	39767 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	13745 	5049 	23682 	148606 	91088 	95912 	536 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	18710 	60763 	64486 	5553 	33 	0 	0 	2 	9 	38 	944 	10497 	23909 	58554 	128052 	7008 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	58 	488 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        26        22        26        18        28        31        24        28        30        23        33        37        27        29        27        32 
dram[1]:        31        31        24        26        22        12        22        20        26        24        20        35        25        23        16        13 
dram[2]:        30        26        30        32        32        32        32        32        21        23        25        24        31        22        29        16 
dram[3]:        24        15        25        25        32        25        25        26        26        23        25        22        27        25        19        21 
dram[4]:        32        23        22        18        25        20        20        18        32        32        24        23        27        31        27        30 
dram[5]:        28        16        15        29        23        29        18        29        22        29        25        22        25        21        16        16 
maximum service time to same row:
dram[0]:     52862     42419     38014     31676     28310     44608     14441     23845     45465     46960     74279     72757     52621     52932     59106     60325 
dram[1]:     39021     45793     11088     48431     22039     18432     44662     36662     28369     38891     51333     75738     33238     36918     44964     43022 
dram[2]:     57056     33178     47341     47377     38167     27383     29792     45376     29627     35537     38201     69146     51342     26054     68297     65294 
dram[3]:     34876     13928     31559     39844     37493     35987     30844     25549     27642     58588     33890    101383     42319     37760     48618     19941 
dram[4]:     36534     38063     33169     16800     33042     42407     31853     23609     42250     40359     45166     49581     46597     48124     31913     30777 
dram[5]:     35413     32785     22627     42373     36166     34224     58829     30152     20284     77289     33601     45886     28582     32194     27281     52133 
average row accesses per activate:
dram[0]:  4.245283  3.875000  4.464286  3.373333  4.278688  5.160000  4.000000  4.014286  4.459016  4.307693  4.404762  4.975000  6.115385  4.777778  7.090909  7.318182 
dram[1]:  4.196429  4.339286  3.685714  3.765625  3.487500  3.467532  3.547619  3.433333  3.717949  4.758621  4.036364  3.882353  4.527778  5.133333  5.580645  5.500000 
dram[2]:  4.157895  4.471698  3.544118  4.660000  4.629630  3.859375  4.982143  5.240000  4.000000  3.645570  4.720930  4.756098  4.852941  4.473684  6.480000  6.280000 
dram[3]:  3.964912  3.772727  3.838710  5.244444  6.025641  4.921568  4.982143  3.851351  4.142857  4.069445  3.223881  3.571429  5.464286  5.062500  4.268293  4.764706 
dram[4]:  5.477273  4.571429  4.518518  3.367647  3.814286  4.754717  3.893333  5.511111  5.700000  5.775510  3.877193  3.978261  5.535714  4.696970  4.068182  6.192307 
dram[5]:  4.584906  3.285714  3.428571  3.619718  3.481013  4.517241  5.358490  4.949152  3.250000  3.645570  4.229167  4.418605  5.000000  5.093750  5.225806  4.150000 
average row locality = 22053/5132 = 4.297155
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       174       174       197       201       211       205       244       224       221       224       171       179       157       168       156       161 
dram[1]:       182       192       200       195       225       220       244       246       233       229       194       178       163       154       172       176 
dram[2]:       185       188       196       184       199       198       224       220       227       237       187       181       165       169       162       157 
dram[3]:       174       194       193       195       185       199       225       224       241       242       195       179       153       161       174       162 
dram[4]:       190       184       195       189       214       206       237       207       238       228       202       169       155       155       178       161 
dram[5]:       198       198       209       203       215       215       228       235       254       241       187       174       165       163       162       166 
total reads: 18766
bank skew: 254/153 = 1.66
chip skew: 3213/3067 = 1.05
number of total write accesses:
dram[0]:        51        43        53        52        50        53        52        57        51        56        14        20         2         4         0         0 
dram[1]:        53        51        58        46        54        47        54        63        57        47        28        20         0         0         1         0 
dram[2]:        52        49        45        49        51        49        55        42        45        51        16        14         0         1         0         0 
dram[3]:        52        55        45        41        50        52        54        61        49        51        21        21         0         1         1         0 
dram[4]:        51        40        49        40        53        46        55        41        47        55        19        14         0         0         1         0 
dram[5]:        45        55        55        54        60        47        56        57        58        47        16        16         0         0         0         0 
total reads: 3287
min_bank_accesses = 0!
chip skew: 579/511 = 1.13
average mf latency per bank:
dram[0]:       3311      3541      3335      3193      3093      3039      2518      2613      2725      2693      9968      9822     13172     12719     14149     13974
dram[1]:       3243      3317      3162      3485      2980      3176      2641      2563      2749      2831      8405     10052     13255     14472     13163     13259
dram[2]:       3243      3282      3207      3355      3025      3046      2595      2796      2860      2684      9173     10185     13048     12697     13721     14330
dram[3]:       3596      3247      3622      3644      3260      3070      2839      2619      2784      2690      8850      9937     14593     13760     13164     14139
dram[4]:       4225      3532      4306      3478      3830      2986      3441      2985      3300      2630     59122     10965     18674     14238     16987     13901
dram[5]:       3329      3312      3314      3391      2958      3179      2751      2742      2413      2654      9874     10659     13331     13945     14024     13848
maximum mf latency per bank:
dram[0]:        898       794       856       759       764       856       713       736       793       727       818       813       854       827       792       755
dram[1]:        965       764       817       763       743       732       805       784       759       827       735       843       944       810       804       879
dram[2]:        814       803       817       743       804       720       761       775       722       763       764       895       931       863       807       766
dram[3]:        789       852       837       761       744       784       927       748       730       804       765       782       777       770       802       775
dram[4]:        995       736       955       782       943       801       882       731       927       852       978       874       907       773      1008       801
dram[5]:        852       795       769       851       818       769       793       843       759       800       753       813       859       763       761       804

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=360049 n_nop=351651 n_act=809 n_pre=793 n_req=3625 n_rd=6134 n_write=662 bw_util=0.03775
n_activity=55323 dram_eff=0.2457
bk0: 348a 357172i bk1: 348a 357306i bk2: 394a 356858i bk3: 402a 356552i bk4: 422a 356564i bk5: 410a 356955i bk6: 488a 356223i bk7: 448a 355791i bk8: 442a 356691i bk9: 448a 356602i bk10: 342a 357749i bk11: 358a 357640i bk12: 314a 358282i bk13: 336a 357934i bk14: 312a 358541i bk15: 322a 358467i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0557452
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=360049 n_nop=351072 n_act=948 n_pre=932 n_req=3782 n_rd=6406 n_write=691 bw_util=0.03942
n_activity=61821 dram_eff=0.2296
bk0: 364a 357224i bk1: 384a 357062i bk2: 400a 356648i bk3: 390a 356889i bk4: 450a 356309i bk5: 440a 356349i bk6: 488a 355908i bk7: 492a 355538i bk8: 466a 356215i bk9: 458a 356697i bk10: 388a 357307i bk11: 356a 357468i bk12: 326a 358133i bk13: 308a 358299i bk14: 344a 358230i bk15: 352a 358024i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0499571
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=360049 n_nop=351699 n_act=805 n_pre=789 n_req=3598 n_rd=6158 n_write=598 bw_util=0.03753
n_activity=54677 dram_eff=0.2471
bk0: 370a 356912i bk1: 376a 357216i bk2: 392a 356672i bk3: 368a 357171i bk4: 398a 356716i bk5: 396a 356828i bk6: 448a 356271i bk7: 440a 356687i bk8: 454a 356502i bk9: 474a 356114i bk10: 374a 357438i bk11: 362a 357529i bk12: 330a 358035i bk13: 338a 357899i bk14: 324a 358399i bk15: 314a 358454i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0680852
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=360049 n_nop=351520 n_act=850 n_pre=834 n_req=3650 n_rd=6192 n_write=653 bw_util=0.03802
n_activity=57604 dram_eff=0.2377
bk0: 348a 357055i bk1: 388a 356715i bk2: 386a 356898i bk3: 390a 357279i bk4: 370a 357575i bk5: 398a 356971i bk6: 450a 356608i bk7: 448a 356146i bk8: 482a 356378i bk9: 484a 356360i bk10: 390a 357052i bk11: 358a 357326i bk12: 306a 358384i bk13: 322a 358356i bk14: 348a 358163i bk15: 324a 358423i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.040475
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=360049 n_nop=351680 n_act=791 n_pre=775 n_req=3619 n_rd=6216 n_write=587 bw_util=0.03779
n_activity=57624 dram_eff=0.2361
bk0: 380a 357454i bk1: 368a 357405i bk2: 390a 357175i bk3: 378a 356861i bk4: 428a 356667i bk5: 412a 356733i bk6: 474a 356344i bk7: 414a 357049i bk8: 476a 357040i bk9: 456a 356932i bk10: 404a 357370i bk11: 338a 357544i bk12: 310a 358363i bk13: 310a 358126i bk14: 356a 357832i bk15: 322a 358370i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0491322
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=360049 n_nop=351108 n_act=929 n_pre=913 n_req=3779 n_rd=6426 n_write=673 bw_util=0.03943
n_activity=60491 dram_eff=0.2347
bk0: 396a 357320i bk1: 396a 356498i bk2: 418a 356355i bk3: 406a 356594i bk4: 430a 355921i bk5: 430a 356660i bk6: 456a 356656i bk7: 470a 356146i bk8: 508a 355748i bk9: 482a 356237i bk10: 374a 357646i bk11: 348a 357655i bk12: 330a 358268i bk13: 326a 358267i bk14: 324a 358493i bk15: 332a 358237i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0445384

========= L2 cache stats =========
L2_cache_bank[0]: Access = 29153, Miss = 1531, Miss_rate = 0.053, Pending_hits = 11, Reservation_fails = 305
L2_cache_bank[1]: Access = 29532, Miss = 1536, Miss_rate = 0.052, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 29449, Miss = 1613, Miss_rate = 0.055, Pending_hits = 13, Reservation_fails = 109
L2_cache_bank[3]: Access = 30009, Miss = 1590, Miss_rate = 0.053, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[4]: Access = 29025, Miss = 1545, Miss_rate = 0.053, Pending_hits = 4, Reservation_fails = 120
L2_cache_bank[5]: Access = 29256, Miss = 1534, Miss_rate = 0.052, Pending_hits = 10, Reservation_fails = 243
L2_cache_bank[6]: Access = 29812, Miss = 1540, Miss_rate = 0.052, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[7]: Access = 29686, Miss = 1556, Miss_rate = 0.052, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[8]: Access = 53039, Miss = 1609, Miss_rate = 0.030, Pending_hits = 4, Reservation_fails = 58
L2_cache_bank[9]: Access = 29641, Miss = 1499, Miss_rate = 0.051, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 30136, Miss = 1618, Miss_rate = 0.054, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[11]: Access = 29880, Miss = 1595, Miss_rate = 0.053, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 378618
L2_total_cache_misses = 18766
L2_total_cache_miss_rate = 0.0496
L2_total_cache_pending_hits = 95
L2_total_cache_reservation_fails = 835
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 133393
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16111
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 502
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 226303
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2650
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.233
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=977008
icnt_total_pkts_simt_to_mem=607940
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 64.6587
	minimum = 6
	maximum = 603
Network latency average = 36.1819
	minimum = 6
	maximum = 560
Slowest packet = 54327
Flit latency average = 29.586
	minimum = 6
	maximum = 559
Slowest flit = 1079481
Fragmentation average = 0.073651
	minimum = 0
	maximum = 323
Injected packet rate average = 0.112702
	minimum = 0.0931874 (at node 11)
	maximum = 0.201804 (at node 23)
Accepted packet rate average = 0.112702
	minimum = 0.0931874 (at node 11)
	maximum = 0.201804 (at node 23)
Injected flit rate average = 0.2363
	minimum = 0.149913 (at node 11)
	maximum = 0.400118 (at node 23)
Accepted flit rate average= 0.2363
	minimum = 0.186254 (at node 19)
	maximum = 0.354193 (at node 23)
Injected packet length average = 2.09668
Accepted packet length average = 2.09668
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.6105 (5 samples)
	minimum = 6 (5 samples)
	maximum = 236 (5 samples)
Network latency average = 18.9544 (5 samples)
	minimum = 6 (5 samples)
	maximum = 196.6 (5 samples)
Flit latency average = 15.9979 (5 samples)
	minimum = 6 (5 samples)
	maximum = 193.8 (5 samples)
Fragmentation average = 0.0188965 (5 samples)
	minimum = 0 (5 samples)
	maximum = 99 (5 samples)
Injected packet rate average = 0.0451082 (5 samples)
	minimum = 0.0326966 (5 samples)
	maximum = 0.110112 (5 samples)
Accepted packet rate average = 0.0451082 (5 samples)
	minimum = 0.0326966 (5 samples)
	maximum = 0.110112 (5 samples)
Injected flit rate average = 0.0958207 (5 samples)
	minimum = 0.0514977 (5 samples)
	maximum = 0.198199 (5 samples)
Accepted flit rate average = 0.0958207 (5 samples)
	minimum = 0.0662255 (5 samples)
	maximum = 0.209528 (5 samples)
Injected packet size average = 2.12424 (5 samples)
Accepted packet size average = 2.12424 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 16 sec (136 sec)
gpgpu_simulation_rate = 58984 (inst/sec)
gpgpu_simulation_rate = 2005 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,272768)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,272768)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,272768)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,272768)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,272768)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,272768)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,272768)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,272768)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,272768)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,272768)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,272768)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,272768)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,272768)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,272768)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,272768)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,272768)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,272768)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,272768)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,272768)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,272768)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,272768)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,272768)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,272768)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,272768)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,272768)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,272768)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,272768)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,272768)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,272768)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,272768)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,272768)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,272768)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,272768)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,272768)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,272768)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,272768)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,272768)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,272768)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,272768)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,272768)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,272768)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,272768)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,272768)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,272768)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,272768)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,272768)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,272768)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,272768)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,272768)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,272768)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,272768)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,272768)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,272768)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,272768)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,272768)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,272768)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,272768)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,272768)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,272768)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,272768)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,272768)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,272768)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,272768)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,272768)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,272768)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,272768)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,272768)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,272768)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,272768)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,272768)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,272768)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,272768)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,272768)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,272768)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,272768)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,272768)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,272768)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,272768)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,272768)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,272768)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,272768)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,272768)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,272768)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,272768)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,272768)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,272768)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,272768)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,272768)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,272768)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,272768)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(17,0,0) tid=(161,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(36,0,0) tid=(193,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(6,0,0) tid=(82,0,0)
GPGPU-Sim uArch: cycles simulated: 273268  inst.: 8358087 (ipc=672.4) sim_rate=61007 (inst/sec) elapsed = 0:0:02:17 / Sun Feb 28 21:32:34 2016
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(76,0,0) tid=(211,0,0)
GPGPU-Sim uArch: cycles simulated: 274268  inst.: 8445499 (ipc=282.4) sim_rate=61199 (inst/sec) elapsed = 0:0:02:18 / Sun Feb 28 21:32:35 2016
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(4,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 275768  inst.: 8477131 (ipc=151.8) sim_rate=60986 (inst/sec) elapsed = 0:0:02:19 / Sun Feb 28 21:32:36 2016
GPGPU-Sim uArch: cycles simulated: 277768  inst.: 8506307 (ipc=96.9) sim_rate=60759 (inst/sec) elapsed = 0:0:02:20 / Sun Feb 28 21:32:37 2016
GPGPU-Sim uArch: cycles simulated: 279768  inst.: 8537367 (ipc=73.6) sim_rate=60548 (inst/sec) elapsed = 0:0:02:21 / Sun Feb 28 21:32:38 2016
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(3,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 281268  inst.: 8558908 (ipc=63.2) sim_rate=60274 (inst/sec) elapsed = 0:0:02:22 / Sun Feb 28 21:32:39 2016
GPGPU-Sim uArch: cycles simulated: 283268  inst.: 8591074 (ipc=54.2) sim_rate=60077 (inst/sec) elapsed = 0:0:02:23 / Sun Feb 28 21:32:40 2016
GPGPU-Sim uArch: cycles simulated: 285268  inst.: 8621517 (ipc=48.0) sim_rate=59871 (inst/sec) elapsed = 0:0:02:24 / Sun Feb 28 21:32:41 2016
GPGPU-Sim uArch: cycles simulated: 286768  inst.: 8644961 (ipc=44.5) sim_rate=59620 (inst/sec) elapsed = 0:0:02:25 / Sun Feb 28 21:32:42 2016
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(30,0,0) tid=(153,0,0)
GPGPU-Sim uArch: cycles simulated: 288768  inst.: 8673321 (ipc=40.7) sim_rate=59406 (inst/sec) elapsed = 0:0:02:26 / Sun Feb 28 21:32:43 2016
GPGPU-Sim uArch: cycles simulated: 290768  inst.: 8703040 (ipc=37.8) sim_rate=59204 (inst/sec) elapsed = 0:0:02:27 / Sun Feb 28 21:32:44 2016
GPGPU-Sim uArch: cycles simulated: 292768  inst.: 8731793 (ipc=35.5) sim_rate=58998 (inst/sec) elapsed = 0:0:02:28 / Sun Feb 28 21:32:45 2016
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(27,0,0) tid=(134,0,0)
GPGPU-Sim uArch: cycles simulated: 294268  inst.: 8755889 (ipc=34.1) sim_rate=58764 (inst/sec) elapsed = 0:0:02:29 / Sun Feb 28 21:32:46 2016
GPGPU-Sim uArch: cycles simulated: 296268  inst.: 8783214 (ipc=32.4) sim_rate=58554 (inst/sec) elapsed = 0:0:02:30 / Sun Feb 28 21:32:47 2016
GPGPU-Sim uArch: cycles simulated: 298268  inst.: 8814290 (ipc=31.1) sim_rate=58372 (inst/sec) elapsed = 0:0:02:31 / Sun Feb 28 21:32:48 2016
GPGPU-Sim uArch: cycles simulated: 299768  inst.: 8834078 (ipc=30.1) sim_rate=58118 (inst/sec) elapsed = 0:0:02:32 / Sun Feb 28 21:32:49 2016
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(34,0,0) tid=(128,0,0)
GPGPU-Sim uArch: cycles simulated: 301768  inst.: 8862174 (ipc=29.0) sim_rate=57922 (inst/sec) elapsed = 0:0:02:33 / Sun Feb 28 21:32:50 2016
GPGPU-Sim uArch: cycles simulated: 303768  inst.: 8889061 (ipc=28.0) sim_rate=57721 (inst/sec) elapsed = 0:0:02:34 / Sun Feb 28 21:32:51 2016
GPGPU-Sim uArch: cycles simulated: 305768  inst.: 8917084 (ipc=27.1) sim_rate=57529 (inst/sec) elapsed = 0:0:02:35 / Sun Feb 28 21:32:52 2016
GPGPU-Sim uArch: cycles simulated: 307268  inst.: 8938702 (ipc=26.6) sim_rate=57299 (inst/sec) elapsed = 0:0:02:36 / Sun Feb 28 21:32:53 2016
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(17,0,0) tid=(149,0,0)
GPGPU-Sim uArch: cycles simulated: 309268  inst.: 8968099 (ipc=25.9) sim_rate=57121 (inst/sec) elapsed = 0:0:02:37 / Sun Feb 28 21:32:54 2016
GPGPU-Sim uArch: cycles simulated: 310768  inst.: 8990368 (ipc=25.5) sim_rate=56901 (inst/sec) elapsed = 0:0:02:38 / Sun Feb 28 21:32:55 2016
GPGPU-Sim uArch: cycles simulated: 312768  inst.: 9023565 (ipc=25.0) sim_rate=56751 (inst/sec) elapsed = 0:0:02:39 / Sun Feb 28 21:32:56 2016
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(30,0,0) tid=(76,0,0)
GPGPU-Sim uArch: cycles simulated: 314268  inst.: 9047054 (ipc=24.7) sim_rate=56544 (inst/sec) elapsed = 0:0:02:40 / Sun Feb 28 21:32:57 2016
GPGPU-Sim uArch: cycles simulated: 316268  inst.: 9074904 (ipc=24.2) sim_rate=56365 (inst/sec) elapsed = 0:0:02:41 / Sun Feb 28 21:32:58 2016
GPGPU-Sim uArch: cycles simulated: 318268  inst.: 9108582 (ipc=23.9) sim_rate=56225 (inst/sec) elapsed = 0:0:02:42 / Sun Feb 28 21:32:59 2016
GPGPU-Sim uArch: cycles simulated: 319768  inst.: 9127958 (ipc=23.5) sim_rate=55999 (inst/sec) elapsed = 0:0:02:43 / Sun Feb 28 21:33:00 2016
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(54,0,0) tid=(193,0,0)
GPGPU-Sim uArch: cycles simulated: 321768  inst.: 9159585 (ipc=23.2) sim_rate=55851 (inst/sec) elapsed = 0:0:02:44 / Sun Feb 28 21:33:01 2016
GPGPU-Sim uArch: cycles simulated: 323768  inst.: 9190778 (ipc=22.9) sim_rate=55701 (inst/sec) elapsed = 0:0:02:45 / Sun Feb 28 21:33:02 2016
GPGPU-Sim uArch: cycles simulated: 325268  inst.: 9216071 (ipc=22.7) sim_rate=55518 (inst/sec) elapsed = 0:0:02:46 / Sun Feb 28 21:33:03 2016
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(6,0,0) tid=(247,0,0)
GPGPU-Sim uArch: cycles simulated: 327268  inst.: 9248586 (ipc=22.5) sim_rate=55380 (inst/sec) elapsed = 0:0:02:47 / Sun Feb 28 21:33:04 2016
GPGPU-Sim uArch: cycles simulated: 329268  inst.: 9280174 (ipc=22.3) sim_rate=55239 (inst/sec) elapsed = 0:0:02:48 / Sun Feb 28 21:33:05 2016
GPGPU-Sim uArch: cycles simulated: 330768  inst.: 9303684 (ipc=22.1) sim_rate=55051 (inst/sec) elapsed = 0:0:02:49 / Sun Feb 28 21:33:06 2016
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(50,0,0) tid=(200,0,0)
GPGPU-Sim uArch: cycles simulated: 332768  inst.: 9336816 (ipc=21.9) sim_rate=54922 (inst/sec) elapsed = 0:0:02:50 / Sun Feb 28 21:33:07 2016
GPGPU-Sim uArch: cycles simulated: 334768  inst.: 9368539 (ipc=21.7) sim_rate=54786 (inst/sec) elapsed = 0:0:02:51 / Sun Feb 28 21:33:08 2016
GPGPU-Sim uArch: cycles simulated: 336268  inst.: 9388706 (ipc=21.5) sim_rate=54585 (inst/sec) elapsed = 0:0:02:52 / Sun Feb 28 21:33:09 2016
GPGPU-Sim uArch: cycles simulated: 338268  inst.: 9421360 (ipc=21.4) sim_rate=54458 (inst/sec) elapsed = 0:0:02:53 / Sun Feb 28 21:33:10 2016
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(48,0,0) tid=(220,0,0)
GPGPU-Sim uArch: cycles simulated: 339768  inst.: 9443963 (ipc=21.2) sim_rate=54275 (inst/sec) elapsed = 0:0:02:54 / Sun Feb 28 21:33:11 2016
GPGPU-Sim uArch: cycles simulated: 341768  inst.: 9474259 (ipc=21.0) sim_rate=54138 (inst/sec) elapsed = 0:0:02:55 / Sun Feb 28 21:33:12 2016
GPGPU-Sim uArch: cycles simulated: 343768  inst.: 9501648 (ipc=20.8) sim_rate=53986 (inst/sec) elapsed = 0:0:02:56 / Sun Feb 28 21:33:13 2016
GPGPU-Sim uArch: cycles simulated: 345268  inst.: 9519365 (ipc=20.7) sim_rate=53781 (inst/sec) elapsed = 0:0:02:57 / Sun Feb 28 21:33:14 2016
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(57,0,0) tid=(198,0,0)
GPGPU-Sim uArch: cycles simulated: 347268  inst.: 9550902 (ipc=20.5) sim_rate=53656 (inst/sec) elapsed = 0:0:02:58 / Sun Feb 28 21:33:15 2016
GPGPU-Sim uArch: cycles simulated: 349268  inst.: 9583861 (ipc=20.4) sim_rate=53541 (inst/sec) elapsed = 0:0:02:59 / Sun Feb 28 21:33:16 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (77632,272768), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(77633,272768)
GPGPU-Sim uArch: cycles simulated: 350768  inst.: 9608017 (ipc=20.3) sim_rate=53377 (inst/sec) elapsed = 0:0:03:00 / Sun Feb 28 21:33:17 2016
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(19,0,0) tid=(224,0,0)
GPGPU-Sim uArch: cycles simulated: 352768  inst.: 9634983 (ipc=20.2) sim_rate=53231 (inst/sec) elapsed = 0:0:03:01 / Sun Feb 28 21:33:18 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (80678,272768), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(80679,272768)
GPGPU-Sim uArch: cycles simulated: 354768  inst.: 9668055 (ipc=20.1) sim_rate=53121 (inst/sec) elapsed = 0:0:03:02 / Sun Feb 28 21:33:19 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (82561,272768), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(82562,272768)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (83676,272768), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(83677,272768)
GPGPU-Sim uArch: cycles simulated: 356768  inst.: 9702400 (ipc=20.0) sim_rate=53018 (inst/sec) elapsed = 0:0:03:03 / Sun Feb 28 21:33:20 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (84918,272768), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(84919,272768)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(43,0,0) tid=(62,0,0)
GPGPU-Sim uArch: cycles simulated: 358268  inst.: 9728507 (ipc=20.0) sim_rate=52872 (inst/sec) elapsed = 0:0:03:04 / Sun Feb 28 21:33:21 2016
GPGPU-Sim uArch: cycles simulated: 360268  inst.: 9761201 (ipc=19.9) sim_rate=52763 (inst/sec) elapsed = 0:0:03:05 / Sun Feb 28 21:33:22 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (89201,272768), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(89202,272768)
GPGPU-Sim uArch: cycles simulated: 362268  inst.: 9795057 (ipc=19.8) sim_rate=52661 (inst/sec) elapsed = 0:0:03:06 / Sun Feb 28 21:33:23 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (89679,272768), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(89680,272768)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(83,0,0) tid=(64,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (91048,272768), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(91049,272768)
GPGPU-Sim uArch: cycles simulated: 364268  inst.: 9828852 (ipc=19.7) sim_rate=52560 (inst/sec) elapsed = 0:0:03:07 / Sun Feb 28 21:33:24 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (92105,272768), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(92106,272768)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (92441,272768), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(92442,272768)
GPGPU-Sim uArch: cycles simulated: 365768  inst.: 9859504 (ipc=19.8) sim_rate=52444 (inst/sec) elapsed = 0:0:03:08 / Sun Feb 28 21:33:25 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (94550,272768), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(94551,272768)
GPGPU-Sim uArch: cycles simulated: 367768  inst.: 9888731 (ipc=19.7) sim_rate=52321 (inst/sec) elapsed = 0:0:03:09 / Sun Feb 28 21:33:26 2016
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(99,0,0) tid=(215,0,0)
GPGPU-Sim uArch: cycles simulated: 369768  inst.: 9926805 (ipc=19.6) sim_rate=52246 (inst/sec) elapsed = 0:0:03:10 / Sun Feb 28 21:33:27 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (97280,272768), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(97281,272768)
GPGPU-Sim uArch: cycles simulated: 371768  inst.: 9961027 (ipc=19.6) sim_rate=52151 (inst/sec) elapsed = 0:0:03:11 / Sun Feb 28 21:33:28 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (99119,272768), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(99120,272768)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (99865,272768), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(99866,272768)
GPGPU-Sim uArch: cycles simulated: 373268  inst.: 9985861 (ipc=19.5) sim_rate=52009 (inst/sec) elapsed = 0:0:03:12 / Sun Feb 28 21:33:29 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (100823,272768), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(100824,272768)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(103,0,0) tid=(214,0,0)
GPGPU-Sim uArch: cycles simulated: 375268  inst.: 10025548 (ipc=19.5) sim_rate=51945 (inst/sec) elapsed = 0:0:03:13 / Sun Feb 28 21:33:30 2016
GPGPU-Sim uArch: cycles simulated: 377268  inst.: 10059312 (ipc=19.5) sim_rate=51852 (inst/sec) elapsed = 0:0:03:14 / Sun Feb 28 21:33:31 2016
GPGPU-Sim uArch: cycles simulated: 378768  inst.: 10082383 (ipc=19.4) sim_rate=51704 (inst/sec) elapsed = 0:0:03:15 / Sun Feb 28 21:33:32 2016
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(15,0,0) tid=(179,0,0)
GPGPU-Sim uArch: cycles simulated: 380768  inst.: 10113082 (ipc=19.4) sim_rate=51597 (inst/sec) elapsed = 0:0:03:16 / Sun Feb 28 21:33:33 2016
GPGPU-Sim uArch: cycles simulated: 382768  inst.: 10147208 (ipc=19.3) sim_rate=51508 (inst/sec) elapsed = 0:0:03:17 / Sun Feb 28 21:33:34 2016
GPGPU-Sim uArch: cycles simulated: 384768  inst.: 10179756 (ipc=19.3) sim_rate=51412 (inst/sec) elapsed = 0:0:03:18 / Sun Feb 28 21:33:35 2016
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(18,0,0) tid=(162,0,0)
GPGPU-Sim uArch: cycles simulated: 386768  inst.: 10211453 (ipc=19.2) sim_rate=51313 (inst/sec) elapsed = 0:0:03:19 / Sun Feb 28 21:33:36 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (114275,272768), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(114276,272768)
GPGPU-Sim uArch: cycles simulated: 388768  inst.: 10251584 (ipc=19.2) sim_rate=51257 (inst/sec) elapsed = 0:0:03:20 / Sun Feb 28 21:33:37 2016
GPGPU-Sim uArch: cycles simulated: 390768  inst.: 10286998 (ipc=19.2) sim_rate=51179 (inst/sec) elapsed = 0:0:03:21 / Sun Feb 28 21:33:38 2016
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(100,0,0) tid=(213,0,0)
GPGPU-Sim uArch: cycles simulated: 392768  inst.: 10320048 (ipc=19.2) sim_rate=51089 (inst/sec) elapsed = 0:0:03:22 / Sun Feb 28 21:33:39 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (120043,272768), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(120044,272768)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (120493,272768), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(120494,272768)
GPGPU-Sim uArch: cycles simulated: 394768  inst.: 10359519 (ipc=19.2) sim_rate=51032 (inst/sec) elapsed = 0:0:03:23 / Sun Feb 28 21:33:40 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (123284,272768), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(123285,272768)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(22,0,0) tid=(238,0,0)
GPGPU-Sim uArch: cycles simulated: 396768  inst.: 10392054 (ipc=19.1) sim_rate=50941 (inst/sec) elapsed = 0:0:03:24 / Sun Feb 28 21:33:41 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (124759,272768), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(124760,272768)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (125683,272768), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(125684,272768)
GPGPU-Sim uArch: cycles simulated: 398768  inst.: 10429132 (ipc=19.1) sim_rate=50873 (inst/sec) elapsed = 0:0:03:25 / Sun Feb 28 21:33:42 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (126887,272768), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(126888,272768)
GPGPU-Sim uArch: cycles simulated: 400768  inst.: 10467854 (ipc=19.1) sim_rate=50814 (inst/sec) elapsed = 0:0:03:26 / Sun Feb 28 21:33:43 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (128349,272768), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(128350,272768)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (128690,272768), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(128691,272768)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(63,0,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (129388,272768), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(129389,272768)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (129667,272768), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(129668,272768)
GPGPU-Sim uArch: cycles simulated: 402768  inst.: 10508772 (ipc=19.1) sim_rate=50767 (inst/sec) elapsed = 0:0:03:27 / Sun Feb 28 21:33:44 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (130662,272768), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(130663,272768)
GPGPU-Sim uArch: cycles simulated: 404268  inst.: 10540297 (ipc=19.2) sim_rate=50674 (inst/sec) elapsed = 0:0:03:28 / Sun Feb 28 21:33:45 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (132687,272768), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(132688,272768)
GPGPU-Sim uArch: cycles simulated: 406268  inst.: 10571533 (ipc=19.1) sim_rate=50581 (inst/sec) elapsed = 0:0:03:29 / Sun Feb 28 21:33:46 2016
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(44,0,0) tid=(35,0,0)
GPGPU-Sim uArch: cycles simulated: 408268  inst.: 10599294 (ipc=19.0) sim_rate=50472 (inst/sec) elapsed = 0:0:03:30 / Sun Feb 28 21:33:47 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (135622,272768), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(135623,272768)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (136992,272768), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(136993,272768)
GPGPU-Sim uArch: cycles simulated: 410268  inst.: 10634863 (ipc=19.0) sim_rate=50402 (inst/sec) elapsed = 0:0:03:31 / Sun Feb 28 21:33:48 2016
GPGPU-Sim uArch: cycles simulated: 412268  inst.: 10663906 (ipc=18.9) sim_rate=50301 (inst/sec) elapsed = 0:0:03:32 / Sun Feb 28 21:33:49 2016
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(48,0,0) tid=(187,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (141053,272768), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(141054,272768)
GPGPU-Sim uArch: cycles simulated: 414768  inst.: 10702958 (ipc=18.9) sim_rate=50248 (inst/sec) elapsed = 0:0:03:33 / Sun Feb 28 21:33:50 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (143911,272768), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(143912,272768)
GPGPU-Sim uArch: cycles simulated: 416768  inst.: 10737664 (ipc=18.9) sim_rate=50176 (inst/sec) elapsed = 0:0:03:34 / Sun Feb 28 21:33:51 2016
GPGPU-Sim uArch: cycles simulated: 418268  inst.: 10762094 (ipc=18.8) sim_rate=50056 (inst/sec) elapsed = 0:0:03:35 / Sun Feb 28 21:33:52 2016
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(68,0,0) tid=(103,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (146364,272768), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(146365,272768)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (146442,272768), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(146443,272768)
GPGPU-Sim uArch: cycles simulated: 420268  inst.: 10800636 (ipc=18.8) sim_rate=50002 (inst/sec) elapsed = 0:0:03:36 / Sun Feb 28 21:33:53 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (148212,272768), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(148213,272768)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (148504,272768), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(148505,272768)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (148657,272768), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(148658,272768)
GPGPU-Sim uArch: cycles simulated: 422268  inst.: 10832781 (ipc=18.8) sim_rate=49920 (inst/sec) elapsed = 0:0:03:37 / Sun Feb 28 21:33:54 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (149597,272768), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(149598,272768)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (150007,272768), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(150008,272768)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (150171,272768), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(150172,272768)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(72,0,0) tid=(253,0,0)
GPGPU-Sim uArch: cycles simulated: 423768  inst.: 10866346 (ipc=18.8) sim_rate=49845 (inst/sec) elapsed = 0:0:03:38 / Sun Feb 28 21:33:55 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (151306,272768), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(151307,272768)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (151671,272768), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(151672,272768)
GPGPU-Sim uArch: cycles simulated: 425268  inst.: 10900086 (ipc=18.9) sim_rate=49772 (inst/sec) elapsed = 0:0:03:39 / Sun Feb 28 21:33:56 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (153776,272768), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(153777,272768)
GPGPU-Sim uArch: cycles simulated: 427268  inst.: 10935216 (ipc=18.9) sim_rate=49705 (inst/sec) elapsed = 0:0:03:40 / Sun Feb 28 21:33:57 2016
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(75,0,0) tid=(101,0,0)
GPGPU-Sim uArch: cycles simulated: 429268  inst.: 10968086 (ipc=18.8) sim_rate=49629 (inst/sec) elapsed = 0:0:03:41 / Sun Feb 28 21:33:58 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (157309,272768), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(157310,272768)
GPGPU-Sim uArch: cycles simulated: 430768  inst.: 10992196 (ipc=18.8) sim_rate=49514 (inst/sec) elapsed = 0:0:03:42 / Sun Feb 28 21:33:59 2016
GPGPU-Sim uArch: cycles simulated: 432768  inst.: 11026382 (ipc=18.8) sim_rate=49445 (inst/sec) elapsed = 0:0:03:43 / Sun Feb 28 21:34:00 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (160100,272768), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(160101,272768)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (160802,272768), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(160803,272768)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(68,0,0) tid=(101,0,0)
GPGPU-Sim uArch: cycles simulated: 434768  inst.: 11068476 (ipc=18.8) sim_rate=49412 (inst/sec) elapsed = 0:0:03:44 / Sun Feb 28 21:34:01 2016
GPGPU-Sim uArch: cycles simulated: 436268  inst.: 11093089 (ipc=18.8) sim_rate=49302 (inst/sec) elapsed = 0:0:03:45 / Sun Feb 28 21:34:02 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (164318,272768), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(164319,272768)
GPGPU-Sim uArch: cycles simulated: 438268  inst.: 11136396 (ipc=18.8) sim_rate=49276 (inst/sec) elapsed = 0:0:03:46 / Sun Feb 28 21:34:03 2016
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(81,0,0) tid=(99,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (167123,272768), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(167124,272768)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (167484,272768), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(167485,272768)
GPGPU-Sim uArch: cycles simulated: 440268  inst.: 11171874 (ipc=18.8) sim_rate=49215 (inst/sec) elapsed = 0:0:03:47 / Sun Feb 28 21:34:04 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (167582,272768), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(167583,272768)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (167586,272768), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(167587,272768)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (168428,272768), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(168429,272768)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (168433,272768), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(168434,272768)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (168679,272768), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(168680,272768)
GPGPU-Sim uArch: cycles simulated: 441768  inst.: 11214705 (ipc=18.9) sim_rate=49187 (inst/sec) elapsed = 0:0:03:48 / Sun Feb 28 21:34:05 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (169514,272768), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(169515,272768)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(75,0,0) tid=(53,0,0)
GPGPU-Sim uArch: cycles simulated: 443268  inst.: 11248736 (ipc=18.9) sim_rate=49121 (inst/sec) elapsed = 0:0:03:49 / Sun Feb 28 21:34:06 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (171192,272768), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(171193,272768)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (172422,272768), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(172423,272768)
GPGPU-Sim uArch: cycles simulated: 445268  inst.: 11285366 (ipc=18.9) sim_rate=49066 (inst/sec) elapsed = 0:0:03:50 / Sun Feb 28 21:34:07 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (173010,272768), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(173011,272768)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (173997,272768), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(173998,272768)
GPGPU-Sim uArch: cycles simulated: 446768  inst.: 11320299 (ipc=19.0) sim_rate=49005 (inst/sec) elapsed = 0:0:03:51 / Sun Feb 28 21:34:08 2016
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(67,0,0) tid=(106,0,0)
GPGPU-Sim uArch: cycles simulated: 448768  inst.: 11357472 (ipc=19.0) sim_rate=48954 (inst/sec) elapsed = 0:0:03:52 / Sun Feb 28 21:34:09 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (176882,272768), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(176883,272768)
GPGPU-Sim uArch: cycles simulated: 450268  inst.: 11381956 (ipc=18.9) sim_rate=48849 (inst/sec) elapsed = 0:0:03:53 / Sun Feb 28 21:34:10 2016
GPGPU-Sim uArch: cycles simulated: 452268  inst.: 11417323 (ipc=18.9) sim_rate=48791 (inst/sec) elapsed = 0:0:03:54 / Sun Feb 28 21:34:11 2016
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(139,0,0) tid=(132,0,0)
GPGPU-Sim uArch: cycles simulated: 454268  inst.: 11446133 (ipc=18.9) sim_rate=48706 (inst/sec) elapsed = 0:0:03:55 / Sun Feb 28 21:34:12 2016
GPGPU-Sim uArch: cycles simulated: 456268  inst.: 11480920 (ipc=18.9) sim_rate=48647 (inst/sec) elapsed = 0:0:03:56 / Sun Feb 28 21:34:13 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (184209,272768), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(184210,272768)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (185093,272768), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(185094,272768)
GPGPU-Sim uArch: cycles simulated: 458268  inst.: 11515031 (ipc=18.8) sim_rate=48586 (inst/sec) elapsed = 0:0:03:57 / Sun Feb 28 21:34:14 2016
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(113,0,0) tid=(122,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (186814,272768), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(186815,272768)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (186993,272768), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(186994,272768)
GPGPU-Sim uArch: cycles simulated: 459768  inst.: 11542633 (ipc=18.8) sim_rate=48498 (inst/sec) elapsed = 0:0:03:58 / Sun Feb 28 21:34:15 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (187460,272768), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(187461,272768)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (188661,272768), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(188662,272768)
GPGPU-Sim uArch: cycles simulated: 461768  inst.: 11587943 (ipc=18.9) sim_rate=48485 (inst/sec) elapsed = 0:0:03:59 / Sun Feb 28 21:34:16 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (189044,272768), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(189045,272768)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (189809,272768), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(189810,272768)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (189910,272768), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(189911,272768)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (190256,272768), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(190257,272768)
GPGPU-Sim uArch: cycles simulated: 463268  inst.: 11620912 (ipc=18.9) sim_rate=48420 (inst/sec) elapsed = 0:0:04:00 / Sun Feb 28 21:34:17 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (190516,272768), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(190517,272768)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (190627,272768), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(190628,272768)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(145,0,0) tid=(218,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (191915,272768), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(191916,272768)
GPGPU-Sim uArch: cycles simulated: 464768  inst.: 11653420 (ipc=18.9) sim_rate=48354 (inst/sec) elapsed = 0:0:04:01 / Sun Feb 28 21:34:18 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (192477,272768), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(192478,272768)
GPGPU-Sim uArch: cycles simulated: 466768  inst.: 11694537 (ipc=18.9) sim_rate=48324 (inst/sec) elapsed = 0:0:04:02 / Sun Feb 28 21:34:19 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (195822,272768), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(195823,272768)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (195851,272768), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(195852,272768)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(164,0,0) tid=(224,0,0)
GPGPU-Sim uArch: cycles simulated: 468768  inst.: 11727120 (ipc=18.9) sim_rate=48259 (inst/sec) elapsed = 0:0:04:03 / Sun Feb 28 21:34:20 2016
GPGPU-Sim uArch: cycles simulated: 470268  inst.: 11752997 (ipc=18.9) sim_rate=48168 (inst/sec) elapsed = 0:0:04:04 / Sun Feb 28 21:34:21 2016
GPGPU-Sim uArch: cycles simulated: 472268  inst.: 11786317 (ipc=18.9) sim_rate=48107 (inst/sec) elapsed = 0:0:04:05 / Sun Feb 28 21:34:22 2016
GPGPU-Sim uArch: cycles simulated: 474268  inst.: 11815991 (ipc=18.8) sim_rate=48032 (inst/sec) elapsed = 0:0:04:06 / Sun Feb 28 21:34:23 2016
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(100,0,0) tid=(252,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (201773,272768), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(201774,272768)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (202594,272768), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(202595,272768)
GPGPU-Sim uArch: cycles simulated: 475768  inst.: 11841800 (ipc=18.8) sim_rate=47942 (inst/sec) elapsed = 0:0:04:07 / Sun Feb 28 21:34:24 2016
GPGPU-Sim uArch: cycles simulated: 477768  inst.: 11876198 (ipc=18.8) sim_rate=47887 (inst/sec) elapsed = 0:0:04:08 / Sun Feb 28 21:34:25 2016
GPGPU-Sim uArch: Shader 10 finished CTA #5 (205331,272768), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(205332,272768)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (205333,272768), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(205334,272768)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (205665,272768), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(205666,272768)
GPGPU-Sim uArch: cycles simulated: 479268  inst.: 11908209 (ipc=18.8) sim_rate=47824 (inst/sec) elapsed = 0:0:04:09 / Sun Feb 28 21:34:26 2016
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(123,0,0) tid=(112,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (207590,272768), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(207591,272768)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (207644,272768), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(207645,272768)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (207944,272768), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(207945,272768)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (208105,272768), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(208106,272768)
GPGPU-Sim uArch: cycles simulated: 481268  inst.: 11951360 (ipc=18.8) sim_rate=47805 (inst/sec) elapsed = 0:0:04:10 / Sun Feb 28 21:34:27 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (209362,272768), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(209363,272768)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (209744,272768), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(209745,272768)
GPGPU-Sim uArch: cycles simulated: 482768  inst.: 11980526 (ipc=18.9) sim_rate=47731 (inst/sec) elapsed = 0:0:04:11 / Sun Feb 28 21:34:28 2016
GPGPU-Sim uArch: cycles simulated: 484768  inst.: 12011109 (ipc=18.8) sim_rate=47663 (inst/sec) elapsed = 0:0:04:12 / Sun Feb 28 21:34:29 2016
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(167,0,0) tid=(205,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (212394,272768), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(212395,272768)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (212896,272768), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(212897,272768)
GPGPU-Sim uArch: cycles simulated: 486768  inst.: 12043685 (ipc=18.8) sim_rate=47603 (inst/sec) elapsed = 0:0:04:13 / Sun Feb 28 21:34:30 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (214623,272768), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(214624,272768)
GPGPU-Sim uArch: cycles simulated: 488268  inst.: 12075745 (ipc=18.8) sim_rate=47542 (inst/sec) elapsed = 0:0:04:14 / Sun Feb 28 21:34:31 2016
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(120,0,0) tid=(49,0,0)
GPGPU-Sim uArch: cycles simulated: 490268  inst.: 12107394 (ipc=18.8) sim_rate=47479 (inst/sec) elapsed = 0:0:04:15 / Sun Feb 28 21:34:32 2016
GPGPU-Sim uArch: cycles simulated: 492268  inst.: 12134399 (ipc=18.7) sim_rate=47399 (inst/sec) elapsed = 0:0:04:16 / Sun Feb 28 21:34:33 2016
GPGPU-Sim uArch: cycles simulated: 493768  inst.: 12160526 (ipc=18.7) sim_rate=47317 (inst/sec) elapsed = 0:0:04:17 / Sun Feb 28 21:34:34 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (221541,272768), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(221542,272768)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (222021,272768), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(222022,272768)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (222094,272768), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(222095,272768)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (222152,272768), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(222153,272768)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (222562,272768), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(222563,272768)
GPGPU-Sim uArch: cycles simulated: 495768  inst.: 12200423 (ipc=18.7) sim_rate=47288 (inst/sec) elapsed = 0:0:04:18 / Sun Feb 28 21:34:35 2016
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(165,0,0) tid=(88,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (224364,272768), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(224365,272768)
GPGPU-Sim uArch: cycles simulated: 497768  inst.: 12240115 (ipc=18.7) sim_rate=47259 (inst/sec) elapsed = 0:0:04:19 / Sun Feb 28 21:34:36 2016
GPGPU-Sim uArch: cycles simulated: 499268  inst.: 12259880 (ipc=18.7) sim_rate=47153 (inst/sec) elapsed = 0:0:04:20 / Sun Feb 28 21:34:37 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (226635,272768), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(226636,272768)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (228043,272768), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(228044,272768)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (228336,272768), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(228337,272768)
GPGPU-Sim uArch: cycles simulated: 501268  inst.: 12293024 (ipc=18.7) sim_rate=47099 (inst/sec) elapsed = 0:0:04:21 / Sun Feb 28 21:34:38 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (228515,272768), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(228516,272768)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(187,0,0) tid=(65,0,0)
GPGPU-Sim uArch: cycles simulated: 502768  inst.: 12317282 (ipc=18.7) sim_rate=47012 (inst/sec) elapsed = 0:0:04:22 / Sun Feb 28 21:34:39 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (230874,272768), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(230875,272768)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (231842,272768), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(231843,272768)
GPGPU-Sim uArch: cycles simulated: 504768  inst.: 12353648 (ipc=18.7) sim_rate=46972 (inst/sec) elapsed = 0:0:04:23 / Sun Feb 28 21:34:40 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (232070,272768), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(232071,272768)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (232194,272768), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(232195,272768)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (232643,272768), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(232644,272768)
GPGPU-Sim uArch: cycles simulated: 506268  inst.: 12379576 (ipc=18.7) sim_rate=46892 (inst/sec) elapsed = 0:0:04:24 / Sun Feb 28 21:34:41 2016
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(134,0,0) tid=(184,0,0)
GPGPU-Sim uArch: cycles simulated: 508268  inst.: 12411365 (ipc=18.6) sim_rate=46835 (inst/sec) elapsed = 0:0:04:25 / Sun Feb 28 21:34:42 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (235798,272768), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(235799,272768)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (236552,272768), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(236553,272768)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (236986,272768), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(236987,272768)
GPGPU-Sim uArch: cycles simulated: 509768  inst.: 12434683 (ipc=18.6) sim_rate=46746 (inst/sec) elapsed = 0:0:04:26 / Sun Feb 28 21:34:43 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (237749,272768), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(237750,272768)
GPGPU-Sim uArch: cycles simulated: 511768  inst.: 12469858 (ipc=18.6) sim_rate=46703 (inst/sec) elapsed = 0:0:04:27 / Sun Feb 28 21:34:44 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (239806,272768), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(239807,272768)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(155,0,0) tid=(54,0,0)
GPGPU-Sim uArch: cycles simulated: 513268  inst.: 12492105 (ipc=18.6) sim_rate=46612 (inst/sec) elapsed = 0:0:04:28 / Sun Feb 28 21:34:45 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (241200,272768), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(241201,272768)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (241619,272768), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(241620,272768)
GPGPU-Sim uArch: cycles simulated: 515268  inst.: 12522695 (ipc=18.6) sim_rate=46552 (inst/sec) elapsed = 0:0:04:29 / Sun Feb 28 21:34:46 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (243398,272768), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(243399,272768)
GPGPU-Sim uArch: cycles simulated: 516768  inst.: 12545652 (ipc=18.5) sim_rate=46465 (inst/sec) elapsed = 0:0:04:30 / Sun Feb 28 21:34:47 2016
GPGPU-Sim uArch: cycles simulated: 518768  inst.: 12570650 (ipc=18.5) sim_rate=46386 (inst/sec) elapsed = 0:0:04:31 / Sun Feb 28 21:34:48 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (246117,272768), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(246118,272768)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (246674,272768), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(246675,272768)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(202,0,0) tid=(209,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (247232,272768), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(247233,272768)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (247821,272768), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(247822,272768)
GPGPU-Sim uArch: cycles simulated: 520768  inst.: 12601509 (ipc=18.5) sim_rate=46329 (inst/sec) elapsed = 0:0:04:32 / Sun Feb 28 21:34:49 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (248518,272768), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(248519,272768)
GPGPU-Sim uArch: cycles simulated: 522768  inst.: 12633598 (ipc=18.4) sim_rate=46276 (inst/sec) elapsed = 0:0:04:33 / Sun Feb 28 21:34:50 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (250332,272768), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(250333,272768)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (251081,272768), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(251082,272768)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (251394,272768), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(251395,272768)
GPGPU-Sim uArch: cycles simulated: 524268  inst.: 12655328 (ipc=18.4) sim_rate=46187 (inst/sec) elapsed = 0:0:04:34 / Sun Feb 28 21:34:51 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (251978,272768), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(251979,272768)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(153,0,0) tid=(254,0,0)
GPGPU-Sim uArch: cycles simulated: 526268  inst.: 12686566 (ipc=18.4) sim_rate=46132 (inst/sec) elapsed = 0:0:04:35 / Sun Feb 28 21:34:52 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (253635,272768), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(253636,272768)
GPGPU-Sim uArch: cycles simulated: 527768  inst.: 12719459 (ipc=18.4) sim_rate=46084 (inst/sec) elapsed = 0:0:04:36 / Sun Feb 28 21:34:53 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (255004,272768), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(255005,272768)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (255793,272768), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(255794,272768)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (256568,272768), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(256569,272768)
GPGPU-Sim uArch: cycles simulated: 529768  inst.: 12759147 (ipc=18.4) sim_rate=46061 (inst/sec) elapsed = 0:0:04:37 / Sun Feb 28 21:34:54 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (257245,272768), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(257246,272768)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (257457,272768), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(257458,272768)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (257543,272768), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(257544,272768)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(179,0,0) tid=(250,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (257892,272768), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(257893,272768)
GPGPU-Sim uArch: cycles simulated: 531768  inst.: 12798076 (ipc=18.4) sim_rate=46036 (inst/sec) elapsed = 0:0:04:38 / Sun Feb 28 21:34:55 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (259645,272768), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(259646,272768)
GPGPU-Sim uArch: cycles simulated: 533268  inst.: 12821658 (ipc=18.4) sim_rate=45955 (inst/sec) elapsed = 0:0:04:39 / Sun Feb 28 21:34:56 2016
GPGPU-Sim uArch: cycles simulated: 534768  inst.: 12847010 (ipc=18.4) sim_rate=45882 (inst/sec) elapsed = 0:0:04:40 / Sun Feb 28 21:34:57 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (262331,272768), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(262332,272768)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (262432,272768), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(262433,272768)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (263174,272768), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(263175,272768)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (263181,272768), 5 CTAs running
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(174,0,0) tid=(175,0,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(263182,272768)
GPGPU-Sim uArch: cycles simulated: 536768  inst.: 12885767 (ipc=18.4) sim_rate=45856 (inst/sec) elapsed = 0:0:04:41 / Sun Feb 28 21:34:58 2016
GPGPU-Sim uArch: cycles simulated: 538768  inst.: 12920214 (ipc=18.4) sim_rate=45816 (inst/sec) elapsed = 0:0:04:42 / Sun Feb 28 21:34:59 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (266165,272768), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(266166,272768)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (266666,272768), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(266667,272768)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (267438,272768), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(267439,272768)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (267456,272768), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(267457,272768)
GPGPU-Sim uArch: cycles simulated: 540268  inst.: 12944886 (ipc=18.4) sim_rate=45741 (inst/sec) elapsed = 0:0:04:43 / Sun Feb 28 21:35:00 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (267842,272768), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(267843,272768)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(174,0,0) tid=(41,0,0)
GPGPU-Sim uArch: cycles simulated: 542268  inst.: 12980368 (ipc=18.4) sim_rate=45705 (inst/sec) elapsed = 0:0:04:44 / Sun Feb 28 21:35:01 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (270251,272768), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(270252,272768)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (270469,272768), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(270470,272768)
GPGPU-Sim uArch: cycles simulated: 543768  inst.: 13005908 (ipc=18.4) sim_rate=45634 (inst/sec) elapsed = 0:0:04:45 / Sun Feb 28 21:35:02 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (271311,272768), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(271312,272768)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (272445,272768), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(272446,272768)
GPGPU-Sim uArch: cycles simulated: 545768  inst.: 13040566 (ipc=18.4) sim_rate=45596 (inst/sec) elapsed = 0:0:04:46 / Sun Feb 28 21:35:03 2016
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(190,0,0) tid=(54,0,0)
GPGPU-Sim uArch: cycles simulated: 547268  inst.: 13066883 (ipc=18.4) sim_rate=45529 (inst/sec) elapsed = 0:0:04:47 / Sun Feb 28 21:35:04 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (274763,272768), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(274764,272768)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (274853,272768), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(274854,272768)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (275257,272768), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(275258,272768)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (275615,272768), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(275616,272768)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (275737,272768), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(275738,272768)
GPGPU-Sim uArch: cycles simulated: 549268  inst.: 13111268 (ipc=18.4) sim_rate=45525 (inst/sec) elapsed = 0:0:04:48 / Sun Feb 28 21:35:05 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (276859,272768), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(276860,272768)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (277356,272768), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(277357,272768)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (277564,272768), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(277565,272768)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (277988,272768), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(277989,272768)
GPGPU-Sim uArch: cycles simulated: 550768  inst.: 13142563 (ipc=18.4) sim_rate=45475 (inst/sec) elapsed = 0:0:04:49 / Sun Feb 28 21:35:06 2016
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(187,0,0) tid=(167,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (279893,272768), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(279894,272768)
GPGPU-Sim uArch: cycles simulated: 552768  inst.: 13183696 (ipc=18.4) sim_rate=45461 (inst/sec) elapsed = 0:0:04:50 / Sun Feb 28 21:35:07 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (281304,272768), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(281305,272768)
GPGPU-Sim uArch: cycles simulated: 554268  inst.: 13210572 (ipc=18.4) sim_rate=45397 (inst/sec) elapsed = 0:0:04:51 / Sun Feb 28 21:35:08 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (281552,272768), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(281553,272768)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (281707,272768), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(281708,272768)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (281772,272768), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(281773,272768)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (282065,272768), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(282066,272768)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (282998,272768), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(282999,272768)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (283003,272768), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(283004,272768)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(249,0,0) tid=(203,0,0)
GPGPU-Sim uArch: cycles simulated: 556268  inst.: 13263535 (ipc=18.5) sim_rate=45423 (inst/sec) elapsed = 0:0:04:52 / Sun Feb 28 21:35:09 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (284439,272768), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(284440,272768)
GPGPU-Sim uArch: cycles simulated: 557768  inst.: 13289915 (ipc=18.5) sim_rate=45358 (inst/sec) elapsed = 0:0:04:53 / Sun Feb 28 21:35:10 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (285095,272768), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(285096,272768)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (285337,272768), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(285338,272768)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (286086,272768), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(286087,272768)
GPGPU-Sim uArch: cycles simulated: 559768  inst.: 13329293 (ipc=18.5) sim_rate=45337 (inst/sec) elapsed = 0:0:04:54 / Sun Feb 28 21:35:11 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (287483,272768), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(287484,272768)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (287501,272768), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (287845,272768), 5 CTAs running
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(251,0,0) tid=(94,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (288444,272768), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 561268  inst.: 13355761 (ipc=18.5) sim_rate=45273 (inst/sec) elapsed = 0:0:04:55 / Sun Feb 28 21:35:12 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (288938,272768), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (289485,272768), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (289548,272768), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (290126,272768), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 563268  inst.: 13386128 (ipc=18.5) sim_rate=45223 (inst/sec) elapsed = 0:0:04:56 / Sun Feb 28 21:35:13 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (291079,272768), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (291825,272768), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (292225,272768), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 565268  inst.: 13414806 (ipc=18.4) sim_rate=45167 (inst/sec) elapsed = 0:0:04:57 / Sun Feb 28 21:35:14 2016
GPGPU-Sim uArch: Shader 10 finished CTA #5 (293483,272768), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (293542,272768), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (293615,272768), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (293719,272768), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (293753,272768), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (294113,272768), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (294177,272768), 5 CTAs running
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(237,0,0) tid=(49,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (294369,272768), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 567268  inst.: 13445617 (ipc=18.4) sim_rate=45119 (inst/sec) elapsed = 0:0:04:58 / Sun Feb 28 21:35:15 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (294640,272768), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (295277,272768), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (296082,272768), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (296326,272768), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 569268  inst.: 13477138 (ipc=18.4) sim_rate=45074 (inst/sec) elapsed = 0:0:04:59 / Sun Feb 28 21:35:16 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (296816,272768), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (296829,272768), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (296909,272768), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (297534,272768), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (297988,272768), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (298469,272768), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (298596,272768), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (298684,272768), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 571768  inst.: 13514251 (ipc=18.4) sim_rate=45047 (inst/sec) elapsed = 0:0:05:00 / Sun Feb 28 21:35:17 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (299015,272768), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (299096,272768), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (299135,272768), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (299292,272768), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (299558,272768), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (299678,272768), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (299786,272768), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (299832,272768), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (299923,272768), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (300278,272768), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (300287,272768), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (300340,272768), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (300456,272768), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (300542,272768), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (300585,272768), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (300587,272768), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (300841,272768), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (301134,272768), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (301137,272768), 3 CTAs running
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(255,0,0) tid=(239,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (301307,272768), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (301414,272768), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 574268  inst.: 13545415 (ipc=18.3) sim_rate=45001 (inst/sec) elapsed = 0:0:05:01 / Sun Feb 28 21:35:18 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (301508,272768), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (301531,272768), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (301734,272768), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (301881,272768), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (301907,272768), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (301921,272768), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (301960,272768), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (302035,272768), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (302047,272768), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (302066,272768), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (302084,272768), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (302264,272768), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (302352,272768), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (302844,272768), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (302984,272768), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (303025,272768), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (303035,272768), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (303123,272768), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (303211,272768), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (303280,272768), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (303292,272768), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (303388,272768), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (303399,272768), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (303748,272768), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (303853,272768), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (304096,272768), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (304412,272768), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (304480,272768), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (304578,272768), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (304804,272768), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (304895,272768), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (304945,272768), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (305230,272768), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (305507,272768), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (305571,272768), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (305742,272768), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (305791,272768), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (305998,272768), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (306215,272768), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 4.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 306216
gpu_sim_insn = 5549031
gpu_ipc =      18.1213
gpu_tot_sim_cycle = 578984
gpu_tot_sim_insn = 13570899
gpu_tot_ipc =      23.4392
gpu_tot_issued_cta = 1536
gpu_stall_dramfull = 1191362
gpu_stall_icnt2sh    = 3176365
gpu_total_sim_rate=45086

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 790158
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 77360, Miss = 54315, Miss_rate = 0.702, Pending_hits = 2987, Reservation_fails = 446793
	L1D_cache_core[1]: Access = 78272, Miss = 54827, Miss_rate = 0.700, Pending_hits = 2904, Reservation_fails = 447499
	L1D_cache_core[2]: Access = 79792, Miss = 56126, Miss_rate = 0.703, Pending_hits = 3112, Reservation_fails = 454339
	L1D_cache_core[3]: Access = 77371, Miss = 54106, Miss_rate = 0.699, Pending_hits = 2874, Reservation_fails = 445873
	L1D_cache_core[4]: Access = 77161, Miss = 54070, Miss_rate = 0.701, Pending_hits = 2877, Reservation_fails = 444889
	L1D_cache_core[5]: Access = 77371, Miss = 54268, Miss_rate = 0.701, Pending_hits = 2924, Reservation_fails = 447864
	L1D_cache_core[6]: Access = 76320, Miss = 53546, Miss_rate = 0.702, Pending_hits = 2876, Reservation_fails = 443307
	L1D_cache_core[7]: Access = 79260, Miss = 55709, Miss_rate = 0.703, Pending_hits = 2985, Reservation_fails = 453524
	L1D_cache_core[8]: Access = 78113, Miss = 54835, Miss_rate = 0.702, Pending_hits = 2878, Reservation_fails = 451354
	L1D_cache_core[9]: Access = 76417, Miss = 53768, Miss_rate = 0.704, Pending_hits = 2863, Reservation_fails = 443367
	L1D_cache_core[10]: Access = 77125, Miss = 54162, Miss_rate = 0.702, Pending_hits = 2819, Reservation_fails = 447452
	L1D_cache_core[11]: Access = 73265, Miss = 51409, Miss_rate = 0.702, Pending_hits = 2795, Reservation_fails = 436238
	L1D_cache_core[12]: Access = 79401, Miss = 55630, Miss_rate = 0.701, Pending_hits = 3056, Reservation_fails = 452436
	L1D_cache_core[13]: Access = 78336, Miss = 55110, Miss_rate = 0.704, Pending_hits = 2880, Reservation_fails = 446877
	L1D_cache_core[14]: Access = 74897, Miss = 52585, Miss_rate = 0.702, Pending_hits = 2836, Reservation_fails = 435043
	L1D_total_cache_accesses = 1160461
	L1D_total_cache_misses = 814466
	L1D_total_cache_miss_rate = 0.7018
	L1D_total_cache_pending_hits = 43666
	L1D_total_cache_reservation_fails = 6696855
	L1D_cache_data_port_util = 0.036
	L1D_cache_fill_port_util = 0.049
L1C_cache:
	L1C_total_cache_accesses = 117639
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0041
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 298940
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 43487
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 409901
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4180011
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 117159
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3389
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 179
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 404565
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2516844
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 789160
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1606, 1744, 2286, 2167, 2242, 1892, 2569, 1998, 2126, 2176, 2581, 1933, 2277, 1793, 2046, 2126, 2649, 1610, 2175, 2192, 2272, 2111, 1999, 2381, 1944, 2512, 2153, 1896, 2249, 1893, 2380, 2438, 2014, 1906, 2182, 2035, 2640, 2332, 1941, 2177, 1883, 1310, 1581, 1569, 1623, 1698, 1738, 1723, 
gpgpu_n_tot_thrd_icount = 46852768
gpgpu_n_tot_w_icount = 1464149
gpgpu_n_stall_shd_mem = 7498005
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 409901
gpgpu_n_mem_write_global = 408133
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1819631
gpgpu_n_store_insn = 664253
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1332799
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7494848
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12711095	W0_Idle:735809	W0_Scoreboard:1873355	W1:354514	W2:165987	W3:107451	W4:78517	W5:59985	W6:52245	W7:47453	W8:43419	W9:40710	W10:35944	W11:35188	W12:31093	W13:26745	W14:22789	W15:19384	W16:17405	W17:15171	W18:12912	W19:12629	W20:12012	W21:11958	W22:13845	W23:13438	W24:13952	W25:11917	W26:9090	W27:7262	W28:4506	W29:1518	W30:738	W31:52	W32:184320
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3279208 {8:409901,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16345832 {40:407866,72:80,136:187,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 55746536 {136:409901,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3265064 {8:408133,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 442 
maxdqlatency = 0 
maxmflatency = 1164 
averagemflatency = 387 
max_icnt2mem_latency = 894 
max_icnt2sh_latency = 578737 
mrq_lat_table:35556 	3451 	1037 	2937 	4226 	679 	318 	186 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	108653 	581938 	127407 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	39501 	14724 	54225 	298558 	188845 	219506 	2750 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	30815 	180690 	184237 	14115 	59 	0 	0 	2 	9 	38 	944 	10497 	23909 	58554 	128052 	171262 	14866 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	69 	1087 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        26        34        26        18        28        31        32        32        37        39        33        37        37        32        34        35 
dram[1]:        31        31        24        26        34        27        30        28        26        24        31        35        37        36        40        40 
dram[2]:        31        34        30        32        32        32        32        32        32        32        25        24        33        32        49        53 
dram[3]:        24        34        27        25        32        25        30        28        28        26        25        22        32        37        32        34 
dram[4]:        32        33        22        32        32        22        32        32        32        34        27        23        34        35        33        33 
dram[5]:        31        31        30        29        23        29        31        29        26        29        32        31        32        33        32        35 
maximum service time to same row:
dram[0]:     52862     42419     55513     43503     52693     44608     48357     34331     45465     46960     74279     72757     52621     52932     78647     79066 
dram[1]:     64604     58065     37093     83231     99527    100525     44662     36662     28369     40072     51333     75738     68661     69043     61467     68968 
dram[2]:     57056     33178     47341     47377     46559     45202     46275     45376     29627     43331     39438     69146     51342     65228     76729    114800 
dram[3]:     39269     42674     79362     39844     37493     35987     54562     33084     37426     58588     33890    101383     71122     72411     49488     60212 
dram[4]:     47194     43276     35010     54382     46350     69322     57284    100903     50175     40359     45166     49581    105109     72570     56844     78704 
dram[5]:     73100     36987     89308     83791     49322     96786     58829     60077     41497     77289     47287     51043     70881     72815    114848    110089 
average row accesses per activate:
dram[0]:  3.718121  3.396450  3.252874  3.244318  3.916667  3.984848  3.426966  3.666667  4.921052  4.806452  3.531746  3.880342  6.647059  6.333333  7.904762  8.071428 
dram[1]:  4.102740  3.821656  3.833333  3.685897  3.440252  3.435583  3.381216  3.270000  3.397790  3.455621  3.673469  3.342282  4.853333  5.523077  6.065574  7.132075 
dram[2]:  3.444444  3.675000  3.695652  4.145986  4.031008  4.209677  4.251799  4.453125  3.921053  3.583333  3.447552  3.349315  5.323529  5.313433  7.200000  7.020000 
dram[3]:  3.529412  3.381216  4.020689  4.223022  4.434783  3.925373  4.062937  3.565476  3.759259  3.620482  2.889503  3.194968  5.220588  5.363636  5.500000  6.050848 
dram[4]:  4.209677  4.500000  3.797203  3.725352  3.625000  4.118110  3.727891  4.813725  5.183486  4.625000  4.043859  3.677686  5.666667  5.573771  5.932203  9.257143 
dram[5]:  3.786667  3.333333  3.546012  3.469880  3.264151  3.902985  4.512000  4.366412  3.208791  3.892617  3.415493  3.528986  5.114286  5.191176  6.833333  5.428571 
average row locality = 48405/12066 = 4.011686
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       403       414       423       429       409       408       492       461       448       463       388       392       328       343       332       339 
dram[1]:       428       433       435       429       431       441       501       512       484       473       430       407       352       345       369       378 
dram[2]:       429       426       432       423       403       407       471       468       473       483       421       419       354       348       359       351 
dram[3]:       423       437       426       432       394       411       471       473       481       478       431       410       333       340       362       357 
dram[4]:       395       395       411       405       412       414       451       418       465       472       404       377       329       330       349       324 
dram[5]:       424       416       432       428       404       417       450       463       473       465       411       407       344       342       328       342 
total reads: 39543
bank skew: 512/324 = 1.58
chip skew: 6848/6351 = 1.08
number of total write accesses:
dram[0]:       151       160       143       142       108       118       118       122       113       133        57        62        11        18         0         0 
dram[1]:       171       167       163       146       116       119       111       142       131       111       110        91        12        14         1         0 
dram[2]:       160       162       163       145       117       115       120       102       123       119        72        70         8         8         1         0 
dram[3]:       177       175       157       155       116       115       110       126       128       123        92        98        22        14         1         0 
dram[4]:       127       127       132       124       110       109        97        73       100       120        57        68        11        10         1         0 
dram[5]:       144       154       146       148       115       106       114       109       111       115        74        80        14        11         0         0 
total reads: 8862
min_bank_accesses = 0!
chip skew: 1609/1266 = 1.27
average mf latency per bank:
dram[0]:       2654      2645      3019      3114      3484      3360      2932      3061      2854      2715      7773      8067     15381     14908     19588     19664
dram[1]:       2519      2617      2931      3136      3417      3297      3030      3002      2852      2955      6405      7627     14472     15280     18046     18036
dram[2]:       2609      2533      2858      2833      3445      3358      3049      3144      2894      2795      7314      7807     14627     15334     18458     19078
dram[3]:       2674      2533      2913      2922      3397      3289      3198      3082      2810      2801      6754      7170     15055     15334     18335     18750
dram[4]:       3682      2906      4066      3223      4460      3347      4454      3615      3856      2729     51553      8325     20940     15890     25152     20258
dram[5]:       2681      2785      3029      3107      3368      3482      3225      3246      2779      2830      7474      7738     14873     15578     19694     19415
maximum mf latency per bank:
dram[0]:        898       928       952       884      1069       874       945       873       894       879       831       905       901       940       942       907
dram[1]:        965       932       863       944      1028       864       908       906       993       893      1119       925      1020       927       940       987
dram[2]:        956      1103       850       814       890       793       930      1088       961       907       989       982       934       894       945       932
dram[3]:        918      1046      1125       954       934       953       962       893       981       957       855       922       917       824       947       962
dram[4]:       1080      1058      1061       929      1063       961       959       869      1081      1122      1119       874      1089      1018      1052       962
dram[5]:        885      1164       836       904       873      1057       927       888       963       837       982       878       892       891       976       953

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=764253 n_nop=745378 n_act=1942 n_pre=1926 n_req=7928 n_rd=12944 n_write=2063 bw_util=0.03927
n_activity=126280 dram_eff=0.2377
bk0: 806a 756852i bk1: 828a 756309i bk2: 846a 755998i bk3: 858a 756090i bk4: 818a 757134i bk5: 816a 756578i bk6: 984a 755584i bk7: 922a 755443i bk8: 896a 757405i bk9: 926a 756979i bk10: 776a 758105i bk11: 784a 757848i bk12: 656a 760406i bk13: 686a 760058i bk14: 664a 760824i bk15: 678a 760920i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0758034
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=764253 n_nop=743878 n_act=2218 n_pre=2202 n_req=8453 n_rd=13696 n_write=2259 bw_util=0.04175
n_activity=139031 dram_eff=0.2295
bk0: 856a 756508i bk1: 866a 756429i bk2: 870a 756200i bk3: 858a 756388i bk4: 862a 756687i bk5: 882a 756212i bk6: 1002a 755637i bk7: 1024a 754295i bk8: 968a 755587i bk9: 946a 755978i bk10: 860a 756828i bk11: 814a 756905i bk12: 704a 759952i bk13: 690a 760180i bk14: 738a 760497i bk15: 756a 760720i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0554895
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=764253 n_nop=744872 n_act=1993 n_pre=1977 n_req=8152 n_rd=13334 n_write=2077 bw_util=0.04033
n_activity=128970 dram_eff=0.239
bk0: 858a 756000i bk1: 852a 756252i bk2: 864a 755987i bk3: 846a 756858i bk4: 806a 757120i bk5: 814a 757687i bk6: 942a 756223i bk7: 936a 756568i bk8: 946a 756304i bk9: 966a 755506i bk10: 842a 757187i bk11: 838a 757008i bk12: 708a 759770i bk13: 696a 759906i bk14: 718a 760614i bk15: 702a 760684i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0752434
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=764253 n_nop=744435 n_act=2122 n_pre=2106 n_req=8268 n_rd=13318 n_write=2272 bw_util=0.0408
n_activity=133062 dram_eff=0.2343
bk0: 846a 755864i bk1: 874a 755449i bk2: 852a 756428i bk3: 864a 756496i bk4: 788a 758005i bk5: 822a 757317i bk6: 942a 756613i bk7: 946a 755777i bk8: 962a 756019i bk9: 956a 755322i bk10: 862a 756342i bk11: 820a 756560i bk12: 666a 759935i bk13: 680a 760224i bk14: 724a 760366i bk15: 714a 760700i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0532101
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=764253 n_nop=746338 n_act=1732 n_pre=1716 n_req=7617 n_rd=12702 n_write=1765 bw_util=0.03786
n_activity=123025 dram_eff=0.2352
bk0: 790a 757804i bk1: 790a 757871i bk2: 822a 757074i bk3: 810a 757260i bk4: 824a 757453i bk5: 828a 757268i bk6: 902a 756547i bk7: 836a 758055i bk8: 930a 757084i bk9: 944a 756293i bk10: 808a 758420i bk11: 754a 757902i bk12: 658a 760296i bk13: 660a 760064i bk14: 698a 760471i bk15: 648a 761025i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0695751
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=764253 n_nop=745025 n_act=2059 n_pre=2043 n_req=7987 n_rd=13092 n_write=2034 bw_util=0.03958
n_activity=128647 dram_eff=0.2352
bk0: 848a 757117i bk1: 832a 755835i bk2: 864a 756268i bk3: 856a 756229i bk4: 808a 756360i bk5: 834a 757094i bk6: 900a 756315i bk7: 926a 756379i bk8: 946a 755859i bk9: 930a 755648i bk10: 822a 757280i bk11: 814a 757460i bk12: 688a 760120i bk13: 684a 760094i bk14: 656a 761138i bk15: 684a 760328i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0604028

========= L2 cache stats =========
L2_cache_bank[0]: Access = 64002, Miss = 3223, Miss_rate = 0.050, Pending_hits = 12, Reservation_fails = 356
L2_cache_bank[1]: Access = 64901, Miss = 3249, Miss_rate = 0.050, Pending_hits = 11, Reservation_fails = 417
L2_cache_bank[2]: Access = 64591, Miss = 3430, Miss_rate = 0.053, Pending_hits = 14, Reservation_fails = 109
L2_cache_bank[3]: Access = 65816, Miss = 3418, Miss_rate = 0.052, Pending_hits = 13, Reservation_fails = 1
L2_cache_bank[4]: Access = 64000, Miss = 3342, Miss_rate = 0.052, Pending_hits = 7, Reservation_fails = 120
L2_cache_bank[5]: Access = 64625, Miss = 3325, Miss_rate = 0.051, Pending_hits = 18, Reservation_fails = 416
L2_cache_bank[6]: Access = 65104, Miss = 3321, Miss_rate = 0.051, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[7]: Access = 65073, Miss = 3338, Miss_rate = 0.051, Pending_hits = 9, Reservation_fails = 1
L2_cache_bank[8]: Access = 103926, Miss = 3216, Miss_rate = 0.031, Pending_hits = 5, Reservation_fails = 216
L2_cache_bank[9]: Access = 65106, Miss = 3135, Miss_rate = 0.048, Pending_hits = 9, Reservation_fails = 445
L2_cache_bank[10]: Access = 65593, Miss = 3266, Miss_rate = 0.050, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[11]: Access = 65372, Miss = 3280, Miss_rate = 0.050, Pending_hits = 11, Reservation_fails = 0
L2_total_cache_accesses = 818109
L2_total_cache_misses = 39543
L2_total_cache_miss_rate = 0.0483
L2_total_cache_pending_hits = 134
L2_total_cache_reservation_fails = 2081
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 375492
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34383
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1742
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 402879
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 99
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5155
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.276
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=2457983
icnt_total_pkts_simt_to_mem=1226883
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 70.2571
	minimum = 6
	maximum = 789
Network latency average = 40.355
	minimum = 6
	maximum = 696
Slowest packet = 783152
Flit latency average = 28.833
	minimum = 6
	maximum = 695
Slowest flit = 3430009
Fragmentation average = 0.0921714
	minimum = 0
	maximum = 428
Injected packet rate average = 0.106313
	minimum = 0.0937769 (at node 11)
	maximum = 0.16618 (at node 23)
Accepted packet rate average = 0.106313
	minimum = 0.0937769 (at node 11)
	maximum = 0.16618 (at node 23)
Injected flit rate average = 0.253987
	minimum = 0.132021 (at node 11)
	maximum = 0.440705 (at node 23)
Accepted flit rate average= 0.253987
	minimum = 0.157735 (at node 15)
	maximum = 0.332876 (at node 4)
Injected packet length average = 2.38903
Accepted packet length average = 2.38903
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 36.385 (6 samples)
	minimum = 6 (6 samples)
	maximum = 328.167 (6 samples)
Network latency average = 22.5212 (6 samples)
	minimum = 6 (6 samples)
	maximum = 279.833 (6 samples)
Flit latency average = 18.1371 (6 samples)
	minimum = 6 (6 samples)
	maximum = 277.333 (6 samples)
Fragmentation average = 0.031109 (6 samples)
	minimum = 0 (6 samples)
	maximum = 153.833 (6 samples)
Injected packet rate average = 0.0553091 (6 samples)
	minimum = 0.0428766 (6 samples)
	maximum = 0.119456 (6 samples)
Accepted packet rate average = 0.0553091 (6 samples)
	minimum = 0.0428766 (6 samples)
	maximum = 0.119456 (6 samples)
Injected flit rate average = 0.122182 (6 samples)
	minimum = 0.0649183 (6 samples)
	maximum = 0.238617 (6 samples)
Accepted flit rate average = 0.122182 (6 samples)
	minimum = 0.0814771 (6 samples)
	maximum = 0.230086 (6 samples)
Injected packet size average = 2.20907 (6 samples)
Accepted packet size average = 2.20907 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 1 sec (301 sec)
gpgpu_simulation_rate = 45086 (inst/sec)
gpgpu_simulation_rate = 1923 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,578984)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,578984)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,578984)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,578984)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,578984)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,578984)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,578984)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,578984)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,578984)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,578984)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,578984)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,578984)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,578984)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,578984)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,578984)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,578984)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,578984)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,578984)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,578984)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,578984)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,578984)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,578984)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,578984)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,578984)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,578984)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,578984)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,578984)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,578984)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,578984)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,578984)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,578984)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,578984)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,578984)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,578984)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,578984)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,578984)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,578984)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,578984)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,578984)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,578984)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,578984)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,578984)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,578984)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,578984)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,578984)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,578984)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,578984)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,578984)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,578984)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,578984)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,578984)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,578984)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,578984)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,578984)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,578984)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,578984)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,578984)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,578984)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,578984)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,578984)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,578984)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,578984)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,578984)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,578984)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,578984)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,578984)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,578984)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,578984)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,578984)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,578984)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,578984)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,578984)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,578984)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,578984)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,578984)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,578984)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,578984)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,578984)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,578984)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,578984)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,578984)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,578984)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,578984)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,578984)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,578984)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,578984)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,578984)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,578984)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,578984)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,578984)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(70,0,0) tid=(178,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(73,0,0) tid=(242,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(66,0,0) tid=(242,0,0)
GPGPU-Sim uArch: cycles simulated: 579484  inst.: 13876470 (ipc=611.1) sim_rate=45796 (inst/sec) elapsed = 0:0:05:03 / Sun Feb 28 21:35:20 2016
GPGPU-Sim uArch: cycles simulated: 580984  inst.: 13908781 (ipc=168.9) sim_rate=45752 (inst/sec) elapsed = 0:0:05:04 / Sun Feb 28 21:35:21 2016
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(20,0,0) tid=(152,0,0)
GPGPU-Sim uArch: cycles simulated: 582984  inst.: 13937075 (ipc=91.5) sim_rate=45695 (inst/sec) elapsed = 0:0:05:05 / Sun Feb 28 21:35:22 2016
GPGPU-Sim uArch: cycles simulated: 584484  inst.: 13959615 (ipc=70.7) sim_rate=45619 (inst/sec) elapsed = 0:0:05:06 / Sun Feb 28 21:35:23 2016
GPGPU-Sim uArch: cycles simulated: 586484  inst.: 13987786 (ipc=55.6) sim_rate=45562 (inst/sec) elapsed = 0:0:05:07 / Sun Feb 28 21:35:24 2016
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(39,0,0) tid=(109,0,0)
GPGPU-Sim uArch: cycles simulated: 587984  inst.: 14011227 (ipc=48.9) sim_rate=45490 (inst/sec) elapsed = 0:0:05:08 / Sun Feb 28 21:35:25 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10463,578984), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(10464,578984)
GPGPU-Sim uArch: cycles simulated: 589484  inst.: 14038577 (ipc=44.5) sim_rate=45432 (inst/sec) elapsed = 0:0:05:09 / Sun Feb 28 21:35:26 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (10629,578984), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(10630,578984)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (11071,578984), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(11072,578984)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (11114,578984), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(11115,578984)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (11209,578984), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(11210,578984)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (11559,578984), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(11560,578984)
GPGPU-Sim uArch: cycles simulated: 590984  inst.: 14074799 (ipc=42.0) sim_rate=45402 (inst/sec) elapsed = 0:0:05:10 / Sun Feb 28 21:35:27 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (12287,578984), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(12288,578984)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (12991,578984), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(12992,578984)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (13054,578984), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(13055,578984)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (13066,578984), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(13067,578984)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(96,0,0) tid=(14,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13223,578984), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(13224,578984)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (13229,578984), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(13230,578984)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (13275,578984), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(13276,578984)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (13289,578984), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(13290,578984)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (13658,578984), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(13659,578984)
GPGPU-Sim uArch: cycles simulated: 592984  inst.: 14131765 (ipc=40.1) sim_rate=45439 (inst/sec) elapsed = 0:0:05:11 / Sun Feb 28 21:35:28 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (14244,578984), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(14245,578984)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (14518,578984), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(14519,578984)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (14846,578984), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(14847,578984)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (15037,578984), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(15038,578984)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (15426,578984), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(15427,578984)
GPGPU-Sim uArch: cycles simulated: 594484  inst.: 14171424 (ipc=38.7) sim_rate=45421 (inst/sec) elapsed = 0:0:05:12 / Sun Feb 28 21:35:29 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (15715,578984), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(15716,578984)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (16021,578984), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(16022,578984)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (16036,578984), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(16037,578984)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (16188,578984), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(16189,578984)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(78,0,0) tid=(121,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (16693,578984), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(16694,578984)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (16774,578984), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(16775,578984)
GPGPU-Sim uArch: cycles simulated: 595984  inst.: 14211340 (ipc=37.7) sim_rate=45403 (inst/sec) elapsed = 0:0:05:13 / Sun Feb 28 21:35:30 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (17082,578984), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(17083,578984)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (17274,578984), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(17275,578984)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (17397,578984), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(17398,578984)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (18014,578984), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(18015,578984)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (18348,578984), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(18349,578984)
GPGPU-Sim uArch: cycles simulated: 597484  inst.: 14257120 (ipc=37.1) sim_rate=45404 (inst/sec) elapsed = 0:0:05:14 / Sun Feb 28 21:35:31 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (19429,578984), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(19430,578984)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (19517,578984), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(19518,578984)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(108,0,0) tid=(152,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (20299,578984), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(20300,578984)
GPGPU-Sim uArch: cycles simulated: 599484  inst.: 14322432 (ipc=36.7) sim_rate=45468 (inst/sec) elapsed = 0:0:05:15 / Sun Feb 28 21:35:32 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (20527,578984), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(20528,578984)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (20799,578984), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(20800,578984)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (20931,578984), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(20932,578984)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (21902,578984), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(21903,578984)
GPGPU-Sim uArch: cycles simulated: 600984  inst.: 14368571 (ipc=36.3) sim_rate=45470 (inst/sec) elapsed = 0:0:05:16 / Sun Feb 28 21:35:33 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (22056,578984), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(22057,578984)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (22097,578984), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(22098,578984)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (22230,578984), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(22231,578984)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (22259,578984), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(22260,578984)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (22386,578984), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(22387,578984)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(132,0,0) tid=(158,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (22436,578984), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(22437,578984)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (22522,578984), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(22523,578984)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (22616,578984), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(22617,578984)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (22664,578984), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(22665,578984)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (22684,578984), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(22685,578984)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (22798,578984), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(22799,578984)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (22854,578984), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(22855,578984)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (22871,578984), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(22872,578984)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (22889,578984), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(22890,578984)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (22941,578984), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(22942,578984)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (22957,578984), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(22958,578984)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (23200,578984), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(23201,578984)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (23251,578984), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(23252,578984)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (23257,578984), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(23258,578984)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (23263,578984), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(23264,578984)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (23302,578984), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(23303,578984)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (23333,578984), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(23334,578984)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (23358,578984), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(23359,578984)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (23378,578984), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(23379,578984)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (23470,578984), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(23471,578984)
GPGPU-Sim uArch: cycles simulated: 602484  inst.: 14476572 (ipc=38.5) sim_rate=45667 (inst/sec) elapsed = 0:0:05:17 / Sun Feb 28 21:35:34 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (23578,578984), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(23579,578984)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(153,0,0) tid=(24,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (23661,578984), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(23662,578984)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (23825,578984), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(23826,578984)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (23838,578984), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(23839,578984)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (23855,578984), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(23856,578984)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (23972,578984), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(23973,578984)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (24159,578984), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(24160,578984)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (24198,578984), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(24199,578984)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (24247,578984), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(24248,578984)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (24298,578984), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (24298,578984), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(24299,578984)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(24299,578984)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (24412,578984), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(24413,578984)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (24610,578984), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(24611,578984)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (24721,578984), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(24722,578984)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (24748,578984), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(24749,578984)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (24752,578984), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(24753,578984)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (24817,578984), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(24818,578984)
GPGPU-Sim uArch: cycles simulated: 603984  inst.: 14566031 (ipc=39.8) sim_rate=45805 (inst/sec) elapsed = 0:0:05:18 / Sun Feb 28 21:35:35 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (25000,578984), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(25001,578984)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (25102,578984), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(25103,578984)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (25147,578984), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(25148,578984)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(125,0,0) tid=(41,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (25316,578984), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(25317,578984)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (25357,578984), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(25358,578984)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (25494,578984), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(25495,578984)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (25536,578984), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(25537,578984)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (25595,578984), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(25596,578984)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (25645,578984), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(25646,578984)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (25696,578984), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(25697,578984)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (25701,578984), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(25702,578984)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (25710,578984), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(25711,578984)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (25716,578984), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(25717,578984)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (26176,578984), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(26177,578984)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (26282,578984), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(26283,578984)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (26469,578984), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(26470,578984)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (26504,578984), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(26505,578984)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (26559,578984), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(26560,578984)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (26631,578984), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(26632,578984)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (26634,578984), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(26635,578984)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (26635,578984), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(26636,578984)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (26638,578984), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(26639,578984)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (26679,578984), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(26680,578984)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(190,0,0) tid=(229,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (26823,578984), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(26824,578984)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (26841,578984), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(26842,578984)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (26859,578984), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(26860,578984)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (26860,578984), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(26861,578984)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (26861,578984), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(26862,578984)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (26889,578984), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(26890,578984)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (26994,578984), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(26995,578984)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (26997,578984), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(26998,578984)
GPGPU-Sim uArch: cycles simulated: 605984  inst.: 14697254 (ipc=41.7) sim_rate=46072 (inst/sec) elapsed = 0:0:05:19 / Sun Feb 28 21:35:36 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (27005,578984), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(27006,578984)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (27032,578984), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(27033,578984)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (27089,578984), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(27090,578984)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (27121,578984), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(27122,578984)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (27220,578984), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(27221,578984)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (27297,578984), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(27298,578984)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (27311,578984), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(27312,578984)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (27330,578984), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(27331,578984)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (27479,578984), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(27480,578984)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (27522,578984), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(27523,578984)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (27542,578984), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(27543,578984)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (27551,578984), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(27552,578984)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (27583,578984), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(27584,578984)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (27632,578984), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(27633,578984)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(213,0,0) tid=(85,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (27740,578984), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(27741,578984)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (27779,578984), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(27780,578984)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (27930,578984), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(27931,578984)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (27956,578984), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(27957,578984)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (28028,578984), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(28029,578984)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (28044,578984), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(28045,578984)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (28051,578984), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(28052,578984)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (28084,578984), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(28085,578984)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (28085,578984), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(28086,578984)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (28186,578984), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(28187,578984)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (28200,578984), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (28200,578984), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(28201,578984)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(28201,578984)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (28219,578984), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(28220,578984)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (28240,578984), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(28241,578984)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (28260,578984), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(28261,578984)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (28281,578984), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(28282,578984)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (28334,578984), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(28335,578984)
GPGPU-Sim uArch: cycles simulated: 607484  inst.: 14844315 (ipc=44.7) sim_rate=46388 (inst/sec) elapsed = 0:0:05:20 / Sun Feb 28 21:35:37 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (28516,578984), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(28517,578984)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (28534,578984), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(28535,578984)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (28538,578984), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(28539,578984)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (28602,578984), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(28603,578984)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (28611,578984), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(28612,578984)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (28615,578984), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(28616,578984)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(229,0,0) tid=(103,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (28633,578984), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(28634,578984)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (28692,578984), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(28693,578984)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (28705,578984), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(28706,578984)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (28709,578984), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(28710,578984)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (28730,578984), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(28731,578984)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (28731,578984), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(28732,578984)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (28797,578984), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(28798,578984)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (28801,578984), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(28802,578984)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (28825,578984), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(28826,578984)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (28886,578984), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(28887,578984)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (28896,578984), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(28897,578984)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (28909,578984), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(28910,578984)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (28968,578984), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(28969,578984)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (29058,578984), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(29059,578984)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (29077,578984), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(29078,578984)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (29090,578984), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(29091,578984)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (29149,578984), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(29150,578984)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (29170,578984), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(29171,578984)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (29185,578984), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (29221,578984), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (29221,578984), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (29259,578984), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (29265,578984), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (29269,578984), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (29301,578984), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (29305,578984), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (29306,578984), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (29324,578984), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (29338,578984), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (29348,578984), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (29378,578984), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (29400,578984), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (29400,578984), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (29444,578984), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (29455,578984), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (29462,578984), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (29468,578984), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (29479,578984), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (29492,578984), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (29502,578984), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (29523,578984), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (29561,578984), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (29596,578984), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (29648,578984), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (29688,578984), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (29700,578984), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (29710,578984), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (29722,578984), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (29723,578984), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (29735,578984), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (29774,578984), 4 CTAs running
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(224,0,0) tid=(28,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (29825,578984), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (29831,578984), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (29831,578984), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (29835,578984), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (29850,578984), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (29867,578984), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (29879,578984), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (29899,578984), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (29946,578984), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (29953,578984), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (29977,578984), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 608984  inst.: 14957218 (ipc=46.2) sim_rate=46595 (inst/sec) elapsed = 0:0:05:21 / Sun Feb 28 21:35:38 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (30052,578984), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (30078,578984), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (30095,578984), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (30120,578984), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (30126,578984), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (30251,578984), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (30277,578984), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (30286,578984), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (30302,578984), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (30321,578984), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (30400,578984), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (30477,578984), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (30506,578984), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (30515,578984), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (30521,578984), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (30566,578984), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (30570,578984), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (30577,578984), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (30606,578984), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (30608,578984), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (30670,578984), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (30709,578984), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (30720,578984), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (30742,578984), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (30756,578984), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (30801,578984), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (30819,578984), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (30825,578984), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (30826,578984), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (30895,578984), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (30924,578984), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (30967,578984), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (30973,578984), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (31002,578984), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (31120,578984), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (31203,578984), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (31243,578984), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (31254,578984), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (31366,578984), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (31401,578984), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (31469,578984), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (31771,578984), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (31929,578984), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (32065,578984), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (32147,578984), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (32268,578984), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 6.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 32269
gpu_sim_insn = 1394149
gpu_ipc =      43.2040
gpu_tot_sim_cycle = 611253
gpu_tot_sim_insn = 14965048
gpu_tot_ipc =      24.4826
gpu_tot_issued_cta = 1792
gpu_stall_dramfull = 1282191
gpu_stall_icnt2sh    = 3410572
gpu_total_sim_rate=46620

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 899432
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 82217, Miss = 56880, Miss_rate = 0.692, Pending_hits = 3183, Reservation_fails = 465507
	L1D_cache_core[1]: Access = 82901, Miss = 57260, Miss_rate = 0.691, Pending_hits = 3117, Reservation_fails = 467010
	L1D_cache_core[2]: Access = 84680, Miss = 58656, Miss_rate = 0.693, Pending_hits = 3340, Reservation_fails = 471812
	L1D_cache_core[3]: Access = 82060, Miss = 56636, Miss_rate = 0.690, Pending_hits = 3110, Reservation_fails = 465254
	L1D_cache_core[4]: Access = 81907, Miss = 56620, Miss_rate = 0.691, Pending_hits = 3069, Reservation_fails = 465925
	L1D_cache_core[5]: Access = 81997, Miss = 56775, Miss_rate = 0.692, Pending_hits = 3127, Reservation_fails = 468620
	L1D_cache_core[6]: Access = 80884, Miss = 55968, Miss_rate = 0.692, Pending_hits = 3097, Reservation_fails = 461649
	L1D_cache_core[7]: Access = 83849, Miss = 58216, Miss_rate = 0.694, Pending_hits = 3180, Reservation_fails = 472147
	L1D_cache_core[8]: Access = 82895, Miss = 57351, Miss_rate = 0.692, Pending_hits = 3090, Reservation_fails = 470139
	L1D_cache_core[9]: Access = 81167, Miss = 56284, Miss_rate = 0.693, Pending_hits = 3078, Reservation_fails = 461681
	L1D_cache_core[10]: Access = 82016, Miss = 56699, Miss_rate = 0.691, Pending_hits = 3042, Reservation_fails = 466195
	L1D_cache_core[11]: Access = 77970, Miss = 53957, Miss_rate = 0.692, Pending_hits = 3003, Reservation_fails = 456532
	L1D_cache_core[12]: Access = 83921, Miss = 58043, Miss_rate = 0.692, Pending_hits = 3245, Reservation_fails = 471199
	L1D_cache_core[13]: Access = 83129, Miss = 57643, Miss_rate = 0.693, Pending_hits = 3078, Reservation_fails = 465895
	L1D_cache_core[14]: Access = 79458, Miss = 55089, Miss_rate = 0.693, Pending_hits = 3030, Reservation_fails = 454967
	L1D_total_cache_accesses = 1231051
	L1D_total_cache_misses = 852077
	L1D_total_cache_miss_rate = 0.6922
	L1D_total_cache_pending_hits = 46789
	L1D_total_cache_reservation_fails = 6984532
	L1D_cache_data_port_util = 0.037
	L1D_cache_fill_port_util = 0.050
L1C_cache:
	L1C_total_cache_accesses = 127274
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0038
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 328047
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 46567
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 443751
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4465922
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 126794
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4138
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 222
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 408326
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2518610
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 898434
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1872, 2194, 2662, 2438, 2563, 2183, 2832, 2324, 2278, 2410, 2937, 2247, 2610, 1940, 2305, 2421, 2881, 1880, 2328, 2457, 2441, 2400, 2214, 2657, 2143, 2804, 2376, 2218, 2498, 2315, 2538, 2708, 2353, 2165, 2485, 2250, 3009, 2613, 2159, 2508, 2059, 1587, 1746, 1791, 1856, 1824, 1908, 1989, 
gpgpu_n_tot_thrd_icount = 52791424
gpgpu_n_tot_w_icount = 1649732
gpgpu_n_stall_shd_mem = 7823856
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 443751
gpgpu_n_mem_write_global = 412686
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1966026
gpgpu_n_store_insn = 678650
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1484194
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7820699
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13220821	W0_Idle:751353	W0_Scoreboard:2103592	W1:418076	W2:193383	W3:124519	W4:89855	W5:69157	W6:59768	W7:53133	W8:46872	W9:43070	W10:37809	W11:36215	W12:31797	W13:27252	W14:23389	W15:19705	W16:17890	W17:15483	W18:13342	W19:12892	W20:12223	W21:12084	W22:13960	W23:13553	W24:14015	W25:11939	W26:9183	W27:7314	W28:4506	W29:1518	W30:738	W31:52	W32:215040
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3550008 {8:443751,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16527952 {40:412419,72:80,136:187,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 60350136 {136:443751,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3301488 {8:412686,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 442 
maxdqlatency = 0 
maxmflatency = 1164 
averagemflatency = 386 
max_icnt2mem_latency = 930 
max_icnt2sh_latency = 608697 
mrq_lat_table:41773 	3873 	1270 	3375 	5065 	1106 	631 	378 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	117962 	604253 	134178 	59 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	53544 	16880 	57445 	305848 	196209 	223709 	2877 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	32798 	199759 	196572 	14578 	59 	0 	0 	2 	9 	38 	944 	10497 	23909 	58554 	128052 	171262 	19419 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	81 	1140 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        26        34        26        18        28        31        32        32        37        39        33        37        37        32        34        35 
dram[1]:        31        31        38        26        34        27        30        28        26        24        31        35        37        36        40        40 
dram[2]:        31        34        30        32        32        32        32        32        32        32        25        24        33        32        49        53 
dram[3]:        24        34        27        25        32        25        30        28        28        26        25        22        32        37        33        34 
dram[4]:        32        33        22        32        32        22        32        32        32        34        27        24        34        35        33        33 
dram[5]:        31        31        30        29        23        29        31        29        26        29        32        31        32        33        32        35 
maximum service time to same row:
dram[0]:     52862     42419     55513     43503     52693     44608     48357     34331     45465     46960     74279     72757     52621     52932     78647     79066 
dram[1]:     64604     58065     37093     83231     99527    100525     44662     36662     28369     40072     51333     75738     68661     69043     61467     68968 
dram[2]:     57056     33178     47341     47377     46559     45202     46275     45376     29627     43331     39438     69146     51342     65228     76729    114800 
dram[3]:     39269     42674     79362     39844     37493     35987     54562     33084     37426     58588     33890    101383     71122     72411     49488     60212 
dram[4]:     47194     43276     35010     54382     46350     69322     57284    100903     50175     40359     45166     49581    105109     72570     56844     78704 
dram[5]:     73100     36987     89308     83791     49322     96786     58829     60077     41497     77289     47287     51043     70881     72815    114848    110089 
average row accesses per activate:
dram[0]:  3.483516  3.434555  3.208955  3.104072  4.040541  4.173611  3.656410  3.682796  4.568493  4.622517  3.353293  3.389222  4.817204  4.656863  6.523809  7.315790 
dram[1]:  3.745946  3.607143  3.492386  3.588235  3.530726  3.607955  3.468293  3.401826  3.165939  3.233333  3.569061  3.202128  3.983471  5.250000  5.409638  7.140625 
dram[2]:  3.247619  3.447917  3.546875  3.945783  4.042253  4.283688  4.101797  4.339869  3.796703  3.575758  3.125000  3.076923  4.330275  4.650000  6.084507  6.409091 
dram[3]:  3.502564  3.347418  3.728261  3.863636  4.164286  3.911392  4.048193  3.647059  3.601036  3.350961  2.840909  3.049751  4.383178  4.447619  5.129412  6.382353 
dram[4]:  4.098039  4.275862  3.404372  3.564972  3.552941  3.973684  3.811765  4.666667  4.834532  4.506579  3.582278  3.537975  4.466667  4.432693  6.500000  9.731708 
dram[5]:  3.825581  3.125582  3.343137  3.313433  3.337079  3.762500  4.524476  4.215190  3.081448  3.573684  3.121053  3.266304  4.485714  4.059829  7.641510  6.308824 
average row locality = 57501/14962 = 3.843136
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       468       482       485       507       479       475       580       551       530       540       481       478       422       438       411       417 
dram[1]:       501       519       497       498       503       513       584       596       573       542       515       495       450       436       448       457 
dram[2]:       504       483       496       485       455       482       547       548       544       563       509       511       449       441       431       422 
dram[3]:       488       516       502       502       458       488       548       549       547       549       511       493       436       439       435       434 
dram[4]:       478       474       471       481       483       482       535       498       546       541       488       469       438       432       428       399 
dram[5]:       496       493       507       492       472       485       524       540       552       542       502       498       444       444       405       429 
total reads: 47104
bank skew: 596/399 = 1.49
chip skew: 8127/7643 = 1.06
number of total write accesses:
dram[0]:       166       174       160       179       119       126       133       134       137       158        79        88        26        37         0         0 
dram[1]:       192       188       191       173       129       122       127       149       152       137       131       107        32        26         1         0 
dram[2]:       178       179       185       170       119       122       138       116       147       145        91        89        23        24         1         1 
dram[3]:       195       197       184       178       125       130       124       133       148       148       114       120        33        28         1         0 
dram[4]:       149       146       152       150       121       122       113        90       126       144        78        90        31        29         1         0 
dram[5]:       162       179       175       174       122       117       123       126       129       137        91       103        27        31         0         0 
total reads: 10397
min_bank_accesses = 0!
chip skew: 1858/1542 = 1.20
average mf latency per bank:
dram[0]:       2392      2391      2721      2670      3077      3014      2585      2683      2481      2388      6383      6643     12182     11834     17039     17177
dram[1]:       2264      2300      2625      2756      3016      2978      2680      2699      2494      2607      5510      6478     11450     12363     16122     16036
dram[2]:       2336      2312      2567      2520      3176      2999      2697      2770      2568      2448      6177      6540     11718     12303     16543     16944
dram[3]:       2413      2259      2555      2617      3037      2910      2847      2773      2519      2486      5797      6119     11873     12372     16411     16905
dram[4]:       3186      2549      3651      2795      3967      2983      3880      3104      3337      2428     42710      6821     15913     12341     22134     17778
dram[5]:       2383      2447      2641      2788      3006      3086      2878      2864      2451      2503      6276      6451     11782     12166     17145     16771
maximum mf latency per bank:
dram[0]:        898       928       952       884      1069       874       945       873       894       879       831       905       901       940       942       907
dram[1]:        969       932       863       944      1028       864       913       906       993       893      1119       925      1020       927       940       987
dram[2]:        956      1103       850       814       890       793       930      1088       961       907       989       982       934       894       945       932
dram[3]:        918      1046      1125       954       934       953       962       893       981       957       855       922       917       862       947       962
dram[4]:       1080      1058      1061       929      1063       961       998       869      1151      1122      1119       880      1089      1018      1141       962
dram[5]:        885      1164       836       904       873      1057       927       931       963       837       982       903       892       891       976       953

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=806847 n_nop=784013 n_act=2414 n_pre=2398 n_req=9460 n_rd=15488 n_write=2534 bw_util=0.04467
n_activity=147171 dram_eff=0.2449
bk0: 936a 797824i bk1: 964a 797653i bk2: 970a 796948i bk3: 1014a 795720i bk4: 958a 798437i bk5: 950a 797930i bk6: 1160a 796582i bk7: 1102a 796235i bk8: 1060a 797267i bk9: 1080a 797347i bk10: 962a 798130i bk11: 956a 797900i bk12: 844a 800240i bk13: 876a 799846i bk14: 822a 802005i bk15: 834a 802286i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.111652
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=806847 n_nop=782474 n_act=2708 n_pre=2692 n_req=9984 n_rd=16254 n_write=2719 bw_util=0.04703
n_activity=160171 dram_eff=0.2369
bk0: 1002a 797369i bk1: 1038a 796692i bk2: 994a 796678i bk3: 996a 796922i bk4: 1006a 797947i bk5: 1026a 797781i bk6: 1168a 796402i bk7: 1192a 795743i bk8: 1146a 796079i bk9: 1084a 796516i bk10: 1030a 797644i bk11: 990a 797451i bk12: 900a 800435i bk13: 872a 801109i bk14: 896a 801865i bk15: 914a 802257i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0700281
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=806847 n_nop=783637 n_act=2476 n_pre=2460 n_req=9598 n_rd=15740 n_write=2534 bw_util=0.0453
n_activity=149346 dram_eff=0.2447
bk0: 1008a 796920i bk1: 966a 796717i bk2: 992a 797015i bk3: 970a 797337i bk4: 910a 798908i bk5: 964a 799112i bk6: 1094a 796966i bk7: 1096a 797313i bk8: 1088a 796853i bk9: 1126a 795742i bk10: 1018a 797662i bk11: 1022a 797354i bk12: 898a 800043i bk13: 882a 800322i bk14: 862a 802039i bk15: 844a 802236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.100216
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=806847 n_nop=783136 n_act=2606 n_pre=2590 n_req=9753 n_rd=15790 n_write=2725 bw_util=0.04589
n_activity=153672 dram_eff=0.241
bk0: 976a 797232i bk1: 1032a 796484i bk2: 1004a 796629i bk3: 1004a 797240i bk4: 916a 799481i bk5: 976a 798525i bk6: 1096a 797554i bk7: 1098a 797350i bk8: 1094a 796890i bk9: 1098a 795642i bk10: 1022a 797078i bk11: 986a 796815i bk12: 872a 800557i bk13: 878a 800727i bk14: 870a 801856i bk15: 868a 802387i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0677204
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=806847 n_nop=784904 n_act=2199 n_pre=2183 n_req=9185 n_rd=15286 n_write=2275 bw_util=0.04353
n_activity=143892 dram_eff=0.2441
bk0: 956a 798190i bk1: 948a 798618i bk2: 942a 797393i bk3: 962a 797843i bk4: 966a 798352i bk5: 964a 798327i bk6: 1070a 797316i bk7: 996a 798464i bk8: 1092a 797547i bk9: 1082a 796658i bk10: 976a 798843i bk11: 938a 797885i bk12: 876a 800233i bk13: 864a 799615i bk14: 856a 802035i bk15: 798a 802694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.111348
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=806847 n_nop=783594 n_act=2559 n_pre=2543 n_req=9521 n_rd=15650 n_write=2501 bw_util=0.04499
n_activity=149044 dram_eff=0.2436
bk0: 992a 798302i bk1: 986a 796068i bk2: 1014a 796363i bk3: 984a 796321i bk4: 944a 797710i bk5: 970a 798307i bk6: 1048a 797550i bk7: 1080a 797048i bk8: 1104a 796063i bk9: 1084a 795838i bk10: 1004a 797388i bk11: 996a 797454i bk12: 888a 800628i bk13: 888a 800067i bk14: 810a 802781i bk15: 858a 801812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0830467

========= L2 cache stats =========
L2_cache_bank[0]: Access = 67171, Miss = 3856, Miss_rate = 0.057, Pending_hits = 12, Reservation_fails = 415
L2_cache_bank[1]: Access = 68013, Miss = 3888, Miss_rate = 0.057, Pending_hits = 12, Reservation_fails = 742
L2_cache_bank[2]: Access = 67714, Miss = 4071, Miss_rate = 0.060, Pending_hits = 15, Reservation_fails = 109
L2_cache_bank[3]: Access = 68949, Miss = 4056, Miss_rate = 0.059, Pending_hits = 13, Reservation_fails = 1
L2_cache_bank[4]: Access = 67105, Miss = 3935, Miss_rate = 0.059, Pending_hits = 7, Reservation_fails = 120
L2_cache_bank[5]: Access = 67765, Miss = 3935, Miss_rate = 0.058, Pending_hits = 18, Reservation_fails = 541
L2_cache_bank[6]: Access = 68202, Miss = 3925, Miss_rate = 0.058, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[7]: Access = 68338, Miss = 3970, Miss_rate = 0.058, Pending_hits = 9, Reservation_fails = 1
L2_cache_bank[8]: Access = 107601, Miss = 3867, Miss_rate = 0.036, Pending_hits = 5, Reservation_fails = 277
L2_cache_bank[9]: Access = 68373, Miss = 3776, Miss_rate = 0.055, Pending_hits = 9, Reservation_fails = 633
L2_cache_bank[10]: Access = 68684, Miss = 3902, Miss_rate = 0.057, Pending_hits = 15, Reservation_fails = 15
L2_cache_bank[11]: Access = 68597, Miss = 3923, Miss_rate = 0.057, Pending_hits = 11, Reservation_fails = 0
L2_total_cache_accesses = 856512
L2_total_cache_misses = 47104
L2_total_cache_miss_rate = 0.0550
L2_total_cache_pending_hits = 136
L2_total_cache_reservation_fails = 2854
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 402031
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 41694
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2515
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 407180
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 101
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5405
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.277
L2_cache_fill_port_util = 0.026

icnt_total_pkts_mem_to_simt=2631786
icnt_total_pkts_simt_to_mem=1269839
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 47.6196
	minimum = 6
	maximum = 626
Network latency average = 32.0099
	minimum = 6
	maximum = 504
Slowest packet = 1646637
Flit latency average = 20.8616
	minimum = 6
	maximum = 504
Slowest flit = 3716293
Fragmentation average = 0.0408432
	minimum = 0
	maximum = 356
Injected packet rate average = 0.0881548
	minimum = 0.0762032 (at node 12)
	maximum = 0.113886 (at node 23)
Accepted packet rate average = 0.0881548
	minimum = 0.0762032 (at node 12)
	maximum = 0.113886 (at node 23)
Injected flit rate average = 0.248787
	minimum = 0.0852521 (at node 12)
	maximum = 0.469398 (at node 23)
Accepted flit rate average= 0.248787
	minimum = 0.106263 (at node 19)
	maximum = 0.369705 (at node 0)
Injected packet length average = 2.82216
Accepted packet length average = 2.82216
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.9899 (7 samples)
	minimum = 6 (7 samples)
	maximum = 370.714 (7 samples)
Network latency average = 23.8767 (7 samples)
	minimum = 6 (7 samples)
	maximum = 311.857 (7 samples)
Flit latency average = 18.5263 (7 samples)
	minimum = 6 (7 samples)
	maximum = 309.714 (7 samples)
Fragmentation average = 0.0324996 (7 samples)
	minimum = 0 (7 samples)
	maximum = 182.714 (7 samples)
Injected packet rate average = 0.0600013 (7 samples)
	minimum = 0.0476376 (7 samples)
	maximum = 0.118661 (7 samples)
Accepted packet rate average = 0.0600013 (7 samples)
	minimum = 0.0476376 (7 samples)
	maximum = 0.118661 (7 samples)
Injected flit rate average = 0.140268 (7 samples)
	minimum = 0.0678231 (7 samples)
	maximum = 0.271585 (7 samples)
Accepted flit rate average = 0.140268 (7 samples)
	minimum = 0.085018 (7 samples)
	maximum = 0.250032 (7 samples)
Injected packet size average = 2.33775 (7 samples)
Accepted packet size average = 2.33775 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 21 sec (321 sec)
gpgpu_simulation_rate = 46620 (inst/sec)
GPGPU-Sim API: Stream Manager State
gpgpu_simulation_rate = 1904 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,611253)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,611253)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,611253)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,611253)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,611253)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,611253)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,611253)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,611253)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,611253)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,611253)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,611253)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,611253)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,611253)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,611253)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,611253)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,611253)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,611253)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,611253)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,611253)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,611253)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,611253)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,611253)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,611253)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,611253)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,611253)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,611253)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,611253)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,611253)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,611253)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,611253)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,611253)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,611253)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,611253)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,611253)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,611253)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,611253)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,611253)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,611253)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,611253)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,611253)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,611253)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,611253)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,611253)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,611253)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,611253)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,611253)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,611253)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,611253)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,611253)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,611253)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,611253)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,611253)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,611253)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,611253)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,611253)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,611253)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,611253)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,611253)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,611253)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,611253)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,611253)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,611253)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,611253)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,611253)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,611253)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,611253)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,611253)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,611253)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,611253)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,611253)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,611253)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,611253)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,611253)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,611253)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,611253)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,611253)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,611253)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,611253)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,611253)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,611253)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,611253)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,611253)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,611253)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,611253)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,611253)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,611253)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,611253)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,611253)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,611253)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,611253)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(34,0,0) tid=(39,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(53,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (397,611253), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(398,611253)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (409,611253), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(410,611253)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(91,0,0) tid=(210,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (492,611253), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (492,611253), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(493,611253)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(493,611253)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (499,611253), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(500,611253)
GPGPU-Sim uArch: cycles simulated: 611753  inst.: 15246221 (ipc=562.3) sim_rate=47348 (inst/sec) elapsed = 0:0:05:22 / Sun Feb 28 21:35:39 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (504,611253), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(505,611253)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (517,611253), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (517,611253), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(518,611253)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(518,611253)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (522,611253), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(523,611253)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (530,611253), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(531,611253)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (531,611253), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(532,611253)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (532,611253), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(533,611253)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (536,611253), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(537,611253)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (538,611253), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(539,611253)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (542,611253), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(543,611253)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (548,611253), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(549,611253)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (550,611253), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(551,611253)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (551,611253), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(552,611253)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (552,611253), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(553,611253)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (556,611253), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(557,611253)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (557,611253), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(558,611253)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (564,611253), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(565,611253)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (566,611253), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (566,611253), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(567,611253)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(567,611253)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (568,611253), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(569,611253)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (571,611253), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(572,611253)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (573,611253), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (573,611253), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(574,611253)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(574,611253)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (574,611253), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(575,611253)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (584,611253), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(585,611253)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (586,611253), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(587,611253)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (588,611253), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(589,611253)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (589,611253), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(590,611253)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (594,611253), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (594,611253), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(595,611253)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(596,611253)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (612,611253), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(613,611253)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(104,0,0) tid=(117,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (620,611253), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(621,611253)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (687,611253), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(688,611253)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (786,611253), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(787,611253)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (798,611253), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(799,611253)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (802,611253), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(803,611253)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (803,611253), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(804,611253)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (817,611253), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(818,611253)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (829,611253), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(830,611253)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (833,611253), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(834,611253)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (845,611253), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(846,611253)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (849,611253), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(850,611253)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (851,611253), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(852,611253)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(135,0,0) tid=(132,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (863,611253), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (863,611253), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(864,611253)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(864,611253)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (864,611253), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (864,611253), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(865,611253)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(865,611253)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (867,611253), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(868,611253)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (883,611253), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(884,611253)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (884,611253), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(885,611253)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (886,611253), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (886,611253), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(887,611253)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(887,611253)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (892,611253), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(893,611253)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (893,611253), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(894,611253)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (908,611253), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(909,611253)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (917,611253), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(918,611253)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (925,611253), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(926,611253)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (926,611253), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(927,611253)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (941,611253), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(942,611253)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (942,611253), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(943,611253)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (946,611253), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(947,611253)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (955,611253), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(956,611253)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (976,611253), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(977,611253)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (992,611253), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(993,611253)
GPGPU-Sim uArch: cycles simulated: 612253  inst.: 15487688 (ipc=522.6) sim_rate=47949 (inst/sec) elapsed = 0:0:05:23 / Sun Feb 28 21:35:40 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1036,611253), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1037,611253)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1047,611253), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1048,611253)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1056,611253), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1057,611253)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(156,0,0) tid=(0,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1071,611253), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1072,611253)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1074,611253), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1075,611253)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1093,611253), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1094,611253)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1095,611253), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1096,611253)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1098,611253), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1099,611253)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1099,611253), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1100,611253)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1103,611253), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1104,611253)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1115,611253), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1116,611253)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1121,611253), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1122,611253)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1133,611253), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1134,611253)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1142,611253), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1143,611253)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1144,611253), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1145,611253)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1145,611253), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1146,611253)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1148,611253), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1149,611253)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1151,611253), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1152,611253)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1157,611253), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1158,611253)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1175,611253), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1176,611253)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1179,611253), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1180,611253)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1183,611253), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1184,611253)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1184,611253), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1185,611253)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1188,611253), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1189,611253)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1203,611253), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1204,611253)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1207,611253), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1208,611253)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1209,611253), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1210,611253)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1211,611253), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1212,611253)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1225,611253), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1226,611253)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1237,611253), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1238,611253)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1246,611253), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1247,611253)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1250,611253), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1251,611253)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(170,0,0) tid=(234,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1271,611253), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1272,611253)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1280,611253), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1281,611253)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1283,611253), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1284,611253)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1284,611253), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1285,611253)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1296,611253), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1297,611253)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1327,611253), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1328,611253)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1337,611253), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1338,611253)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1360,611253), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1361,611253)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1362,611253), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1363,611253)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1366,611253), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1367,611253)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1373,611253), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1374,611253)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1376,611253), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1377,611253)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1388,611253), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1389,611253)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1394,611253), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1395,611253)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1402,611253), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1403,611253)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1407,611253), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1408,611253)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1413,611253), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1414,611253)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1417,611253), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1418,611253)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1425,611253), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1426,611253)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1426,611253), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1427,611253)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1433,611253), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1434,611253)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1437,611253), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1438,611253)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1453,611253), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1454,611253)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1458,611253), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1459,611253)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1459,611253), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1460,611253)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1461,611253), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1462,611253)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(212,0,0) tid=(116,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1479,611253), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1480,611253)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1484,611253), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1485,611253)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1502,611253), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1503,611253)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1503,611253), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1504,611253)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1509,611253), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1510,611253)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1516,611253), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1517,611253)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1517,611253), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1518,611253)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1535,611253), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1535,611253), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1536,611253)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1536,611253)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1540,611253), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1541,611253)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1541,611253), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1542,611253)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1550,611253), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1550,611253), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1551,611253)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1551,611253)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1554,611253), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1555,611253)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1562,611253), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1563,611253)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1571,611253), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1572,611253)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1584,611253), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1585,611253)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1591,611253), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1592,611253)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1595,611253), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1596,611253)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1597,611253), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1598,611253)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1598,611253), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1599,611253)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1620,611253), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1621,611253)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1629,611253), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1630,611253)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1635,611253), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1636,611253)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1636,611253), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1637,611253)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1641,611253), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1642,611253)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1656,611253), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1657,611253)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1659,611253), 5 CTAs running
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(232,0,0) tid=(161,0,0)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1660,611253)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1669,611253), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1670,611253)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1674,611253), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1675,611253)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1675,611253), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1676,611253)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1676,611253), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1677,611253)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1685,611253), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1686,611253)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1688,611253), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1689,611253)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1690,611253), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1691,611253)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1695,611253), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1696,611253)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1696,611253), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1697,611253)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1705,611253), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1706,611253)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1711,611253), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1712,611253)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1726,611253), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1731,611253), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1738,611253), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1752,611253), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1766,611253), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1771,611253), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1774,611253), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1776,611253), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1780,611253), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1780,611253), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1788,611253), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1789,611253), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1793,611253), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1795,611253), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1799,611253), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1801,611253), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1814,611253), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1815,611253), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1817,611253), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1835,611253), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1843,611253), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1846,611253), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1847,611253), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1848,611253), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1849,611253), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1861,611253), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1866,611253), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1871,611253), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1887,611253), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1888,611253), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1900,611253), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1901,611253), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1905,611253), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1907,611253), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1911,611253), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1918,611253), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1926,611253), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1931,611253), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1934,611253), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1939,611253), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1940,611253), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1945,611253), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1946,611253), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1958,611253), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1959,611253), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1979,611253), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1988,611253), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 613253  inst.: 15888208 (ipc=461.6) sim_rate=49037 (inst/sec) elapsed = 0:0:05:24 / Sun Feb 28 21:35:41 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2004,611253), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2013,611253), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2026,611253), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2044,611253), 3 CTAs running
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(88,0,0) tid=(240,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2063,611253), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2080,611253), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2117,611253), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2134,611253), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2158,611253), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2160,611253), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2190,611253), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2202,611253), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2222,611253), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2232,611253), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2245,611253), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2251,611253), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2309,611253), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2363,611253), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2412,611253), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2443,611253), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2445,611253), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2447,611253), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2456,611253), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2477,611253), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2483,611253), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2500,611253), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2520,611253), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2547,611253), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2562,611253), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2571,611253), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2607,611253), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2614,611253), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2619,611253), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2646,611253), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2673,611253), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2720,611253), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2733,611253), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2739,611253), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2858,611253), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2865,611253), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2930,611253), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2987,611253), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3028,611253), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 12.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 3029
gpu_sim_insn = 926796
gpu_ipc =     305.9742
gpu_tot_sim_cycle = 614282
gpu_tot_sim_insn = 15891844
gpu_tot_ipc =      25.8706
gpu_tot_issued_cta = 2048
gpu_stall_dramfull = 1282191
gpu_stall_icnt2sh    = 3410943
gpu_total_sim_rate=49048

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 922548
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 82487, Miss = 56977, Miss_rate = 0.691, Pending_hits = 3291, Reservation_fails = 465507
	L1D_cache_core[1]: Access = 83107, Miss = 57330, Miss_rate = 0.690, Pending_hits = 3213, Reservation_fails = 467010
	L1D_cache_core[2]: Access = 84912, Miss = 58742, Miss_rate = 0.692, Pending_hits = 3401, Reservation_fails = 471812
	L1D_cache_core[3]: Access = 82318, Miss = 56735, Miss_rate = 0.689, Pending_hits = 3218, Reservation_fails = 465254
	L1D_cache_core[4]: Access = 82169, Miss = 56710, Miss_rate = 0.690, Pending_hits = 3189, Reservation_fails = 465925
	L1D_cache_core[5]: Access = 82244, Miss = 56855, Miss_rate = 0.691, Pending_hits = 3248, Reservation_fails = 468620
	L1D_cache_core[6]: Access = 81139, Miss = 56050, Miss_rate = 0.691, Pending_hits = 3211, Reservation_fails = 461649
	L1D_cache_core[7]: Access = 84139, Miss = 58317, Miss_rate = 0.693, Pending_hits = 3301, Reservation_fails = 472147
	L1D_cache_core[8]: Access = 83219, Miss = 57483, Miss_rate = 0.691, Pending_hits = 3180, Reservation_fails = 470139
	L1D_cache_core[9]: Access = 81391, Miss = 56353, Miss_rate = 0.692, Pending_hits = 3204, Reservation_fails = 461681
	L1D_cache_core[10]: Access = 82282, Miss = 56799, Miss_rate = 0.690, Pending_hits = 3138, Reservation_fails = 466195
	L1D_cache_core[11]: Access = 78166, Miss = 54017, Miss_rate = 0.691, Pending_hits = 3105, Reservation_fails = 456532
	L1D_cache_core[12]: Access = 84217, Miss = 58155, Miss_rate = 0.691, Pending_hits = 3323, Reservation_fails = 471199
	L1D_cache_core[13]: Access = 83365, Miss = 57724, Miss_rate = 0.692, Pending_hits = 3180, Reservation_fails = 465895
	L1D_cache_core[14]: Access = 79698, Miss = 55180, Miss_rate = 0.692, Pending_hits = 3126, Reservation_fails = 454967
	L1D_total_cache_accesses = 1234853
	L1D_total_cache_misses = 853427
	L1D_total_cache_miss_rate = 0.6911
	L1D_total_cache_pending_hits = 48328
	L1D_total_cache_reservation_fails = 6984532
	L1D_cache_data_port_util = 0.037
	L1D_cache_fill_port_util = 0.050
L1C_cache:
	L1C_total_cache_accesses = 131711
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0036
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 328858
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 48106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 444974
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4465922
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 131231
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 222
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 408453
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2518610
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 921550
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1962, 2284, 2752, 2528, 2653, 2273, 2922, 2414, 2323, 2455, 2982, 2292, 2655, 2015, 2350, 2466, 2956, 1955, 2403, 2532, 2516, 2475, 2289, 2732, 2173, 2834, 2406, 2322, 2528, 2375, 2568, 2738, 2368, 2180, 2500, 2265, 3109, 2628, 2174, 2597, 2148, 1676, 1761, 1880, 1967, 1839, 1923, 2004, 
gpgpu_n_tot_thrd_icount = 54033440
gpgpu_n_tot_w_icount = 1688545
gpgpu_n_stall_shd_mem = 7824074
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 444974
gpgpu_n_mem_write_global = 412915
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2033127
gpgpu_n_store_insn = 678927
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1615679
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7820917
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13221605	W0_Idle:757183	W0_Scoreboard:2137409	W1:424747	W2:194616	W3:124708	W4:89855	W5:69157	W6:59768	W7:53133	W8:46872	W9:43070	W10:37809	W11:36215	W12:31797	W13:27252	W14:23389	W15:19705	W16:17890	W17:15483	W18:13342	W19:12892	W20:12223	W21:12084	W22:13960	W23:13553	W24:14015	W25:11939	W26:9183	W27:7314	W28:4506	W29:1518	W30:738	W31:52	W32:245760
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3559792 {8:444974,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16537112 {40:412648,72:80,136:187,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 60516464 {136:444974,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3303320 {8:412915,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 442 
maxdqlatency = 0 
maxmflatency = 1164 
averagemflatency = 386 
max_icnt2mem_latency = 930 
max_icnt2sh_latency = 613293 
mrq_lat_table:41893 	3882 	1275 	3382 	5103 	1122 	635 	378 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	119229 	604438 	134178 	59 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	54979 	16897 	57445 	305848 	196209 	223709 	2877 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	33580 	200179 	196593 	14578 	59 	0 	0 	2 	9 	38 	944 	10497 	23909 	58554 	128052 	171262 	19648 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	88 	1140 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        26        34        26        18        28        31        32        32        37        39        33        37        37        32        34        35 
dram[1]:        31        31        38        26        34        27        30        28        26        24        31        35        37        36        40        40 
dram[2]:        31        34        30        32        32        32        32        32        32        32        25        24        33        32        49        53 
dram[3]:        24        34        27        25        32        25        30        28        28        26        25        22        32        37        33        34 
dram[4]:        32        33        22        32        32        22        32        32        32        34        27        24        34        35        33        33 
dram[5]:        31        31        30        29        23        29        31        29        26        29        32        31        32        33        32        35 
maximum service time to same row:
dram[0]:     52862     42419     55513     43503     52693     44608     48357     34331     45465     46960     74279     72757     52621     52932     78647     79066 
dram[1]:     64604     58065     37093     83231     99527    100525     44662     36662     28369     40072     51333     75738     68661     69043     61467     68968 
dram[2]:     57056     33178     47341     47377     46559     45202     46275     45376     29627     43331     39438     69146     51342     65228     76729    114800 
dram[3]:     39269     42674     79362     39844     37493     35987     54562     33084     37426     58588     33890    101383     71122     72411     49488     60212 
dram[4]:     47194     43276     35010     54382     46350     69322     57284    100903     50175     40359     45166     49581    105109     72570     56844     78704 
dram[5]:     73100     36987     89308     83791     49322     96786     58829     60077     41497     77289     47287     51043     70881     72815    114848    110089 
average row accesses per activate:
dram[0]:  3.483516  3.434555  3.198020  3.094594  4.020134  4.151724  3.656410  3.688172  4.568493  4.605263  3.349113  3.458333  4.817204  4.586538  6.523809  7.101695 
dram[1]:  3.745946  3.607143  3.492386  3.588235  3.530726  3.593220  3.456311  3.390909  3.156522  3.227488  3.573771  3.214660  3.983471  5.202247  5.409638  7.140625 
dram[2]:  3.247619  3.440414  3.546875  3.928144  4.042253  4.283688  4.083333  4.339869  3.786885  3.555000  3.161458  3.091837  4.270270  4.613862  6.084507  6.328358 
dram[3]:  3.502564  3.347418  3.733696  3.837079  4.164286  3.911392  4.048193  3.629630  3.592783  3.350961  2.856502  3.063725  4.383178  4.447619  5.129412  6.304348 
dram[4]:  4.098039  4.253425  3.391304  3.561798  3.552941  3.973684  3.811765  4.666667  4.780142  4.506579  3.574074  3.591195  4.411215  4.432693  6.432836  9.571428 
dram[5]:  3.809248  3.125582  3.331707  3.300493  3.337079  3.762500  4.482759  4.175000  3.072072  3.552083  3.146597  3.283422  4.452830  4.059829  7.518518  6.231884 
average row locality = 57700/15040 = 3.836436
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       468       482       485       507       480       476       580       552       530       541       487       493       422       440       411       419 
dram[1]:       501       519       497       498       503       513       585       597       574       544       523       506       450       437       448       457 
dram[2]:       504       484       496       485       455       482       548       548       546       566       516       517       451       442       431       423 
dram[3]:       488       516       502       504       458       488       548       553       549       549       523       505       436       439       435       435 
dram[4]:       478       475       471       483       483       482       535       498       548       541       501       481       440       432       430       402 
dram[5]:       497       493       508       495       472       485       527       542       553       545       510       510       445       444       406       430 
total reads: 47289
bank skew: 597/402 = 1.49
chip skew: 8152/7680 = 1.06
number of total write accesses:
dram[0]:       166       174       161       180       119       126       133       134       137       159        79        88        26        37         0         0 
dram[1]:       192       188       191       173       129       123       127       149       152       137       131       108        32        26         1         0 
dram[2]:       178       180       185       171       119       122       138       116       147       145        91        89        23        24         1         1 
dram[3]:       195       197       185       179       125       130       124       133       148       148       114       120        33        28         1         0 
dram[4]:       149       146       153       151       121       122       113        90       126       144        78        90        32        29         1         0 
dram[5]:       162       179       175       175       122       117       123       126       129       137        91       104        27        31         0         0 
total reads: 10411
min_bank_accesses = 0!
chip skew: 1860/1545 = 1.20
average mf latency per bank:
dram[0]:       2393      2392      2717      2667      3072      3010      2585      2679      2481      2382      6325      6485     12198     11801     17050     17108
dram[1]:       2265      2300      2626      2756      3016      2974      2677      2695      2491      2601      5450      6363     11463     12349     16136     16044
dram[2]:       2337      2305      2567      2516      3176      2999      2693      2770      2562      2439      6114      6485     11685     12292     16553     16915
dram[3]:       2413      2259      2551      2607      3037      2910      2847      2758      2513      2486      5699      6014     11887     12387     16419     16877
dram[4]:       3186      2546      3646      2783      3968      2984      3881      3105      3328      2428     41764      6689     15826     12355     22044     17657
dram[5]:       2380      2447      2638      2772      3006      3086      2867      2857      2448      2494      6204      6326     11770     12178     17113     16741
maximum mf latency per bank:
dram[0]:        898       928       952       884      1069       874       945       873       894       879       831       905       901       940       942       907
dram[1]:        969       932       863       944      1028       864       913       906       993       893      1119       925      1020       927       940       987
dram[2]:        956      1103       850       814       890       793       930      1088       961       907       989       982       934       894       945       932
dram[3]:        918      1046      1125       954       934       953       962       893       981       957       855       922       917       862       947       962
dram[4]:       1080      1058      1061       929      1063       961       998       869      1151      1122      1119       880      1089      1018      1141       962
dram[5]:        885      1164       836       904       873      1057       927       931       963       837       982       903       892       891       976       953

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=810844 n_nop=787923 n_act=2426 n_pre=2410 n_req=9492 n_rd=15546 n_write=2539 bw_util=0.04461
n_activity=147731 dram_eff=0.2448
bk0: 936a 801820i bk1: 964a 801652i bk2: 970a 800906i bk3: 1014a 799621i bk4: 960a 802405i bk5: 952a 801894i bk6: 1160a 800578i bk7: 1104a 800227i bk8: 1060a 801263i bk9: 1082a 801308i bk10: 974a 802046i bk11: 986a 801760i bk12: 844a 804237i bk13: 880a 803787i bk14: 822a 806000i bk15: 838a 806226i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.11156
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=810844 n_nop=786395 n_act=2719 n_pre=2703 n_req=10011 n_rd=16304 n_write=2723 bw_util=0.04693
n_activity=160663 dram_eff=0.2369
bk0: 1002a 801366i bk1: 1038a 800690i bk2: 994a 800678i bk3: 996a 800922i bk4: 1006a 801948i bk5: 1026a 801734i bk6: 1170a 800372i bk7: 1194a 799712i bk8: 1148a 800049i bk9: 1088a 800482i bk10: 1046a 801546i bk11: 1012a 801251i bk12: 900a 804423i bk13: 874a 805073i bk14: 896a 805857i bk15: 914a 806252i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.070138
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=810844 n_nop=787560 n_act=2487 n_pre=2471 n_req=9624 n_rd=15788 n_write=2538 bw_util=0.0452
n_activity=149814 dram_eff=0.2447
bk0: 1008a 800916i bk1: 968a 800648i bk2: 992a 801011i bk3: 970a 801274i bk4: 910a 802904i bk5: 964a 803110i bk6: 1096a 800935i bk7: 1096a 801310i bk8: 1092a 800816i bk9: 1132a 799672i bk10: 1032a 801623i bk11: 1034a 801283i bk12: 902a 803982i bk13: 884a 804286i bk14: 862a 806034i bk15: 846a 806204i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.100008
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=810844 n_nop=787039 n_act=2618 n_pre=2602 n_req=9788 n_rd=15856 n_write=2729 bw_util=0.04584
n_activity=154302 dram_eff=0.2409
bk0: 976a 801227i bk1: 1032a 800481i bk2: 1004a 800623i bk3: 1008a 801179i bk4: 916a 803479i bk5: 976a 802524i bk6: 1096a 801554i bk7: 1106a 801282i bk8: 1098a 800855i bk9: 1098a 799639i bk10: 1046a 800934i bk11: 1010a 800620i bk12: 872a 804545i bk13: 878a 804720i bk14: 870a 805852i bk15: 870a 806354i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0683547
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=810844 n_nop=788793 n_act=2213 n_pre=2197 n_req=9225 n_rd=15360 n_write=2281 bw_util=0.04351
n_activity=144514 dram_eff=0.2441
bk0: 956a 802186i bk1: 950a 802589i bk2: 942a 801285i bk3: 966a 801703i bk4: 966a 802347i bk5: 964a 802325i bk6: 1070a 801315i bk7: 996a 802464i bk8: 1096a 801485i bk9: 1082a 800657i bk10: 1002a 802669i bk11: 962a 801741i bk12: 880a 804150i bk13: 864a 803607i bk14: 860a 805998i bk15: 804a 806653i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.11132
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=810844 n_nop=787477 n_act=2577 n_pre=2561 n_req=9560 n_rd=15724 n_write=2505 bw_util=0.04496
n_activity=149724 dram_eff=0.2435
bk0: 994a 802271i bk1: 986a 800065i bk2: 1016a 800330i bk3: 990a 800195i bk4: 944a 801708i bk5: 970a 802307i bk6: 1054a 801490i bk7: 1084a 800986i bk8: 1106a 800030i bk9: 1090a 799767i bk10: 1020a 801314i bk11: 1020a 801254i bk12: 890a 804591i bk13: 888a 804059i bk14: 812a 806748i bk15: 860a 805779i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0829642

========= L2 cache stats =========
L2_cache_bank[0]: Access = 67290, Miss = 3863, Miss_rate = 0.057, Pending_hits = 12, Reservation_fails = 415
L2_cache_bank[1]: Access = 68152, Miss = 3910, Miss_rate = 0.057, Pending_hits = 12, Reservation_fails = 742
L2_cache_bank[2]: Access = 67834, Miss = 4081, Miss_rate = 0.060, Pending_hits = 15, Reservation_fails = 109
L2_cache_bank[3]: Access = 69056, Miss = 4071, Miss_rate = 0.059, Pending_hits = 13, Reservation_fails = 1
L2_cache_bank[4]: Access = 67220, Miss = 3947, Miss_rate = 0.059, Pending_hits = 7, Reservation_fails = 120
L2_cache_bank[5]: Access = 67887, Miss = 3947, Miss_rate = 0.058, Pending_hits = 18, Reservation_fails = 541
L2_cache_bank[6]: Access = 68315, Miss = 3939, Miss_rate = 0.058, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[7]: Access = 68468, Miss = 3989, Miss_rate = 0.058, Pending_hits = 9, Reservation_fails = 1
L2_cache_bank[8]: Access = 107724, Miss = 3886, Miss_rate = 0.036, Pending_hits = 5, Reservation_fails = 277
L2_cache_bank[9]: Access = 68497, Miss = 3794, Miss_rate = 0.055, Pending_hits = 9, Reservation_fails = 633
L2_cache_bank[10]: Access = 68806, Miss = 3918, Miss_rate = 0.057, Pending_hits = 15, Reservation_fails = 15
L2_cache_bank[11]: Access = 68715, Miss = 3944, Miss_rate = 0.057, Pending_hits = 11, Reservation_fails = 0
L2_total_cache_accesses = 857964
L2_total_cache_misses = 47289
L2_total_cache_miss_rate = 0.0551
L2_total_cache_pending_hits = 136
L2_total_cache_reservation_fails = 2854
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 403070
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 41878
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2515
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 407408
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 101
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5406
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.277
L2_cache_fill_port_util = 0.026

icnt_total_pkts_mem_to_simt=2638130
icnt_total_pkts_simt_to_mem=1271520
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.61915
	minimum = 6
	maximum = 44
Network latency average = 9.15771
	minimum = 6
	maximum = 35
Slowest packet = 1713399
Flit latency average = 7.92698
	minimum = 6
	maximum = 31
Slowest flit = 3904667
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0355086
	minimum = 0.0224497 (at node 11)
	maximum = 0.0458897 (at node 8)
Accepted packet rate average = 0.0355086
	minimum = 0.0224497 (at node 11)
	maximum = 0.0458897 (at node 8)
Injected flit rate average = 0.0981255
	minimum = 0.0264114 (at node 9)
	maximum = 0.203037 (at node 16)
Accepted flit rate average= 0.0981255
	minimum = 0.0399472 (at node 18)
	maximum = 0.195114 (at node 8)
Injected packet length average = 2.76343
Accepted packet length average = 2.76343
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.4436 (8 samples)
	minimum = 6 (8 samples)
	maximum = 329.875 (8 samples)
Network latency average = 22.0368 (8 samples)
	minimum = 6 (8 samples)
	maximum = 277.25 (8 samples)
Flit latency average = 17.2014 (8 samples)
	minimum = 6 (8 samples)
	maximum = 274.875 (8 samples)
Fragmentation average = 0.0284371 (8 samples)
	minimum = 0 (8 samples)
	maximum = 159.875 (8 samples)
Injected packet rate average = 0.0569397 (8 samples)
	minimum = 0.0444891 (8 samples)
	maximum = 0.109564 (8 samples)
Accepted packet rate average = 0.0569397 (8 samples)
	minimum = 0.0444891 (8 samples)
	maximum = 0.109564 (8 samples)
Injected flit rate average = 0.135 (8 samples)
	minimum = 0.0626466 (8 samples)
	maximum = 0.263017 (8 samples)
Accepted flit rate average = 0.135 (8 samples)
	minimum = 0.0793841 (8 samples)
	maximum = 0.243167 (8 samples)
Injected packet size average = 2.37093 (8 samples)
Accepted packet size average = 2.37093 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 24 sec (324 sec)
gpgpu_simulation_rate = 49048 (inst/sec)
gpgpu_simulation_rate = 1895 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,614282)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,614282)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,614282)
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,614282)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,614282)
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,614282)
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,614282)
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,614282)
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,614282)
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,614282)
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,614282)
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,614282)
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,614282)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,614282)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,614282)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,614282)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,614282)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,614282)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,614282)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,614282)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,614282)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,614282)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,614282)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,614282)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,614282)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,614282)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,614282)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,614282)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,614282)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,614282)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,614282)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,614282)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,614282)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,614282)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,614282)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,614282)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,614282)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,614282)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,614282)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,614282)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,614282)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,614282)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,614282)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,614282)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,614282)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,614282)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,614282)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,614282)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,614282)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,614282)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,614282)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,614282)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,614282)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,614282)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,614282)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,614282)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,614282)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,614282)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,614282)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,614282)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,614282)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,614282)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,614282)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,614282)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,614282)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,614282)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,614282)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,614282)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,614282)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,614282)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,614282)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,614282)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,614282)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,614282)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,614282)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,614282)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,614282)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,614282)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,614282)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,614282)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,614282)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,614282)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,614282)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,614282)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,614282)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,614282)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,614282)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,614282)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,614282)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,614282)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(34,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(67,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (373,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (373,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (373,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (373,614282), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(374,614282)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(374,614282)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(374,614282)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(374,614282)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (376,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (376,614282), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(377,614282)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(377,614282)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (378,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (378,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (378,614282), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(379,614282)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(379,614282)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(379,614282)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(16,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (385,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (385,614282), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(386,614282)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(386,614282)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (387,614282), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(388,614282)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (390,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (390,614282), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(391,614282)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(391,614282)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (391,614282), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(392,614282)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (393,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (393,614282), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(394,614282)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(394,614282)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (394,614282), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(395,614282)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (397,614282), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(398,614282)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (400,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (400,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (400,614282), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(401,614282)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(401,614282)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(401,614282)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (407,614282), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(408,614282)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (413,614282), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(414,614282)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (420,614282), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(421,614282)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (422,614282), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(423,614282)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (423,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (423,614282), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(424,614282)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(424,614282)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (424,614282), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(425,614282)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (429,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (429,614282), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(430,614282)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(431,614282)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (435,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (435,614282), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(436,614282)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(437,614282)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (439,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (439,614282), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (439,614282), 3 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(440,614282)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (440,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (440,614282), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(441,614282)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(441,614282)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(442,614282)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(442,614282)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (450,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (450,614282), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(451,614282)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(451,614282)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (452,614282), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(453,614282)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (457,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (457,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (457,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (457,614282), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(458,614282)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(458,614282)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(458,614282)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(459,614282)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (462,614282), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(463,614282)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (463,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (463,614282), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (463,614282), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(464,614282)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(464,614282)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(465,614282)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (471,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (471,614282), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(472,614282)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (472,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (472,614282), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(473,614282)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(473,614282)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(473,614282)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (477,614282), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(478,614282)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (479,614282), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(480,614282)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (481,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (481,614282), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(482,614282)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(482,614282)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (484,614282), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(485,614282)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (486,614282), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(487,614282)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (488,614282), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(489,614282)
GPGPU-Sim uArch: cycles simulated: 614782  inst.: 16253636 (ipc=723.6) sim_rate=49857 (inst/sec) elapsed = 0:0:05:26 / Sun Feb 28 21:35:43 2016
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(135,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (552,614282), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(553,614282)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (571,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (571,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (571,614282), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (571,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (571,614282), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(572,614282)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(572,614282)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(572,614282)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(573,614282)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(573,614282)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (573,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (573,614282), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (573,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (573,614282), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(574,614282)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(574,614282)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(575,614282)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(575,614282)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (575,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (575,614282), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(576,614282)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (576,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (576,614282), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(577,614282)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(577,614282)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(578,614282)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (579,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (579,614282), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (579,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (579,614282), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (579,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (579,614282), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (579,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (579,614282), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (579,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (579,614282), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(580,614282)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(580,614282)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(580,614282)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(580,614282)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(580,614282)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(581,614282)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(581,614282)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(581,614282)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(581,614282)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(581,614282)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (585,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (585,614282), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(586,614282)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(587,614282)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (593,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (593,614282), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(594,614282)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(595,614282)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (596,614282), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(597,614282)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (608,614282), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(609,614282)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(155,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (739,614282), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(740,614282)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(176,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (761,614282), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(762,614282)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (767,614282), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(768,614282)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (771,614282), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(772,614282)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (782,614282), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(783,614282)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (786,614282), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(787,614282)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (787,614282), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(788,614282)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (788,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (788,614282), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (788,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (788,614282), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(789,614282)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(789,614282)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(789,614282)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(790,614282)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (791,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (791,614282), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(792,614282)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(792,614282)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (794,614282), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(795,614282)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (795,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (795,614282), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(796,614282)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (796,614282), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(797,614282)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(797,614282)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (819,614282), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(820,614282)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (822,614282), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(823,614282)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (826,614282), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(827,614282)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (828,614282), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(829,614282)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (829,614282), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(830,614282)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (831,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (831,614282), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(832,614282)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(832,614282)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (833,614282), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(834,614282)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (837,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (837,614282), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(838,614282)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(838,614282)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (842,614282), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(843,614282)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (852,614282), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(853,614282)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (857,614282), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(858,614282)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (866,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (866,614282), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(867,614282)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(868,614282)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (877,614282), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(878,614282)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (878,614282), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(879,614282)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(137,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (879,614282), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(880,614282)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (882,614282), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(883,614282)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (886,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (886,614282), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(887,614282)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(887,614282)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (887,614282), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(888,614282)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (891,614282), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(892,614282)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (894,614282), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(895,614282)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (895,614282), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(896,614282)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (901,614282), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(902,614282)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (902,614282), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(903,614282)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (907,614282), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(908,614282)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (910,614282), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(911,614282)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (917,614282), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(918,614282)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (921,614282), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(922,614282)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (923,614282), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(924,614282)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (924,614282), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(925,614282)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (926,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (926,614282), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(927,614282)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(927,614282)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (929,614282), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(930,614282)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (934,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (934,614282), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(935,614282)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(935,614282)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (936,614282), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(937,614282)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (937,614282), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(938,614282)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (938,614282), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(939,614282)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (939,614282), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(940,614282)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (942,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (942,614282), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(943,614282)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(943,614282)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (943,614282), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(944,614282)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(223,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 615282  inst.: 16626276 (ipc=734.4) sim_rate=50844 (inst/sec) elapsed = 0:0:05:27 / Sun Feb 28 21:35:44 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1021,614282), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1022,614282)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1027,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1027,614282), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1028,614282)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1028,614282)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1028,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1028,614282), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1029,614282)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1030,614282)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1030,614282), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1031,614282)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1035,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1035,614282), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1036,614282)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1037,614282)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1038,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1038,614282), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1039,614282)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1040,614282)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1040,614282), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1041,614282)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1041,614282), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1042,614282)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1044,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1044,614282), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1045,614282)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1045,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1045,614282), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1046,614282)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1046,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1046,614282), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1047,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1047,614282), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1051,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1055,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1062,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1070,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1071,614282), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1072,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1074,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1106,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1116,614282), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1125,614282), 3 CTAs running
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(253,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1146,614282), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1152,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1157,614282), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1162,614282), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1164,614282), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1168,614282), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1168,614282), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1169,614282), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1171,614282), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1172,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1173,614282), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1173,614282), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1177,614282), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1180,614282), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1183,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1185,614282), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1193,614282), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1201,614282), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1204,614282), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1205,614282), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1205,614282), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1206,614282), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1206,614282), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1216,614282), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1217,614282), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1224,614282), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1227,614282), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1232,614282), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1244,614282), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1246,614282), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1255,614282), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1256,614282), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1257,614282), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1259,614282), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1260,614282), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1261,614282), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1266,614282), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1269,614282), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1273,614282), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1278,614282), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1279,614282), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1280,614282), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1281,614282), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1284,614282), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1285,614282), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1286,614282), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1288,614282), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1289,614282), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1292,614282), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1294,614282), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1295,614282), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1297,614282), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1301,614282), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1303,614282), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1309,614282), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1311,614282), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1313,614282), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1330,614282), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1332,614282), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1341,614282), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1344,614282), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1347,614282), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1356,614282), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1360,614282), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1363,614282), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1365,614282), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1369,614282), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1371,614282), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1391,614282), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1395,614282), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1400,614282), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1401,614282), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1414,614282), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1415,614282), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 10.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 1416
gpu_sim_insn = 917504
gpu_ipc =     647.9548
gpu_tot_sim_cycle = 615698
gpu_tot_sim_insn = 16809348
gpu_tot_ipc =      27.3013
gpu_tot_issued_cta = 2304
gpu_stall_dramfull = 1282191
gpu_stall_icnt2sh    = 3411220
gpu_total_sim_rate=51404

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 940980
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 82623, Miss = 57011, Miss_rate = 0.690, Pending_hits = 3393, Reservation_fails = 465507
	L1D_cache_core[1]: Access = 83235, Miss = 57362, Miss_rate = 0.689, Pending_hits = 3309, Reservation_fails = 467010
	L1D_cache_core[2]: Access = 85040, Miss = 58774, Miss_rate = 0.691, Pending_hits = 3497, Reservation_fails = 471812
	L1D_cache_core[3]: Access = 82454, Miss = 56767, Miss_rate = 0.688, Pending_hits = 3314, Reservation_fails = 465254
	L1D_cache_core[4]: Access = 82305, Miss = 56740, Miss_rate = 0.689, Pending_hits = 3279, Reservation_fails = 465925
	L1D_cache_core[5]: Access = 82380, Miss = 56888, Miss_rate = 0.691, Pending_hits = 3347, Reservation_fails = 468620
	L1D_cache_core[6]: Access = 81283, Miss = 56083, Miss_rate = 0.690, Pending_hits = 3310, Reservation_fails = 461649
	L1D_cache_core[7]: Access = 84275, Miss = 58351, Miss_rate = 0.692, Pending_hits = 3403, Reservation_fails = 472147
	L1D_cache_core[8]: Access = 83347, Miss = 57511, Miss_rate = 0.690, Pending_hits = 3264, Reservation_fails = 470139
	L1D_cache_core[9]: Access = 81527, Miss = 56383, Miss_rate = 0.692, Pending_hits = 3294, Reservation_fails = 461681
	L1D_cache_core[10]: Access = 82426, Miss = 56835, Miss_rate = 0.690, Pending_hits = 3246, Reservation_fails = 466195
	L1D_cache_core[11]: Access = 78310, Miss = 54051, Miss_rate = 0.690, Pending_hits = 3207, Reservation_fails = 456532
	L1D_cache_core[12]: Access = 84361, Miss = 58189, Miss_rate = 0.690, Pending_hits = 3425, Reservation_fails = 471199
	L1D_cache_core[13]: Access = 83501, Miss = 57758, Miss_rate = 0.692, Pending_hits = 3282, Reservation_fails = 465895
	L1D_cache_core[14]: Access = 79834, Miss = 55214, Miss_rate = 0.692, Pending_hits = 3228, Reservation_fails = 454967
	L1D_total_cache_accesses = 1236901
	L1D_total_cache_misses = 853917
	L1D_total_cache_miss_rate = 0.6904
	L1D_total_cache_pending_hits = 49798
	L1D_total_cache_reservation_fails = 6984532
	L1D_cache_data_port_util = 0.037
	L1D_cache_fill_port_util = 0.050
L1C_cache:
	L1C_total_cache_accesses = 135807
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0035
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 328946
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 49576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 445464
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4465922
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 135327
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 222
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 408453
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2518610
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 939982
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2007, 2329, 2797, 2573, 2698, 2318, 2967, 2459, 2368, 2500, 3027, 2337, 2700, 2060, 2395, 2511, 3001, 2000, 2448, 2577, 2561, 2520, 2334, 2777, 2218, 2879, 2451, 2367, 2573, 2420, 2613, 2783, 2413, 2225, 2545, 2310, 3154, 2673, 2219, 2642, 2178, 1706, 1791, 1910, 1997, 1869, 1953, 2034, 
gpgpu_n_tot_thrd_icount = 55016480
gpgpu_n_tot_w_icount = 1719265
gpgpu_n_stall_shd_mem = 7824074
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 445464
gpgpu_n_mem_write_global = 412915
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2098663
gpgpu_n_store_insn = 678927
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1746751
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7820917
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13222462	W0_Idle:757655	W0_Scoreboard:2146018	W1:424747	W2:194616	W3:124708	W4:89855	W5:69157	W6:59768	W7:53133	W8:46872	W9:43070	W10:37809	W11:36215	W12:31797	W13:27252	W14:23389	W15:19705	W16:17890	W17:15483	W18:13342	W19:12892	W20:12223	W21:12084	W22:13960	W23:13553	W24:14015	W25:11939	W26:9183	W27:7314	W28:4506	W29:1518	W30:738	W31:52	W32:276480
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3563712 {8:445464,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16537112 {40:412648,72:80,136:187,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 60583104 {136:445464,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3303320 {8:412915,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 442 
maxdqlatency = 0 
maxmflatency = 1164 
averagemflatency = 386 
max_icnt2mem_latency = 930 
max_icnt2sh_latency = 613293 
mrq_lat_table:41893 	3882 	1275 	3382 	5103 	1122 	635 	378 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	119719 	604438 	134178 	59 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	55469 	16897 	57445 	305848 	196209 	223709 	2877 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	33899 	200344 	196599 	14578 	59 	0 	0 	2 	9 	38 	944 	10497 	23909 	58554 	128052 	171262 	19648 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	90 	1140 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        26        34        26        18        28        31        32        32        37        39        33        37        37        32        34        35 
dram[1]:        31        31        38        26        34        27        30        28        26        24        31        35        37        36        40        40 
dram[2]:        31        34        30        32        32        32        32        32        32        32        25        24        33        32        49        53 
dram[3]:        24        34        27        25        32        25        30        28        28        26        25        22        32        37        33        34 
dram[4]:        32        33        22        32        32        22        32        32        32        34        27        24        34        35        33        33 
dram[5]:        31        31        30        29        23        29        31        29        26        29        32        31        32        33        32        35 
maximum service time to same row:
dram[0]:     52862     42419     55513     43503     52693     44608     48357     34331     45465     46960     74279     72757     52621     52932     78647     79066 
dram[1]:     64604     58065     37093     83231     99527    100525     44662     36662     28369     40072     51333     75738     68661     69043     61467     68968 
dram[2]:     57056     33178     47341     47377     46559     45202     46275     45376     29627     43331     39438     69146     51342     65228     76729    114800 
dram[3]:     39269     42674     79362     39844     37493     35987     54562     33084     37426     58588     33890    101383     71122     72411     49488     60212 
dram[4]:     47194     43276     35010     54382     46350     69322     57284    100903     50175     40359     45166     49581    105109     72570     56844     78704 
dram[5]:     73100     36987     89308     83791     49322     96786     58829     60077     41497     77289     47287     51043     70881     72815    114848    110089 
average row accesses per activate:
dram[0]:  3.483516  3.434555  3.198020  3.094594  4.020134  4.151724  3.656410  3.688172  4.568493  4.605263  3.349113  3.458333  4.817204  4.586538  6.523809  7.101695 
dram[1]:  3.745946  3.607143  3.492386  3.588235  3.530726  3.593220  3.456311  3.390909  3.156522  3.227488  3.573771  3.214660  3.983471  5.202247  5.409638  7.140625 
dram[2]:  3.247619  3.440414  3.546875  3.928144  4.042253  4.283688  4.083333  4.339869  3.786885  3.555000  3.161458  3.091837  4.270270  4.613862  6.084507  6.328358 
dram[3]:  3.502564  3.347418  3.733696  3.837079  4.164286  3.911392  4.048193  3.629630  3.592783  3.350961  2.856502  3.063725  4.383178  4.447619  5.129412  6.304348 
dram[4]:  4.098039  4.253425  3.391304  3.561798  3.552941  3.973684  3.811765  4.666667  4.780142  4.506579  3.574074  3.591195  4.411215  4.432693  6.432836  9.571428 
dram[5]:  3.809248  3.125582  3.331707  3.300493  3.337079  3.762500  4.482759  4.175000  3.072072  3.552083  3.146597  3.283422  4.452830  4.059829  7.518518  6.231884 
average row locality = 57700/15040 = 3.836436
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       468       482       485       507       480       476       580       552       530       541       487       493       422       440       411       419 
dram[1]:       501       519       497       498       503       513       585       597       574       544       523       506       450       437       448       457 
dram[2]:       504       484       496       485       455       482       548       548       546       566       516       517       451       442       431       423 
dram[3]:       488       516       502       504       458       488       548       553       549       549       523       505       436       439       435       435 
dram[4]:       478       475       471       483       483       482       535       498       548       541       501       481       440       432       430       402 
dram[5]:       497       493       508       495       472       485       527       542       553       545       510       510       445       444       406       430 
total reads: 47289
bank skew: 597/402 = 1.49
chip skew: 8152/7680 = 1.06
number of total write accesses:
dram[0]:       166       174       161       180       119       126       133       134       137       159        79        88        26        37         0         0 
dram[1]:       192       188       191       173       129       123       127       149       152       137       131       108        32        26         1         0 
dram[2]:       178       180       185       171       119       122       138       116       147       145        91        89        23        24         1         1 
dram[3]:       195       197       185       179       125       130       124       133       148       148       114       120        33        28         1         0 
dram[4]:       149       146       153       151       121       122       113        90       126       144        78        90        32        29         1         0 
dram[5]:       162       179       175       175       122       117       123       126       129       137        91       104        27        31         0         0 
total reads: 10411
min_bank_accesses = 0!
chip skew: 1860/1545 = 1.20
average mf latency per bank:
dram[0]:       2393      2392      2717      2667      3072      3010      2585      2679      2481      2382      6331      6491     12203     11808     17050     17108
dram[1]:       2265      2300      2626      2756      3016      2974      2677      2695      2491      2601      5455      6368     11469     12356     16136     16044
dram[2]:       2337      2305      2567      2516      3176      2999      2693      2770      2562      2439      6119      6490     11691     12298     16553     16915
dram[3]:       2413      2259      2551      2607      3037      2910      2847      2758      2513      2486      5703      6019     11894     12394     16419     16877
dram[4]:       3186      2546      3646      2783      3968      2984      3881      3105      3328      2428     41770      6695     15833     12361     22044     17657
dram[5]:       2380      2447      2638      2772      3006      3086      2867      2857      2448      2494      6210      6332     11777     12184     17113     16741
maximum mf latency per bank:
dram[0]:        898       928       952       884      1069       874       945       873       894       879       831       905       901       940       942       907
dram[1]:        969       932       863       944      1028       864       913       906       993       893      1119       925      1020       927       940       987
dram[2]:        956      1103       850       814       890       793       930      1088       961       907       989       982       934       894       945       932
dram[3]:        918      1046      1125       954       934       953       962       893       981       957       855       922       917       862       947       962
dram[4]:       1080      1058      1061       929      1063       961       998       869      1151      1122      1119       880      1089      1018      1141       962
dram[5]:        885      1164       836       904       873      1057       927       931       963       837       982       903       892       891       976       953

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=812712 n_nop=789791 n_act=2426 n_pre=2410 n_req=9492 n_rd=15546 n_write=2539 bw_util=0.04451
n_activity=147731 dram_eff=0.2448
bk0: 936a 803688i bk1: 964a 803520i bk2: 970a 802774i bk3: 1014a 801489i bk4: 960a 804273i bk5: 952a 803762i bk6: 1160a 802446i bk7: 1104a 802095i bk8: 1060a 803131i bk9: 1082a 803176i bk10: 974a 803914i bk11: 986a 803628i bk12: 844a 806105i bk13: 880a 805655i bk14: 822a 807868i bk15: 838a 808094i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.111304
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=812712 n_nop=788263 n_act=2719 n_pre=2703 n_req=10011 n_rd=16304 n_write=2723 bw_util=0.04682
n_activity=160663 dram_eff=0.2369
bk0: 1002a 803234i bk1: 1038a 802558i bk2: 994a 802546i bk3: 996a 802790i bk4: 1006a 803816i bk5: 1026a 803602i bk6: 1170a 802240i bk7: 1194a 801580i bk8: 1148a 801917i bk9: 1088a 802350i bk10: 1046a 803414i bk11: 1012a 803119i bk12: 900a 806291i bk13: 874a 806941i bk14: 896a 807725i bk15: 914a 808120i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0699768
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=812712 n_nop=789428 n_act=2487 n_pre=2471 n_req=9624 n_rd=15788 n_write=2538 bw_util=0.0451
n_activity=149814 dram_eff=0.2447
bk0: 1008a 802784i bk1: 968a 802516i bk2: 992a 802879i bk3: 970a 803142i bk4: 910a 804772i bk5: 964a 804978i bk6: 1096a 802803i bk7: 1096a 803178i bk8: 1092a 802684i bk9: 1132a 801540i bk10: 1032a 803491i bk11: 1034a 803151i bk12: 902a 805850i bk13: 884a 806154i bk14: 862a 807902i bk15: 846a 808072i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0997783
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=812712 n_nop=788907 n_act=2618 n_pre=2602 n_req=9788 n_rd=15856 n_write=2729 bw_util=0.04574
n_activity=154302 dram_eff=0.2409
bk0: 976a 803095i bk1: 1032a 802349i bk2: 1004a 802491i bk3: 1008a 803047i bk4: 916a 805347i bk5: 976a 804392i bk6: 1096a 803422i bk7: 1106a 803150i bk8: 1098a 802723i bk9: 1098a 801507i bk10: 1046a 802802i bk11: 1010a 802488i bk12: 872a 806413i bk13: 878a 806588i bk14: 870a 807720i bk15: 870a 808222i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0681976
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=812712 n_nop=790661 n_act=2213 n_pre=2197 n_req=9225 n_rd=15360 n_write=2281 bw_util=0.04341
n_activity=144514 dram_eff=0.2441
bk0: 956a 804054i bk1: 950a 804457i bk2: 942a 803153i bk3: 966a 803571i bk4: 966a 804215i bk5: 964a 804193i bk6: 1070a 803183i bk7: 996a 804332i bk8: 1096a 803353i bk9: 1082a 802525i bk10: 1002a 804537i bk11: 962a 803609i bk12: 880a 806018i bk13: 864a 805475i bk14: 860a 807866i bk15: 804a 808521i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.111064
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=812712 n_nop=789345 n_act=2577 n_pre=2561 n_req=9560 n_rd=15724 n_write=2505 bw_util=0.04486
n_activity=149724 dram_eff=0.2435
bk0: 994a 804139i bk1: 986a 801933i bk2: 1016a 802198i bk3: 990a 802063i bk4: 944a 803576i bk5: 970a 804175i bk6: 1054a 803358i bk7: 1084a 802854i bk8: 1106a 801898i bk9: 1090a 801635i bk10: 1020a 803182i bk11: 1020a 803122i bk12: 890a 806459i bk13: 888a 805927i bk14: 812a 808616i bk15: 860a 807647i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0827735

========= L2 cache stats =========
L2_cache_bank[0]: Access = 67328, Miss = 3863, Miss_rate = 0.057, Pending_hits = 12, Reservation_fails = 415
L2_cache_bank[1]: Access = 68196, Miss = 3910, Miss_rate = 0.057, Pending_hits = 12, Reservation_fails = 742
L2_cache_bank[2]: Access = 67874, Miss = 4081, Miss_rate = 0.060, Pending_hits = 15, Reservation_fails = 109
L2_cache_bank[3]: Access = 69100, Miss = 4071, Miss_rate = 0.059, Pending_hits = 13, Reservation_fails = 1
L2_cache_bank[4]: Access = 67260, Miss = 3947, Miss_rate = 0.059, Pending_hits = 7, Reservation_fails = 120
L2_cache_bank[5]: Access = 67927, Miss = 3947, Miss_rate = 0.058, Pending_hits = 18, Reservation_fails = 541
L2_cache_bank[6]: Access = 68353, Miss = 3939, Miss_rate = 0.058, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[7]: Access = 68509, Miss = 3989, Miss_rate = 0.058, Pending_hits = 9, Reservation_fails = 1
L2_cache_bank[8]: Access = 107766, Miss = 3886, Miss_rate = 0.036, Pending_hits = 5, Reservation_fails = 277
L2_cache_bank[9]: Access = 68537, Miss = 3794, Miss_rate = 0.055, Pending_hits = 9, Reservation_fails = 633
L2_cache_bank[10]: Access = 68850, Miss = 3918, Miss_rate = 0.057, Pending_hits = 15, Reservation_fails = 15
L2_cache_bank[11]: Access = 68754, Miss = 3944, Miss_rate = 0.057, Pending_hits = 11, Reservation_fails = 0
L2_total_cache_accesses = 858454
L2_total_cache_misses = 47289
L2_total_cache_miss_rate = 0.0551
L2_total_cache_pending_hits = 136
L2_total_cache_reservation_fails = 2854
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 403560
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 41878
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2515
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 407408
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 101
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5406
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.276
L2_cache_fill_port_util = 0.026

icnt_total_pkts_mem_to_simt=2640580
icnt_total_pkts_simt_to_mem=1272010
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.85204
	minimum = 6
	maximum = 32
Network latency average = 9.12653
	minimum = 6
	maximum = 27
Slowest packet = 1716170
Flit latency average = 7.63129
	minimum = 6
	maximum = 23
Slowest flit = 3910140
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.025633
	minimum = 0.019774 (at node 8)
	maximum = 0.0310734 (at node 16)
Accepted packet rate average = 0.025633
	minimum = 0.019774 (at node 8)
	maximum = 0.0310734 (at node 16)
Injected flit rate average = 0.0768989
	minimum = 0.019774 (at node 8)
	maximum = 0.155367 (at node 16)
Accepted flit rate average= 0.0768989
	minimum = 0.0268362 (at node 15)
	maximum = 0.127119 (at node 10)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.7112 (9 samples)
	minimum = 6 (9 samples)
	maximum = 296.778 (9 samples)
Network latency average = 20.6023 (9 samples)
	minimum = 6 (9 samples)
	maximum = 249.444 (9 samples)
Flit latency average = 16.138 (9 samples)
	minimum = 6 (9 samples)
	maximum = 246.889 (9 samples)
Fragmentation average = 0.0252775 (9 samples)
	minimum = 0 (9 samples)
	maximum = 142.111 (9 samples)
Injected packet rate average = 0.0534612 (9 samples)
	minimum = 0.0417429 (9 samples)
	maximum = 0.100843 (9 samples)
Accepted packet rate average = 0.0534612 (9 samples)
	minimum = 0.0417429 (9 samples)
	maximum = 0.100843 (9 samples)
Injected flit rate average = 0.128545 (9 samples)
	minimum = 0.057883 (9 samples)
	maximum = 0.251056 (9 samples)
Accepted flit rate average = 0.128545 (9 samples)
	minimum = 0.0735455 (9 samples)
	maximum = 0.230273 (9 samples)
Injected packet size average = 2.40445 (9 samples)
Accepted packet size average = 2.40445 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 27 sec (327 sec)
gpgpu_simulation_rate = 51404 (inst/sec)
gpgpu_simulation_rate = 1882 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 9 times
Processing time: 326677.312500 (ms)
Result stored in result.txt
