lbl_80A27A84:
/* 80A27A84 00000000  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80A27A88 00000004  7C 08 02 A6 */	mflr r0
/* 80A27A8C 00000008  90 01 00 14 */	stw r0, 0x14(r1)
/* 80A27A90 0000000C  93 E1 00 0C */	stw r31, 0xc(r1)
/* 80A27A94 00000010  93 C1 00 08 */	stw r30, 8(r1)
/* 80A27A98 00000014  7C 7E 1B 78 */	mr r30, r3
/* 80A27A9C 00000018  7C 9F 23 78 */	mr r31, r4
/* 80A27AA0 0000001C  38 00 FF FF */	li r0, -1
/* 80A27AA4 00000020  B0 03 14 04 */	sth r0, 0x1404(r3)
/* 80A27AA8 00000024  38 7E 14 08 */	addi r3, r30, 0x1408
/* 80A27AAC 00000028  4B 93 A5 6C */	b __ptmf_test
/* 80A27AB0 0000002C  2C 03 00 00 */	cmpwi r3, 0
/* 80A27AB4 00000030  41 82 00 18 */	beq lbl_80A27ACC
/* 80A27AB8 00000034  7F C3 F3 78 */	mr r3, r30
/* 80A27ABC 00000038  38 80 00 00 */	li r4, 0
/* 80A27AC0 0000003C  39 9E 14 08 */	addi r12, r30, 0x1408
/* 80A27AC4 00000040  4B 93 A5 C0 */	b __ptmf_scall
/* 80A27AC8 00000044  60 00 00 00 */	nop 
lbl_80A27ACC:
/* 80A27ACC 00000000  38 00 00 00 */	li r0, 0
/* 80A27AD0 00000004  B0 1E 14 04 */	sth r0, 0x1404(r30)
/* 80A27AD4 00000008  80 7F 00 00 */	lwz r3, 0(r31)
/* 80A27AD8 0000000C  80 1F 00 04 */	lwz r0, 4(r31)
/* 80A27ADC 00000010  90 7E 14 08 */	stw r3, 0x1408(r30)
/* 80A27AE0 00000014  90 1E 14 0C */	stw r0, 0x140c(r30)
/* 80A27AE4 00000018  80 1F 00 08 */	lwz r0, 8(r31)
/* 80A27AE8 0000001C  90 1E 14 10 */	stw r0, 0x1410(r30)
/* 80A27AEC 00000020  38 7E 14 08 */	addi r3, r30, 0x1408
/* 80A27AF0 00000024  4B 93 A5 28 */	b __ptmf_test
/* 80A27AF4 00000028  2C 03 00 00 */	cmpwi r3, 0
/* 80A27AF8 0000002C  41 82 00 18 */	beq lbl_80A27B10
/* 80A27AFC 00000030  7F C3 F3 78 */	mr r3, r30
/* 80A27B00 00000034  38 80 00 00 */	li r4, 0
/* 80A27B04 00000038  39 9E 14 08 */	addi r12, r30, 0x1408
/* 80A27B08 0000003C  4B 93 A5 7C */	b __ptmf_scall
/* 80A27B0C 00000040  60 00 00 00 */	nop 
lbl_80A27B10:
/* 80A27B10 00000000  38 60 00 01 */	li r3, 1
/* 80A27B14 00000004  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 80A27B18 00000008  83 C1 00 08 */	lwz r30, 8(r1)
/* 80A27B1C 0000000C  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80A27B20 00000010  7C 08 03 A6 */	mtlr r0
/* 80A27B24 00000014  38 21 00 10 */	addi r1, r1, 0x10
/* 80A27B28 00000018  4E 80 00 20 */	blr 
