FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"LVDS_IN_P";
2"UN$1$DS90LV019$I1$GND";
3"LVDS_IN_N";
%"DS90LV019"
"1","(-600,3300)","0","misc","I1";
;
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,200,125,-175";
"VCC"2;
"GND"2;
"ROUT"0;
"RE"0;
"RI* \B"3;
"RI"1;
"DOUT* \B"0;
"DOUT"0;
"DE"0;
"DIN"0;
%"INPORT"
"1","(-1475,3275)","0","standard","I2";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"1;
%"INPORT"
"1","(-1475,3200)","0","standard","I3";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"3;
END.
