<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: \CTU_CAN_FD_RTL.vcs_PSL_mx_CTU_CAN_FD_RTL_BIT_SEGMENT_METER_RTL_psl </title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_\CTU_CAN_FD_RTL.vcs_PSL_mx_CTU_CAN_FD_RTL_BIT_SEGMENT_METER_RTL_psl '>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_\\CTU_CAN_FD_RTL.vcs_PSL_mx_CTU_CAN_FD_RTL_BIT_SEGMENT_METER_RTL_psl ')">\CTU_CAN_FD_RTL.vcs_PSL_mx_CTU_CAN_FD_RTL_BIT_SEGMENT_METER_RTL_psl </a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod392.html#Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod392.html#Assert" >100.00</a></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/oille/Downloads/ctucanfd_ip_core/src/prescaler/bit_segment_meter.vhd')">/home/oille/Downloads/ctucanfd_ip_core/src/prescaler/bit_segment_meter.vhd</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod392.html#inst_tag_2616"  onclick="showContent('inst_tag_2616')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.PRESCALER_INST.BIT_SEGMENT_METER_NBT_INST.INLINED_PSL</a></td>
<td class="s9 cl rt"> 96.97</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod392.html#inst_tag_2616_Toggle" > 93.94</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod392.html#inst_tag_2616_Assert" >100.00</a></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod392.html#inst_tag_2615"  onclick="showContent('inst_tag_2615')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.PRESCALER_INST.BIT_SEGMENT_METER_DBT_INST.INLINED_PSL</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod392.html#inst_tag_2615_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod392.html#inst_tag_2615_Assert" >100.00</a></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod392.html#inst_tag_2617"  onclick="showContent('inst_tag_2617')">TB_TOP_CTU_CAN_FD.DUT.PRESCALER_INST.BIT_SEGMENT_METER_DBT_INST.INLINED_PSL<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod392.html#inst_tag_2618"  onclick="showContent('inst_tag_2618')">TB_TOP_CTU_CAN_FD.DUT.PRESCALER_INST.BIT_SEGMENT_METER_NBT_INST.INLINED_PSL<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_2616'>
<hr>
<a name="inst_tag_2616"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_2616" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.PRESCALER_INST.BIT_SEGMENT_METER_NBT_INST.INLINED_PSL</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.97</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod392.html#inst_tag_2616_Toggle" > 93.94</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod392.html#inst_tag_2616_Assert" >100.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.97</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 93.94</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 96.97</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 99.28</td>
<td class="s8 cl rt"> 88.60</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod103.html#inst_tag_397" >BIT_SEGMENT_METER_NBT_INST</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_2615'>
<hr>
<a name="inst_tag_2615"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_2615" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.PRESCALER_INST.BIT_SEGMENT_METER_DBT_INST.INLINED_PSL</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod392.html#inst_tag_2615_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod392.html#inst_tag_2615_Assert" >100.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 97.61</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 99.28</td>
<td class="s9 cl rt"> 91.18</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod103.html#inst_tag_398" >BIT_SEGMENT_METER_DBT_INST</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_\CTU_CAN_FD_RTL.vcs_PSL_mx_CTU_CAN_FD_RTL_BIT_SEGMENT_METER_RTL_psl '>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod392.html" >\CTU_CAN_FD_RTL.vcs_PSL_mx_CTU_CAN_FD_RTL_BIT_SEGMENT_METER_RTL_psl </a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">21</td>
<td class="rt">21</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">66</td>
<td class="rt">66</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">33</td>
<td class="rt">33</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">33</td>
<td class="rt">33</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">21</td>
<td class="rt">21</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">66</td>
<td class="rt">66</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">33</td>
<td class="rt">33</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">33</td>
<td class="rt">33</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>EXP_SEG_LENGTH_CE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>USE_BASIC_SEGM_LENGTH</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IS_TSEG1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RESYNC_EDGE_VALID</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PHASE_ERR[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SJW[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IS_TSEG2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>EXIT_SEGM_REQ</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>EXIT_PH2_IMMEDIATE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>EXIT_SEGM_REGULAR_TSEG1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>EXIT_SEGM_REGULAR_TSEG2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>VCS_PSL_MX_0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>VCS_PSL_MX_1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>VCS_PSL_MX_2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>VCS_PSL_MX_3</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>VCS_PSL_MX_4</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>VCS_PSL_MX_5</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>VCS_PSL_MX_6</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>VCS_PSL_MX_7</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>VCS_PSL_MX_8</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Assert"></a>
Assert Coverage for Module : <a href="mod392.html" >\CTU_CAN_FD_RTL.vcs_PSL_mx_CTU_CAN_FD_RTL_BIT_SEGMENT_METER_RTL_psl </a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Attempted</th><th nowrap width=80>Percent</th><th nowrap width=80>Succeeded/Matched</th><th nowrap width=80>Percent</th></tr><tr>
<td class="wht cl"><a href="#1296672553" >Assertions</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><a href="#562580030" >Cover properties</a></td>
<td class="wht cl rt">9</td>
<td class="s10 cl rt">9</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">9</td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl"><a href="#1770676317" >Cover sequences</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><b>Total</b></td>
<td class="wht cl rt">9</td>
<td class="s10 cl rt">9</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">9</td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<br clear=all>
<a name="562580030"></a>
<b>Cover Directives for Properties: Details</b><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">Name</td><td>Attempts</td><td>Matches</td><td>Incomplete</td></tr><tr>
<td class="wht cl"><a name="49236178"></a>
EXIT_SEGM_IMMEDIATE_COV</td>
<td class="s9 cl rt">1469909094</td>
<td class="s9 cl rt">23463</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1266507722"></a>
EXIT_SEGM_REGULAR_TSEG1_COV</td>
<td class="s9 cl rt">1469909094</td>
<td class="s9 cl rt">16058508</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1280757867"></a>
EXIT_SEGM_REGULAR_TSEG2_COV</td>
<td class="s9 cl rt">1469909094</td>
<td class="s9 cl rt">15091818</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="753525292"></a>
NEG_RESYNC_E_EQUAL_SJW_COV</td>
<td class="s9 cl rt">1469909094</td>
<td class="s9 cl rt">1156</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="366962913"></a>
NEG_RESYNC_E_LESS_THAN_SJW_COV</td>
<td class="s9 cl rt">1469909094</td>
<td class="s9 cl rt">21568</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="623374749"></a>
NEG_RESYNC_E_MORE_THAN_SJW_COV</td>
<td class="s9 cl rt">1469909094</td>
<td class="s9 cl rt">22078</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1713365400"></a>
POS_RESYNC_E_EQUAL_SJW_COV</td>
<td class="s9 cl rt">1469909094</td>
<td class="s9 cl rt">2847</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1461113691"></a>
POS_RESYNC_E_LESS_THAN_SJW_COV</td>
<td class="s9 cl rt">1469909094</td>
<td class="s9 cl rt">729651</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1204701855"></a>
POS_RESYNC_E_MORE_THAN_SJW_COV</td>
<td class="s9 cl rt">1469909094</td>
<td class="s9 cl rt">1500</td>
<td class="wht cl rt">0</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_2616'>
<a name="inst_tag_2616_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod392.html#inst_tag_2616" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.PRESCALER_INST.BIT_SEGMENT_METER_NBT_INST.INLINED_PSL</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Totals</td>
<td class="rt">21</td>
<td class="rt">19</td>
<td class="rt">90.48 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">66</td>
<td class="rt">62</td>
<td class="rt">93.94 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">33</td>
<td class="rt">32</td>
<td class="rt">96.97 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">33</td>
<td class="rt">30</td>
<td class="rt">90.91 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s9">
<td>Ports</td>
<td class="rt">21</td>
<td class="rt">19</td>
<td class="rt">90.48 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">66</td>
<td class="rt">62</td>
<td class="rt">93.94 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">33</td>
<td class="rt">32</td>
<td class="rt">96.97 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">33</td>
<td class="rt">30</td>
<td class="rt">90.91 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>EXP_SEG_LENGTH_CE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>USE_BASIC_SEGM_LENGTH</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IS_TSEG1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RESYNC_EDGE_VALID</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PHASE_ERR[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PHASE_ERR[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SJW[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SJW[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IS_TSEG2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>EXIT_SEGM_REQ</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>EXIT_PH2_IMMEDIATE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>EXIT_SEGM_REGULAR_TSEG1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>EXIT_SEGM_REGULAR_TSEG2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>VCS_PSL_MX_0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>VCS_PSL_MX_1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>VCS_PSL_MX_2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>VCS_PSL_MX_3</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>VCS_PSL_MX_4</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>VCS_PSL_MX_5</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>VCS_PSL_MX_6</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>VCS_PSL_MX_7</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>VCS_PSL_MX_8</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_2616_Assert"></a>
<b>Assert Coverage for Instance : <a href="mod392.html#inst_tag_2616" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.PRESCALER_INST.BIT_SEGMENT_METER_NBT_INST.INLINED_PSL</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Attempted</th><th nowrap width=80>Percent</th><th nowrap width=80>Succeeded/Matched</th><th nowrap width=80>Percent</th></tr><tr>
<td class="wht cl"><a href="#1270716473" >Assertions</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><a href="#2112179268" >Cover properties</a></td>
<td class="wht cl rt">9</td>
<td class="s10 cl rt">9</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">9</td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl"><a href="#987127807" >Cover sequences</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><b>Total</b></td>
<td class="wht cl rt">9</td>
<td class="s10 cl rt">9</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">9</td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<br clear=all>
<a name="2112179268"></a>
<b>Cover Directives for Properties: Details</b><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">Name</td><td>Attempts</td><td>Matches</td><td>Incomplete</td></tr><tr>
<td class="wht cl"><a name="160666160"></a>
EXIT_SEGM_IMMEDIATE_COV</td>
<td class="s9 cl rt">29154311</td>
<td class="s9 cl rt">593</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="981639500"></a>
EXIT_SEGM_REGULAR_TSEG1_COV</td>
<td class="s9 cl rt">29154311</td>
<td class="s9 cl rt">1048162</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1781214029"></a>
EXIT_SEGM_REGULAR_TSEG2_COV</td>
<td class="s9 cl rt">29154311</td>
<td class="s9 cl rt">1034849</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1801192726"></a>
NEG_RESYNC_E_EQUAL_SJW_COV</td>
<td class="s9 cl rt">29154311</td>
<td class="s9 cl rt">45</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1456475651"></a>
NEG_RESYNC_E_LESS_THAN_SJW_COV</td>
<td class="s9 cl rt">29154311</td>
<td class="s9 cl rt">528</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2068228415"></a>
NEG_RESYNC_E_MORE_THAN_SJW_COV</td>
<td class="s9 cl rt">29154311</td>
<td class="s9 cl rt">25</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1584470438"></a>
POS_RESYNC_E_EQUAL_SJW_COV</td>
<td class="s9 cl rt">29154311</td>
<td class="s9 cl rt">18</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1929187513"></a>
POS_RESYNC_E_LESS_THAN_SJW_COV</td>
<td class="s9 cl rt">29154311</td>
<td class="s9 cl rt">71730</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1317434749"></a>
POS_RESYNC_E_MORE_THAN_SJW_COV</td>
<td class="s9 cl rt">29154311</td>
<td class="s9 cl rt">6</td>
<td class="wht cl rt">0</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_2615'>
<a name="inst_tag_2615_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod392.html#inst_tag_2615" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.PRESCALER_INST.BIT_SEGMENT_METER_DBT_INST.INLINED_PSL</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">21</td>
<td class="rt">21</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">66</td>
<td class="rt">66</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">33</td>
<td class="rt">33</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">33</td>
<td class="rt">33</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">21</td>
<td class="rt">21</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">66</td>
<td class="rt">66</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">33</td>
<td class="rt">33</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">33</td>
<td class="rt">33</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>EXP_SEG_LENGTH_CE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>USE_BASIC_SEGM_LENGTH</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IS_TSEG1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RESYNC_EDGE_VALID</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PHASE_ERR[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SJW[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IS_TSEG2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>EXIT_SEGM_REQ</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>EXIT_PH2_IMMEDIATE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>EXIT_SEGM_REGULAR_TSEG1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>EXIT_SEGM_REGULAR_TSEG2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>VCS_PSL_MX_0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>VCS_PSL_MX_1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>VCS_PSL_MX_2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>VCS_PSL_MX_3</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>VCS_PSL_MX_4</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>VCS_PSL_MX_5</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>VCS_PSL_MX_6</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>VCS_PSL_MX_7</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>VCS_PSL_MX_8</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_2615_Assert"></a>
<b>Assert Coverage for Instance : <a href="mod392.html#inst_tag_2615" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.PRESCALER_INST.BIT_SEGMENT_METER_DBT_INST.INLINED_PSL</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Attempted</th><th nowrap width=80>Percent</th><th nowrap width=80>Succeeded/Matched</th><th nowrap width=80>Percent</th></tr><tr>
<td class="wht cl"><a href="#767984131" >Assertions</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><a href="#1609446926" >Cover properties</a></td>
<td class="wht cl rt">9</td>
<td class="s10 cl rt">9</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">9</td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl"><a href="#484395465" >Cover sequences</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><b>Total</b></td>
<td class="wht cl rt">9</td>
<td class="s10 cl rt">9</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">9</td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<br clear=all>
<a name="1609446926"></a>
<b>Cover Directives for Properties: Details</b><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">Name</td><td>Attempts</td><td>Matches</td><td>Incomplete</td></tr><tr>
<td class="wht cl"><a name="342066182"></a>
EXIT_SEGM_IMMEDIATE_COV</td>
<td class="s9 cl rt">29154311</td>
<td class="s9 cl rt">170</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="478907158"></a>
EXIT_SEGM_REGULAR_TSEG1_COV</td>
<td class="s9 cl rt">29154311</td>
<td class="s9 cl rt">522282</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1278481687"></a>
EXIT_SEGM_REGULAR_TSEG2_COV</td>
<td class="s9 cl rt">29154311</td>
<td class="s9 cl rt">373555</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1298460384"></a>
NEG_RESYNC_E_EQUAL_SJW_COV</td>
<td class="s9 cl rt">29154311</td>
<td class="s9 cl rt">42</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="953743309"></a>
NEG_RESYNC_E_LESS_THAN_SJW_COV</td>
<td class="s9 cl rt">29154311</td>
<td class="s9 cl rt">12</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1565496073"></a>
NEG_RESYNC_E_MORE_THAN_SJW_COV</td>
<td class="s9 cl rt">29154311</td>
<td class="s9 cl rt">544</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2087202780"></a>
POS_RESYNC_E_EQUAL_SJW_COV</td>
<td class="s9 cl rt">29154311</td>
<td class="s9 cl rt">715</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1863047441"></a>
POS_RESYNC_E_LESS_THAN_SJW_COV</td>
<td class="s9 cl rt">29154311</td>
<td class="s9 cl rt">70721</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1820167091"></a>
POS_RESYNC_E_MORE_THAN_SJW_COV</td>
<td class="s9 cl rt">29154311</td>
<td class="s9 cl rt">318</td>
<td class="wht cl rt">0</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_2615">
    <li>
      <a href="#inst_tag_2615_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_2615_Assert">Assert</a>    </li>
  </ul>
  <ul name="inst_tag_2616">
    <li>
      <a href="#inst_tag_2616_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_2616_Assert">Assert</a>    </li>
  </ul>
  <ul name="tag_\CTU_CAN_FD_RTL.vcs_PSL_mx_CTU_CAN_FD_RTL_BIT_SEGMENT_METER_RTL_psl ">
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Assert">Assert</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
