;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-130
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	SUB @121, @-106
	SUB @9, @2
	SPL 0, <2
	SUB @121, @-106
	CMP @128, 162
	CMP @121, 103
	CMP @121, 103
	SUB @121, @-106
	SLT 30, 9
	CMP @0, @2
	ADD <211, @60
	JMP -111, @-20
	SUB @0, @2
	SLT 12, @10
	SPL 0, <2
	CMP @121, 103
	JMZ 312, 610
	SUB @0, @12
	SLT @-8, <-20
	ADD 30, 9
	SUB -207, <-130
	JMP -111, @-20
	JMP <121, 103
	SLT 19, 20
	SUB @0, @2
	JMZ <128, 162
	SPL 0, <2
	SUB #12, @200
	SUB @-351, @106
	SUB @0, @12
	SLT @-8, <-20
	SLT @0, @2
	SLT 30, 9
	ADD 30, 9
	MOV -11, <-920
	DJN -1, @-20
	DJN -1, @-20
	CMP @0, @2
	SLT 10, 20
	SLT 1, 21
	CMP -207, <-130
	ADD -8, <-20
	SPL 0, <402
	CMP -207, <-130
	MOV -1, <-20
	CMP -207, <-130
	MOV -1, <-20
