<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\wks\ework\FPGA\TangNano\20k\TangNanoMCS4\TangNanoMCS4_project\src\gowin_rpll\gowin_rpll.v<br>
D:\wks\ework\FPGA\TangNano\20k\TangNanoMCS4\TangNanoMCS4_project\src\pm.v<br>
D:\wks\ework\FPGA\TangNano\20k\TangNanoMCS4\TangNanoMCS4_project\src\ram.v<br>
D:\wks\ework\FPGA\TangNano\20k\TangNanoMCS4\TangNanoMCS4_project\src\rom.v<br>
D:\wks\ework\FPGA\TangNano\20k\TangNanoMCS4\TangNanoMCS4_project\src\top.v<br>
D:\wks\ework\FPGA\TangNano\20k\TangNanoMCS4\TangNanoMCS4_project\src\ws2812.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.11 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Jun 14 10:43:21 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.171s, Elapsed time = 0h 0m 0.276s, Peak memory usage = 70.227MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.033s, Peak memory usage = 70.227MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.008s, Peak memory usage = 70.227MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.037s, Peak memory usage = 70.227MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 70.227MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 70.227MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 70.227MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 70.227MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.045s, Peak memory usage = 70.227MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.01s, Peak memory usage = 70.227MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.007s, Peak memory usage = 70.227MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 83.461MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.072s, Peak memory usage = 83.461MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.124s, Peak memory usage = 83.461MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 83.461MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>34</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>31</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>13</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>18</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>213</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>53</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>92</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>18</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>9</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>24</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFN</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFNE</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFNS</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFNR</td>
<td>3</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>594</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>68</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>279</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>247</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>20</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>20</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>32</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>32</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>11</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>11</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>34</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>32</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>817(605 LUTs, 20 ALUs, 32 SSRAMs) / 20736</td>
<td>4%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>213 / 15750</td>
<td>2%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 15750</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>213 / 15750</td>
<td>2%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>34 / 46</td>
<td>74%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.0</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>sys_clk_ibuf/I </td>
</tr>
<tr>
<td>cnt_ptom[3]</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>cnt_ptom_3_s0/Q </td>
</tr>
<tr>
<td>clk2_d</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk2_s3/Q </td>
</tr>
<tr>
<td>clk1_d</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk1_s3/Q </td>
</tr>
<tr>
<td>pll_clkgen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>14.815</td>
<td>67.5</td>
<td>0.000</td>
<td>7.407</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>pll_clkgen/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>pll_clkgen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>14.815</td>
<td>67.5</td>
<td>0.000</td>
<td>7.407</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>pll_clkgen/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>pll_clkgen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>29.630</td>
<td>33.8</td>
<td>0.000</td>
<td>14.815</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>pll_clkgen/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>pll_clkgen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>44.444</td>
<td>22.5</td>
<td>0.000</td>
<td>22.222</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>pll_clkgen/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>27.0(MHz)</td>
<td>195.5(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>cnt_ptom[3]</td>
<td>100.0(MHz)</td>
<td>403.6(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clk2_d</td>
<td>100.0(MHz)</td>
<td>96.9(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>clk1_d</td>
<td>100.0(MHz)</td>
<td>771.6(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>pll_clkgen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>67.5(MHz)</td>
<td>771.6(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.161</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.363</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>pm/mem_0_pm_data[0]_ADBREG_G_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dout_n_3_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2_d[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2_d[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk2_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>228</td>
<td>clk2_s3/Q</td>
</tr>
<tr>
<td>0.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>pm/mem_0_pm_data[0]_ADBREG_G_14_s0/CLK</td>
</tr>
<tr>
<td>0.412</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>pm/mem_0_pm_data[0]_ADBREG_G_14_s0/Q</td>
</tr>
<tr>
<td>0.649</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>opa_2_s12/I1</td>
</tr>
<tr>
<td>1.204</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>opa_2_s12/F</td>
</tr>
<tr>
<td>1.441</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>doe_d_s7/I1</td>
</tr>
<tr>
<td>1.996</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>doe_d_s7/F</td>
</tr>
<tr>
<td>2.233</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>doe_d_s4/I1</td>
</tr>
<tr>
<td>2.788</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>doe_d_s4/F</td>
</tr>
<tr>
<td>3.025</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>doe_d_s0/I1</td>
</tr>
<tr>
<td>3.580</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>doe_d_s0/F</td>
</tr>
<tr>
<td>3.817</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n203_s10/I0</td>
</tr>
<tr>
<td>4.334</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n203_s10/F</td>
</tr>
<tr>
<td>4.571</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n203_s8/I1</td>
</tr>
<tr>
<td>5.126</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n203_s8/F</td>
</tr>
<tr>
<td>5.363</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dout_n_3_s4/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk2_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>228</td>
<td>clk2_s3/Q</td>
</tr>
<tr>
<td>5.237</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dout_n_3_s4/CLK</td>
</tr>
<tr>
<td>5.202</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>dout_n_3_s4</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.057</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.292, 63.516%; route: 1.659, 32.008%; tC2Q: 0.232, 4.476%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>371.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>ram0/port_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2_d[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk2_d</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>228</td>
<td>clk2_s3/Q</td>
</tr>
<tr>
<td>370.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ram0/port_3_s0/CLK</td>
</tr>
<tr>
<td>370.412</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>36</td>
<td>ram0/port_3_s0/Q</td>
</tr>
<tr>
<td>370.649</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n365_s3/I1</td>
</tr>
<tr>
<td>371.204</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n365_s3/F</td>
</tr>
<tr>
<td>371.441</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>led_3_s2/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>371.053</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>371.233</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>led_3_s2/CLK</td>
</tr>
<tr>
<td>371.198</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>led_3_s2</td>
</tr>
<tr>
<td>371.163</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>led_3_s2</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.683</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.555, 44.013%; route: 0.474, 37.589%; tC2Q: 0.232, 18.398%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.176</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>371.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>ram0/port_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2_d[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk2_d</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>228</td>
<td>clk2_s3/Q</td>
</tr>
<tr>
<td>370.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ram0/port_0_s0/CLK</td>
</tr>
<tr>
<td>370.412</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>36</td>
<td>ram0/port_0_s0/Q</td>
</tr>
<tr>
<td>370.649</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n368_s3/I2</td>
</tr>
<tr>
<td>371.102</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n368_s3/F</td>
</tr>
<tr>
<td>371.339</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>led_0_s2/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>371.053</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>371.233</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>led_0_s2/CLK</td>
</tr>
<tr>
<td>371.198</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>led_0_s2</td>
</tr>
<tr>
<td>371.163</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>led_0_s2</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.683</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.453, 39.085%; route: 0.474, 40.898%; tC2Q: 0.232, 20.017%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.176</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>371.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>ram0/port_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2_d[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk2_d</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>228</td>
<td>clk2_s3/Q</td>
</tr>
<tr>
<td>370.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ram0/port_1_s0/CLK</td>
</tr>
<tr>
<td>370.412</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>36</td>
<td>ram0/port_1_s0/Q</td>
</tr>
<tr>
<td>370.649</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n367_s3/I2</td>
</tr>
<tr>
<td>371.102</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n367_s3/F</td>
</tr>
<tr>
<td>371.339</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>led_1_s2/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>371.053</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>371.233</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>led_1_s2/CLK</td>
</tr>
<tr>
<td>371.198</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>led_1_s2</td>
</tr>
<tr>
<td>371.163</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>led_1_s2</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.683</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.453, 39.085%; route: 0.474, 40.898%; tC2Q: 0.232, 20.017%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.176</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>371.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>ram0/port_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2_d[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk2_d</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>228</td>
<td>clk2_s3/Q</td>
</tr>
<tr>
<td>370.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ram0/port_2_s0/CLK</td>
</tr>
<tr>
<td>370.412</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>36</td>
<td>ram0/port_2_s0/Q</td>
</tr>
<tr>
<td>370.649</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n366_s3/I2</td>
</tr>
<tr>
<td>371.102</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n366_s3/F</td>
</tr>
<tr>
<td>371.339</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>led_2_s2/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>371.053</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>371.233</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>led_2_s2/CLK</td>
</tr>
<tr>
<td>371.198</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>led_2_s2</td>
</tr>
<tr>
<td>371.163</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>led_2_s2</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.683</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.453, 39.085%; route: 0.474, 40.898%; tC2Q: 0.232, 20.017%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
