# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
# Copyright (C) 2021 Texas Instruments Incorporated - http://www.ti.com/
%YAML 1.2
---
$id: "http://devicetree.org/schemas/pci/ti,am65-pci-ep.yaml#"
$schema: "http://devicetree.org/meta-schemas/core.yaml#"

title: TI AM65 PCI Endpoint

maintainers:
  - Kishon Vijay Abraham I <kishon@ti.com>

allOf:
  - $ref: "pci-ep.yaml#"

properties:
  compatible:
    enum:
      - ti,am654-pcie-ep

  reg:
    maxItems: 4

  reg-names:
    items:
      - const: app
      - const: dbics
      - const: addr_space
      - const: atu

  power-domains:
    maxItems: 1

  ti,syscon-pcie-mode:
    description: Phandle to the SYSCON entry required for configuring PCIe in RC or EP mode.
    $ref: /schemas/types.yaml#/definitions/phandle

  interrupts:
    minItems: 1

  phys:
    description:
      One per lane if more than one in the list. If only one PHY listed it must
      manage all lanes.
    minItems: 1
    maxItems: 2

  phy-names:
    items:
      - const: pcie-phy0

  dma-coherent: true

required:
  - compatible
  - reg
  - reg-names
  - max-link-speed
  - num-lanes
  - power-domains
  - ti,syscon-pcie-mode
  - phys
  - phy-names
  - dma-coherent

unevaluatedProperties: false

examples:
  - |
    #include <dt-bindings/interrupt-controller/arm-gic.h>
    #include <dt-bindings/interrupt-controller/irq.h>
    #include <dt-bindings/soc/ti,sci_pm_domain.h>
    #include <dt-bindings/gpio/gpio.h>
    #include <dt-bindings/phy/phy.h>

    bus {
        #address-cells = <2>;
        #size-cells = <2>;

        pcie0_ep: pcie-ep@5500000 {
                compatible = "ti,am654-pcie-ep";
                reg =  <0x0 0x5500000 0x0 0x1000>,
                       <0x0 0x5501000 0x0 0x1000>,
                       <0x0 0x10000000 0x0 0x8000000>,
                       <0x0 0x5506000 0x0 0x1000>;
                reg-names = "app", "dbics", "addr_space", "atu";
                power-domains = <&k3_pds 120 TI_SCI_PD_EXCLUSIVE>;
                ti,syscon-pcie-mode = <&pcie0_mode>;
                max-link-speed = <2>;
                num-lanes = <1>;
                phys = <&serdes1 PHY_TYPE_PCIE 0>;
                phy-names = "pcie-phy0";
                dma-coherent;
                interrupts = <GIC_SPI 340 IRQ_TYPE_EDGE_RISING>;
        };
    };
