Simulator report for lab41
Fri Nov 12 13:12:48 2021
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |main|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_vjd1:auto_generated|ALTSYNCRAM
  6. |main|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oj61:auto_generated|ALTSYNCRAM
  7. Coverage Summary
  8. Complete 1/0-Value Coverage
  9. Missing 1-Value Coverage
 10. Missing 0-Value Coverage
 11. Simulator INI Usage
 12. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 324 nodes    ;
; Simulation Coverage         ;      44.48 % ;
; Total Number of Transitions ; 6320         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Arria GX     ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; main.vwf   ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+------------------------------------------------------------------------------------------------------------+
; |main|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_vjd1:auto_generated|ALTSYNCRAM ;
+------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------------------------------------------+
; |main|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oj61:auto_generated|ALTSYNCRAM ;
+--------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      44.48 % ;
; Total nodes checked                                 ; 324          ;
; Total output ports checked                          ; 335          ;
; Total output ports with complete 1/0-value coverage ; 149          ;
; Total output ports with no 1/0-value coverage       ; 138          ;
; Total output ports with no 1-value coverage         ; 165          ;
; Total output ports with no 0-value coverage         ; 159          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                     ; Output Port Name                                                                                                              ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+
; |main|readROM                                                                                                                 ; |main|readROM                                                                                                                 ; pin_out          ;
; |main|clk                                                                                                                     ; |main|clk                                                                                                                     ; out              ;
; |main|data[7]                                                                                                                 ; |main|data[7]                                                                                                                 ; pin_out          ;
; |main|data[6]                                                                                                                 ; |main|data[6]                                                                                                                 ; pin_out          ;
; |main|data[3]                                                                                                                 ; |main|data[3]                                                                                                                 ; pin_out          ;
; |main|data[2]                                                                                                                 ; |main|data[2]                                                                                                                 ; pin_out          ;
; |main|data[1]                                                                                                                 ; |main|data[1]                                                                                                                 ; pin_out          ;
; |main|data[0]                                                                                                                 ; |main|data[0]                                                                                                                 ; pin_out          ;
; |main|data~0                                                                                                                  ; |main|data~0                                                                                                                  ; out0             ;
; |main|data~1                                                                                                                  ; |main|data~1                                                                                                                  ; out0             ;
; |main|data~4                                                                                                                  ; |main|data~4                                                                                                                  ; out0             ;
; |main|data~5                                                                                                                  ; |main|data~5                                                                                                                  ; out0             ;
; |main|data~6                                                                                                                  ; |main|data~6                                                                                                                  ; out0             ;
; |main|data~7                                                                                                                  ; |main|data~7                                                                                                                  ; out0             ;
; |main|control[1]                                                                                                              ; |main|control[1]                                                                                                              ; pin_out          ;
; |main|control[0]                                                                                                              ; |main|control[0]                                                                                                              ; pin_out          ;
; |main|address[8]                                                                                                              ; |main|address[8]                                                                                                              ; pin_out          ;
; |main|address[7]                                                                                                              ; |main|address[7]                                                                                                              ; pin_out          ;
; |main|address[5]                                                                                                              ; |main|address[5]                                                                                                              ; pin_out          ;
; |main|address[4]                                                                                                              ; |main|address[4]                                                                                                              ; pin_out          ;
; |main|address[3]                                                                                                              ; |main|address[3]                                                                                                              ; pin_out          ;
; |main|address[2]                                                                                                              ; |main|address[2]                                                                                                              ; pin_out          ;
; |main|address[1]                                                                                                              ; |main|address[1]                                                                                                              ; pin_out          ;
; |main|address[0]                                                                                                              ; |main|address[0]                                                                                                              ; pin_out          ;
; |main|mov                                                                                                                     ; |main|mov                                                                                                                     ; pin_out          ;
; |main|jmp                                                                                                                     ; |main|jmp                                                                                                                     ; pin_out          ;
; |main|eq5                                                                                                                     ; |main|eq5                                                                                                                     ; pin_out          ;
; |main|buffer[8]                                                                                                               ; |main|buffer[8]                                                                                                               ; pin_out          ;
; |main|buffer[7]                                                                                                               ; |main|buffer[7]                                                                                                               ; pin_out          ;
; |main|buffer[3]                                                                                                               ; |main|buffer[3]                                                                                                               ; pin_out          ;
; |main|buffer[1]                                                                                                               ; |main|buffer[1]                                                                                                               ; pin_out          ;
; |main|buffer[0]                                                                                                               ; |main|buffer[0]                                                                                                               ; pin_out          ;
; |main|buffer1[7]                                                                                                              ; |main|buffer1[7]                                                                                                              ; pin_out          ;
; |main|buffer1[6]                                                                                                              ; |main|buffer1[6]                                                                                                              ; pin_out          ;
; |main|buffer1[2]                                                                                                              ; |main|buffer1[2]                                                                                                              ; pin_out          ;
; |main|buffer1[0]                                                                                                              ; |main|buffer1[0]                                                                                                              ; pin_out          ;
; |main|buffer2[7]                                                                                                              ; |main|buffer2[7]                                                                                                              ; pin_out          ;
; |main|buffer2[6]                                                                                                              ; |main|buffer2[6]                                                                                                              ; pin_out          ;
; |main|buffer2[3]                                                                                                              ; |main|buffer2[3]                                                                                                              ; pin_out          ;
; |main|buffer2[1]                                                                                                              ; |main|buffer2[1]                                                                                                              ; pin_out          ;
; |main|POH:inst5|lpm_decode0:inst9|lpm_decode:lpm_decode_component|decode_dkf:auto_generated|w_anode14w[2]                     ; |main|POH:inst5|lpm_decode0:inst9|lpm_decode:lpm_decode_component|decode_dkf:auto_generated|w_anode14w[2]                     ; out0             ;
; |main|POH:inst5|lpm_decode0:inst9|lpm_decode:lpm_decode_component|decode_dkf:auto_generated|w_anode14w[1]                     ; |main|POH:inst5|lpm_decode0:inst9|lpm_decode:lpm_decode_component|decode_dkf:auto_generated|w_anode14w[1]                     ; out0             ;
; |main|POH:inst5|lpm_decode0:inst9|lpm_decode:lpm_decode_component|decode_dkf:auto_generated|w_anode30w[1]                     ; |main|POH:inst5|lpm_decode0:inst9|lpm_decode:lpm_decode_component|decode_dkf:auto_generated|w_anode30w[1]                     ; out0             ;
; |main|ROM:inst|inst6                                                                                                          ; |main|ROM:inst|inst6                                                                                                          ; regout           ;
; |main|ROM:inst|inst8                                                                                                          ; |main|ROM:inst|inst8                                                                                                          ; out0             ;
; |main|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oj61:auto_generated|ram_block1a0                      ; |main|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oj61:auto_generated|q_a[0]                            ; portadataout0    ;
; |main|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oj61:auto_generated|ram_block1a1                      ; |main|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oj61:auto_generated|q_a[1]                            ; portadataout0    ;
; |main|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oj61:auto_generated|ram_block1a2                      ; |main|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oj61:auto_generated|q_a[2]                            ; portadataout0    ;
; |main|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oj61:auto_generated|ram_block1a3                      ; |main|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oj61:auto_generated|q_a[3]                            ; portadataout0    ;
; |main|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oj61:auto_generated|ram_block1a6                      ; |main|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oj61:auto_generated|q_a[6]                            ; portadataout0    ;
; |main|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oj61:auto_generated|ram_block1a7                      ; |main|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oj61:auto_generated|q_a[7]                            ; portadataout0    ;
; |main|ROM:inst|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[7]                                                      ; |main|ROM:inst|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[7]                                                      ; out              ;
; |main|ROM:inst|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[6]                                                      ; |main|ROM:inst|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[6]                                                      ; out              ;
; |main|ROM:inst|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[3]                                                      ; |main|ROM:inst|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[3]                                                      ; out              ;
; |main|ROM:inst|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[2]                                                      ; |main|ROM:inst|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[2]                                                      ; out              ;
; |main|ROM:inst|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[1]                                                      ; |main|ROM:inst|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[1]                                                      ; out              ;
; |main|ROM:inst|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[0]                                                      ; |main|ROM:inst|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[0]                                                      ; out              ;
; |main|CU:inst6|inst3                                                                                                          ; |main|CU:inst6|inst3                                                                                                          ; out0             ;
; |main|CU:inst6|inst17                                                                                                         ; |main|CU:inst6|inst17                                                                                                         ; out0             ;
; |main|CU:inst6|inst11                                                                                                         ; |main|CU:inst6|inst11                                                                                                         ; out0             ;
; |main|CU:inst6|inst16                                                                                                         ; |main|CU:inst6|inst16                                                                                                         ; out0             ;
; |main|CU:inst6|lpm_dff3:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                ; |main|CU:inst6|lpm_dff3:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                ; regout           ;
; |main|CU:inst6|lpm_dff3:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                                ; |main|CU:inst6|lpm_dff3:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                                ; regout           ;
; |main|CU:inst6|lpm_dff3:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                                ; |main|CU:inst6|lpm_dff3:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                                ; regout           ;
; |main|CU:inst6|lpm_dff3:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                                ; |main|CU:inst6|lpm_dff3:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                                ; regout           ;
; |main|CU:inst6|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[7]                                                                ; |main|CU:inst6|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[7]                                                                ; regout           ;
; |main|CU:inst6|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[6]                                                                ; |main|CU:inst6|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[6]                                                                ; regout           ;
; |main|CU:inst6|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[3]                                                                ; |main|CU:inst6|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[3]                                                                ; regout           ;
; |main|CU:inst6|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[1]                                                                ; |main|CU:inst6|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[1]                                                                ; regout           ;
; |main|CU:inst6|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_u1j:auto_generated|counter_comb_bita0               ; |main|CU:inst6|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_u1j:auto_generated|counter_comb_bita0               ; sumout           ;
; |main|CU:inst6|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_u1j:auto_generated|counter_comb_bita0               ; |main|CU:inst6|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_u1j:auto_generated|counter_comb_bita0~COUT          ; cout             ;
; |main|CU:inst6|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_u1j:auto_generated|counter_comb_bita1               ; |main|CU:inst6|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_u1j:auto_generated|counter_comb_bita1               ; sumout           ;
; |main|CU:inst6|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_u1j:auto_generated|counter_comb_bita1               ; |main|CU:inst6|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_u1j:auto_generated|counter_comb_bita1~COUT          ; cout             ;
; |main|CU:inst6|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_u1j:auto_generated|counter_comb_bita2               ; |main|CU:inst6|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_u1j:auto_generated|counter_comb_bita2               ; sumout           ;
; |main|CU:inst6|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_u1j:auto_generated|counter_comb_bita2               ; |main|CU:inst6|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_u1j:auto_generated|counter_comb_bita2~COUT          ; cout             ;
; |main|CU:inst6|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_u1j:auto_generated|counter_comb_bita3               ; |main|CU:inst6|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_u1j:auto_generated|counter_comb_bita3               ; sumout           ;
; |main|CU:inst6|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_u1j:auto_generated|counter_comb_bita3               ; |main|CU:inst6|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_u1j:auto_generated|counter_comb_bita3~COUT          ; cout             ;
; |main|CU:inst6|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_u1j:auto_generated|counter_comb_bita4               ; |main|CU:inst6|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_u1j:auto_generated|counter_comb_bita4               ; sumout           ;
; |main|CU:inst6|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_u1j:auto_generated|counter_comb_bita4               ; |main|CU:inst6|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_u1j:auto_generated|counter_comb_bita4~COUT          ; cout             ;
; |main|CU:inst6|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_u1j:auto_generated|counter_comb_bita5               ; |main|CU:inst6|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_u1j:auto_generated|counter_comb_bita5               ; sumout           ;
; |main|CU:inst6|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_u1j:auto_generated|counter_comb_bita5               ; |main|CU:inst6|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_u1j:auto_generated|counter_comb_bita5~COUT          ; cout             ;
; |main|CU:inst6|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_u1j:auto_generated|counter_comb_bita6               ; |main|CU:inst6|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_u1j:auto_generated|counter_comb_bita6               ; sumout           ;
; |main|CU:inst6|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_u1j:auto_generated|counter_reg_bit1a[4]             ; |main|CU:inst6|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_u1j:auto_generated|safe_q[4]                        ; regout           ;
; |main|CU:inst6|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_u1j:auto_generated|counter_reg_bit1a[3]             ; |main|CU:inst6|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_u1j:auto_generated|safe_q[3]                        ; regout           ;
; |main|CU:inst6|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_u1j:auto_generated|counter_reg_bit1a[2]             ; |main|CU:inst6|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_u1j:auto_generated|safe_q[2]                        ; regout           ;
; |main|CU:inst6|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_u1j:auto_generated|counter_reg_bit1a[1]             ; |main|CU:inst6|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_u1j:auto_generated|safe_q[1]                        ; regout           ;
; |main|CU:inst6|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_u1j:auto_generated|counter_reg_bit1a[0]             ; |main|CU:inst6|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_u1j:auto_generated|safe_q[0]                        ; regout           ;
; |main|CU:inst6|lpm_bustri4:inst13|lpm_bustri:lpm_bustri_component|dout[8]                                                     ; |main|CU:inst6|lpm_bustri4:inst13|lpm_bustri:lpm_bustri_component|dout[8]                                                     ; out              ;
; |main|CU:inst6|lpm_bustri4:inst13|lpm_bustri:lpm_bustri_component|dout[5]                                                     ; |main|CU:inst6|lpm_bustri4:inst13|lpm_bustri:lpm_bustri_component|dout[5]                                                     ; out              ;
; |main|CU:inst6|lpm_bustri4:inst13|lpm_bustri:lpm_bustri_component|dout[4]                                                     ; |main|CU:inst6|lpm_bustri4:inst13|lpm_bustri:lpm_bustri_component|dout[4]                                                     ; out              ;
; |main|CU:inst6|lpm_bustri4:inst13|lpm_bustri:lpm_bustri_component|dout[3]                                                     ; |main|CU:inst6|lpm_bustri4:inst13|lpm_bustri:lpm_bustri_component|dout[3]                                                     ; out              ;
; |main|CU:inst6|lpm_bustri4:inst13|lpm_bustri:lpm_bustri_component|dout[2]                                                     ; |main|CU:inst6|lpm_bustri4:inst13|lpm_bustri:lpm_bustri_component|dout[2]                                                     ; out              ;
; |main|CU:inst6|lpm_bustri4:inst13|lpm_bustri:lpm_bustri_component|dout[1]                                                     ; |main|CU:inst6|lpm_bustri4:inst13|lpm_bustri:lpm_bustri_component|dout[1]                                                     ; out              ;
; |main|CU:inst6|lpm_bustri4:inst13|lpm_bustri:lpm_bustri_component|dout[0]                                                     ; |main|CU:inst6|lpm_bustri4:inst13|lpm_bustri:lpm_bustri_component|dout[0]                                                     ; out              ;
; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w0_n0_mux_dataout~0                                      ; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w0_n0_mux_dataout~0                                      ; out0             ;
; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w0_n0_mux_dataout~1                                      ; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w0_n0_mux_dataout~1                                      ; out0             ;
; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w0_n0_mux_dataout                                        ; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w0_n0_mux_dataout                                        ; out0             ;
; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w1_n0_mux_dataout~0                                      ; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w1_n0_mux_dataout~0                                      ; out0             ;
; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w1_n0_mux_dataout~1                                      ; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w1_n0_mux_dataout~1                                      ; out0             ;
; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w1_n0_mux_dataout                                        ; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w1_n0_mux_dataout                                        ; out0             ;
; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w2_n0_mux_dataout~1                                      ; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w2_n0_mux_dataout~1                                      ; out0             ;
; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w2_n0_mux_dataout                                        ; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w2_n0_mux_dataout                                        ; out0             ;
; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w3_n0_mux_dataout~1                                      ; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w3_n0_mux_dataout~1                                      ; out0             ;
; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w3_n0_mux_dataout                                        ; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w3_n0_mux_dataout                                        ; out0             ;
; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w4_n0_mux_dataout~1                                      ; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w4_n0_mux_dataout~1                                      ; out0             ;
; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w4_n0_mux_dataout                                        ; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w4_n0_mux_dataout                                        ; out0             ;
; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w5_n0_mux_dataout~1                                      ; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w5_n0_mux_dataout~1                                      ; out0             ;
; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w5_n0_mux_dataout                                        ; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w5_n0_mux_dataout                                        ; out0             ;
; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w7_n0_mux_dataout~0                                      ; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w7_n0_mux_dataout~0                                      ; out0             ;
; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w7_n0_mux_dataout                                        ; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w7_n0_mux_dataout                                        ; out0             ;
; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w8_n0_mux_dataout~1                                      ; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w8_n0_mux_dataout~1                                      ; out0             ;
; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w8_n0_mux_dataout                                        ; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w8_n0_mux_dataout                                        ; out0             ;
; |main|CU:inst6|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[7]                                                                ; |main|CU:inst6|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[7]                                                                ; regout           ;
; |main|CU:inst6|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[6]                                                                ; |main|CU:inst6|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[6]                                                                ; regout           ;
; |main|CU:inst6|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[2]                                                                ; |main|CU:inst6|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[2]                                                                ; regout           ;
; |main|CU:inst6|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[0]                                                                ; |main|CU:inst6|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[0]                                                                ; regout           ;
; |main|CU:inst6|lpm_decode2:inst12|lpm_decode:lpm_decode_component|decode_60f:auto_generated|w_anode15w[2]                     ; |main|CU:inst6|lpm_decode2:inst12|lpm_decode:lpm_decode_component|decode_60f:auto_generated|w_anode15w[2]                     ; out0             ;
; |main|CU:inst6|lpm_decode2:inst12|lpm_decode:lpm_decode_component|decode_60f:auto_generated|w_anode24w[2]                     ; |main|CU:inst6|lpm_decode2:inst12|lpm_decode:lpm_decode_component|decode_60f:auto_generated|w_anode24w[2]                     ; out0             ;
; |main|CU:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_aoi:auto_generated|cout_actual                        ; |main|CU:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_aoi:auto_generated|cout_actual                        ; out0             ;
; |main|CU:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_aoi:auto_generated|counter_comb_bita0                 ; |main|CU:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_aoi:auto_generated|counter_comb_bita0                 ; sumout           ;
; |main|CU:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_aoi:auto_generated|counter_comb_bita0                 ; |main|CU:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_aoi:auto_generated|counter_comb_bita0~COUT            ; cout             ;
; |main|CU:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_aoi:auto_generated|counter_comb_bita1                 ; |main|CU:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_aoi:auto_generated|counter_comb_bita1                 ; sumout           ;
; |main|CU:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_aoi:auto_generated|counter_comb_bita1                 ; |main|CU:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_aoi:auto_generated|counter_comb_bita1~COUT            ; cout             ;
; |main|CU:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_aoi:auto_generated|counter_comb_bita2                 ; |main|CU:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_aoi:auto_generated|counter_comb_bita2                 ; sumout           ;
; |main|CU:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_aoi:auto_generated|counter_comb_bita2                 ; |main|CU:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_aoi:auto_generated|counter_comb_bita2~COUT            ; cout             ;
; |main|CU:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_aoi:auto_generated|counter_reg_bit1a[2]               ; |main|CU:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_aoi:auto_generated|safe_q[2]                          ; regout           ;
; |main|CU:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_aoi:auto_generated|counter_reg_bit1a[1]               ; |main|CU:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_aoi:auto_generated|safe_q[1]                          ; regout           ;
; |main|CU:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_aoi:auto_generated|counter_reg_bit1a[0]               ; |main|CU:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_aoi:auto_generated|safe_q[0]                          ; regout           ;
; |main|CU:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_aoi:auto_generated|cmpr_m5c:cmpr2|aneb_result_wire[0] ; |main|CU:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_aoi:auto_generated|cmpr_m5c:cmpr2|aneb_result_wire[0] ; out0             ;
; |main|CU:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_aoi:auto_generated|cmpr_m5c:cmpr2|data_wire[0]        ; |main|CU:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_aoi:auto_generated|cmpr_m5c:cmpr2|data_wire[0]        ; out0             ;
; |main|CU:inst6|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_b0f:auto_generated|w_anode19w[3]                      ; |main|CU:inst6|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_b0f:auto_generated|w_anode19w[3]                      ; out0             ;
; |main|CU:inst6|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_b0f:auto_generated|w_anode19w[2]                      ; |main|CU:inst6|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_b0f:auto_generated|w_anode19w[2]                      ; out0             ;
; |main|CU:inst6|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_b0f:auto_generated|w_anode30w[3]                      ; |main|CU:inst6|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_b0f:auto_generated|w_anode30w[3]                      ; out0             ;
; |main|CU:inst6|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_b0f:auto_generated|w_anode30w[2]                      ; |main|CU:inst6|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_b0f:auto_generated|w_anode30w[2]                      ; out0             ;
; |main|CU:inst6|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_b0f:auto_generated|w_anode41w[3]                      ; |main|CU:inst6|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_b0f:auto_generated|w_anode41w[3]                      ; out0             ;
; |main|CU:inst6|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_b0f:auto_generated|w_anode41w[2]                      ; |main|CU:inst6|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_b0f:auto_generated|w_anode41w[2]                      ; out0             ;
; |main|CU:inst6|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_b0f:auto_generated|w_anode52w[3]                      ; |main|CU:inst6|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_b0f:auto_generated|w_anode52w[3]                      ; out0             ;
; |main|CU:inst6|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_b0f:auto_generated|w_anode52w[2]                      ; |main|CU:inst6|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_b0f:auto_generated|w_anode52w[2]                      ; out0             ;
; |main|CU:inst6|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_b0f:auto_generated|w_anode63w[3]                      ; |main|CU:inst6|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_b0f:auto_generated|w_anode63w[3]                      ; out0             ;
; |main|CU:inst6|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_b0f:auto_generated|w_anode63w[2]                      ; |main|CU:inst6|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_b0f:auto_generated|w_anode63w[2]                      ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~0                         ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~0                         ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~2                         ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~2                         ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~3                         ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~3                         ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~5                         ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~5                         ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~7                         ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~7                         ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~12                        ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~12                        ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~17                        ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~17                        ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~32                        ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~32                        ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~37                        ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~37                        ; out0             ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                         ; Output Port Name                                                                                                     ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+
; |main|data[5]                                                                                                     ; |main|data[5]                                                                                                        ; pin_out          ;
; |main|data[4]                                                                                                     ; |main|data[4]                                                                                                        ; pin_out          ;
; |main|data~2                                                                                                      ; |main|data~2                                                                                                         ; out0             ;
; |main|data~3                                                                                                      ; |main|data~3                                                                                                         ; out0             ;
; |main|control[2]                                                                                                  ; |main|control[2]                                                                                                     ; pin_out          ;
; |main|address[6]                                                                                                  ; |main|address[6]                                                                                                     ; pin_out          ;
; |main|eq7                                                                                                         ; |main|eq7                                                                                                            ; pin_out          ;
; |main|buffer[6]                                                                                                   ; |main|buffer[6]                                                                                                      ; pin_out          ;
; |main|buffer[5]                                                                                                   ; |main|buffer[5]                                                                                                      ; pin_out          ;
; |main|buffer[4]                                                                                                   ; |main|buffer[4]                                                                                                      ; pin_out          ;
; |main|buffer[2]                                                                                                   ; |main|buffer[2]                                                                                                      ; pin_out          ;
; |main|buffer1[5]                                                                                                  ; |main|buffer1[5]                                                                                                     ; pin_out          ;
; |main|buffer1[4]                                                                                                  ; |main|buffer1[4]                                                                                                     ; pin_out          ;
; |main|buffer1[3]                                                                                                  ; |main|buffer1[3]                                                                                                     ; pin_out          ;
; |main|buffer1[1]                                                                                                  ; |main|buffer1[1]                                                                                                     ; pin_out          ;
; |main|buffer2[5]                                                                                                  ; |main|buffer2[5]                                                                                                     ; pin_out          ;
; |main|buffer2[4]                                                                                                  ; |main|buffer2[4]                                                                                                     ; pin_out          ;
; |main|buffer2[2]                                                                                                  ; |main|buffer2[2]                                                                                                     ; pin_out          ;
; |main|buffer2[0]                                                                                                  ; |main|buffer2[0]                                                                                                     ; pin_out          ;
; |main|R0[7]                                                                                                       ; |main|R0[7]                                                                                                          ; pin_out          ;
; |main|R0[6]                                                                                                       ; |main|R0[6]                                                                                                          ; pin_out          ;
; |main|R0[5]                                                                                                       ; |main|R0[5]                                                                                                          ; pin_out          ;
; |main|R0[4]                                                                                                       ; |main|R0[4]                                                                                                          ; pin_out          ;
; |main|R0[3]                                                                                                       ; |main|R0[3]                                                                                                          ; pin_out          ;
; |main|R0[2]                                                                                                       ; |main|R0[2]                                                                                                          ; pin_out          ;
; |main|R0[1]                                                                                                       ; |main|R0[1]                                                                                                          ; pin_out          ;
; |main|R0[0]                                                                                                       ; |main|R0[0]                                                                                                          ; pin_out          ;
; |main|R1[5]                                                                                                       ; |main|R1[5]                                                                                                          ; pin_out          ;
; |main|R1[4]                                                                                                       ; |main|R1[4]                                                                                                          ; pin_out          ;
; |main|R1[2]                                                                                                       ; |main|R1[2]                                                                                                          ; pin_out          ;
; |main|R1[0]                                                                                                       ; |main|R1[0]                                                                                                          ; pin_out          ;
; |main|R2[7]                                                                                                       ; |main|R2[7]                                                                                                          ; pin_out          ;
; |main|R2[6]                                                                                                       ; |main|R2[6]                                                                                                          ; pin_out          ;
; |main|R2[5]                                                                                                       ; |main|R2[5]                                                                                                          ; pin_out          ;
; |main|R2[4]                                                                                                       ; |main|R2[4]                                                                                                          ; pin_out          ;
; |main|R2[3]                                                                                                       ; |main|R2[3]                                                                                                          ; pin_out          ;
; |main|R2[2]                                                                                                       ; |main|R2[2]                                                                                                          ; pin_out          ;
; |main|R2[1]                                                                                                       ; |main|R2[1]                                                                                                          ; pin_out          ;
; |main|R2[0]                                                                                                       ; |main|R2[0]                                                                                                          ; pin_out          ;
; |main|R3[7]                                                                                                       ; |main|R3[7]                                                                                                          ; pin_out          ;
; |main|R3[6]                                                                                                       ; |main|R3[6]                                                                                                          ; pin_out          ;
; |main|R3[5]                                                                                                       ; |main|R3[5]                                                                                                          ; pin_out          ;
; |main|R3[4]                                                                                                       ; |main|R3[4]                                                                                                          ; pin_out          ;
; |main|R3[3]                                                                                                       ; |main|R3[3]                                                                                                          ; pin_out          ;
; |main|R3[2]                                                                                                       ; |main|R3[2]                                                                                                          ; pin_out          ;
; |main|R3[1]                                                                                                       ; |main|R3[1]                                                                                                          ; pin_out          ;
; |main|R3[0]                                                                                                       ; |main|R3[0]                                                                                                          ; pin_out          ;
; |main|POH:inst5|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                    ; |main|POH:inst5|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                       ; regout           ;
; |main|POH:inst5|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                    ; |main|POH:inst5|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                       ; regout           ;
; |main|POH:inst5|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                    ; |main|POH:inst5|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                       ; regout           ;
; |main|POH:inst5|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                    ; |main|POH:inst5|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                       ; regout           ;
; |main|POH:inst5|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                    ; |main|POH:inst5|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                       ; regout           ;
; |main|POH:inst5|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                    ; |main|POH:inst5|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                       ; regout           ;
; |main|POH:inst5|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                    ; |main|POH:inst5|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                       ; regout           ;
; |main|POH:inst5|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                    ; |main|POH:inst5|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                       ; regout           ;
; |main|POH:inst5|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                    ; |main|POH:inst5|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                       ; regout           ;
; |main|POH:inst5|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                    ; |main|POH:inst5|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                       ; regout           ;
; |main|POH:inst5|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                    ; |main|POH:inst5|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                       ; regout           ;
; |main|POH:inst5|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                    ; |main|POH:inst5|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                       ; regout           ;
; |main|POH:inst5|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                    ; |main|POH:inst5|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                       ; regout           ;
; |main|POH:inst5|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                    ; |main|POH:inst5|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                       ; regout           ;
; |main|POH:inst5|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                    ; |main|POH:inst5|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                       ; regout           ;
; |main|POH:inst5|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                    ; |main|POH:inst5|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                       ; regout           ;
; |main|POH:inst5|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[5]                                                    ; |main|POH:inst5|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[5]                                                       ; regout           ;
; |main|POH:inst5|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4]                                                    ; |main|POH:inst5|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4]                                                       ; regout           ;
; |main|POH:inst5|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2]                                                    ; |main|POH:inst5|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2]                                                       ; regout           ;
; |main|POH:inst5|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                    ; |main|POH:inst5|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                       ; regout           ;
; |main|POH:inst5|lpm_decode0:inst9|lpm_decode:lpm_decode_component|decode_dkf:auto_generated|w_anode1w[2]          ; |main|POH:inst5|lpm_decode0:inst9|lpm_decode:lpm_decode_component|decode_dkf:auto_generated|w_anode1w[2]             ; out0             ;
; |main|POH:inst5|lpm_decode0:inst9|lpm_decode:lpm_decode_component|decode_dkf:auto_generated|w_anode1w[1]          ; |main|POH:inst5|lpm_decode0:inst9|lpm_decode:lpm_decode_component|decode_dkf:auto_generated|w_anode1w[1]             ; out0             ;
; |main|POH:inst5|lpm_decode0:inst9|lpm_decode:lpm_decode_component|decode_dkf:auto_generated|w_anode22w[2]         ; |main|POH:inst5|lpm_decode0:inst9|lpm_decode:lpm_decode_component|decode_dkf:auto_generated|w_anode22w[2]            ; out0             ;
; |main|POH:inst5|lpm_decode0:inst9|lpm_decode:lpm_decode_component|decode_dkf:auto_generated|w_anode22w[1]         ; |main|POH:inst5|lpm_decode0:inst9|lpm_decode:lpm_decode_component|decode_dkf:auto_generated|w_anode22w[1]            ; out0             ;
; |main|POH:inst5|lpm_decode0:inst9|lpm_decode:lpm_decode_component|decode_dkf:auto_generated|w_anode30w[2]         ; |main|POH:inst5|lpm_decode0:inst9|lpm_decode:lpm_decode_component|decode_dkf:auto_generated|w_anode30w[2]            ; out0             ;
; |main|POH:inst5|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]                                                     ; |main|POH:inst5|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]                                                        ; regout           ;
; |main|POH:inst5|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[6]                                                     ; |main|POH:inst5|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[6]                                                        ; regout           ;
; |main|POH:inst5|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]                                                     ; |main|POH:inst5|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]                                                        ; regout           ;
; |main|POH:inst5|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]                                                     ; |main|POH:inst5|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]                                                        ; regout           ;
; |main|POH:inst5|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                                     ; |main|POH:inst5|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                                        ; regout           ;
; |main|POH:inst5|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; |main|POH:inst5|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                                                        ; regout           ;
; |main|POH:inst5|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; |main|POH:inst5|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                                        ; regout           ;
; |main|POH:inst5|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; |main|POH:inst5|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                                        ; regout           ;
; |main|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_vjd1:auto_generated|ram_block1a0      ; |main|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_vjd1:auto_generated|q_a[0]               ; portadataout0    ;
; |main|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_vjd1:auto_generated|ram_block1a1      ; |main|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_vjd1:auto_generated|q_a[1]               ; portadataout0    ;
; |main|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_vjd1:auto_generated|ram_block1a2      ; |main|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_vjd1:auto_generated|q_a[2]               ; portadataout0    ;
; |main|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_vjd1:auto_generated|ram_block1a3      ; |main|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_vjd1:auto_generated|q_a[3]               ; portadataout0    ;
; |main|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_vjd1:auto_generated|ram_block1a4      ; |main|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_vjd1:auto_generated|q_a[4]               ; portadataout0    ;
; |main|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_vjd1:auto_generated|ram_block1a5      ; |main|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_vjd1:auto_generated|q_a[5]               ; portadataout0    ;
; |main|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_vjd1:auto_generated|ram_block1a6      ; |main|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_vjd1:auto_generated|q_a[6]               ; portadataout0    ;
; |main|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_vjd1:auto_generated|ram_block1a7      ; |main|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_vjd1:auto_generated|q_a[7]               ; portadataout0    ;
; |main|RAM:inst4|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[7]                                         ; |main|RAM:inst4|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[7]                                            ; out              ;
; |main|RAM:inst4|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[6]                                         ; |main|RAM:inst4|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[6]                                            ; out              ;
; |main|RAM:inst4|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[5]                                         ; |main|RAM:inst4|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[5]                                            ; out              ;
; |main|RAM:inst4|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[4]                                         ; |main|RAM:inst4|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[4]                                            ; out              ;
; |main|RAM:inst4|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[3]                                         ; |main|RAM:inst4|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[3]                                            ; out              ;
; |main|RAM:inst4|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[2]                                         ; |main|RAM:inst4|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[2]                                            ; out              ;
; |main|RAM:inst4|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[1]                                         ; |main|RAM:inst4|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[1]                                            ; out              ;
; |main|RAM:inst4|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[0]                                         ; |main|RAM:inst4|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[0]                                            ; out              ;
; |main|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oj61:auto_generated|ram_block1a4          ; |main|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oj61:auto_generated|q_a[4]                   ; portadataout0    ;
; |main|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oj61:auto_generated|ram_block1a5          ; |main|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oj61:auto_generated|q_a[5]                   ; portadataout0    ;
; |main|ROM:inst|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[5]                                          ; |main|ROM:inst|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[5]                                             ; out              ;
; |main|ROM:inst|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[4]                                          ; |main|ROM:inst|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[4]                                             ; out              ;
; |main|CU:inst6|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[5]                                          ; |main|CU:inst6|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[5]                                             ; out              ;
; |main|CU:inst6|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[4]                                          ; |main|CU:inst6|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[4]                                             ; out              ;
; |main|CU:inst6|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[2]                                          ; |main|CU:inst6|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[2]                                             ; out              ;
; |main|CU:inst6|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[0]                                          ; |main|CU:inst6|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[0]                                             ; out              ;
; |main|CU:inst6|lpm_bustri4:inst14|lpm_bustri:lpm_bustri_component|dout[8]                                         ; |main|CU:inst6|lpm_bustri4:inst14|lpm_bustri:lpm_bustri_component|dout[8]                                            ; out              ;
; |main|CU:inst6|lpm_bustri4:inst14|lpm_bustri:lpm_bustri_component|dout[6]                                         ; |main|CU:inst6|lpm_bustri4:inst14|lpm_bustri:lpm_bustri_component|dout[6]                                            ; out              ;
; |main|CU:inst6|lpm_bustri4:inst14|lpm_bustri:lpm_bustri_component|dout[5]                                         ; |main|CU:inst6|lpm_bustri4:inst14|lpm_bustri:lpm_bustri_component|dout[5]                                            ; out              ;
; |main|CU:inst6|lpm_bustri4:inst14|lpm_bustri:lpm_bustri_component|dout[4]                                         ; |main|CU:inst6|lpm_bustri4:inst14|lpm_bustri:lpm_bustri_component|dout[4]                                            ; out              ;
; |main|CU:inst6|lpm_bustri4:inst14|lpm_bustri:lpm_bustri_component|dout[3]                                         ; |main|CU:inst6|lpm_bustri4:inst14|lpm_bustri:lpm_bustri_component|dout[3]                                            ; out              ;
; |main|CU:inst6|lpm_bustri4:inst14|lpm_bustri:lpm_bustri_component|dout[2]                                         ; |main|CU:inst6|lpm_bustri4:inst14|lpm_bustri:lpm_bustri_component|dout[2]                                            ; out              ;
; |main|CU:inst6|lpm_dff3:inst15|lpm_ff:lpm_ff_component|dffs[7]                                                    ; |main|CU:inst6|lpm_dff3:inst15|lpm_ff:lpm_ff_component|dffs[7]                                                       ; regout           ;
; |main|CU:inst6|lpm_dff3:inst15|lpm_ff:lpm_ff_component|dffs[6]                                                    ; |main|CU:inst6|lpm_dff3:inst15|lpm_ff:lpm_ff_component|dffs[6]                                                       ; regout           ;
; |main|CU:inst6|lpm_dff3:inst15|lpm_ff:lpm_ff_component|dffs[0]                                                    ; |main|CU:inst6|lpm_dff3:inst15|lpm_ff:lpm_ff_component|dffs[0]                                                       ; regout           ;
; |main|CU:inst6|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[5]                                                    ; |main|CU:inst6|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[5]                                                       ; regout           ;
; |main|CU:inst6|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[4]                                                    ; |main|CU:inst6|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[4]                                                       ; regout           ;
; |main|CU:inst6|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[2]                                                    ; |main|CU:inst6|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[2]                                                       ; regout           ;
; |main|CU:inst6|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[0]                                                    ; |main|CU:inst6|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[0]                                                       ; regout           ;
; |main|CU:inst6|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_u1j:auto_generated|counter_comb_bita6   ; |main|CU:inst6|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_u1j:auto_generated|counter_comb_bita6~COUT ; cout             ;
; |main|CU:inst6|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_u1j:auto_generated|counter_comb_bita7   ; |main|CU:inst6|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_u1j:auto_generated|counter_comb_bita7      ; sumout           ;
; |main|CU:inst6|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_u1j:auto_generated|counter_comb_bita7   ; |main|CU:inst6|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_u1j:auto_generated|counter_comb_bita7~COUT ; cout             ;
; |main|CU:inst6|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_u1j:auto_generated|counter_reg_bit1a[7] ; |main|CU:inst6|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_u1j:auto_generated|safe_q[7]               ; regout           ;
; |main|CU:inst6|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_u1j:auto_generated|counter_reg_bit1a[6] ; |main|CU:inst6|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_u1j:auto_generated|safe_q[6]               ; regout           ;
; |main|CU:inst6|lpm_bustri4:inst13|lpm_bustri:lpm_bustri_component|dout[7]                                         ; |main|CU:inst6|lpm_bustri4:inst13|lpm_bustri:lpm_bustri_component|dout[7]                                            ; out              ;
; |main|CU:inst6|lpm_bustri4:inst13|lpm_bustri:lpm_bustri_component|dout[6]                                         ; |main|CU:inst6|lpm_bustri4:inst13|lpm_bustri:lpm_bustri_component|dout[6]                                            ; out              ;
; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w2_n0_mux_dataout~0                          ; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w2_n0_mux_dataout~0                             ; out0             ;
; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w3_n0_mux_dataout~0                          ; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w3_n0_mux_dataout~0                             ; out0             ;
; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w4_n0_mux_dataout~0                          ; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w4_n0_mux_dataout~0                             ; out0             ;
; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w5_n0_mux_dataout~0                          ; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w5_n0_mux_dataout~0                             ; out0             ;
; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w6_n0_mux_dataout~0                          ; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w6_n0_mux_dataout~0                             ; out0             ;
; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w6_n0_mux_dataout~1                          ; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w6_n0_mux_dataout~1                             ; out0             ;
; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w6_n0_mux_dataout                            ; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w6_n0_mux_dataout                               ; out0             ;
; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w7_n0_mux_dataout~1                          ; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w7_n0_mux_dataout~1                             ; out0             ;
; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w8_n0_mux_dataout~0                          ; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w8_n0_mux_dataout~0                             ; out0             ;
; |main|CU:inst6|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[5]                                                    ; |main|CU:inst6|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[5]                                                       ; regout           ;
; |main|CU:inst6|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[4]                                                    ; |main|CU:inst6|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[4]                                                       ; regout           ;
; |main|CU:inst6|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[3]                                                    ; |main|CU:inst6|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[3]                                                       ; regout           ;
; |main|CU:inst6|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[1]                                                    ; |main|CU:inst6|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[1]                                                       ; regout           ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~1             ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~1                ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~4             ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~4                ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~6             ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~6                ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~8             ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~8                ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~9             ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~9                ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~10            ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~10               ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~11            ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~11               ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~13            ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~13               ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~14            ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~14               ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~15            ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~15               ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~16            ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~16               ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~18            ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~18               ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~19            ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~19               ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~20            ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~20               ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~21            ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~21               ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~23            ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~23               ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~24            ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~24               ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~25            ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~25               ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~26            ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~26               ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~27            ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~27               ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~28            ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~28               ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~29            ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~29               ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~30            ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~30               ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~31            ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~31               ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~33            ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~33               ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~34            ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~34               ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~35            ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~35               ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~36            ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~36               ; out0             ;
+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                         ; Output Port Name                                                                                                     ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+
; |main|control[2]                                                                                                  ; |main|control[2]                                                                                                     ; pin_out          ;
; |main|eq7                                                                                                         ; |main|eq7                                                                                                            ; pin_out          ;
; |main|buffer[6]                                                                                                   ; |main|buffer[6]                                                                                                      ; pin_out          ;
; |main|buffer[5]                                                                                                   ; |main|buffer[5]                                                                                                      ; pin_out          ;
; |main|buffer[4]                                                                                                   ; |main|buffer[4]                                                                                                      ; pin_out          ;
; |main|buffer[2]                                                                                                   ; |main|buffer[2]                                                                                                      ; pin_out          ;
; |main|buffer1[5]                                                                                                  ; |main|buffer1[5]                                                                                                     ; pin_out          ;
; |main|buffer1[4]                                                                                                  ; |main|buffer1[4]                                                                                                     ; pin_out          ;
; |main|buffer1[3]                                                                                                  ; |main|buffer1[3]                                                                                                     ; pin_out          ;
; |main|buffer1[1]                                                                                                  ; |main|buffer1[1]                                                                                                     ; pin_out          ;
; |main|buffer2[5]                                                                                                  ; |main|buffer2[5]                                                                                                     ; pin_out          ;
; |main|buffer2[4]                                                                                                  ; |main|buffer2[4]                                                                                                     ; pin_out          ;
; |main|buffer2[2]                                                                                                  ; |main|buffer2[2]                                                                                                     ; pin_out          ;
; |main|buffer2[0]                                                                                                  ; |main|buffer2[0]                                                                                                     ; pin_out          ;
; |main|R0[7]                                                                                                       ; |main|R0[7]                                                                                                          ; pin_out          ;
; |main|R0[6]                                                                                                       ; |main|R0[6]                                                                                                          ; pin_out          ;
; |main|R0[5]                                                                                                       ; |main|R0[5]                                                                                                          ; pin_out          ;
; |main|R0[4]                                                                                                       ; |main|R0[4]                                                                                                          ; pin_out          ;
; |main|R0[3]                                                                                                       ; |main|R0[3]                                                                                                          ; pin_out          ;
; |main|R0[2]                                                                                                       ; |main|R0[2]                                                                                                          ; pin_out          ;
; |main|R0[1]                                                                                                       ; |main|R0[1]                                                                                                          ; pin_out          ;
; |main|R0[0]                                                                                                       ; |main|R0[0]                                                                                                          ; pin_out          ;
; |main|R1[7]                                                                                                       ; |main|R1[7]                                                                                                          ; pin_out          ;
; |main|R1[6]                                                                                                       ; |main|R1[6]                                                                                                          ; pin_out          ;
; |main|R1[5]                                                                                                       ; |main|R1[5]                                                                                                          ; pin_out          ;
; |main|R1[4]                                                                                                       ; |main|R1[4]                                                                                                          ; pin_out          ;
; |main|R1[3]                                                                                                       ; |main|R1[3]                                                                                                          ; pin_out          ;
; |main|R1[2]                                                                                                       ; |main|R1[2]                                                                                                          ; pin_out          ;
; |main|R1[1]                                                                                                       ; |main|R1[1]                                                                                                          ; pin_out          ;
; |main|R1[0]                                                                                                       ; |main|R1[0]                                                                                                          ; pin_out          ;
; |main|R2[7]                                                                                                       ; |main|R2[7]                                                                                                          ; pin_out          ;
; |main|R2[6]                                                                                                       ; |main|R2[6]                                                                                                          ; pin_out          ;
; |main|R2[5]                                                                                                       ; |main|R2[5]                                                                                                          ; pin_out          ;
; |main|R2[4]                                                                                                       ; |main|R2[4]                                                                                                          ; pin_out          ;
; |main|R2[3]                                                                                                       ; |main|R2[3]                                                                                                          ; pin_out          ;
; |main|R2[2]                                                                                                       ; |main|R2[2]                                                                                                          ; pin_out          ;
; |main|R2[1]                                                                                                       ; |main|R2[1]                                                                                                          ; pin_out          ;
; |main|R2[0]                                                                                                       ; |main|R2[0]                                                                                                          ; pin_out          ;
; |main|R3[7]                                                                                                       ; |main|R3[7]                                                                                                          ; pin_out          ;
; |main|R3[6]                                                                                                       ; |main|R3[6]                                                                                                          ; pin_out          ;
; |main|R3[5]                                                                                                       ; |main|R3[5]                                                                                                          ; pin_out          ;
; |main|R3[4]                                                                                                       ; |main|R3[4]                                                                                                          ; pin_out          ;
; |main|R3[3]                                                                                                       ; |main|R3[3]                                                                                                          ; pin_out          ;
; |main|R3[2]                                                                                                       ; |main|R3[2]                                                                                                          ; pin_out          ;
; |main|R3[1]                                                                                                       ; |main|R3[1]                                                                                                          ; pin_out          ;
; |main|R3[0]                                                                                                       ; |main|R3[0]                                                                                                          ; pin_out          ;
; |main|POH:inst5|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                    ; |main|POH:inst5|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                       ; regout           ;
; |main|POH:inst5|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                    ; |main|POH:inst5|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                       ; regout           ;
; |main|POH:inst5|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                    ; |main|POH:inst5|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                       ; regout           ;
; |main|POH:inst5|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                    ; |main|POH:inst5|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                       ; regout           ;
; |main|POH:inst5|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                    ; |main|POH:inst5|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                       ; regout           ;
; |main|POH:inst5|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                    ; |main|POH:inst5|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                       ; regout           ;
; |main|POH:inst5|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                    ; |main|POH:inst5|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                       ; regout           ;
; |main|POH:inst5|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                    ; |main|POH:inst5|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                       ; regout           ;
; |main|POH:inst5|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                    ; |main|POH:inst5|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                       ; regout           ;
; |main|POH:inst5|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                    ; |main|POH:inst5|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                       ; regout           ;
; |main|POH:inst5|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                    ; |main|POH:inst5|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                       ; regout           ;
; |main|POH:inst5|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                    ; |main|POH:inst5|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                       ; regout           ;
; |main|POH:inst5|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                    ; |main|POH:inst5|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                       ; regout           ;
; |main|POH:inst5|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                    ; |main|POH:inst5|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                       ; regout           ;
; |main|POH:inst5|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                    ; |main|POH:inst5|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                       ; regout           ;
; |main|POH:inst5|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                    ; |main|POH:inst5|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                       ; regout           ;
; |main|POH:inst5|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[7]                                                    ; |main|POH:inst5|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[7]                                                       ; regout           ;
; |main|POH:inst5|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[6]                                                    ; |main|POH:inst5|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[6]                                                       ; regout           ;
; |main|POH:inst5|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[5]                                                    ; |main|POH:inst5|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[5]                                                       ; regout           ;
; |main|POH:inst5|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4]                                                    ; |main|POH:inst5|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4]                                                       ; regout           ;
; |main|POH:inst5|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3]                                                    ; |main|POH:inst5|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3]                                                       ; regout           ;
; |main|POH:inst5|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2]                                                    ; |main|POH:inst5|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2]                                                       ; regout           ;
; |main|POH:inst5|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1]                                                    ; |main|POH:inst5|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1]                                                       ; regout           ;
; |main|POH:inst5|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                    ; |main|POH:inst5|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                       ; regout           ;
; |main|POH:inst5|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]                                                     ; |main|POH:inst5|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]                                                        ; regout           ;
; |main|POH:inst5|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[6]                                                     ; |main|POH:inst5|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[6]                                                        ; regout           ;
; |main|POH:inst5|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]                                                     ; |main|POH:inst5|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]                                                        ; regout           ;
; |main|POH:inst5|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]                                                     ; |main|POH:inst5|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]                                                        ; regout           ;
; |main|POH:inst5|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                                     ; |main|POH:inst5|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                                        ; regout           ;
; |main|POH:inst5|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; |main|POH:inst5|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                                                        ; regout           ;
; |main|POH:inst5|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; |main|POH:inst5|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                                        ; regout           ;
; |main|POH:inst5|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; |main|POH:inst5|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                                        ; regout           ;
; |main|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_vjd1:auto_generated|ram_block1a0      ; |main|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_vjd1:auto_generated|q_a[0]               ; portadataout0    ;
; |main|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_vjd1:auto_generated|ram_block1a1      ; |main|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_vjd1:auto_generated|q_a[1]               ; portadataout0    ;
; |main|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_vjd1:auto_generated|ram_block1a2      ; |main|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_vjd1:auto_generated|q_a[2]               ; portadataout0    ;
; |main|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_vjd1:auto_generated|ram_block1a3      ; |main|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_vjd1:auto_generated|q_a[3]               ; portadataout0    ;
; |main|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_vjd1:auto_generated|ram_block1a4      ; |main|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_vjd1:auto_generated|q_a[4]               ; portadataout0    ;
; |main|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_vjd1:auto_generated|ram_block1a5      ; |main|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_vjd1:auto_generated|q_a[5]               ; portadataout0    ;
; |main|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_vjd1:auto_generated|ram_block1a6      ; |main|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_vjd1:auto_generated|q_a[6]               ; portadataout0    ;
; |main|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_vjd1:auto_generated|ram_block1a7      ; |main|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_vjd1:auto_generated|q_a[7]               ; portadataout0    ;
; |main|RAM:inst4|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[7]                                         ; |main|RAM:inst4|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[7]                                            ; out              ;
; |main|RAM:inst4|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[6]                                         ; |main|RAM:inst4|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[6]                                            ; out              ;
; |main|RAM:inst4|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[5]                                         ; |main|RAM:inst4|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[5]                                            ; out              ;
; |main|RAM:inst4|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[4]                                         ; |main|RAM:inst4|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[4]                                            ; out              ;
; |main|RAM:inst4|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[3]                                         ; |main|RAM:inst4|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[3]                                            ; out              ;
; |main|RAM:inst4|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[2]                                         ; |main|RAM:inst4|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[2]                                            ; out              ;
; |main|RAM:inst4|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[1]                                         ; |main|RAM:inst4|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[1]                                            ; out              ;
; |main|RAM:inst4|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[0]                                         ; |main|RAM:inst4|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[0]                                            ; out              ;
; |main|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oj61:auto_generated|ram_block1a4          ; |main|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oj61:auto_generated|q_a[4]                   ; portadataout0    ;
; |main|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oj61:auto_generated|ram_block1a5          ; |main|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oj61:auto_generated|q_a[5]                   ; portadataout0    ;
; |main|CU:inst6|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[7]                                          ; |main|CU:inst6|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[7]                                             ; out              ;
; |main|CU:inst6|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[6]                                          ; |main|CU:inst6|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[6]                                             ; out              ;
; |main|CU:inst6|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[3]                                          ; |main|CU:inst6|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[3]                                             ; out              ;
; |main|CU:inst6|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[1]                                          ; |main|CU:inst6|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[1]                                             ; out              ;
; |main|CU:inst6|lpm_bustri4:inst14|lpm_bustri:lpm_bustri_component|dout[7]                                         ; |main|CU:inst6|lpm_bustri4:inst14|lpm_bustri:lpm_bustri_component|dout[7]                                            ; out              ;
; |main|CU:inst6|lpm_bustri4:inst14|lpm_bustri:lpm_bustri_component|dout[1]                                         ; |main|CU:inst6|lpm_bustri4:inst14|lpm_bustri:lpm_bustri_component|dout[1]                                            ; out              ;
; |main|CU:inst6|lpm_bustri4:inst14|lpm_bustri:lpm_bustri_component|dout[0]                                         ; |main|CU:inst6|lpm_bustri4:inst14|lpm_bustri:lpm_bustri_component|dout[0]                                            ; out              ;
; |main|CU:inst6|lpm_dff3:inst15|lpm_ff:lpm_ff_component|dffs[8]                                                    ; |main|CU:inst6|lpm_dff3:inst15|lpm_ff:lpm_ff_component|dffs[8]                                                       ; regout           ;
; |main|CU:inst6|lpm_dff3:inst15|lpm_ff:lpm_ff_component|dffs[7]                                                    ; |main|CU:inst6|lpm_dff3:inst15|lpm_ff:lpm_ff_component|dffs[7]                                                       ; regout           ;
; |main|CU:inst6|lpm_dff3:inst15|lpm_ff:lpm_ff_component|dffs[6]                                                    ; |main|CU:inst6|lpm_dff3:inst15|lpm_ff:lpm_ff_component|dffs[6]                                                       ; regout           ;
; |main|CU:inst6|lpm_dff3:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                    ; |main|CU:inst6|lpm_dff3:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                       ; regout           ;
; |main|CU:inst6|lpm_dff3:inst15|lpm_ff:lpm_ff_component|dffs[0]                                                    ; |main|CU:inst6|lpm_dff3:inst15|lpm_ff:lpm_ff_component|dffs[0]                                                       ; regout           ;
; |main|CU:inst6|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[5]                                                    ; |main|CU:inst6|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[5]                                                       ; regout           ;
; |main|CU:inst6|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[4]                                                    ; |main|CU:inst6|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[4]                                                       ; regout           ;
; |main|CU:inst6|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[2]                                                    ; |main|CU:inst6|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[2]                                                       ; regout           ;
; |main|CU:inst6|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[0]                                                    ; |main|CU:inst6|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[0]                                                       ; regout           ;
; |main|CU:inst6|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_u1j:auto_generated|counter_comb_bita6   ; |main|CU:inst6|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_u1j:auto_generated|counter_comb_bita6~COUT ; cout             ;
; |main|CU:inst6|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_u1j:auto_generated|counter_comb_bita7   ; |main|CU:inst6|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_u1j:auto_generated|counter_comb_bita7      ; sumout           ;
; |main|CU:inst6|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_u1j:auto_generated|counter_comb_bita7   ; |main|CU:inst6|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_u1j:auto_generated|counter_comb_bita7~COUT ; cout             ;
; |main|CU:inst6|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_u1j:auto_generated|counter_comb_bita8   ; |main|CU:inst6|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_u1j:auto_generated|counter_comb_bita8      ; sumout           ;
; |main|CU:inst6|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_u1j:auto_generated|counter_reg_bit1a[8] ; |main|CU:inst6|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_u1j:auto_generated|safe_q[8]               ; regout           ;
; |main|CU:inst6|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_u1j:auto_generated|counter_reg_bit1a[7] ; |main|CU:inst6|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_u1j:auto_generated|safe_q[7]               ; regout           ;
; |main|CU:inst6|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_u1j:auto_generated|counter_reg_bit1a[6] ; |main|CU:inst6|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_u1j:auto_generated|safe_q[6]               ; regout           ;
; |main|CU:inst6|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_u1j:auto_generated|counter_reg_bit1a[5] ; |main|CU:inst6|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_u1j:auto_generated|safe_q[5]               ; regout           ;
; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w2_n0_mux_dataout~0                          ; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w2_n0_mux_dataout~0                             ; out0             ;
; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w3_n0_mux_dataout~0                          ; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w3_n0_mux_dataout~0                             ; out0             ;
; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w4_n0_mux_dataout~0                          ; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w4_n0_mux_dataout~0                             ; out0             ;
; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w5_n0_mux_dataout~0                          ; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w5_n0_mux_dataout~0                             ; out0             ;
; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w6_n0_mux_dataout~0                          ; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w6_n0_mux_dataout~0                             ; out0             ;
; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w8_n0_mux_dataout~0                          ; |main|CU:inst6|busmux:inst8|lpm_mux:$00000|mux_cgc:auto_generated|l1_w8_n0_mux_dataout~0                             ; out0             ;
; |main|CU:inst6|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[5]                                                    ; |main|CU:inst6|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[5]                                                       ; regout           ;
; |main|CU:inst6|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[4]                                                    ; |main|CU:inst6|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[4]                                                       ; regout           ;
; |main|CU:inst6|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[3]                                                    ; |main|CU:inst6|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[3]                                                       ; regout           ;
; |main|CU:inst6|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[1]                                                    ; |main|CU:inst6|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[1]                                                       ; regout           ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~1             ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~1                ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~4             ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~4                ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~6             ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~6                ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~8             ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~8                ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~9             ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~9                ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~10            ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~10               ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~11            ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~11               ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~13            ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~13               ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~14            ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~14               ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~15            ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~15               ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~16            ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~16               ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~18            ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~18               ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~19            ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~19               ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~20            ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~20               ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~21            ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~21               ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~22            ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~22               ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~23            ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~23               ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~24            ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~24               ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~25            ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~25               ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~26            ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~26               ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~27            ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~27               ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~28            ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~28               ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~29            ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~29               ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~30            ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~30               ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~31            ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~31               ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~33            ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~33               ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~34            ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~34               ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~35            ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~35               ; out0             ;
; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~36            ; |main|CU:inst6|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_sdh:auto_generated|op_1~36               ; out0             ;
+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Fri Nov 12 13:12:48 2021
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off lab41 -c lab41
Info: Using vector source file "D:/BSUIR/5_sem/SiFO/labs/Laba 4/lab41/main.vwf"
Warning: Ignored node in vector source file. Can't find corresponding node name "eq4" in design.
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      44.48 %
Info: Number of transitions in simulation is 6320
Info: Quartus II Simulator was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 145 megabytes
    Info: Processing ended: Fri Nov 12 13:12:48 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


