// Seed: 188043960
module module_0 (
    input uwire id_0,
    input uwire id_1
);
  wire id_3;
  wire id_4 [];
  logic id_5, id_6;
  wire [1 'b0 +  1 : ""] id_7;
  assign id_5[1 : ""] = 1;
  wire  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ;
  assign id_21 = id_17;
  wire id_30;
  assign module_1.id_1 = 0;
  always @(posedge -1) $clog2(41);
  ;
  wire id_31;
endmodule
module module_1 (
    input  wire  id_0,
    output logic id_1,
    input  wire  id_2,
    input  tri   id_3,
    output tri   id_4,
    output tri0  id_5
);
  always_ff @(posedge id_3) id_1 = id_0;
  module_0 modCall_1 (
      id_2,
      id_0
  );
  wire id_7;
endmodule
