#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Feb 17 00:07:02 2026
# Process ID: 3992492
# Current directory: /home/mss464/minitpu/tpu
# Command line: vivado -mode batch -nojournal -source ultra96-v2/package_tpu_ip.tcl -tclargs -ip_name cornell_tpu -ip_version 1.0 -ip_vendor cornell.edu -ip_library user -part xczu3eg-sbva484-1-i -rtl_dir tensorcore -rtl_dir ultra96-v2/rtl -repo_out ultra96-v2/ip_repo
# Log file: /home/mss464/minitpu/tpu/vivado.log
# Journal file: 
# Running On: brg-zhang-xcel.ece.cornell.edu, OS: Linux, CPU Frequency: 3200.000 MHz, CPU Physical cores: 23, Host memory: 235732 MB
#-----------------------------------------------------------
source ultra96-v2/package_tpu_ip.tcl
# set ip_name    "cornell_tpu"
# set part       "xczu3eg-sbva484-1-i"
# set rtl_dirs   {}
# set repo_out   ""
# set ip_version "1.0"
# set ip_vendor  "cornell.edu"
# set ip_library "user"
# proc parse_args {} {
#     global argc argv ip_name part rtl_dirs repo_out ip_version ip_vendor ip_library
#     for {set i 0} {$i < $argc} {incr i} {
#         set arg [lindex $argv $i]
#         switch -exact -- $arg {
#             "-ip_name"    { incr i; set ip_name    [lindex $argv $i] }
#             "-part"       { incr i; set part        [lindex $argv $i] }
#             "-rtl_dir"    { incr i; lappend rtl_dirs [lindex $argv $i] }
#             "-repo_out"   { incr i; set repo_out   [lindex $argv $i] }
#             "-ip_version" { incr i; set ip_version [lindex $argv $i] }
#             "-ip_vendor"  { incr i; set ip_vendor  [lindex $argv $i] }
#             "-ip_library" { incr i; set ip_library [lindex $argv $i] }
#             default       { puts "WARNING: Unknown argument: $arg" }
#         }
#     }
#     if {[llength $rtl_dirs] == 0} { puts "ERROR: -rtl_dir required"; exit 1 }
#     if {$repo_out eq ""}          { puts "ERROR: -repo_out required"; exit 1 }
# }
# parse_args
# set norm_dirs {}
# foreach d $rtl_dirs { lappend norm_dirs [file normalize $d] }
# set rtl_dirs $norm_dirs
# set repo_out [file normalize $repo_out]
# puts "============================================================"
============================================================
# puts "TPU IP Packaging Script"
TPU IP Packaging Script
# puts "IP Name:     $ip_name"
IP Name:     cornell_tpu
# puts "IP Version:  $ip_version"
IP Version:  1.0
# puts "Part:        $part"
Part:        xczu3eg-sbva484-1-i
# puts "RTL Dirs:    $rtl_dirs"
RTL Dirs:    /home/mss464/minitpu/tpu/tensorcore /home/mss464/minitpu/tpu/ultra96-v2/rtl
# puts "Output Repo: $repo_out"
Output Repo: /home/mss464/minitpu/tpu/ultra96-v2/ip_repo
# puts "============================================================"
============================================================
# file mkdir $repo_out
# set proj_dir [file normalize [file join [pwd] "pkg_${ip_name}_proj"]]
# file delete -force $proj_dir
# puts "\n>>> Step 1: Collecting RTL files..."

>>> Step 1: Collecting RTL files...
# set v_files  {}
# set sv_files {}
# foreach rtl_dir $rtl_dirs {
#     puts "  Scanning: $rtl_dir"
#     set v_files  [concat $v_files  [glob -nocomplain -directory $rtl_dir *.v]]
#     set sv_files [concat $sv_files [glob -nocomplain -directory $rtl_dir *.sv]]
# }
  Scanning: /home/mss464/minitpu/tpu/tensorcore
  Scanning: /home/mss464/minitpu/tpu/ultra96-v2/rtl
# set all_rtl_files [concat $v_files $sv_files]
# if {[llength $all_rtl_files] == 0} {
#     puts "ERROR: No RTL files found in: $rtl_dirs"
#     exit 1
# }
# puts "  Found [llength $all_rtl_files] RTL file(s)"
  Found 22 RTL file(s)
# puts "\n>>> Step 2: Copying RTL files into IP src/ directory..."

>>> Step 2: Copying RTL files into IP src/ directory...
# set ip_out_dir [file normalize [file join $repo_out "${ip_name}_${ip_version}"]]
# set ip_src_dir [file join $ip_out_dir "src"]
# file delete -force $ip_out_dir
# file mkdir $ip_src_dir
# foreach f $all_rtl_files {
#     set dst [file join $ip_src_dir [file tail $f]]
#     file copy -force $f $dst
#     puts "  Copied: [file tail $f]"
# }
  Copied: tpu_master_axi_stream.v
  Copied: tpu_slave_axi_lite.v
  Copied: tpu_slave_axi_stream.v
  Copied: compute_core.sv
  Copied: decoder.sv
  Copied: dummy_unit.sv
  Copied: fifo4.sv
  Copied: fp32_add.sv
  Copied: fp32_mul.sv
  Copied: mem_wrapper.sv
  Copied: mxu.sv
  Copied: pc.sv
  Copied: pe.sv
  Copied: scratchpad.sv
  Copied: sram_behavioral.sv
  Copied: systolic.sv
  Copied: vadd.sv
  Copied: vec_regfile.sv
  Copied: vpu.sv
  Copied: vpu_op.sv
  Copied: vpu_simd.sv
  Copied: tpu.sv
# puts "  All RTL copied to: $ip_src_dir"
  All RTL copied to: /home/mss464/minitpu/tpu/ultra96-v2/ip_repo/cornell_tpu_1.0/src
# puts "\n>>> Step 3: Creating project..."

>>> Step 3: Creating project...
# create_project pkg_${ip_name} $proj_dir -part $part -force
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1556.250 ; gain = 37.836 ; free physical = 72454 ; free virtual = 165700
# set_property target_language Verilog [current_project]
# set_property verilog_define {TARGET_FPGA=1} [current_fileset]
# set copied_sv {}
# set copied_v  {}
# foreach f $all_rtl_files {
#     set dst [file join $ip_src_dir [file tail $f]]
#     add_files -norecurse $dst
#     if {[lsearch $sv_files $f] >= 0} {
#         set_property file_type "SystemVerilog" [get_files $dst]
#         lappend copied_sv $dst
#     } else {
#         lappend copied_v $dst
#     }
#     puts "  Added: [file tail $dst]"
# }
  Added: tpu_master_axi_stream.v
  Added: tpu_slave_axi_lite.v
  Added: tpu_slave_axi_stream.v
  Added: compute_core.sv
  Added: decoder.sv
  Added: dummy_unit.sv
  Added: fifo4.sv
  Added: fp32_add.sv
  Added: fp32_mul.sv
  Added: mem_wrapper.sv
  Added: mxu.sv
  Added: pc.sv
  Added: pe.sv
  Added: scratchpad.sv
  Added: sram_behavioral.sv
  Added: systolic.sv
  Added: vadd.sv
  Added: vec_regfile.sv
  Added: vpu.sv
  Added: vpu_op.sv
  Added: vpu_simd.sv
  Added: tpu.sv
# puts "\n>>> Step 4: Creating BRAM IPs..."

>>> Step 4: Creating BRAM IPs...
# puts "  blk_mem_gen_0 (Data BRAM 32-bit x 8192)..."
  blk_mem_gen_0 (Data BRAM 32-bit x 8192)...
# create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 \
#     -module_name blk_mem_gen_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2023.2/data/ip'.
create_ip: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1697.520 ; gain = 141.270 ; free physical = 72370 ; free virtual = 165616
# set_property -dict [list \
#     CONFIG.Memory_Type                                {True_Dual_Port_RAM} \
#     CONFIG.Write_Width_A                              {32} \
#     CONFIG.Write_Depth_A                              {8192} \
#     CONFIG.Read_Width_A                               {32} \
#     CONFIG.Write_Width_B                              {32} \
#     CONFIG.Read_Width_B                               {32} \
#     CONFIG.Enable_A                                   {Use_ENA_Pin} \
#     CONFIG.Enable_B                                   {Use_ENB_Pin} \
#     CONFIG.Register_PortA_Output_of_Memory_Primitives {true} \
#     CONFIG.Register_PortB_Output_of_Memory_Primitives {true} \
#     CONFIG.Use_Byte_Write_Enable                      {false} \
#     CONFIG.Byte_Size                                  {9} \
#     CONFIG.Operating_Mode_A                           {WRITE_FIRST} \
#     CONFIG.Operating_Mode_B                           {WRITE_FIRST} \
# ] [get_ips blk_mem_gen_0]
# generate_target all [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
# export_ip_user_files -of_objects [get_ips blk_mem_gen_0] -no_script -force
# puts "  blk_mem_gen_1 (Instruction BRAM 64-bit x 256)..."
  blk_mem_gen_1 (Instruction BRAM 64-bit x 256)...
# create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 \
#     -module_name blk_mem_gen_1
# set_property -dict [list \
#     CONFIG.Memory_Type                                {True_Dual_Port_RAM} \
#     CONFIG.Write_Width_A                              {64} \
#     CONFIG.Write_Depth_A                              {256} \
#     CONFIG.Read_Width_A                               {64} \
#     CONFIG.Write_Width_B                              {64} \
#     CONFIG.Read_Width_B                               {64} \
#     CONFIG.Enable_A                                   {Use_ENA_Pin} \
#     CONFIG.Enable_B                                   {Use_ENB_Pin} \
#     CONFIG.Register_PortA_Output_of_Memory_Primitives {true} \
#     CONFIG.Register_PortB_Output_of_Memory_Primitives {true} \
#     CONFIG.Use_Byte_Write_Enable                      {false} \
#     CONFIG.Byte_Size                                  {9} \
#     CONFIG.Operating_Mode_A                           {WRITE_FIRST} \
#     CONFIG.Operating_Mode_B                           {WRITE_FIRST} \
# ] [get_ips blk_mem_gen_1]
# generate_target all [get_ips blk_mem_gen_1]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_1'...
# export_ip_user_files -of_objects [get_ips blk_mem_gen_1] -no_script -force
# puts "  BRAM IPs created."
  BRAM IPs created.
# puts "\n>>> Step 5: Setting top module to 'tpu'..."

>>> Step 5: Setting top module to 'tpu'...
# set_property top tpu [current_fileset]
# update_compile_order -fileset sources_1
# puts "\n>>> Step 6: Packaging IP..."

>>> Step 6: Packaging IP...
# ipx::package_project -root_dir $ip_out_dir -vendor $ip_vendor \
#     -library $ip_library -taxonomy /UserIP -import_files -set_current true
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/mss464/minitpu/tpu/ultra96-v2/ip_repo/cornell_tpu_1.0/src/sram_behavioral.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/mss464/minitpu/tpu/pkg_cornell_tpu_proj/pkg_cornell_tpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci'.
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'state' has a dependency on the module local parameter or undefined parameter 'IDLE'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm00_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's00_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'm00_axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axi_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axis_aresetn'.
WARNING: [IP_Flow 19-11770] Clock interface 'm00_axis_aclk' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-11770] Clock interface 's00_axi_aclk' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-11770] Clock interface 's00_axis_aclk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# set core [ipx::current_core]
# set_property name                $ip_name                                         $core
# set_property version             $ip_version                                      $core
# set_property display_name        "Cornell TPU Accelerator"                        $core
# set_property description         "TPU with AXI-Lite control and AXI-Stream data" $core
# set_property vendor_display_name "Cornell University"                             $core
# set_property company_url         "https://www.cornell.edu"                        $core
# puts "\n>>> Step 7: Verifying all files in synthesis group..."

>>> Step 7: Verifying all files in synthesis group...
# set synth_group [ipx::get_file_groups xilinx_anylanguagesynthesis \
#                     -of_objects $core -quiet]
# if {$synth_group eq ""} {
#     set synth_group [ipx::add_file_group -type synthesis {} $core]
#     set_property name         "xilinx_anylanguagesynthesis" $synth_group
#     set_property display_name "Synthesis Sources"           $synth_group
# }
# set n_added 0
# foreach f [concat $copied_sv $copied_v] {
#     set fname    [file tail $f]
#     set rel_path "src/$fname"
# 
#     # Try both relative and absolute lookup
#     set handle [ipx::get_files $rel_path -of_objects $synth_group -quiet]
#     if {$handle eq ""} {
#         set handle [ipx::get_files $f -of_objects $synth_group -quiet]
#     }
# 
#     if {$handle ne ""} {
#         puts "  OK: $fname"
#         # Ensure define is set even on already-present files
#         catch { set_property VERILOG_DEFINE {TARGET_FPGA=1} $handle }
#     } else {
#         puts "  Adding (was unreferenced): $fname"
#         catch {
#             ipx::add_file $rel_path $synth_group
#             set handle [ipx::get_files $rel_path -of_objects $synth_group -quiet]
#             if {$handle ne ""} {
#                 if {[lsearch $copied_sv $f] >= 0} {
#                     set_property type systemVerilogSource $handle
#                 } else {
#                     set_property type verilogSource $handle
#                 }
#                 catch { set_property VERILOG_DEFINE {TARGET_FPGA=1} $handle }
#             }
#         }
#         incr n_added
#     }
# }
  OK: compute_core.sv
Unknown property 'VERILOG_DEFINE' on file
  OK: decoder.sv
Unknown property 'VERILOG_DEFINE' on file
  OK: dummy_unit.sv
Unknown property 'VERILOG_DEFINE' on file
  OK: fifo4.sv
Unknown property 'VERILOG_DEFINE' on file
  OK: fp32_add.sv
Unknown property 'VERILOG_DEFINE' on file
  OK: fp32_mul.sv
Unknown property 'VERILOG_DEFINE' on file
  OK: mem_wrapper.sv
Unknown property 'VERILOG_DEFINE' on file
  OK: mxu.sv
Unknown property 'VERILOG_DEFINE' on file
  OK: pc.sv
Unknown property 'VERILOG_DEFINE' on file
  OK: pe.sv
Unknown property 'VERILOG_DEFINE' on file
  OK: scratchpad.sv
Unknown property 'VERILOG_DEFINE' on file
  Adding (was unreferenced): sram_behavioral.sv
Unknown property 'VERILOG_DEFINE' on file
  OK: systolic.sv
Unknown property 'VERILOG_DEFINE' on file
  OK: vadd.sv
Unknown property 'VERILOG_DEFINE' on file
  OK: vec_regfile.sv
Unknown property 'VERILOG_DEFINE' on file
  OK: vpu.sv
Unknown property 'VERILOG_DEFINE' on file
  OK: vpu_op.sv
Unknown property 'VERILOG_DEFINE' on file
  OK: vpu_simd.sv
Unknown property 'VERILOG_DEFINE' on file
  OK: tpu.sv
Unknown property 'VERILOG_DEFINE' on file
  OK: tpu_master_axi_stream.v
Unknown property 'VERILOG_DEFINE' on file
  OK: tpu_slave_axi_lite.v
Unknown property 'VERILOG_DEFINE' on file
  OK: tpu_slave_axi_stream.v
Unknown property 'VERILOG_DEFINE' on file
# puts "  Files added manually: $n_added"
  Files added manually: 1
# puts "\n>>> Step 8: Setting TARGET_FPGA define on synthesis files..."

>>> Step 8: Setting TARGET_FPGA define on synthesis files...
# foreach fg [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects $core] {
#     foreach f [ipx::get_files -of_objects $fg] {
#         set ftype [get_property TYPE $f]
#         if {$ftype eq "systemVerilogSource" || $ftype eq "verilogSource"} {
#             catch { set_property VERILOG_DEFINE {TARGET_FPGA=1} $f }
#         }
#     }
# }
Unknown property 'VERILOG_DEFINE' on file
Unknown property 'VERILOG_DEFINE' on file
Unknown property 'VERILOG_DEFINE' on file
Unknown property 'VERILOG_DEFINE' on file
Unknown property 'VERILOG_DEFINE' on file
Unknown property 'VERILOG_DEFINE' on file
Unknown property 'VERILOG_DEFINE' on file
Unknown property 'VERILOG_DEFINE' on file
Unknown property 'VERILOG_DEFINE' on file
Unknown property 'VERILOG_DEFINE' on file
Unknown property 'VERILOG_DEFINE' on file
Unknown property 'VERILOG_DEFINE' on file
Unknown property 'VERILOG_DEFINE' on file
Unknown property 'VERILOG_DEFINE' on file
Unknown property 'VERILOG_DEFINE' on file
Unknown property 'VERILOG_DEFINE' on file
Unknown property 'VERILOG_DEFINE' on file
Unknown property 'VERILOG_DEFINE' on file
Unknown property 'VERILOG_DEFINE' on file
Unknown property 'VERILOG_DEFINE' on file
Unknown property 'VERILOG_DEFINE' on file
Unknown property 'VERILOG_DEFINE' on file
# puts "\n>>> Step 9: Verifying AXI interfaces..."

>>> Step 9: Verifying AXI interfaces...
# foreach req {s00_axi s00_axis m00_axis} {
#     if {[llength [ipx::get_bus_interfaces $req -of_objects $core -quiet]] == 0} {
#         puts "  WARNING: '$req' NOT found"
#     } else {
#         puts "  OK: $req"
#     }
# }
  OK: s00_axi
  OK: s00_axis
  OK: m00_axis
# puts "\n>>> Step 10: AXI-Lite memory map..."

>>> Step 10: AXI-Lite memory map...
# set axi_lite [ipx::get_bus_interfaces s00_axi -of_objects $core -quiet]
# if {$axi_lite ne "" && \
#     [llength [ipx::get_memory_maps s00_axi -of_objects $core -quiet]] == 0} {
#     ipx::add_memory_map s00_axi $core
#     set_property slave_memory_map_ref s00_axi $axi_lite
#     ipx::add_address_block reg0 [ipx::get_memory_maps s00_axi -of_objects $core]
#     set ab [ipx::get_address_blocks reg0 \
#                 -of_objects [ipx::get_memory_maps s00_axi -of_objects $core]]
#     set_property range 64 $ab
#     set_property width 32 $ab
#     puts "  Memory map: 64 bytes, 32-bit"
# } else {
#     puts "  Memory map already present (or s00_axi not found)"
# }
  Memory map already present (or s00_axi not found)
# catch { set_property display_name "S00_AXI"  \
#             [ipx::get_bus_interfaces s00_axi  -of_objects $core] }
# catch { set_property display_name "S00_AXIS" \
#             [ipx::get_bus_interfaces s00_axis -of_objects $core] }
# catch { set_property display_name "M00_AXIS" \
#             [ipx::get_bus_interfaces m00_axis -of_objects $core] }
# puts "\n>>> Step 12: Finalising..."

>>> Step 12: Finalising...
# ipx::create_xgui_files $core
# ipx::update_checksums  $core
# ipx::check_integrity   $core
WARNING: [IP_Flow 19-11770] Clock interface 'm00_axis_aclk' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-11770] Clock interface 's00_axi_aclk' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-11770] Clock interface 's00_axis_aclk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
# ipx::save_core         $core
# close_project
# file delete -force $proj_dir
# set n_src [llength [glob -nocomplain \
#     [file join $ip_src_dir *.sv] [file join $ip_src_dir *.v]]]
# set vlnv "${ip_vendor}:${ip_library}:${ip_name}:${ip_version}"
# puts ""

# puts "============================================================"
============================================================
# puts "IP PACKAGING COMPLETE"
IP PACKAGING COMPLETE
# puts "============================================================"
============================================================
# puts "IP Location : $ip_out_dir"
IP Location : /home/mss464/minitpu/tpu/ultra96-v2/ip_repo/cornell_tpu_1.0
# puts "VLNV        : $vlnv"
VLNV        : cornell.edu:user:cornell_tpu:1.0
# puts "src/ files  : $n_src"
src/ files  : 22
# puts "============================================================"
============================================================
# puts ""

# puts "Verify with:"
Verify with:
# puts "  ls $ip_src_dir"
  ls /home/mss464/minitpu/tpu/ultra96-v2/ip_repo/cornell_tpu_1.0/src
# puts ""

# puts "To use in a Vivado project:"
To use in a Vivado project:
# puts "  set_property ip_repo_paths $repo_out \[current_project\]"
  set_property ip_repo_paths /home/mss464/minitpu/tpu/ultra96-v2/ip_repo [current_project]
# puts "  update_ip_catalog"
  update_ip_catalog
# puts ""

# exit 0
INFO: [Common 17-206] Exiting Vivado at Tue Feb 17 00:07:22 2026...
