Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Jun 15 02:00:30 2025
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          675         
TIMING-18  Warning   Missing input or output delay  10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.824    -1353.822                   1067                 7380        0.009        0.000                      0                 7380        4.500        0.000                       0                  3421  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -11.824    -1353.822                   1067                 7380        0.009        0.000                      0                 7380        4.500        0.000                       0                  3421  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         1067  Failing Endpoints,  Worst Slack      -11.824ns,  Total Violation    -1353.822ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.824ns  (required time - arrival time)
  Source:                 layer2/C1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            argmax_index_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.542ns  (logic 9.238ns (42.884%)  route 12.304ns (57.116%))
  Logic Levels:           56  (CARRY4=43 LUT3=1 LUT4=5 LUT6=7)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        1.806     5.409    layer2/clk_IBUF_BUFG
    SLICE_X33Y17         FDCE                                         r  layer2/C1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDCE (Prop_fdce_C_Q)         0.419     5.828 r  layer2/C1_reg[6]/Q
                         net (fo=6, routed)           0.868     6.696    layer2/z2_C1[6]
    SLICE_X35Y17         LUT4 (Prop_lut4_I3_O)        0.299     6.995 r  layer2/argmax_index[0]_i_257/O
                         net (fo=1, routed)           0.000     6.995    layer2/argmax_index[0]_i_257_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.396 r  layer2/argmax_index_reg[0]_i_217/CO[3]
                         net (fo=1, routed)           0.000     7.396    layer2/argmax_index_reg[0]_i_217_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.510 r  layer2/argmax_index_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000     7.510    layer2/argmax_index_reg[0]_i_181_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.624 r  layer2/argmax_index_reg[0]_i_145/CO[3]
                         net (fo=1, routed)           0.000     7.624    layer2/argmax_index_reg[0]_i_145_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.738 r  layer2/argmax_index_reg[0]_i_109/CO[3]
                         net (fo=1, routed)           0.000     7.738    layer2/argmax_index_reg[0]_i_109_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.852 r  layer2/argmax_index_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.852    layer2/argmax_index_reg[0]_i_73_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.966 r  layer2/argmax_index_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.966    layer2/argmax_index_reg[0]_i_37_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.080 r  layer2/argmax_index_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.080    layer2/argmax_index_reg[0]_i_9_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.194 r  layer2/argmax_index_reg[0]_i_4/CO[3]
                         net (fo=255, routed)         1.234     9.428    layer2/argmax_index_reg[0]_i_4_n_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I1_O)        0.124     9.552 f  layer2/argmax_index[1]_i_109/O
                         net (fo=3, routed)           0.653    10.205    layer2/argmax_index[1]_i_109_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I1_O)        0.124    10.329 r  layer2/argmax_index[1]_i_75/O
                         net (fo=1, routed)           0.669    10.998    layer2/argmax_index[1]_i_75_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.383 r  layer2/argmax_index_reg[1]_i_48/CO[3]
                         net (fo=1, routed)           0.000    11.383    layer2/argmax_index_reg[1]_i_48_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.497 r  layer2/argmax_index_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.009    11.506    layer2/argmax_index_reg[1]_i_24_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.620 r  layer2/argmax_index_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.620    layer2/argmax_index_reg[1]_i_6_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.734 r  layer2/argmax_index_reg[1]_i_4/CO[3]
                         net (fo=132, routed)         1.210    12.944    layer2/argmax_index_reg[1]_i_4_n_0
    SLICE_X35Y28         LUT6 (Prop_lut6_I4_O)        0.124    13.068 r  layer2/argmax_index[3]_i_567/O
                         net (fo=6, routed)           0.687    13.755    layer2/argmax_index[3]_i_567_n_0
    SLICE_X33Y28         LUT4 (Prop_lut4_I0_O)        0.124    13.879 r  layer2/argmax_index[2]_i_346/O
                         net (fo=1, routed)           0.000    13.879    layer2/argmax_index[2]_i_346_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.429 r  layer2/argmax_index_reg[2]_i_314/CO[3]
                         net (fo=1, routed)           0.000    14.429    layer2/argmax_index_reg[2]_i_314_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.543 r  layer2/argmax_index_reg[2]_i_272/CO[3]
                         net (fo=1, routed)           0.000    14.543    layer2/argmax_index_reg[2]_i_272_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.657 r  layer2/argmax_index_reg[2]_i_228/CO[3]
                         net (fo=1, routed)           0.000    14.657    layer2/argmax_index_reg[2]_i_228_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.771 r  layer2/argmax_index_reg[2]_i_184/CO[3]
                         net (fo=1, routed)           0.000    14.771    layer2/argmax_index_reg[2]_i_184_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.885 r  layer2/argmax_index_reg[2]_i_140/CO[3]
                         net (fo=1, routed)           0.000    14.885    layer2/argmax_index_reg[2]_i_140_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.999 r  layer2/argmax_index_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000    14.999    layer2/argmax_index_reg[2]_i_96_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.113 r  layer2/argmax_index_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000    15.113    layer2/argmax_index_reg[2]_i_51_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.227 r  layer2/argmax_index_reg[2]_i_24/CO[3]
                         net (fo=65, routed)          1.225    16.452    layer2/argmax_index_reg[2]_i_24_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I0_O)        0.124    16.576 r  layer2/argmax_index[2]_i_336/O
                         net (fo=4, routed)           0.603    17.179    layer2/argmax_index[2]_i_336_n_0
    SLICE_X30Y32         LUT4 (Prop_lut4_I0_O)        0.124    17.303 r  layer2/argmax_index[2]_i_296/O
                         net (fo=1, routed)           0.000    17.303    layer2/argmax_index[2]_i_296_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.836 r  layer2/argmax_index_reg[2]_i_246/CO[3]
                         net (fo=1, routed)           0.000    17.836    layer2/argmax_index_reg[2]_i_246_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.953 r  layer2/argmax_index_reg[2]_i_202/CO[3]
                         net (fo=1, routed)           0.000    17.953    layer2/argmax_index_reg[2]_i_202_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.070 r  layer2/argmax_index_reg[2]_i_158/CO[3]
                         net (fo=1, routed)           0.000    18.070    layer2/argmax_index_reg[2]_i_158_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.187 r  layer2/argmax_index_reg[2]_i_114/CO[3]
                         net (fo=1, routed)           0.000    18.187    layer2/argmax_index_reg[2]_i_114_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.304 r  layer2/argmax_index_reg[2]_i_69/CO[3]
                         net (fo=1, routed)           0.000    18.304    layer2/argmax_index_reg[2]_i_69_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.421 r  layer2/argmax_index_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000    18.421    layer2/argmax_index_reg[2]_i_26_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.538 r  layer2/argmax_index_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.538    layer2/argmax_index_reg[2]_i_6_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.655 r  layer2/argmax_index_reg[2]_i_3/CO[3]
                         net (fo=130, routed)         1.091    19.747    layer2/argmax_index_reg[2]_i_3_n_0
    SLICE_X31Y41         LUT4 (Prop_lut4_I1_O)        0.124    19.871 r  layer2/argmax_index[3]_i_510/O
                         net (fo=2, routed)           0.821    20.691    layer2/argmax_index[3]_i_510_n_0
    SLICE_X31Y42         LUT6 (Prop_lut6_I5_O)        0.124    20.815 r  layer2/argmax_index[3]_i_422/O
                         net (fo=3, routed)           0.560    21.375    layer2/argmax_index[3]_i_422_n_0
    SLICE_X29Y42         LUT4 (Prop_lut4_I2_O)        0.124    21.499 r  layer2/argmax_index[3]_i_408/O
                         net (fo=1, routed)           0.000    21.499    layer2/argmax_index[3]_i_408_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.897 r  layer2/argmax_index_reg[3]_i_328/CO[3]
                         net (fo=1, routed)           0.000    21.897    layer2/argmax_index_reg[3]_i_328_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.011 r  layer2/argmax_index_reg[3]_i_254/CO[3]
                         net (fo=1, routed)           0.000    22.011    layer2/argmax_index_reg[3]_i_254_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.125 r  layer2/argmax_index_reg[3]_i_180/CO[3]
                         net (fo=1, routed)           0.000    22.125    layer2/argmax_index_reg[3]_i_180_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.239 r  layer2/argmax_index_reg[3]_i_107/CO[3]
                         net (fo=1, routed)           0.000    22.239    layer2/argmax_index_reg[3]_i_107_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.353 r  layer2/argmax_index_reg[3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.353    layer2/argmax_index_reg[3]_i_46_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.467 r  layer2/argmax_index_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.467    layer2/argmax_index_reg[3]_i_14_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.581 r  layer2/argmax_index_reg[3]_i_4/CO[3]
                         net (fo=130, routed)         1.152    23.733    layer2/max_val1
    SLICE_X31Y44         LUT6 (Prop_lut6_I1_O)        0.124    23.857 f  layer2/argmax_index[3]_i_489/O
                         net (fo=1, routed)           0.452    24.309    layer2/argmax_index[3]_i_489_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I1_O)        0.124    24.433 r  layer2/argmax_index[3]_i_414/O
                         net (fo=1, routed)           0.330    24.763    layer2/argmax_index[3]_i_414_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.289 r  layer2/argmax_index_reg[3]_i_337/CO[3]
                         net (fo=1, routed)           0.000    25.289    layer2/argmax_index_reg[3]_i_337_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.403 r  layer2/argmax_index_reg[3]_i_263/CO[3]
                         net (fo=1, routed)           0.000    25.403    layer2/argmax_index_reg[3]_i_263_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.517 r  layer2/argmax_index_reg[3]_i_189/CO[3]
                         net (fo=1, routed)           0.000    25.517    layer2/argmax_index_reg[3]_i_189_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.631 r  layer2/argmax_index_reg[3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    25.631    layer2/argmax_index_reg[3]_i_116_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.745 r  layer2/argmax_index_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    25.745    layer2/argmax_index_reg[3]_i_55_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.859 r  layer2/argmax_index_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    25.859    layer2/argmax_index_reg[3]_i_23_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.973 r  layer2/argmax_index_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.001    25.974    layer2/argmax_index_reg[3]_i_5_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.088 f  layer2/argmax_index_reg[3]_i_3/CO[3]
                         net (fo=4, routed)           0.739    26.827    layer2/argmax_index1
    SLICE_X31Y50         LUT6 (Prop_lut6_I2_O)        0.124    26.951 r  layer2/argmax_index[2]_i_1/O
                         net (fo=1, routed)           0.000    26.951    layer2_n_8
    SLICE_X31Y50         FDCE                                         r  argmax_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        1.521    14.944    clk_IBUF_BUFG
    SLICE_X31Y50         FDCE                                         r  argmax_index_reg[2]/C
                         clock pessimism              0.187    15.131    
                         clock uncertainty           -0.035    15.095    
    SLICE_X31Y50         FDCE (Setup_fdce_C_D)        0.031    15.126    argmax_index_reg[2]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -26.951    
  -------------------------------------------------------------------
                         slack                                -11.824    

Slack (VIOLATED) :        -11.784ns  (required time - arrival time)
  Source:                 layer2/C1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            argmax_index_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.500ns  (logic 9.238ns (42.968%)  route 12.262ns (57.032%))
  Logic Levels:           56  (CARRY4=43 LUT3=1 LUT4=5 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        1.806     5.409    layer2/clk_IBUF_BUFG
    SLICE_X33Y17         FDCE                                         r  layer2/C1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDCE (Prop_fdce_C_Q)         0.419     5.828 r  layer2/C1_reg[6]/Q
                         net (fo=6, routed)           0.868     6.696    layer2/z2_C1[6]
    SLICE_X35Y17         LUT4 (Prop_lut4_I3_O)        0.299     6.995 r  layer2/argmax_index[0]_i_257/O
                         net (fo=1, routed)           0.000     6.995    layer2/argmax_index[0]_i_257_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.396 r  layer2/argmax_index_reg[0]_i_217/CO[3]
                         net (fo=1, routed)           0.000     7.396    layer2/argmax_index_reg[0]_i_217_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.510 r  layer2/argmax_index_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000     7.510    layer2/argmax_index_reg[0]_i_181_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.624 r  layer2/argmax_index_reg[0]_i_145/CO[3]
                         net (fo=1, routed)           0.000     7.624    layer2/argmax_index_reg[0]_i_145_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.738 r  layer2/argmax_index_reg[0]_i_109/CO[3]
                         net (fo=1, routed)           0.000     7.738    layer2/argmax_index_reg[0]_i_109_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.852 r  layer2/argmax_index_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.852    layer2/argmax_index_reg[0]_i_73_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.966 r  layer2/argmax_index_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.966    layer2/argmax_index_reg[0]_i_37_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.080 r  layer2/argmax_index_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.080    layer2/argmax_index_reg[0]_i_9_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.194 r  layer2/argmax_index_reg[0]_i_4/CO[3]
                         net (fo=255, routed)         1.234     9.428    layer2/argmax_index_reg[0]_i_4_n_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I1_O)        0.124     9.552 f  layer2/argmax_index[1]_i_109/O
                         net (fo=3, routed)           0.653    10.205    layer2/argmax_index[1]_i_109_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I1_O)        0.124    10.329 r  layer2/argmax_index[1]_i_75/O
                         net (fo=1, routed)           0.669    10.998    layer2/argmax_index[1]_i_75_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.383 r  layer2/argmax_index_reg[1]_i_48/CO[3]
                         net (fo=1, routed)           0.000    11.383    layer2/argmax_index_reg[1]_i_48_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.497 r  layer2/argmax_index_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.009    11.506    layer2/argmax_index_reg[1]_i_24_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.620 r  layer2/argmax_index_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.620    layer2/argmax_index_reg[1]_i_6_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.734 r  layer2/argmax_index_reg[1]_i_4/CO[3]
                         net (fo=132, routed)         1.210    12.944    layer2/argmax_index_reg[1]_i_4_n_0
    SLICE_X35Y28         LUT6 (Prop_lut6_I4_O)        0.124    13.068 r  layer2/argmax_index[3]_i_567/O
                         net (fo=6, routed)           0.687    13.755    layer2/argmax_index[3]_i_567_n_0
    SLICE_X33Y28         LUT4 (Prop_lut4_I0_O)        0.124    13.879 r  layer2/argmax_index[2]_i_346/O
                         net (fo=1, routed)           0.000    13.879    layer2/argmax_index[2]_i_346_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.429 r  layer2/argmax_index_reg[2]_i_314/CO[3]
                         net (fo=1, routed)           0.000    14.429    layer2/argmax_index_reg[2]_i_314_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.543 r  layer2/argmax_index_reg[2]_i_272/CO[3]
                         net (fo=1, routed)           0.000    14.543    layer2/argmax_index_reg[2]_i_272_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.657 r  layer2/argmax_index_reg[2]_i_228/CO[3]
                         net (fo=1, routed)           0.000    14.657    layer2/argmax_index_reg[2]_i_228_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.771 r  layer2/argmax_index_reg[2]_i_184/CO[3]
                         net (fo=1, routed)           0.000    14.771    layer2/argmax_index_reg[2]_i_184_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.885 r  layer2/argmax_index_reg[2]_i_140/CO[3]
                         net (fo=1, routed)           0.000    14.885    layer2/argmax_index_reg[2]_i_140_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.999 r  layer2/argmax_index_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000    14.999    layer2/argmax_index_reg[2]_i_96_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.113 r  layer2/argmax_index_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000    15.113    layer2/argmax_index_reg[2]_i_51_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.227 r  layer2/argmax_index_reg[2]_i_24/CO[3]
                         net (fo=65, routed)          1.225    16.452    layer2/argmax_index_reg[2]_i_24_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I0_O)        0.124    16.576 r  layer2/argmax_index[2]_i_336/O
                         net (fo=4, routed)           0.603    17.179    layer2/argmax_index[2]_i_336_n_0
    SLICE_X30Y32         LUT4 (Prop_lut4_I0_O)        0.124    17.303 r  layer2/argmax_index[2]_i_296/O
                         net (fo=1, routed)           0.000    17.303    layer2/argmax_index[2]_i_296_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.836 r  layer2/argmax_index_reg[2]_i_246/CO[3]
                         net (fo=1, routed)           0.000    17.836    layer2/argmax_index_reg[2]_i_246_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.953 r  layer2/argmax_index_reg[2]_i_202/CO[3]
                         net (fo=1, routed)           0.000    17.953    layer2/argmax_index_reg[2]_i_202_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.070 r  layer2/argmax_index_reg[2]_i_158/CO[3]
                         net (fo=1, routed)           0.000    18.070    layer2/argmax_index_reg[2]_i_158_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.187 r  layer2/argmax_index_reg[2]_i_114/CO[3]
                         net (fo=1, routed)           0.000    18.187    layer2/argmax_index_reg[2]_i_114_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.304 r  layer2/argmax_index_reg[2]_i_69/CO[3]
                         net (fo=1, routed)           0.000    18.304    layer2/argmax_index_reg[2]_i_69_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.421 r  layer2/argmax_index_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000    18.421    layer2/argmax_index_reg[2]_i_26_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.538 r  layer2/argmax_index_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.538    layer2/argmax_index_reg[2]_i_6_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.655 r  layer2/argmax_index_reg[2]_i_3/CO[3]
                         net (fo=130, routed)         1.091    19.747    layer2/argmax_index_reg[2]_i_3_n_0
    SLICE_X31Y41         LUT4 (Prop_lut4_I1_O)        0.124    19.871 r  layer2/argmax_index[3]_i_510/O
                         net (fo=2, routed)           0.821    20.691    layer2/argmax_index[3]_i_510_n_0
    SLICE_X31Y42         LUT6 (Prop_lut6_I5_O)        0.124    20.815 r  layer2/argmax_index[3]_i_422/O
                         net (fo=3, routed)           0.560    21.375    layer2/argmax_index[3]_i_422_n_0
    SLICE_X29Y42         LUT4 (Prop_lut4_I2_O)        0.124    21.499 r  layer2/argmax_index[3]_i_408/O
                         net (fo=1, routed)           0.000    21.499    layer2/argmax_index[3]_i_408_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.897 r  layer2/argmax_index_reg[3]_i_328/CO[3]
                         net (fo=1, routed)           0.000    21.897    layer2/argmax_index_reg[3]_i_328_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.011 r  layer2/argmax_index_reg[3]_i_254/CO[3]
                         net (fo=1, routed)           0.000    22.011    layer2/argmax_index_reg[3]_i_254_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.125 r  layer2/argmax_index_reg[3]_i_180/CO[3]
                         net (fo=1, routed)           0.000    22.125    layer2/argmax_index_reg[3]_i_180_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.239 r  layer2/argmax_index_reg[3]_i_107/CO[3]
                         net (fo=1, routed)           0.000    22.239    layer2/argmax_index_reg[3]_i_107_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.353 r  layer2/argmax_index_reg[3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.353    layer2/argmax_index_reg[3]_i_46_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.467 r  layer2/argmax_index_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.467    layer2/argmax_index_reg[3]_i_14_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.581 r  layer2/argmax_index_reg[3]_i_4/CO[3]
                         net (fo=130, routed)         1.152    23.733    layer2/max_val1
    SLICE_X31Y44         LUT6 (Prop_lut6_I1_O)        0.124    23.857 f  layer2/argmax_index[3]_i_489/O
                         net (fo=1, routed)           0.452    24.309    layer2/argmax_index[3]_i_489_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I1_O)        0.124    24.433 r  layer2/argmax_index[3]_i_414/O
                         net (fo=1, routed)           0.330    24.763    layer2/argmax_index[3]_i_414_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.289 r  layer2/argmax_index_reg[3]_i_337/CO[3]
                         net (fo=1, routed)           0.000    25.289    layer2/argmax_index_reg[3]_i_337_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.403 r  layer2/argmax_index_reg[3]_i_263/CO[3]
                         net (fo=1, routed)           0.000    25.403    layer2/argmax_index_reg[3]_i_263_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.517 r  layer2/argmax_index_reg[3]_i_189/CO[3]
                         net (fo=1, routed)           0.000    25.517    layer2/argmax_index_reg[3]_i_189_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.631 r  layer2/argmax_index_reg[3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    25.631    layer2/argmax_index_reg[3]_i_116_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.745 r  layer2/argmax_index_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    25.745    layer2/argmax_index_reg[3]_i_55_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.859 r  layer2/argmax_index_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    25.859    layer2/argmax_index_reg[3]_i_23_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.973 r  layer2/argmax_index_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.001    25.974    layer2/argmax_index_reg[3]_i_5_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.088 r  layer2/argmax_index_reg[3]_i_3/CO[3]
                         net (fo=4, routed)           0.697    26.785    layer2/argmax_index1
    SLICE_X33Y50         LUT5 (Prop_lut5_I2_O)        0.124    26.909 r  layer2/argmax_index[0]_i_1/O
                         net (fo=1, routed)           0.000    26.909    layer2_n_10
    SLICE_X33Y50         FDCE                                         r  argmax_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        1.521    14.944    clk_IBUF_BUFG
    SLICE_X33Y50         FDCE                                         r  argmax_index_reg[0]/C
                         clock pessimism              0.187    15.131    
                         clock uncertainty           -0.035    15.095    
    SLICE_X33Y50         FDCE (Setup_fdce_C_D)        0.029    15.124    argmax_index_reg[0]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -26.909    
  -------------------------------------------------------------------
                         slack                                -11.784    

Slack (VIOLATED) :        -11.779ns  (required time - arrival time)
  Source:                 layer2/C1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            argmax_index_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.497ns  (logic 9.238ns (42.974%)  route 12.259ns (57.026%))
  Logic Levels:           56  (CARRY4=43 LUT3=1 LUT4=5 LUT6=7)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        1.806     5.409    layer2/clk_IBUF_BUFG
    SLICE_X33Y17         FDCE                                         r  layer2/C1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDCE (Prop_fdce_C_Q)         0.419     5.828 r  layer2/C1_reg[6]/Q
                         net (fo=6, routed)           0.868     6.696    layer2/z2_C1[6]
    SLICE_X35Y17         LUT4 (Prop_lut4_I3_O)        0.299     6.995 r  layer2/argmax_index[0]_i_257/O
                         net (fo=1, routed)           0.000     6.995    layer2/argmax_index[0]_i_257_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.396 r  layer2/argmax_index_reg[0]_i_217/CO[3]
                         net (fo=1, routed)           0.000     7.396    layer2/argmax_index_reg[0]_i_217_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.510 r  layer2/argmax_index_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000     7.510    layer2/argmax_index_reg[0]_i_181_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.624 r  layer2/argmax_index_reg[0]_i_145/CO[3]
                         net (fo=1, routed)           0.000     7.624    layer2/argmax_index_reg[0]_i_145_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.738 r  layer2/argmax_index_reg[0]_i_109/CO[3]
                         net (fo=1, routed)           0.000     7.738    layer2/argmax_index_reg[0]_i_109_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.852 r  layer2/argmax_index_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.852    layer2/argmax_index_reg[0]_i_73_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.966 r  layer2/argmax_index_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.966    layer2/argmax_index_reg[0]_i_37_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.080 r  layer2/argmax_index_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.080    layer2/argmax_index_reg[0]_i_9_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.194 r  layer2/argmax_index_reg[0]_i_4/CO[3]
                         net (fo=255, routed)         1.234     9.428    layer2/argmax_index_reg[0]_i_4_n_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I1_O)        0.124     9.552 f  layer2/argmax_index[1]_i_109/O
                         net (fo=3, routed)           0.653    10.205    layer2/argmax_index[1]_i_109_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I1_O)        0.124    10.329 r  layer2/argmax_index[1]_i_75/O
                         net (fo=1, routed)           0.669    10.998    layer2/argmax_index[1]_i_75_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.383 r  layer2/argmax_index_reg[1]_i_48/CO[3]
                         net (fo=1, routed)           0.000    11.383    layer2/argmax_index_reg[1]_i_48_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.497 r  layer2/argmax_index_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.009    11.506    layer2/argmax_index_reg[1]_i_24_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.620 r  layer2/argmax_index_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.620    layer2/argmax_index_reg[1]_i_6_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.734 r  layer2/argmax_index_reg[1]_i_4/CO[3]
                         net (fo=132, routed)         1.210    12.944    layer2/argmax_index_reg[1]_i_4_n_0
    SLICE_X35Y28         LUT6 (Prop_lut6_I4_O)        0.124    13.068 r  layer2/argmax_index[3]_i_567/O
                         net (fo=6, routed)           0.687    13.755    layer2/argmax_index[3]_i_567_n_0
    SLICE_X33Y28         LUT4 (Prop_lut4_I0_O)        0.124    13.879 r  layer2/argmax_index[2]_i_346/O
                         net (fo=1, routed)           0.000    13.879    layer2/argmax_index[2]_i_346_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.429 r  layer2/argmax_index_reg[2]_i_314/CO[3]
                         net (fo=1, routed)           0.000    14.429    layer2/argmax_index_reg[2]_i_314_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.543 r  layer2/argmax_index_reg[2]_i_272/CO[3]
                         net (fo=1, routed)           0.000    14.543    layer2/argmax_index_reg[2]_i_272_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.657 r  layer2/argmax_index_reg[2]_i_228/CO[3]
                         net (fo=1, routed)           0.000    14.657    layer2/argmax_index_reg[2]_i_228_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.771 r  layer2/argmax_index_reg[2]_i_184/CO[3]
                         net (fo=1, routed)           0.000    14.771    layer2/argmax_index_reg[2]_i_184_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.885 r  layer2/argmax_index_reg[2]_i_140/CO[3]
                         net (fo=1, routed)           0.000    14.885    layer2/argmax_index_reg[2]_i_140_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.999 r  layer2/argmax_index_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000    14.999    layer2/argmax_index_reg[2]_i_96_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.113 r  layer2/argmax_index_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000    15.113    layer2/argmax_index_reg[2]_i_51_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.227 r  layer2/argmax_index_reg[2]_i_24/CO[3]
                         net (fo=65, routed)          1.225    16.452    layer2/argmax_index_reg[2]_i_24_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I0_O)        0.124    16.576 r  layer2/argmax_index[2]_i_336/O
                         net (fo=4, routed)           0.603    17.179    layer2/argmax_index[2]_i_336_n_0
    SLICE_X30Y32         LUT4 (Prop_lut4_I0_O)        0.124    17.303 r  layer2/argmax_index[2]_i_296/O
                         net (fo=1, routed)           0.000    17.303    layer2/argmax_index[2]_i_296_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.836 r  layer2/argmax_index_reg[2]_i_246/CO[3]
                         net (fo=1, routed)           0.000    17.836    layer2/argmax_index_reg[2]_i_246_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.953 r  layer2/argmax_index_reg[2]_i_202/CO[3]
                         net (fo=1, routed)           0.000    17.953    layer2/argmax_index_reg[2]_i_202_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.070 r  layer2/argmax_index_reg[2]_i_158/CO[3]
                         net (fo=1, routed)           0.000    18.070    layer2/argmax_index_reg[2]_i_158_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.187 r  layer2/argmax_index_reg[2]_i_114/CO[3]
                         net (fo=1, routed)           0.000    18.187    layer2/argmax_index_reg[2]_i_114_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.304 r  layer2/argmax_index_reg[2]_i_69/CO[3]
                         net (fo=1, routed)           0.000    18.304    layer2/argmax_index_reg[2]_i_69_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.421 r  layer2/argmax_index_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000    18.421    layer2/argmax_index_reg[2]_i_26_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.538 r  layer2/argmax_index_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.538    layer2/argmax_index_reg[2]_i_6_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.655 r  layer2/argmax_index_reg[2]_i_3/CO[3]
                         net (fo=130, routed)         1.091    19.747    layer2/argmax_index_reg[2]_i_3_n_0
    SLICE_X31Y41         LUT4 (Prop_lut4_I1_O)        0.124    19.871 r  layer2/argmax_index[3]_i_510/O
                         net (fo=2, routed)           0.821    20.691    layer2/argmax_index[3]_i_510_n_0
    SLICE_X31Y42         LUT6 (Prop_lut6_I5_O)        0.124    20.815 r  layer2/argmax_index[3]_i_422/O
                         net (fo=3, routed)           0.560    21.375    layer2/argmax_index[3]_i_422_n_0
    SLICE_X29Y42         LUT4 (Prop_lut4_I2_O)        0.124    21.499 r  layer2/argmax_index[3]_i_408/O
                         net (fo=1, routed)           0.000    21.499    layer2/argmax_index[3]_i_408_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.897 r  layer2/argmax_index_reg[3]_i_328/CO[3]
                         net (fo=1, routed)           0.000    21.897    layer2/argmax_index_reg[3]_i_328_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.011 r  layer2/argmax_index_reg[3]_i_254/CO[3]
                         net (fo=1, routed)           0.000    22.011    layer2/argmax_index_reg[3]_i_254_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.125 r  layer2/argmax_index_reg[3]_i_180/CO[3]
                         net (fo=1, routed)           0.000    22.125    layer2/argmax_index_reg[3]_i_180_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.239 r  layer2/argmax_index_reg[3]_i_107/CO[3]
                         net (fo=1, routed)           0.000    22.239    layer2/argmax_index_reg[3]_i_107_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.353 r  layer2/argmax_index_reg[3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.353    layer2/argmax_index_reg[3]_i_46_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.467 r  layer2/argmax_index_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.467    layer2/argmax_index_reg[3]_i_14_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.581 r  layer2/argmax_index_reg[3]_i_4/CO[3]
                         net (fo=130, routed)         1.152    23.733    layer2/max_val1
    SLICE_X31Y44         LUT6 (Prop_lut6_I1_O)        0.124    23.857 f  layer2/argmax_index[3]_i_489/O
                         net (fo=1, routed)           0.452    24.309    layer2/argmax_index[3]_i_489_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I1_O)        0.124    24.433 r  layer2/argmax_index[3]_i_414/O
                         net (fo=1, routed)           0.330    24.763    layer2/argmax_index[3]_i_414_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.289 r  layer2/argmax_index_reg[3]_i_337/CO[3]
                         net (fo=1, routed)           0.000    25.289    layer2/argmax_index_reg[3]_i_337_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.403 r  layer2/argmax_index_reg[3]_i_263/CO[3]
                         net (fo=1, routed)           0.000    25.403    layer2/argmax_index_reg[3]_i_263_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.517 r  layer2/argmax_index_reg[3]_i_189/CO[3]
                         net (fo=1, routed)           0.000    25.517    layer2/argmax_index_reg[3]_i_189_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.631 r  layer2/argmax_index_reg[3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    25.631    layer2/argmax_index_reg[3]_i_116_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.745 r  layer2/argmax_index_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    25.745    layer2/argmax_index_reg[3]_i_55_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.859 r  layer2/argmax_index_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    25.859    layer2/argmax_index_reg[3]_i_23_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.973 r  layer2/argmax_index_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.001    25.974    layer2/argmax_index_reg[3]_i_5_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.088 f  layer2/argmax_index_reg[3]_i_3/CO[3]
                         net (fo=4, routed)           0.694    26.782    layer2/argmax_index1
    SLICE_X33Y50         LUT6 (Prop_lut6_I5_O)        0.124    26.906 r  layer2/argmax_index[1]_i_1_comp/O
                         net (fo=1, routed)           0.000    26.906    layer2_n_9
    SLICE_X33Y50         FDCE                                         r  argmax_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        1.521    14.944    clk_IBUF_BUFG
    SLICE_X33Y50         FDCE                                         r  argmax_index_reg[1]/C
                         clock pessimism              0.187    15.131    
                         clock uncertainty           -0.035    15.095    
    SLICE_X33Y50         FDCE (Setup_fdce_C_D)        0.031    15.126    argmax_index_reg[1]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -26.906    
  -------------------------------------------------------------------
                         slack                                -11.779    

Slack (VIOLATED) :        -11.715ns  (required time - arrival time)
  Source:                 layer2/C1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            argmax_index_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.431ns  (logic 9.238ns (43.106%)  route 12.193ns (56.894%))
  Logic Levels:           56  (CARRY4=43 LUT3=1 LUT4=6 LUT6=6)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        1.806     5.409    layer2/clk_IBUF_BUFG
    SLICE_X33Y17         FDCE                                         r  layer2/C1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDCE (Prop_fdce_C_Q)         0.419     5.828 r  layer2/C1_reg[6]/Q
                         net (fo=6, routed)           0.868     6.696    layer2/z2_C1[6]
    SLICE_X35Y17         LUT4 (Prop_lut4_I3_O)        0.299     6.995 r  layer2/argmax_index[0]_i_257/O
                         net (fo=1, routed)           0.000     6.995    layer2/argmax_index[0]_i_257_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.396 r  layer2/argmax_index_reg[0]_i_217/CO[3]
                         net (fo=1, routed)           0.000     7.396    layer2/argmax_index_reg[0]_i_217_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.510 r  layer2/argmax_index_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000     7.510    layer2/argmax_index_reg[0]_i_181_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.624 r  layer2/argmax_index_reg[0]_i_145/CO[3]
                         net (fo=1, routed)           0.000     7.624    layer2/argmax_index_reg[0]_i_145_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.738 r  layer2/argmax_index_reg[0]_i_109/CO[3]
                         net (fo=1, routed)           0.000     7.738    layer2/argmax_index_reg[0]_i_109_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.852 r  layer2/argmax_index_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.852    layer2/argmax_index_reg[0]_i_73_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.966 r  layer2/argmax_index_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.966    layer2/argmax_index_reg[0]_i_37_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.080 r  layer2/argmax_index_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.080    layer2/argmax_index_reg[0]_i_9_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.194 r  layer2/argmax_index_reg[0]_i_4/CO[3]
                         net (fo=255, routed)         1.234     9.428    layer2/argmax_index_reg[0]_i_4_n_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I1_O)        0.124     9.552 f  layer2/argmax_index[1]_i_109/O
                         net (fo=3, routed)           0.653    10.205    layer2/argmax_index[1]_i_109_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I1_O)        0.124    10.329 r  layer2/argmax_index[1]_i_75/O
                         net (fo=1, routed)           0.669    10.998    layer2/argmax_index[1]_i_75_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.383 r  layer2/argmax_index_reg[1]_i_48/CO[3]
                         net (fo=1, routed)           0.000    11.383    layer2/argmax_index_reg[1]_i_48_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.497 r  layer2/argmax_index_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.009    11.506    layer2/argmax_index_reg[1]_i_24_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.620 r  layer2/argmax_index_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.620    layer2/argmax_index_reg[1]_i_6_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.734 r  layer2/argmax_index_reg[1]_i_4/CO[3]
                         net (fo=132, routed)         1.210    12.944    layer2/argmax_index_reg[1]_i_4_n_0
    SLICE_X35Y28         LUT6 (Prop_lut6_I4_O)        0.124    13.068 r  layer2/argmax_index[3]_i_567/O
                         net (fo=6, routed)           0.687    13.755    layer2/argmax_index[3]_i_567_n_0
    SLICE_X33Y28         LUT4 (Prop_lut4_I0_O)        0.124    13.879 r  layer2/argmax_index[2]_i_346/O
                         net (fo=1, routed)           0.000    13.879    layer2/argmax_index[2]_i_346_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.429 r  layer2/argmax_index_reg[2]_i_314/CO[3]
                         net (fo=1, routed)           0.000    14.429    layer2/argmax_index_reg[2]_i_314_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.543 r  layer2/argmax_index_reg[2]_i_272/CO[3]
                         net (fo=1, routed)           0.000    14.543    layer2/argmax_index_reg[2]_i_272_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.657 r  layer2/argmax_index_reg[2]_i_228/CO[3]
                         net (fo=1, routed)           0.000    14.657    layer2/argmax_index_reg[2]_i_228_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.771 r  layer2/argmax_index_reg[2]_i_184/CO[3]
                         net (fo=1, routed)           0.000    14.771    layer2/argmax_index_reg[2]_i_184_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.885 r  layer2/argmax_index_reg[2]_i_140/CO[3]
                         net (fo=1, routed)           0.000    14.885    layer2/argmax_index_reg[2]_i_140_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.999 r  layer2/argmax_index_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000    14.999    layer2/argmax_index_reg[2]_i_96_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.113 r  layer2/argmax_index_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000    15.113    layer2/argmax_index_reg[2]_i_51_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.227 r  layer2/argmax_index_reg[2]_i_24/CO[3]
                         net (fo=65, routed)          1.225    16.452    layer2/argmax_index_reg[2]_i_24_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I0_O)        0.124    16.576 r  layer2/argmax_index[2]_i_336/O
                         net (fo=4, routed)           0.603    17.179    layer2/argmax_index[2]_i_336_n_0
    SLICE_X30Y32         LUT4 (Prop_lut4_I0_O)        0.124    17.303 r  layer2/argmax_index[2]_i_296/O
                         net (fo=1, routed)           0.000    17.303    layer2/argmax_index[2]_i_296_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.836 r  layer2/argmax_index_reg[2]_i_246/CO[3]
                         net (fo=1, routed)           0.000    17.836    layer2/argmax_index_reg[2]_i_246_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.953 r  layer2/argmax_index_reg[2]_i_202/CO[3]
                         net (fo=1, routed)           0.000    17.953    layer2/argmax_index_reg[2]_i_202_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.070 r  layer2/argmax_index_reg[2]_i_158/CO[3]
                         net (fo=1, routed)           0.000    18.070    layer2/argmax_index_reg[2]_i_158_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.187 r  layer2/argmax_index_reg[2]_i_114/CO[3]
                         net (fo=1, routed)           0.000    18.187    layer2/argmax_index_reg[2]_i_114_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.304 r  layer2/argmax_index_reg[2]_i_69/CO[3]
                         net (fo=1, routed)           0.000    18.304    layer2/argmax_index_reg[2]_i_69_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.421 r  layer2/argmax_index_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000    18.421    layer2/argmax_index_reg[2]_i_26_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.538 r  layer2/argmax_index_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.538    layer2/argmax_index_reg[2]_i_6_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.655 r  layer2/argmax_index_reg[2]_i_3/CO[3]
                         net (fo=130, routed)         1.091    19.747    layer2/argmax_index_reg[2]_i_3_n_0
    SLICE_X31Y41         LUT4 (Prop_lut4_I1_O)        0.124    19.871 r  layer2/argmax_index[3]_i_510/O
                         net (fo=2, routed)           0.821    20.691    layer2/argmax_index[3]_i_510_n_0
    SLICE_X31Y42         LUT6 (Prop_lut6_I5_O)        0.124    20.815 r  layer2/argmax_index[3]_i_422/O
                         net (fo=3, routed)           0.560    21.375    layer2/argmax_index[3]_i_422_n_0
    SLICE_X29Y42         LUT4 (Prop_lut4_I2_O)        0.124    21.499 r  layer2/argmax_index[3]_i_408/O
                         net (fo=1, routed)           0.000    21.499    layer2/argmax_index[3]_i_408_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.897 r  layer2/argmax_index_reg[3]_i_328/CO[3]
                         net (fo=1, routed)           0.000    21.897    layer2/argmax_index_reg[3]_i_328_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.011 r  layer2/argmax_index_reg[3]_i_254/CO[3]
                         net (fo=1, routed)           0.000    22.011    layer2/argmax_index_reg[3]_i_254_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.125 r  layer2/argmax_index_reg[3]_i_180/CO[3]
                         net (fo=1, routed)           0.000    22.125    layer2/argmax_index_reg[3]_i_180_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.239 r  layer2/argmax_index_reg[3]_i_107/CO[3]
                         net (fo=1, routed)           0.000    22.239    layer2/argmax_index_reg[3]_i_107_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.353 r  layer2/argmax_index_reg[3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.353    layer2/argmax_index_reg[3]_i_46_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.467 r  layer2/argmax_index_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.467    layer2/argmax_index_reg[3]_i_14_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.581 r  layer2/argmax_index_reg[3]_i_4/CO[3]
                         net (fo=130, routed)         1.152    23.733    layer2/max_val1
    SLICE_X31Y44         LUT6 (Prop_lut6_I1_O)        0.124    23.857 f  layer2/argmax_index[3]_i_489/O
                         net (fo=1, routed)           0.452    24.309    layer2/argmax_index[3]_i_489_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I1_O)        0.124    24.433 r  layer2/argmax_index[3]_i_414/O
                         net (fo=1, routed)           0.330    24.763    layer2/argmax_index[3]_i_414_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.289 r  layer2/argmax_index_reg[3]_i_337/CO[3]
                         net (fo=1, routed)           0.000    25.289    layer2/argmax_index_reg[3]_i_337_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.403 r  layer2/argmax_index_reg[3]_i_263/CO[3]
                         net (fo=1, routed)           0.000    25.403    layer2/argmax_index_reg[3]_i_263_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.517 r  layer2/argmax_index_reg[3]_i_189/CO[3]
                         net (fo=1, routed)           0.000    25.517    layer2/argmax_index_reg[3]_i_189_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.631 r  layer2/argmax_index_reg[3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    25.631    layer2/argmax_index_reg[3]_i_116_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.745 r  layer2/argmax_index_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    25.745    layer2/argmax_index_reg[3]_i_55_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.859 r  layer2/argmax_index_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    25.859    layer2/argmax_index_reg[3]_i_23_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.973 r  layer2/argmax_index_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.001    25.974    layer2/argmax_index_reg[3]_i_5_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.088 r  layer2/argmax_index_reg[3]_i_3/CO[3]
                         net (fo=4, routed)           0.628    26.716    layer2/argmax_index1
    SLICE_X31Y50         LUT4 (Prop_lut4_I2_O)        0.124    26.840 r  layer2/argmax_index[3]_i_2/O
                         net (fo=1, routed)           0.000    26.840    layer2_n_7
    SLICE_X31Y50         FDCE                                         r  argmax_index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        1.521    14.944    clk_IBUF_BUFG
    SLICE_X31Y50         FDCE                                         r  argmax_index_reg[3]/C
                         clock pessimism              0.187    15.131    
                         clock uncertainty           -0.035    15.095    
    SLICE_X31Y50         FDCE (Setup_fdce_C_D)        0.029    15.124    argmax_index_reg[3]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -26.840    
  -------------------------------------------------------------------
                         slack                                -11.715    

Slack (VIOLATED) :        -3.010ns  (required time - arrival time)
  Source:                 BRAM_INPUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            layer1/accum10_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.905ns  (logic 7.496ns (58.087%)  route 5.409ns (41.913%))
  Logic Levels:           19  (CARRY4=16 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.079ns = ( 15.079 - 10.000 ) 
    Source Clock Delay      (SCD):    5.447ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        1.845     5.447    BRAM_INPUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y4          RAMB18E1                                     r  BRAM_INPUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[15])
                                                      0.882     6.329 r  BRAM_INPUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[15]
                         net (fo=150, routed)         3.239     9.568    layer1/doutb[15]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[16]_P[0])
                                                      3.841    13.409 r  layer1/accum101/P[0]
                         net (fo=1, routed)           1.361    14.770    layer1/accum101_n_105
    SLICE_X55Y13         LUT2 (Prop_lut2_I1_O)        0.124    14.894 r  layer1/accum10[3]_i_6/O
                         net (fo=1, routed)           0.000    14.894    layer1/accum10[3]_i_6_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.426 r  layer1/accum10_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.426    layer1/accum10_reg[3]_i_2_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.540 r  layer1/accum10_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.540    layer1/accum10_reg[7]_i_2_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.654 r  layer1/accum10_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.654    layer1/accum10_reg[11]_i_2_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.768 r  layer1/accum10_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.768    layer1/accum10_reg[15]_i_2_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.882 r  layer1/accum10_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.882    layer1/accum10_reg[19]_i_2_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.996 r  layer1/accum10_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.996    layer1/accum10_reg[23]_i_2_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.110 r  layer1/accum10_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.110    layer1/accum10_reg[27]_i_2_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.224 r  layer1/accum10_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.224    layer1/accum10_reg[31]_i_2_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.338 r  layer1/accum10_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.338    layer1/accum10_reg[35]_i_2_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.452 r  layer1/accum10_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.452    layer1/accum10_reg[39]_i_2_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.566 r  layer1/accum10_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.566    layer1/accum10_reg[43]_i_2_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.680 r  layer1/accum10_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.009    16.689    layer1/accum10_reg[47]_i_2_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.803 r  layer1/accum10_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.803    layer1/accum10_reg[51]_i_2_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.917 r  layer1/accum10_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.917    layer1/accum10_reg[55]_i_2_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.031 r  layer1/accum10_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.031    layer1/accum10_reg[59]_i_2_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.253 r  layer1/accum10_reg[63]_i_2/O[0]
                         net (fo=1, routed)           0.800    18.053    layer1/in29[60]
    SLICE_X52Y28         LUT2 (Prop_lut2_I1_O)        0.299    18.352 r  layer1/accum10[60]_i_1/O
                         net (fo=1, routed)           0.000    18.352    layer1/accum10[60]
    SLICE_X52Y28         FDCE                                         r  layer1/accum10_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        1.657    15.079    layer1/clk_IBUF_BUFG
    SLICE_X52Y28         FDCE                                         r  layer1/accum10_reg[60]/C
                         clock pessimism              0.267    15.347    
                         clock uncertainty           -0.035    15.311    
    SLICE_X52Y28         FDCE (Setup_fdce_C_D)        0.031    15.342    layer1/accum10_reg[60]
  -------------------------------------------------------------------
                         required time                         15.342    
                         arrival time                         -18.352    
  -------------------------------------------------------------------
                         slack                                 -3.010    

Slack (VIOLATED) :        -2.957ns  (required time - arrival time)
  Source:                 BRAM_INPUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            layer1/accum10_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.851ns  (logic 7.612ns (59.231%)  route 5.239ns (40.770%))
  Logic Levels:           19  (CARRY4=16 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.080ns = ( 15.080 - 10.000 ) 
    Source Clock Delay      (SCD):    5.447ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        1.845     5.447    BRAM_INPUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y4          RAMB18E1                                     r  BRAM_INPUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[15])
                                                      0.882     6.329 r  BRAM_INPUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[15]
                         net (fo=150, routed)         3.239     9.568    layer1/doutb[15]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[16]_P[0])
                                                      3.841    13.409 r  layer1/accum101/P[0]
                         net (fo=1, routed)           1.361    14.770    layer1/accum101_n_105
    SLICE_X55Y13         LUT2 (Prop_lut2_I1_O)        0.124    14.894 r  layer1/accum10[3]_i_6/O
                         net (fo=1, routed)           0.000    14.894    layer1/accum10[3]_i_6_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.426 r  layer1/accum10_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.426    layer1/accum10_reg[3]_i_2_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.540 r  layer1/accum10_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.540    layer1/accum10_reg[7]_i_2_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.654 r  layer1/accum10_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.654    layer1/accum10_reg[11]_i_2_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.768 r  layer1/accum10_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.768    layer1/accum10_reg[15]_i_2_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.882 r  layer1/accum10_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.882    layer1/accum10_reg[19]_i_2_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.996 r  layer1/accum10_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.996    layer1/accum10_reg[23]_i_2_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.110 r  layer1/accum10_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.110    layer1/accum10_reg[27]_i_2_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.224 r  layer1/accum10_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.224    layer1/accum10_reg[31]_i_2_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.338 r  layer1/accum10_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.338    layer1/accum10_reg[35]_i_2_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.452 r  layer1/accum10_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.452    layer1/accum10_reg[39]_i_2_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.566 r  layer1/accum10_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.566    layer1/accum10_reg[43]_i_2_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.680 r  layer1/accum10_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.009    16.689    layer1/accum10_reg[47]_i_2_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.803 r  layer1/accum10_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.803    layer1/accum10_reg[51]_i_2_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.917 r  layer1/accum10_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.917    layer1/accum10_reg[55]_i_2_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.031 r  layer1/accum10_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.031    layer1/accum10_reg[59]_i_2_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.365 r  layer1/accum10_reg[63]_i_2/O[1]
                         net (fo=1, routed)           0.631    17.996    layer1/in29[61]
    SLICE_X53Y29         LUT2 (Prop_lut2_I1_O)        0.303    18.299 r  layer1/accum10[61]_i_1/O
                         net (fo=1, routed)           0.000    18.299    layer1/accum10[61]
    SLICE_X53Y29         FDCE                                         r  layer1/accum10_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        1.658    15.080    layer1/clk_IBUF_BUFG
    SLICE_X53Y29         FDCE                                         r  layer1/accum10_reg[61]/C
                         clock pessimism              0.267    15.348    
                         clock uncertainty           -0.035    15.312    
    SLICE_X53Y29         FDCE (Setup_fdce_C_D)        0.029    15.341    layer1/accum10_reg[61]
  -------------------------------------------------------------------
                         required time                         15.341    
                         arrival time                         -18.299    
  -------------------------------------------------------------------
                         slack                                 -2.957    

Slack (VIOLATED) :        -2.897ns  (required time - arrival time)
  Source:                 BRAM_INPUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            layer1/accum10_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.836ns  (logic 7.512ns (58.521%)  route 5.324ns (41.479%))
  Logic Levels:           19  (CARRY4=16 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.079ns = ( 15.079 - 10.000 ) 
    Source Clock Delay      (SCD):    5.447ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        1.845     5.447    BRAM_INPUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y4          RAMB18E1                                     r  BRAM_INPUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[15])
                                                      0.882     6.329 r  BRAM_INPUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[15]
                         net (fo=150, routed)         3.239     9.568    layer1/doutb[15]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[16]_P[0])
                                                      3.841    13.409 r  layer1/accum101/P[0]
                         net (fo=1, routed)           1.361    14.770    layer1/accum101_n_105
    SLICE_X55Y13         LUT2 (Prop_lut2_I1_O)        0.124    14.894 r  layer1/accum10[3]_i_6/O
                         net (fo=1, routed)           0.000    14.894    layer1/accum10[3]_i_6_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.426 r  layer1/accum10_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.426    layer1/accum10_reg[3]_i_2_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.540 r  layer1/accum10_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.540    layer1/accum10_reg[7]_i_2_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.654 r  layer1/accum10_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.654    layer1/accum10_reg[11]_i_2_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.768 r  layer1/accum10_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.768    layer1/accum10_reg[15]_i_2_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.882 r  layer1/accum10_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.882    layer1/accum10_reg[19]_i_2_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.996 r  layer1/accum10_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.996    layer1/accum10_reg[23]_i_2_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.110 r  layer1/accum10_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.110    layer1/accum10_reg[27]_i_2_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.224 r  layer1/accum10_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.224    layer1/accum10_reg[31]_i_2_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.338 r  layer1/accum10_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.338    layer1/accum10_reg[35]_i_2_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.452 r  layer1/accum10_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.452    layer1/accum10_reg[39]_i_2_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.566 r  layer1/accum10_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.566    layer1/accum10_reg[43]_i_2_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.680 r  layer1/accum10_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.009    16.689    layer1/accum10_reg[47]_i_2_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.803 r  layer1/accum10_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.803    layer1/accum10_reg[51]_i_2_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.917 r  layer1/accum10_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.917    layer1/accum10_reg[55]_i_2_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.031 r  layer1/accum10_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.031    layer1/accum10_reg[59]_i_2_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.270 r  layer1/accum10_reg[63]_i_2/O[2]
                         net (fo=1, routed)           0.716    17.986    layer1/in29[62]
    SLICE_X52Y28         LUT2 (Prop_lut2_I1_O)        0.298    18.284 r  layer1/accum10[62]_i_1/O
                         net (fo=1, routed)           0.000    18.284    layer1/accum10[62]
    SLICE_X52Y28         FDCE                                         r  layer1/accum10_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        1.657    15.079    layer1/clk_IBUF_BUFG
    SLICE_X52Y28         FDCE                                         r  layer1/accum10_reg[62]/C
                         clock pessimism              0.267    15.347    
                         clock uncertainty           -0.035    15.311    
    SLICE_X52Y28         FDCE (Setup_fdce_C_D)        0.075    15.386    layer1/accum10_reg[62]
  -------------------------------------------------------------------
                         required time                         15.386    
                         arrival time                         -18.284    
  -------------------------------------------------------------------
                         slack                                 -2.897    

Slack (VIOLATED) :        -2.872ns  (required time - arrival time)
  Source:                 BRAM_INPUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            layer1/accum10_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.812ns  (logic 7.620ns (59.474%)  route 5.192ns (40.526%))
  Logic Levels:           19  (CARRY4=16 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.080ns = ( 15.080 - 10.000 ) 
    Source Clock Delay      (SCD):    5.447ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        1.845     5.447    BRAM_INPUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y4          RAMB18E1                                     r  BRAM_INPUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[15])
                                                      0.882     6.329 r  BRAM_INPUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[15]
                         net (fo=150, routed)         3.239     9.568    layer1/doutb[15]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[16]_P[0])
                                                      3.841    13.409 r  layer1/accum101/P[0]
                         net (fo=1, routed)           1.361    14.770    layer1/accum101_n_105
    SLICE_X55Y13         LUT2 (Prop_lut2_I1_O)        0.124    14.894 r  layer1/accum10[3]_i_6/O
                         net (fo=1, routed)           0.000    14.894    layer1/accum10[3]_i_6_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.426 r  layer1/accum10_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.426    layer1/accum10_reg[3]_i_2_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.540 r  layer1/accum10_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.540    layer1/accum10_reg[7]_i_2_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.654 r  layer1/accum10_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.654    layer1/accum10_reg[11]_i_2_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.768 r  layer1/accum10_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.768    layer1/accum10_reg[15]_i_2_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.882 r  layer1/accum10_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.882    layer1/accum10_reg[19]_i_2_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.996 r  layer1/accum10_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.996    layer1/accum10_reg[23]_i_2_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.110 r  layer1/accum10_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.110    layer1/accum10_reg[27]_i_2_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.224 r  layer1/accum10_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.224    layer1/accum10_reg[31]_i_2_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.338 r  layer1/accum10_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.338    layer1/accum10_reg[35]_i_2_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.452 r  layer1/accum10_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.452    layer1/accum10_reg[39]_i_2_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.566 r  layer1/accum10_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.566    layer1/accum10_reg[43]_i_2_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.680 r  layer1/accum10_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.009    16.689    layer1/accum10_reg[47]_i_2_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.803 r  layer1/accum10_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.803    layer1/accum10_reg[51]_i_2_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.917 r  layer1/accum10_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.917    layer1/accum10_reg[55]_i_2_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.031 r  layer1/accum10_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.031    layer1/accum10_reg[59]_i_2_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.344 r  layer1/accum10_reg[63]_i_2/O[3]
                         net (fo=1, routed)           0.584    17.928    layer1/in29[63]
    SLICE_X53Y29         LUT2 (Prop_lut2_I1_O)        0.332    18.260 r  layer1/accum10[63]_i_1/O
                         net (fo=1, routed)           0.000    18.260    layer1/accum10[63]
    SLICE_X53Y29         FDCE                                         r  layer1/accum10_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        1.658    15.080    layer1/clk_IBUF_BUFG
    SLICE_X53Y29         FDCE                                         r  layer1/accum10_reg[63]/C
                         clock pessimism              0.267    15.348    
                         clock uncertainty           -0.035    15.312    
    SLICE_X53Y29         FDCE (Setup_fdce_C_D)        0.075    15.387    layer1/accum10_reg[63]
  -------------------------------------------------------------------
                         required time                         15.387    
                         arrival time                         -18.260    
  -------------------------------------------------------------------
                         slack                                 -2.872    

Slack (VIOLATED) :        -2.826ns  (required time - arrival time)
  Source:                 BRAM_INPUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            layer1/accum10_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.765ns  (logic 7.508ns (58.815%)  route 5.257ns (41.185%))
  Logic Levels:           18  (CARRY4=15 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.079ns = ( 15.079 - 10.000 ) 
    Source Clock Delay      (SCD):    5.447ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        1.845     5.447    BRAM_INPUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y4          RAMB18E1                                     r  BRAM_INPUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[15])
                                                      0.882     6.329 r  BRAM_INPUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[15]
                         net (fo=150, routed)         3.239     9.568    layer1/doutb[15]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[16]_P[0])
                                                      3.841    13.409 r  layer1/accum101/P[0]
                         net (fo=1, routed)           1.361    14.770    layer1/accum101_n_105
    SLICE_X55Y13         LUT2 (Prop_lut2_I1_O)        0.124    14.894 r  layer1/accum10[3]_i_6/O
                         net (fo=1, routed)           0.000    14.894    layer1/accum10[3]_i_6_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.426 r  layer1/accum10_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.426    layer1/accum10_reg[3]_i_2_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.540 r  layer1/accum10_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.540    layer1/accum10_reg[7]_i_2_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.654 r  layer1/accum10_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.654    layer1/accum10_reg[11]_i_2_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.768 r  layer1/accum10_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.768    layer1/accum10_reg[15]_i_2_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.882 r  layer1/accum10_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.882    layer1/accum10_reg[19]_i_2_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.996 r  layer1/accum10_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.996    layer1/accum10_reg[23]_i_2_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.110 r  layer1/accum10_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.110    layer1/accum10_reg[27]_i_2_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.224 r  layer1/accum10_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.224    layer1/accum10_reg[31]_i_2_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.338 r  layer1/accum10_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.338    layer1/accum10_reg[35]_i_2_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.452 r  layer1/accum10_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.452    layer1/accum10_reg[39]_i_2_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.566 r  layer1/accum10_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.566    layer1/accum10_reg[43]_i_2_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.680 r  layer1/accum10_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.009    16.689    layer1/accum10_reg[47]_i_2_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.803 r  layer1/accum10_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.803    layer1/accum10_reg[51]_i_2_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.917 r  layer1/accum10_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.917    layer1/accum10_reg[55]_i_2_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.230 r  layer1/accum10_reg[59]_i_2/O[3]
                         net (fo=1, routed)           0.649    17.879    layer1/in29[59]
    SLICE_X52Y28         LUT2 (Prop_lut2_I1_O)        0.334    18.213 r  layer1/accum10[59]_i_1/O
                         net (fo=1, routed)           0.000    18.213    layer1/accum10[59]
    SLICE_X52Y28         FDCE                                         r  layer1/accum10_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        1.657    15.079    layer1/clk_IBUF_BUFG
    SLICE_X52Y28         FDCE                                         r  layer1/accum10_reg[59]/C
                         clock pessimism              0.267    15.347    
                         clock uncertainty           -0.035    15.311    
    SLICE_X52Y28         FDCE (Setup_fdce_C_D)        0.075    15.386    layer1/accum10_reg[59]
  -------------------------------------------------------------------
                         required time                         15.386    
                         arrival time                         -18.213    
  -------------------------------------------------------------------
                         slack                                 -2.826    

Slack (VIOLATED) :        -2.814ns  (required time - arrival time)
  Source:                 BRAM_INPUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            layer1/accum10_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.711ns  (logic 7.384ns (58.093%)  route 5.327ns (41.907%))
  Logic Levels:           17  (CARRY4=14 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.080ns = ( 15.080 - 10.000 ) 
    Source Clock Delay      (SCD):    5.447ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        1.845     5.447    BRAM_INPUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y4          RAMB18E1                                     r  BRAM_INPUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[15])
                                                      0.882     6.329 r  BRAM_INPUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[15]
                         net (fo=150, routed)         3.239     9.568    layer1/doutb[15]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[16]_P[0])
                                                      3.841    13.409 r  layer1/accum101/P[0]
                         net (fo=1, routed)           1.361    14.770    layer1/accum101_n_105
    SLICE_X55Y13         LUT2 (Prop_lut2_I1_O)        0.124    14.894 r  layer1/accum10[3]_i_6/O
                         net (fo=1, routed)           0.000    14.894    layer1/accum10[3]_i_6_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.426 r  layer1/accum10_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.426    layer1/accum10_reg[3]_i_2_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.540 r  layer1/accum10_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.540    layer1/accum10_reg[7]_i_2_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.654 r  layer1/accum10_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.654    layer1/accum10_reg[11]_i_2_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.768 r  layer1/accum10_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.768    layer1/accum10_reg[15]_i_2_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.882 r  layer1/accum10_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.882    layer1/accum10_reg[19]_i_2_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.996 r  layer1/accum10_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.996    layer1/accum10_reg[23]_i_2_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.110 r  layer1/accum10_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.110    layer1/accum10_reg[27]_i_2_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.224 r  layer1/accum10_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.224    layer1/accum10_reg[31]_i_2_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.338 r  layer1/accum10_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.338    layer1/accum10_reg[35]_i_2_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.452 r  layer1/accum10_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.452    layer1/accum10_reg[39]_i_2_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.566 r  layer1/accum10_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.566    layer1/accum10_reg[43]_i_2_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.680 r  layer1/accum10_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.009    16.689    layer1/accum10_reg[47]_i_2_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.803 r  layer1/accum10_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.803    layer1/accum10_reg[51]_i_2_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.137 r  layer1/accum10_reg[55]_i_2/O[1]
                         net (fo=1, routed)           0.718    17.855    layer1/in29[53]
    SLICE_X55Y29         LUT2 (Prop_lut2_I1_O)        0.303    18.158 r  layer1/accum10[53]_i_1/O
                         net (fo=1, routed)           0.000    18.158    layer1/accum10[53]
    SLICE_X55Y29         FDCE                                         r  layer1/accum10_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        1.658    15.080    layer1/clk_IBUF_BUFG
    SLICE_X55Y29         FDCE                                         r  layer1/accum10_reg[53]/C
                         clock pessimism              0.267    15.348    
                         clock uncertainty           -0.035    15.312    
    SLICE_X55Y29         FDCE (Setup_fdce_C_D)        0.031    15.343    layer1/accum10_reg[53]
  -------------------------------------------------------------------
                         required time                         15.343    
                         arrival time                         -18.158    
  -------------------------------------------------------------------
                         slack                                 -2.814    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 layer1/c10_q30_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            layer1/C10_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.971%)  route 0.179ns (49.029%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        0.622     1.542    layer1/clk_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  layer1/c10_q30_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.141     1.683 r  layer1/c10_q30_reg[27]/Q
                         net (fo=1, routed)           0.179     1.862    layer1/c10_q30[27]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.045     1.907 r  layer1/C10[12]_i_1/O
                         net (fo=1, routed)           0.000     1.907    layer1/C10[12]_i_1_n_0
    SLICE_X51Y18         FDCE                                         r  layer1/C10_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        0.896     2.061    layer1/clk_IBUF_BUFG
    SLICE_X51Y18         FDCE                                         r  layer1/C10_reg[12]/C
                         clock pessimism             -0.254     1.807    
    SLICE_X51Y18         FDCE (Hold_fdce_C_D)         0.091     1.898    layer1/C10_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 layer1/c9_q30_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            layer1/C9_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.213ns (52.781%)  route 0.191ns (47.219%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        0.621     1.541    layer1/clk_IBUF_BUFG
    SLICE_X54Y20         FDRE                                         r  layer1/c9_q30_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDRE (Prop_fdre_C_Q)         0.164     1.705 r  layer1/c9_q30_reg[26]/Q
                         net (fo=1, routed)           0.191     1.895    layer1/c9_q30[26]
    SLICE_X51Y19         LUT3 (Prop_lut3_I0_O)        0.049     1.944 r  layer1/C9[11]_i_1/O
                         net (fo=1, routed)           0.000     1.944    layer1/C9[11]_i_1_n_0
    SLICE_X51Y19         FDCE                                         r  layer1/C9_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        0.895     2.060    layer1/clk_IBUF_BUFG
    SLICE_X51Y19         FDCE                                         r  layer1/C9_reg[11]/C
                         clock pessimism             -0.254     1.806    
    SLICE_X51Y19         FDCE (Hold_fdce_C_D)         0.107     1.913    layer1/C9_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 layer1/c9_q30_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            layer1/C9_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.209ns (52.208%)  route 0.191ns (47.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        0.620     1.540    layer1/clk_IBUF_BUFG
    SLICE_X54Y22         FDRE                                         r  layer1/c9_q30_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  layer1/c9_q30_reg[35]/Q
                         net (fo=1, routed)           0.191     1.895    layer1/c9_q30[35]
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.045     1.940 r  layer1/C9[20]_i_1/O
                         net (fo=1, routed)           0.000     1.940    layer1/C9[20]_i_1_n_0
    SLICE_X51Y22         FDCE                                         r  layer1/C9_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        0.892     2.057    layer1/clk_IBUF_BUFG
    SLICE_X51Y22         FDCE                                         r  layer1/C9_reg[20]/C
                         clock pessimism             -0.254     1.803    
    SLICE_X51Y22         FDCE (Hold_fdce_C_D)         0.092     1.895    layer1/C9_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 layer1/c9_q30_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            layer1/C9_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.209ns (52.309%)  route 0.191ns (47.691%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        0.618     1.538    layer1/clk_IBUF_BUFG
    SLICE_X54Y23         FDRE                                         r  layer1/c9_q30_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y23         FDRE (Prop_fdre_C_Q)         0.164     1.702 r  layer1/c9_q30_reg[39]/Q
                         net (fo=1, routed)           0.191     1.892    layer1/c9_q30[39]
    SLICE_X51Y24         LUT3 (Prop_lut3_I0_O)        0.045     1.937 r  layer1/C9[24]_i_1/O
                         net (fo=1, routed)           0.000     1.937    layer1/C9[24]_i_1_n_0
    SLICE_X51Y24         FDCE                                         r  layer1/C9_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        0.889     2.054    layer1/clk_IBUF_BUFG
    SLICE_X51Y24         FDCE                                         r  layer1/C9_reg[24]/C
                         clock pessimism             -0.254     1.800    
    SLICE_X51Y24         FDCE (Hold_fdce_C_D)         0.092     1.892    layer1/C9_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 uart_rx_top_inst/u_uart_rx/data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_top_inst/lsb_buffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.610%)  route 0.244ns (63.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        0.628     1.548    uart_rx_top_inst/u_uart_rx/clk_IBUF_BUFG
    SLICE_X49Y15         FDCE                                         r  uart_rx_top_inst/u_uart_rx/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDCE (Prop_fdce_C_Q)         0.141     1.689 r  uart_rx_top_inst/u_uart_rx/data_out_reg[1]/Q
                         net (fo=2, routed)           0.244     1.933    uart_rx_top_inst/data_out[1]
    SLICE_X55Y10         FDRE                                         r  uart_rx_top_inst/lsb_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        0.902     2.067    uart_rx_top_inst/clk_IBUF_BUFG
    SLICE_X55Y10         FDRE                                         r  uart_rx_top_inst/lsb_buffer_reg[1]/C
                         clock pessimism             -0.254     1.813    
    SLICE_X55Y10         FDRE (Hold_fdre_C_D)         0.070     1.883    uart_rx_top_inst/lsb_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 uart_rx_top_inst/u_uart_rx/data_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_top_inst/lsb_buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.475%)  route 0.246ns (63.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        0.628     1.548    uart_rx_top_inst/u_uart_rx/clk_IBUF_BUFG
    SLICE_X49Y15         FDCE                                         r  uart_rx_top_inst/u_uart_rx/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDCE (Prop_fdce_C_Q)         0.141     1.689 r  uart_rx_top_inst/u_uart_rx/data_out_reg[3]/Q
                         net (fo=2, routed)           0.246     1.934    uart_rx_top_inst/data_out[3]
    SLICE_X55Y10         FDRE                                         r  uart_rx_top_inst/lsb_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        0.902     2.067    uart_rx_top_inst/clk_IBUF_BUFG
    SLICE_X55Y10         FDRE                                         r  uart_rx_top_inst/lsb_buffer_reg[3]/C
                         clock pessimism             -0.254     1.813    
    SLICE_X55Y10         FDRE (Hold_fdre_C_D)         0.070     1.883    uart_rx_top_inst/lsb_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 uart_rx_top_inst/u_uart_rx/data_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_top_inst/lsb_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.583%)  route 0.244ns (63.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        0.628     1.548    uart_rx_top_inst/u_uart_rx/clk_IBUF_BUFG
    SLICE_X49Y15         FDCE                                         r  uart_rx_top_inst/u_uart_rx/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDCE (Prop_fdce_C_Q)         0.141     1.689 r  uart_rx_top_inst/u_uart_rx/data_out_reg[2]/Q
                         net (fo=2, routed)           0.244     1.933    uart_rx_top_inst/data_out[2]
    SLICE_X55Y10         FDRE                                         r  uart_rx_top_inst/lsb_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        0.902     2.067    uart_rx_top_inst/clk_IBUF_BUFG
    SLICE_X55Y10         FDRE                                         r  uart_rx_top_inst/lsb_buffer_reg[2]/C
                         clock pessimism             -0.254     1.813    
    SLICE_X55Y10         FDRE (Hold_fdre_C_D)         0.066     1.879    uart_rx_top_inst/lsb_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 layer1/c9_q30_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            layer1/C9_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.211ns (46.041%)  route 0.247ns (53.959%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        0.621     1.541    layer1/clk_IBUF_BUFG
    SLICE_X54Y20         FDRE                                         r  layer1/c9_q30_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDRE (Prop_fdre_C_Q)         0.164     1.705 r  layer1/c9_q30_reg[28]/Q
                         net (fo=1, routed)           0.247     1.952    layer1/c9_q30[28]
    SLICE_X50Y20         LUT3 (Prop_lut3_I0_O)        0.047     1.999 r  layer1/C9[13]_i_1/O
                         net (fo=1, routed)           0.000     1.999    layer1/C9[13]_i_1_n_0
    SLICE_X50Y20         FDCE                                         r  layer1/C9_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        0.894     2.059    layer1/clk_IBUF_BUFG
    SLICE_X50Y20         FDCE                                         r  layer1/C9_reg[13]/C
                         clock pessimism             -0.254     1.805    
    SLICE_X50Y20         FDCE (Hold_fdce_C_D)         0.131     1.936    layer1/C9_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 layer1/c10_q30_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            layer1/C10_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.507%)  route 0.232ns (55.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        0.620     1.540    layer1/clk_IBUF_BUFG
    SLICE_X53Y22         FDRE                                         r  layer1/c10_q30_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  layer1/c10_q30_reg[39]/Q
                         net (fo=1, routed)           0.232     1.913    layer1/c10_q30[39]
    SLICE_X51Y23         LUT3 (Prop_lut3_I0_O)        0.045     1.958 r  layer1/C10[24]_i_1/O
                         net (fo=1, routed)           0.000     1.958    layer1/C10[24]_i_1_n_0
    SLICE_X51Y23         FDCE                                         r  layer1/C10_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        0.890     2.055    layer1/clk_IBUF_BUFG
    SLICE_X51Y23         FDCE                                         r  layer1/C10_reg[24]/C
                         clock pessimism             -0.254     1.801    
    SLICE_X51Y23         FDCE (Hold_fdce_C_D)         0.092     1.893    layer1/C10_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 layer1/c10_q30_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            layer1/C10_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.998%)  route 0.237ns (56.002%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        0.618     1.538    layer1/clk_IBUF_BUFG
    SLICE_X53Y23         FDRE                                         r  layer1/c10_q30_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  layer1/c10_q30_reg[45]/Q
                         net (fo=1, routed)           0.237     1.916    layer1/c10_q30[45]
    SLICE_X51Y25         LUT3 (Prop_lut3_I0_O)        0.045     1.961 r  layer1/C10[30]_i_1/O
                         net (fo=1, routed)           0.000     1.961    layer1/C10[30]_i_1_n_0
    SLICE_X51Y25         FDCE                                         r  layer1/C10_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        0.889     2.054    layer1/clk_IBUF_BUFG
    SLICE_X51Y25         FDCE                                         r  layer1/C10_reg[30]/C
                         clock pessimism             -0.254     1.800    
    SLICE_X51Y25         FDCE (Hold_fdce_C_D)         0.091     1.891    layer1/C10_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y4   BRAM_INPUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y4   BRAM_INPUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y8   layer1/BRAM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y8   layer1/BRAM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y9   layer1/BRAM_10/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y9   layer1/BRAM_10/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y8   layer1/BRAM_11/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y8   layer1/BRAM_11/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y6   layer1/BRAM_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y6   layer1/BRAM_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X44Y35  FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X44Y35  FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X44Y35  FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X44Y35  FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y50  argmax_index_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y50  argmax_index_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y50  argmax_index_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y50  argmax_index_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X31Y50  argmax_index_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X31Y50  argmax_index_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X44Y35  FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X44Y35  FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X44Y35  FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X44Y35  FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y50  argmax_index_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y50  argmax_index_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y50  argmax_index_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y50  argmax_index_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X31Y50  argmax_index_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X31Y50  argmax_index_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 argmax_index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.272ns  (logic 3.998ns (43.119%)  route 5.274ns (56.881%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        1.642     5.245    clk_IBUF_BUFG
    SLICE_X33Y50         FDCE                                         r  argmax_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDCE (Prop_fdce_C_Q)         0.456     5.701 r  argmax_index_reg[0]/Q
                         net (fo=1, routed)           5.274    10.975    leds_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         3.542    14.517 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.517    leds[0]
    G6                                                                r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 argmax_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.102ns  (logic 3.992ns (43.856%)  route 5.110ns (56.144%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        1.642     5.245    clk_IBUF_BUFG
    SLICE_X33Y50         FDCE                                         r  argmax_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDCE (Prop_fdce_C_Q)         0.456     5.701 r  argmax_index_reg[1]/Q
                         net (fo=1, routed)           5.110    10.811    leds_OBUF[1]
    G3                   OBUF (Prop_obuf_I_O)         3.536    14.347 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.347    leds[1]
    G3                                                                r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 argmax_index_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.037ns  (logic 3.964ns (43.867%)  route 5.073ns (56.133%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        1.642     5.245    clk_IBUF_BUFG
    SLICE_X31Y50         FDCE                                         r  argmax_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDCE (Prop_fdce_C_Q)         0.456     5.701 r  argmax_index_reg[2]/Q
                         net (fo=1, routed)           5.073    10.774    leds_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         3.508    14.282 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.282    leds[2]
    J3                                                                r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 argmax_index_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.030ns  (logic 3.971ns (43.980%)  route 5.059ns (56.020%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        1.642     5.245    clk_IBUF_BUFG
    SLICE_X31Y50         FDCE                                         r  argmax_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDCE (Prop_fdce_C_Q)         0.456     5.701 r  argmax_index_reg[3]/Q
                         net (fo=1, routed)           5.059    10.759    leds_OBUF[3]
    K1                   OBUF (Prop_obuf_I_O)         3.515    14.275 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.275    leds[3]
    K1                                                                r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 argmax_index_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.278ns  (logic 1.351ns (41.195%)  route 1.928ns (58.805%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        0.572     1.491    clk_IBUF_BUFG
    SLICE_X31Y50         FDCE                                         r  argmax_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDCE (Prop_fdce_C_Q)         0.141     1.632 r  argmax_index_reg[2]/Q
                         net (fo=1, routed)           1.928     3.560    leds_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         1.210     4.770 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.770    leds[2]
    J3                                                                r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 argmax_index_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.298ns  (logic 1.357ns (41.158%)  route 1.941ns (58.842%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        0.572     1.491    clk_IBUF_BUFG
    SLICE_X31Y50         FDCE                                         r  argmax_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDCE (Prop_fdce_C_Q)         0.141     1.632 r  argmax_index_reg[3]/Q
                         net (fo=1, routed)           1.941     3.573    leds_OBUF[3]
    K1                   OBUF (Prop_obuf_I_O)         1.216     4.789 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.789    leds[3]
    K1                                                                r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 argmax_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.335ns  (logic 1.378ns (41.310%)  route 1.957ns (58.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        0.572     1.491    clk_IBUF_BUFG
    SLICE_X33Y50         FDCE                                         r  argmax_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDCE (Prop_fdce_C_Q)         0.141     1.632 r  argmax_index_reg[1]/Q
                         net (fo=1, routed)           1.957     3.589    leds_OBUF[1]
    G3                   OBUF (Prop_obuf_I_O)         1.237     4.826 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.826    leds[1]
    G3                                                                r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 argmax_index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.408ns  (logic 1.384ns (40.606%)  route 2.024ns (59.394%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        0.572     1.491    clk_IBUF_BUFG
    SLICE_X33Y50         FDCE                                         r  argmax_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDCE (Prop_fdce_C_Q)         0.141     1.632 r  argmax_index_reg[0]/Q
                         net (fo=1, routed)           2.024     3.657    leds_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         1.243     4.899 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.899    leds[0]
    G6                                                                r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          3397 Endpoints
Min Delay          3397 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            layer2/C4_reg[45]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.647ns  (logic 1.666ns (11.371%)  route 12.982ns (88.629%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  sw_IBUF[0]_inst/O
                         net (fo=11, routed)          6.179     7.721    layer2/sw_IBUF[0]
    SLICE_X48Y34         LUT1 (Prop_lut1_I0_O)        0.124     7.845 f  layer2/FSM_sequential_state[1]_i_2/O
                         net (fo=2383, routed)        6.802    14.647    layer2/reset
    SLICE_X22Y30         FDCE                                         f  layer2/C4_reg[45]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        1.678     5.100    layer2/clk_IBUF_BUFG
    SLICE_X22Y30         FDCE                                         r  layer2/C4_reg[45]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            layer2/C4_reg[46]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.647ns  (logic 1.666ns (11.371%)  route 12.982ns (88.629%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  sw_IBUF[0]_inst/O
                         net (fo=11, routed)          6.179     7.721    layer2/sw_IBUF[0]
    SLICE_X48Y34         LUT1 (Prop_lut1_I0_O)        0.124     7.845 f  layer2/FSM_sequential_state[1]_i_2/O
                         net (fo=2383, routed)        6.802    14.647    layer2/reset
    SLICE_X22Y30         FDCE                                         f  layer2/C4_reg[46]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        1.678     5.100    layer2/clk_IBUF_BUFG
    SLICE_X22Y30         FDCE                                         r  layer2/C4_reg[46]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            layer2/C5_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.509ns  (logic 1.666ns (11.480%)  route 12.843ns (88.520%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  sw_IBUF[0]_inst/O
                         net (fo=11, routed)          6.179     7.721    layer2/sw_IBUF[0]
    SLICE_X48Y34         LUT1 (Prop_lut1_I0_O)        0.124     7.845 f  layer2/FSM_sequential_state[1]_i_2/O
                         net (fo=2383, routed)        6.664    14.509    layer2/reset
    SLICE_X22Y29         FDCE                                         f  layer2/C5_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        1.678     5.100    layer2/clk_IBUF_BUFG
    SLICE_X22Y29         FDCE                                         r  layer2/C5_reg[11]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            layer2/C5_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.509ns  (logic 1.666ns (11.480%)  route 12.843ns (88.520%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  sw_IBUF[0]_inst/O
                         net (fo=11, routed)          6.179     7.721    layer2/sw_IBUF[0]
    SLICE_X48Y34         LUT1 (Prop_lut1_I0_O)        0.124     7.845 f  layer2/FSM_sequential_state[1]_i_2/O
                         net (fo=2383, routed)        6.664    14.509    layer2/reset
    SLICE_X22Y29         FDCE                                         f  layer2/C5_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        1.678     5.100    layer2/clk_IBUF_BUFG
    SLICE_X22Y29         FDCE                                         r  layer2/C5_reg[12]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            layer2/C5_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.509ns  (logic 1.666ns (11.480%)  route 12.843ns (88.520%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  sw_IBUF[0]_inst/O
                         net (fo=11, routed)          6.179     7.721    layer2/sw_IBUF[0]
    SLICE_X48Y34         LUT1 (Prop_lut1_I0_O)        0.124     7.845 f  layer2/FSM_sequential_state[1]_i_2/O
                         net (fo=2383, routed)        6.664    14.509    layer2/reset
    SLICE_X22Y29         FDCE                                         f  layer2/C5_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        1.678     5.100    layer2/clk_IBUF_BUFG
    SLICE_X22Y29         FDCE                                         r  layer2/C5_reg[13]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            layer2/C5_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.509ns  (logic 1.666ns (11.480%)  route 12.843ns (88.520%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  sw_IBUF[0]_inst/O
                         net (fo=11, routed)          6.179     7.721    layer2/sw_IBUF[0]
    SLICE_X48Y34         LUT1 (Prop_lut1_I0_O)        0.124     7.845 f  layer2/FSM_sequential_state[1]_i_2/O
                         net (fo=2383, routed)        6.664    14.509    layer2/reset
    SLICE_X22Y29         FDCE                                         f  layer2/C5_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        1.678     5.100    layer2/clk_IBUF_BUFG
    SLICE_X22Y29         FDCE                                         r  layer2/C5_reg[14]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            layer2/C5_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.509ns  (logic 1.666ns (11.480%)  route 12.843ns (88.520%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  sw_IBUF[0]_inst/O
                         net (fo=11, routed)          6.179     7.721    layer2/sw_IBUF[0]
    SLICE_X48Y34         LUT1 (Prop_lut1_I0_O)        0.124     7.845 f  layer2/FSM_sequential_state[1]_i_2/O
                         net (fo=2383, routed)        6.664    14.509    layer2/reset
    SLICE_X22Y29         FDCE                                         f  layer2/C5_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        1.678     5.100    layer2/clk_IBUF_BUFG
    SLICE_X22Y29         FDCE                                         r  layer2/C5_reg[23]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            layer2/C5_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.509ns  (logic 1.666ns (11.480%)  route 12.843ns (88.520%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  sw_IBUF[0]_inst/O
                         net (fo=11, routed)          6.179     7.721    layer2/sw_IBUF[0]
    SLICE_X48Y34         LUT1 (Prop_lut1_I0_O)        0.124     7.845 f  layer2/FSM_sequential_state[1]_i_2/O
                         net (fo=2383, routed)        6.664    14.509    layer2/reset
    SLICE_X22Y29         FDCE                                         f  layer2/C5_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        1.678     5.100    layer2/clk_IBUF_BUFG
    SLICE_X22Y29         FDCE                                         r  layer2/C5_reg[24]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            layer2/C5_reg[33]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.509ns  (logic 1.666ns (11.480%)  route 12.843ns (88.520%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  sw_IBUF[0]_inst/O
                         net (fo=11, routed)          6.179     7.721    layer2/sw_IBUF[0]
    SLICE_X48Y34         LUT1 (Prop_lut1_I0_O)        0.124     7.845 f  layer2/FSM_sequential_state[1]_i_2/O
                         net (fo=2383, routed)        6.664    14.509    layer2/reset
    SLICE_X22Y29         FDCE                                         f  layer2/C5_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        1.678     5.100    layer2/clk_IBUF_BUFG
    SLICE_X22Y29         FDCE                                         r  layer2/C5_reg[33]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            layer2/C5_reg[34]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.509ns  (logic 1.666ns (11.480%)  route 12.843ns (88.520%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  sw_IBUF[0]_inst/O
                         net (fo=11, routed)          6.179     7.721    layer2/sw_IBUF[0]
    SLICE_X48Y34         LUT1 (Prop_lut1_I0_O)        0.124     7.845 f  layer2/FSM_sequential_state[1]_i_2/O
                         net (fo=2383, routed)        6.664    14.509    layer2/reset
    SLICE_X22Y29         FDCE                                         f  layer2/C5_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        1.678     5.100    layer2/clk_IBUF_BUFG
    SLICE_X22Y29         FDCE                                         r  layer2/C5_reg[34]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_rx_top_inst/u_uart_rx/rx_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.574ns  (logic 0.294ns (11.412%)  route 2.280ns (88.588%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    A9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  rx_IBUF_inst/O
                         net (fo=1, routed)           2.280     2.574    uart_rx_top_inst/u_uart_rx/rx_IBUF
    SLICE_X44Y19         FDRE                                         r  uart_rx_top_inst/u_uart_rx/rx_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        0.899     2.064    uart_rx_top_inst/u_uart_rx/clk_IBUF_BUFG
    SLICE_X44Y19         FDRE                                         r  uart_rx_top_inst/u_uart_rx/rx_sync_0_reg/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            argmax_index_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.886ns  (logic 0.355ns (12.294%)  route 2.531ns (87.706%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.309     0.309 r  sw_IBUF[0]_inst/O
                         net (fo=11, routed)          2.308     2.617    uart_rx_top_inst/sw_IBUF[0]
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.046     2.663 r  uart_rx_top_inst/argmax_index[3]_i_1/O
                         net (fo=4, routed)           0.223     2.886    uart_rx_top_inst_n_12
    SLICE_X33Y50         FDCE                                         r  argmax_index_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        0.843     2.008    clk_IBUF_BUFG
    SLICE_X33Y50         FDCE                                         r  argmax_index_reg[0]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            argmax_index_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.886ns  (logic 0.355ns (12.294%)  route 2.531ns (87.706%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.309     0.309 r  sw_IBUF[0]_inst/O
                         net (fo=11, routed)          2.308     2.617    uart_rx_top_inst/sw_IBUF[0]
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.046     2.663 r  uart_rx_top_inst/argmax_index[3]_i_1/O
                         net (fo=4, routed)           0.223     2.886    uart_rx_top_inst_n_12
    SLICE_X33Y50         FDCE                                         r  argmax_index_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        0.843     2.008    clk_IBUF_BUFG
    SLICE_X33Y50         FDCE                                         r  argmax_index_reg[1]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            argmax_index_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.898ns  (logic 0.355ns (12.241%)  route 2.543ns (87.759%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.309     0.309 r  sw_IBUF[0]_inst/O
                         net (fo=11, routed)          2.308     2.617    uart_rx_top_inst/sw_IBUF[0]
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.046     2.663 r  uart_rx_top_inst/argmax_index[3]_i_1/O
                         net (fo=4, routed)           0.235     2.898    uart_rx_top_inst_n_12
    SLICE_X31Y50         FDCE                                         r  argmax_index_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        0.843     2.008    clk_IBUF_BUFG
    SLICE_X31Y50         FDCE                                         r  argmax_index_reg[2]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            argmax_index_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.898ns  (logic 0.355ns (12.241%)  route 2.543ns (87.759%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.309     0.309 r  sw_IBUF[0]_inst/O
                         net (fo=11, routed)          2.308     2.617    uart_rx_top_inst/sw_IBUF[0]
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.046     2.663 r  uart_rx_top_inst/argmax_index[3]_i_1/O
                         net (fo=4, routed)           0.235     2.898    uart_rx_top_inst_n_12
    SLICE_X31Y50         FDCE                                         r  argmax_index_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        0.843     2.008    clk_IBUF_BUFG
    SLICE_X31Y50         FDCE                                         r  argmax_index_reg[3]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            uart_rx_top_inst/inference_start_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.945ns  (logic 0.354ns (12.013%)  route 2.591ns (87.987%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.309     0.309 r  sw_IBUF[0]_inst/O
                         net (fo=11, routed)          2.591     2.900    uart_rx_top_inst/sw_IBUF[0]
    SLICE_X46Y34         LUT2 (Prop_lut2_I1_O)        0.045     2.945 r  uart_rx_top_inst/inference_start_i_1/O
                         net (fo=1, routed)           0.000     2.945    uart_rx_top_inst/inference_start_i_1_n_0
    SLICE_X46Y34         FDRE                                         r  uart_rx_top_inst/inference_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        0.901     2.066    uart_rx_top_inst/clk_IBUF_BUFG
    SLICE_X46Y34         FDRE                                         r  uart_rx_top_inst/inference_start_reg/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            start_z1_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.233ns  (logic 0.354ns (10.943%)  route 2.879ns (89.057%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.309     0.309 r  sw_IBUF[0]_inst/O
                         net (fo=11, routed)          2.629     2.938    layer2/sw_IBUF[0]
    SLICE_X48Y34         LUT1 (Prop_lut1_I0_O)        0.045     2.983 f  layer2/FSM_sequential_state[1]_i_2/O
                         net (fo=2383, routed)        0.250     3.233    reset
    SLICE_X45Y35         FDCE                                         f  start_z1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        0.904     2.069    clk_IBUF_BUFG
    SLICE_X45Y35         FDCE                                         r  start_z1_reg/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.237ns  (logic 0.354ns (10.928%)  route 2.883ns (89.072%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.309     0.309 r  sw_IBUF[0]_inst/O
                         net (fo=11, routed)          2.629     2.938    layer2/sw_IBUF[0]
    SLICE_X48Y34         LUT1 (Prop_lut1_I0_O)        0.045     2.983 f  layer2/FSM_sequential_state[1]_i_2/O
                         net (fo=2383, routed)        0.254     3.237    reset
    SLICE_X44Y35         FDCE                                         f  FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        0.904     2.069    clk_IBUF_BUFG
    SLICE_X44Y35         FDCE                                         r  FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.237ns  (logic 0.354ns (10.928%)  route 2.883ns (89.072%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.309     0.309 r  sw_IBUF[0]_inst/O
                         net (fo=11, routed)          2.629     2.938    layer2/sw_IBUF[0]
    SLICE_X48Y34         LUT1 (Prop_lut1_I0_O)        0.045     2.983 f  layer2/FSM_sequential_state[1]_i_2/O
                         net (fo=2383, routed)        0.254     3.237    reset
    SLICE_X44Y35         FDCE                                         f  FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        0.904     2.069    clk_IBUF_BUFG
    SLICE_X44Y35         FDCE                                         r  FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            start_z2_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.237ns  (logic 0.354ns (10.928%)  route 2.883ns (89.072%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.309     0.309 r  sw_IBUF[0]_inst/O
                         net (fo=11, routed)          2.629     2.938    layer2/sw_IBUF[0]
    SLICE_X48Y34         LUT1 (Prop_lut1_I0_O)        0.045     2.983 f  layer2/FSM_sequential_state[1]_i_2/O
                         net (fo=2383, routed)        0.254     3.237    reset
    SLICE_X44Y35         FDCE                                         f  start_z2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3440, routed)        0.904     2.069    clk_IBUF_BUFG
    SLICE_X44Y35         FDCE                                         r  start_z2_reg/C





