Analysis & Synthesis report for Controlo
Sat May 27 21:10:00 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |Controlo|ControlUnit:controlunit_inst|s_currentState
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for RAM_24_7:RAM_inst|altsyncram:memory_rtl_0|altsyncram_juc1:auto_generated
 17. Parameter Settings for User Entity Instance: DebounceUnit:debounce_KEY0
 18. Parameter Settings for User Entity Instance: DebounceUnit:debounce_KEY1
 19. Parameter Settings for User Entity Instance: DebounceUnit:debounce_KEY2
 20. Parameter Settings for User Entity Instance: DebounceUnit:debounce_KEY3
 21. Parameter Settings for Inferred Entity Instance: RAM_24_7:RAM_inst|altsyncram:memory_rtl_0
 22. Parameter Settings for Inferred Entity Instance: SEL:sel_inst|lpm_divide:Mod0
 23. Parameter Settings for Inferred Entity Instance: SEL:sel_inst|lpm_divide:Div0
 24. Parameter Settings for Inferred Entity Instance: SEL:sel_inst|lpm_divide:Mod1
 25. Parameter Settings for Inferred Entity Instance: SEL:sel_inst|lpm_divide:Div1
 26. Parameter Settings for Inferred Entity Instance: AmBin:ambin_inst|lpm_divide:Mod0
 27. Parameter Settings for Inferred Entity Instance: AmBin:ambin_inst|lpm_divide:Div0
 28. Parameter Settings for Inferred Entity Instance: AmBin:ambin_inst|lpm_divide:Mod1
 29. Parameter Settings for Inferred Entity Instance: AmBin:ambin_inst|lpm_divide:Div1
 30. altsyncram Parameter Settings by Entity Instance
 31. Port Connectivity Checks: "Bin7SegDecoder:bin7segdecoder_inst6"
 32. Port Connectivity Checks: "Bin7SegDecoder:bin7segdecoder_inst5"
 33. Port Connectivity Checks: "Bin7SegDecoder:bin7segdecoder_inst4"
 34. Post-Synthesis Netlist Statistics for Top Partition
 35. Elapsed Time Per Partition
 36. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat May 27 21:10:00 2023       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; Controlo                                    ;
; Top-level Entity Name              ; Controlo                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,370                                       ;
;     Total combinational functions  ; 1,309                                       ;
;     Dedicated logic registers      ; 350                                         ;
; Total registers                    ; 350                                         ;
; Total pins                         ; 64                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 168                                         ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; Controlo           ; Controlo           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processors 8-12        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                 ;
+--------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path           ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                          ; Library ;
+--------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------+
; blink_freq.vhd                             ; yes             ; User VHDL File                                        ; C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/blink_freq.vhd                             ;         ;
; Pulse_Generator.vhd                        ; yes             ; User VHDL File                                        ; C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/Pulse_Generator.vhd                        ;         ;
; Relogio.vhd                                ; yes             ; User VHDL File                                        ; C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/Relogio.vhd                                ;         ;
; Bin7SegDecoder.vhd                         ; yes             ; User VHDL File                                        ; C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/Bin7SegDecoder.vhd                         ;         ;
; Controlo.vhd                               ; yes             ; User VHDL File                                        ; C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/Controlo.vhd                               ;         ;
; DebounceUnit.vhd                           ; yes             ; User VHDL File                                        ; C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/DebounceUnit.vhd                           ;         ;
; ControlUnit.vhd                            ; yes             ; User VHDL File                                        ; C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/ControlUnit.vhd                            ;         ;
; blink_chs.vhd                              ; yes             ; User VHDL File                                        ; C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/blink_chs.vhd                              ;         ;
; RAM_24_7.vhd                               ; yes             ; User VHDL File                                        ; C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/RAM_24_7.vhd                               ;         ;
; DataSEL.vhd                                ; yes             ; User VHDL File                                        ; C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/DataSEL.vhd                                ;         ;
; Prog.vhd                                   ; yes             ; User VHDL File                                        ; C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/Prog.vhd                                   ;         ;
; SEL.vhd                                    ; yes             ; User VHDL File                                        ; C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/SEL.vhd                                    ;         ;
; mux3to1.vhd                                ; yes             ; User VHDL File                                        ; C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/mux3to1.vhd                                ;         ;
; ControloOnOff.vhd                          ; yes             ; User VHDL File                                        ; C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/ControloOnOff.vhd                          ;         ;
; AmbSimb.vhd                                ; yes             ; User VHDL File                                        ; C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/AmbSimb.vhd                                ;         ;
; AmBin.vhd                                  ; yes             ; User VHDL File                                        ; C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/AmBin.vhd                                  ;         ;
; altsyncram.tdf                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                 ;         ;
; stratix_ram_block.inc                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                          ;         ;
; lpm_mux.inc                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                    ;         ;
; lpm_decode.inc                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                 ;         ;
; aglobal201.inc                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                 ;         ;
; a_rdenreg.inc                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                  ;         ;
; altrom.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                     ;         ;
; altram.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                     ;         ;
; altdpram.inc                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                   ;         ;
; db/altsyncram_juc1.tdf                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/db/altsyncram_juc1.tdf                     ;         ;
; db/controlo.ram0_ram_24_7_61da6491.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/db/controlo.ram0_ram_24_7_61da6491.hdl.mif ;         ;
; lpm_divide.tdf                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                 ;         ;
; abs_divider.inc                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc                                                ;         ;
; sign_div_unsign.inc                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                            ;         ;
; db/lpm_divide_m9m.tdf                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/db/lpm_divide_m9m.tdf                      ;         ;
; db/sign_div_unsign_ckh.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/db/sign_div_unsign_ckh.tdf                 ;         ;
; db/alt_u_div_b4f.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/db/alt_u_div_b4f.tdf                       ;         ;
; db/add_sub_7pc.tdf                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/db/add_sub_7pc.tdf                         ;         ;
; db/add_sub_8pc.tdf                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/db/add_sub_8pc.tdf                         ;         ;
; db/lpm_divide_hhm.tdf                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/db/lpm_divide_hhm.tdf                      ;         ;
; db/sign_div_unsign_9kh.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/db/sign_div_unsign_9kh.tdf                 ;         ;
; db/alt_u_div_64f.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/db/alt_u_div_64f.tdf                       ;         ;
; db/lpm_divide_k9m.tdf                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/db/lpm_divide_k9m.tdf                      ;         ;
; db/sign_div_unsign_ekh.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/db/sign_div_unsign_ekh.tdf                 ;         ;
; db/alt_u_div_74f.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/db/alt_u_div_74f.tdf                       ;         ;
; db/lpm_divide_ghm.tdf                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/db/lpm_divide_ghm.tdf                      ;         ;
; db/sign_div_unsign_8kh.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/db/sign_div_unsign_8kh.tdf                 ;         ;
; db/alt_u_div_44f.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/db/alt_u_div_44f.tdf                       ;         ;
; db/lpm_divide_gcm.tdf                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/db/lpm_divide_gcm.tdf                      ;         ;
; db/sign_div_unsign_5nh.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/db/sign_div_unsign_5nh.tdf                 ;         ;
; db/alt_u_div_u9f.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/db/alt_u_div_u9f.tdf                       ;         ;
; db/lpm_divide_uim.tdf                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/db/lpm_divide_uim.tdf                      ;         ;
; db/sign_div_unsign_mlh.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/db/sign_div_unsign_mlh.tdf                 ;         ;
; db/alt_u_div_07f.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/db/alt_u_div_07f.tdf                       ;         ;
; db/lpm_divide_1jm.tdf                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/db/lpm_divide_1jm.tdf                      ;         ;
; db/sign_div_unsign_plh.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/db/sign_div_unsign_plh.tdf                 ;         ;
; db/alt_u_div_67f.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/db/alt_u_div_67f.tdf                       ;         ;
+--------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 1,370          ;
;                                             ;                ;
; Total combinational functions               ; 1309           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 335            ;
;     -- 3 input functions                    ; 295            ;
;     -- <=2 input functions                  ; 679            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 870            ;
;     -- arithmetic mode                      ; 439            ;
;                                             ;                ;
; Total registers                             ; 350            ;
;     -- Dedicated logic registers            ; 350            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 64             ;
; Total memory bits                           ; 168            ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 333            ;
; Total fan-out                               ; 4566           ;
; Average fan-out                             ; 2.55           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                        ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |Controlo                                 ; 1309 (0)            ; 350 (0)                   ; 168         ; 0            ; 0       ; 0         ; 64   ; 0            ; |Controlo                                                                                                                  ; Controlo            ; work         ;
;    |AmBin:ambin_inst|                     ; 567 (11)            ; 36 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Controlo|AmBin:ambin_inst                                                                                                 ; AmBin               ; work         ;
;       |lpm_divide:Div0|                   ; 108 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Controlo|AmBin:ambin_inst|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_uim:auto_generated|  ; 108 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Controlo|AmBin:ambin_inst|lpm_divide:Div0|lpm_divide_uim:auto_generated                                                   ; lpm_divide_uim      ; work         ;
;             |sign_div_unsign_mlh:divider| ; 108 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Controlo|AmBin:ambin_inst|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider                       ; sign_div_unsign_mlh ; work         ;
;                |alt_u_div_07f:divider|    ; 108 (108)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Controlo|AmBin:ambin_inst|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider ; alt_u_div_07f       ; work         ;
;       |lpm_divide:Div1|                   ; 106 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Controlo|AmBin:ambin_inst|lpm_divide:Div1                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_1jm:auto_generated|  ; 106 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Controlo|AmBin:ambin_inst|lpm_divide:Div1|lpm_divide_1jm:auto_generated                                                   ; lpm_divide_1jm      ; work         ;
;             |sign_div_unsign_plh:divider| ; 106 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Controlo|AmBin:ambin_inst|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider                       ; sign_div_unsign_plh ; work         ;
;                |alt_u_div_67f:divider|    ; 106 (106)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Controlo|AmBin:ambin_inst|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider ; alt_u_div_67f       ; work         ;
;       |lpm_divide:Mod0|                   ; 195 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Controlo|AmBin:ambin_inst|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_gcm:auto_generated|  ; 195 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Controlo|AmBin:ambin_inst|lpm_divide:Mod0|lpm_divide_gcm:auto_generated                                                   ; lpm_divide_gcm      ; work         ;
;             |sign_div_unsign_5nh:divider| ; 195 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Controlo|AmBin:ambin_inst|lpm_divide:Mod0|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider                       ; sign_div_unsign_5nh ; work         ;
;                |alt_u_div_u9f:divider|    ; 195 (195)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Controlo|AmBin:ambin_inst|lpm_divide:Mod0|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider ; alt_u_div_u9f       ; work         ;
;       |lpm_divide:Mod1|                   ; 147 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Controlo|AmBin:ambin_inst|lpm_divide:Mod1                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_gcm:auto_generated|  ; 147 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Controlo|AmBin:ambin_inst|lpm_divide:Mod1|lpm_divide_gcm:auto_generated                                                   ; lpm_divide_gcm      ; work         ;
;             |sign_div_unsign_5nh:divider| ; 147 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Controlo|AmBin:ambin_inst|lpm_divide:Mod1|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider                       ; sign_div_unsign_5nh ; work         ;
;                |alt_u_div_u9f:divider|    ; 147 (147)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Controlo|AmBin:ambin_inst|lpm_divide:Mod1|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider ; alt_u_div_u9f       ; work         ;
;    |AmbSimb:ambsimb_inst|                 ; 21 (21)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Controlo|AmbSimb:ambsimb_inst                                                                                             ; AmbSimb             ; work         ;
;    |Bin7SegDecoder:bin7segdecoder_inst1|  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Controlo|Bin7SegDecoder:bin7segdecoder_inst1                                                                              ; Bin7SegDecoder      ; work         ;
;    |Bin7SegDecoder:bin7segdecoder_inst2|  ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Controlo|Bin7SegDecoder:bin7segdecoder_inst2                                                                              ; Bin7SegDecoder      ; work         ;
;    |Bin7SegDecoder:bin7segdecoder_inst3|  ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Controlo|Bin7SegDecoder:bin7segdecoder_inst3                                                                              ; Bin7SegDecoder      ; work         ;
;    |Bin7SegDecoder:bin7segdecoder_inst4|  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Controlo|Bin7SegDecoder:bin7segdecoder_inst4                                                                              ; Bin7SegDecoder      ; work         ;
;    |Bin7SegDecoder:bin7segdecoder_inst5|  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Controlo|Bin7SegDecoder:bin7segdecoder_inst5                                                                              ; Bin7SegDecoder      ; work         ;
;    |Bin7SegDecoder:bin7segdecoder_inst6|  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Controlo|Bin7SegDecoder:bin7segdecoder_inst6                                                                              ; Bin7SegDecoder      ; work         ;
;    |Bin7SegDecoder:bin7segdecoder_inst|   ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Controlo|Bin7SegDecoder:bin7segdecoder_inst                                                                               ; Bin7SegDecoder      ; work         ;
;    |ControlUnit:controlunit_inst|         ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Controlo|ControlUnit:controlunit_inst                                                                                     ; ControlUnit         ; work         ;
;    |ControloOnOff:controloonoff_inst|     ; 16 (16)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Controlo|ControloOnOff:controloonoff_inst                                                                                 ; ControloOnOff       ; work         ;
;    |DataSEL:datasel_inst|                 ; 20 (20)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Controlo|DataSEL:datasel_inst                                                                                             ; DataSEL             ; work         ;
;    |DebounceUnit:debounce_KEY0|           ; 67 (67)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Controlo|DebounceUnit:debounce_KEY0                                                                                       ; DebounceUnit        ; work         ;
;    |DebounceUnit:debounce_KEY1|           ; 67 (67)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Controlo|DebounceUnit:debounce_KEY1                                                                                       ; DebounceUnit        ; work         ;
;    |DebounceUnit:debounce_KEY2|           ; 68 (68)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Controlo|DebounceUnit:debounce_KEY2                                                                                       ; DebounceUnit        ; work         ;
;    |DebounceUnit:debounce_KEY3|           ; 68 (68)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Controlo|DebounceUnit:debounce_KEY3                                                                                       ; DebounceUnit        ; work         ;
;    |Prog:prog_inst|                       ; 15 (15)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Controlo|Prog:prog_inst                                                                                                   ; Prog                ; work         ;
;    |Pulse_Generator:pulse_generator_inst| ; 106 (106)           ; 70 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Controlo|Pulse_Generator:pulse_generator_inst                                                                             ; Pulse_Generator     ; work         ;
;    |RAM_24_7:RAM_inst|                    ; 0 (0)               ; 0 (0)                     ; 168         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Controlo|RAM_24_7:RAM_inst                                                                                                ; RAM_24_7            ; work         ;
;       |altsyncram:memory_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 168         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Controlo|RAM_24_7:RAM_inst|altsyncram:memory_rtl_0                                                                        ; altsyncram          ; work         ;
;          |altsyncram_juc1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 168         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Controlo|RAM_24_7:RAM_inst|altsyncram:memory_rtl_0|altsyncram_juc1:auto_generated                                         ; altsyncram_juc1     ; work         ;
;    |Relogio:relogio_inst|                 ; 46 (46)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Controlo|Relogio:relogio_inst                                                                                             ; Relogio             ; work         ;
;    |SEL:sel_inst|                         ; 117 (24)            ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Controlo|SEL:sel_inst                                                                                                     ; SEL                 ; work         ;
;       |lpm_divide:Div0|                   ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Controlo|SEL:sel_inst|lpm_divide:Div0                                                                                     ; lpm_divide          ; work         ;
;          |lpm_divide_hhm:auto_generated|  ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Controlo|SEL:sel_inst|lpm_divide:Div0|lpm_divide_hhm:auto_generated                                                       ; lpm_divide_hhm      ; work         ;
;             |sign_div_unsign_9kh:divider| ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Controlo|SEL:sel_inst|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider                           ; sign_div_unsign_9kh ; work         ;
;                |alt_u_div_64f:divider|    ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Controlo|SEL:sel_inst|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider     ; alt_u_div_64f       ; work         ;
;       |lpm_divide:Div1|                   ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Controlo|SEL:sel_inst|lpm_divide:Div1                                                                                     ; lpm_divide          ; work         ;
;          |lpm_divide_ghm:auto_generated|  ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Controlo|SEL:sel_inst|lpm_divide:Div1|lpm_divide_ghm:auto_generated                                                       ; lpm_divide_ghm      ; work         ;
;             |sign_div_unsign_8kh:divider| ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Controlo|SEL:sel_inst|lpm_divide:Div1|lpm_divide_ghm:auto_generated|sign_div_unsign_8kh:divider                           ; sign_div_unsign_8kh ; work         ;
;                |alt_u_div_44f:divider|    ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Controlo|SEL:sel_inst|lpm_divide:Div1|lpm_divide_ghm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider     ; alt_u_div_44f       ; work         ;
;       |lpm_divide:Mod0|                   ; 36 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Controlo|SEL:sel_inst|lpm_divide:Mod0                                                                                     ; lpm_divide          ; work         ;
;          |lpm_divide_m9m:auto_generated|  ; 36 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Controlo|SEL:sel_inst|lpm_divide:Mod0|lpm_divide_m9m:auto_generated                                                       ; lpm_divide_m9m      ; work         ;
;             |sign_div_unsign_ckh:divider| ; 36 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Controlo|SEL:sel_inst|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_ckh:divider                           ; sign_div_unsign_ckh ; work         ;
;                |alt_u_div_b4f:divider|    ; 36 (36)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Controlo|SEL:sel_inst|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_b4f:divider     ; alt_u_div_b4f       ; work         ;
;       |lpm_divide:Mod1|                   ; 20 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Controlo|SEL:sel_inst|lpm_divide:Mod1                                                                                     ; lpm_divide          ; work         ;
;          |lpm_divide_k9m:auto_generated|  ; 20 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Controlo|SEL:sel_inst|lpm_divide:Mod1|lpm_divide_k9m:auto_generated                                                       ; lpm_divide_k9m      ; work         ;
;             |sign_div_unsign_ekh:divider| ; 20 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Controlo|SEL:sel_inst|lpm_divide:Mod1|lpm_divide_k9m:auto_generated|sign_div_unsign_ekh:divider                           ; sign_div_unsign_ekh ; work         ;
;                |alt_u_div_74f:divider|    ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Controlo|SEL:sel_inst|lpm_divide:Mod1|lpm_divide_k9m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_74f:divider     ; alt_u_div_74f       ; work         ;
;    |blink_chs:blink_chs|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Controlo|blink_chs:blink_chs                                                                                              ; blink_chs           ; work         ;
;    |blink_freq:blink_freq_inst|           ; 55 (55)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Controlo|blink_freq:blink_freq_inst                                                                                       ; blink_freq          ; work         ;
;    |mux3to1:mux3to1_inst|                 ; 8 (8)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Controlo|mux3to1:mux3to1_inst                                                                                             ; mux3to1             ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+--------------------------------------------+
; Name                                                                                ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                        ;
+-------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+--------------------------------------------+
; RAM_24_7:RAM_inst|altsyncram:memory_rtl_0|altsyncram_juc1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 24           ; 7            ; --           ; --           ; 168  ; db/Controlo.ram0_RAM_24_7_61da6491.hdl.mif ;
+-------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+--------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Controlo|ControlUnit:controlunit_inst|s_currentState                                                         ;
+----------------------------+----------------------------+----------------------+----------------------+-----------------------+
; Name                       ; s_currentState.PROGRAMACAO ; s_currentState.SET_M ; s_currentState.SET_H ; s_currentState.NORMAL ;
+----------------------------+----------------------------+----------------------+----------------------+-----------------------+
; s_currentState.NORMAL      ; 0                          ; 0                    ; 0                    ; 0                     ;
; s_currentState.SET_H       ; 0                          ; 0                    ; 1                    ; 1                     ;
; s_currentState.SET_M       ; 0                          ; 1                    ; 0                    ; 1                     ;
; s_currentState.PROGRAMACAO ; 1                          ; 0                    ; 0                    ; 1                     ;
+----------------------------+----------------------------+----------------------+----------------------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                         ;
+----------------------------------------------------------------+-----------------------------------------------------------+
; Register name                                                  ; Reason for Removal                                        ;
+----------------------------------------------------------------+-----------------------------------------------------------+
; mux3to1:mux3to1_inst|y[0..2,4,8..11]                           ; Stuck at GND due to stuck port data_in                    ;
; Pulse_Generator:pulse_generator_inst|rate[1,3,16]              ; Stuck at GND due to stuck port data_in                    ;
; Pulse_Generator:pulse_generator_inst|rate[19]                  ; Stuck at VCC due to stuck port data_in                    ;
; Pulse_Generator:pulse_generator_inst|rate[24,26..31]           ; Stuck at GND due to stuck port data_in                    ;
; ControloOnOff:controloonoff_inst|Toff[0]                       ; Stuck at VCC due to stuck port data_in                    ;
; ControloOnOff:controloonoff_inst|Toff[1]                       ; Stuck at GND due to stuck port data_in                    ;
; ControloOnOff:controloonoff_inst|Toff[2]                       ; Stuck at VCC due to stuck port data_in                    ;
; ControloOnOff:controloonoff_inst|Toff[4,8..11]                 ; Stuck at GND due to stuck port data_in                    ;
; ControloOnOff:controloonoff_inst|Ton[0,1]                      ; Stuck at VCC due to stuck port data_in                    ;
; ControloOnOff:controloonoff_inst|Ton[2]                        ; Stuck at GND due to stuck port data_in                    ;
; ControloOnOff:controloonoff_inst|Ton[10,11]                    ; Merged with ControloOnOff:controloonoff_inst|Ton[9]       ;
; Pulse_Generator:pulse_generator_inst|rate[7..9,18,20,21,23,25] ; Merged with Pulse_Generator:pulse_generator_inst|rate[17] ;
; Pulse_Generator:pulse_generator_inst|rate[22]                  ; Merged with Pulse_Generator:pulse_generator_inst|rate[14] ;
; Pulse_Generator:pulse_generator_inst|rate[6]                   ; Merged with Pulse_Generator:pulse_generator_inst|rate[11] ;
; Pulse_Generator:pulse_generator_inst|rate[13,15]               ; Merged with Pulse_Generator:pulse_generator_inst|rate[12] ;
; Pulse_Generator:pulse_generator_inst|rate[2,4,5,10]            ; Merged with Pulse_Generator:pulse_generator_inst|rate[0]  ;
; ControloOnOff:controloonoff_inst|Ton[3,4]                      ; Merged with ControloOnOff:controloonoff_inst|Toff[3]      ;
; ControloOnOff:controloonoff_inst|Ton[9]                        ; Merged with ControloOnOff:controloonoff_inst|Ton[8]       ;
; SEL:sel_inst|minutos1[3]                                       ; Stuck at GND due to stuck port data_in                    ;
; SEL:sel_inst|horas1[2,3]                                       ; Stuck at GND due to stuck port data_in                    ;
; SEL:sel_inst|adress_out[0]                                     ; Merged with SEL:sel_inst|horas0[0]                        ;
; Total Number of Removed Registers = 55                         ;                                                           ;
+----------------------------------------------------------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                 ;
+---------------------------+---------------------------+-------------------------------------------------------------------------------------+
; Register name             ; Reason for Removal        ; Registers Removed due to This Register                                              ;
+---------------------------+---------------------------+-------------------------------------------------------------------------------------+
; mux3to1:mux3to1_inst|y[0] ; Stuck at GND              ; ControloOnOff:controloonoff_inst|Toff[4], ControloOnOff:controloonoff_inst|Toff[8], ;
;                           ; due to stuck port data_in ; ControloOnOff:controloonoff_inst|Toff[9],                                           ;
;                           ;                           ; ControloOnOff:controloonoff_inst|Toff[10],                                          ;
;                           ;                           ; ControloOnOff:controloonoff_inst|Toff[11]                                           ;
+---------------------------+---------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 350   ;
; Number of registers using Synchronous Clear  ; 81    ;
; Number of registers using Synchronous Load   ; 5     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 123   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------+
; Inverted Register Statistics                            ;
+-----------------------------------------------+---------+
; Inverted Register                             ; Fan out ;
+-----------------------------------------------+---------+
; Pulse_Generator:pulse_generator_inst|rate[17] ; 8       ;
; Pulse_Generator:pulse_generator_inst|rate[12] ; 2       ;
; Pulse_Generator:pulse_generator_inst|rate[14] ; 2       ;
; Total number of inverted registers = 3        ;         ;
+-----------------------------------------------+---------+


+--------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                             ;
+----------------------------------+--------------------------------+------+
; Register Name                    ; Megafunction                   ; Type ;
+----------------------------------+--------------------------------+------+
; RAM_24_7:RAM_inst|readData[0..6] ; RAM_24_7:RAM_inst|memory_rtl_0 ; RAM  ;
+----------------------------------+--------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Controlo|blink_freq:blink_freq_inst|cnt[25]           ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |Controlo|AmbSimb:ambsimb_inst|counter_int[0]          ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |Controlo|DataSEL:datasel_inst|data_signal[6]          ;
; 5:1                ; 23 bits   ; 69 LEs        ; 46 LEs               ; 23 LEs                 ; Yes        ; |Controlo|DebounceUnit:debounce_KEY0|s_debounceCnt[22] ;
; 5:1                ; 23 bits   ; 69 LEs        ; 46 LEs               ; 23 LEs                 ; Yes        ; |Controlo|DebounceUnit:debounce_KEY1|s_debounceCnt[11] ;
; 5:1                ; 23 bits   ; 69 LEs        ; 46 LEs               ; 23 LEs                 ; Yes        ; |Controlo|DebounceUnit:debounce_KEY2|s_debounceCnt[9]  ;
; 5:1                ; 23 bits   ; 69 LEs        ; 46 LEs               ; 23 LEs                 ; Yes        ; |Controlo|DebounceUnit:debounce_KEY3|s_debounceCnt[15] ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Controlo|Prog:prog_inst|s_horas[3]                    ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |Controlo|Relogio:relogio_inst|s_minutos[2]            ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Controlo|Relogio:relogio_inst|s_horas[2]              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for RAM_24_7:RAM_inst|altsyncram:memory_rtl_0|altsyncram_juc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DebounceUnit:debounce_KEY0 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; khzclkfreq     ; 50000 ; Signed Integer                                 ;
; msecmininwidth ; 100   ; Signed Integer                                 ;
; inpolarity     ; '0'   ; Enumerated                                     ;
; outpolarity    ; '1'   ; Enumerated                                     ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DebounceUnit:debounce_KEY1 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; khzclkfreq     ; 50000 ; Signed Integer                                 ;
; msecmininwidth ; 100   ; Signed Integer                                 ;
; inpolarity     ; '0'   ; Enumerated                                     ;
; outpolarity    ; '1'   ; Enumerated                                     ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DebounceUnit:debounce_KEY2 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; khzclkfreq     ; 50000 ; Signed Integer                                 ;
; msecmininwidth ; 100   ; Signed Integer                                 ;
; inpolarity     ; '0'   ; Enumerated                                     ;
; outpolarity    ; '1'   ; Enumerated                                     ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DebounceUnit:debounce_KEY3 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; khzclkfreq     ; 50000 ; Signed Integer                                 ;
; msecmininwidth ; 100   ; Signed Integer                                 ;
; inpolarity     ; '0'   ; Enumerated                                     ;
; outpolarity    ; '1'   ; Enumerated                                     ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RAM_24_7:RAM_inst|altsyncram:memory_rtl_0       ;
+------------------------------------+--------------------------------------------+----------------+
; Parameter Name                     ; Value                                      ; Type           ;
+------------------------------------+--------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                                ; Untyped        ;
; WIDTH_A                            ; 7                                          ; Untyped        ;
; WIDTHAD_A                          ; 5                                          ; Untyped        ;
; NUMWORDS_A                         ; 24                                         ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped        ;
; WIDTH_B                            ; 1                                          ; Untyped        ;
; WIDTHAD_B                          ; 1                                          ; Untyped        ;
; NUMWORDS_B                         ; 1                                          ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                     ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped        ;
; BYTE_SIZE                          ; 8                                          ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped        ;
; INIT_FILE                          ; db/Controlo.ram0_RAM_24_7_61da6491.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                               ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_juc1                            ; Untyped        ;
+------------------------------------+--------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SEL:sel_inst|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                             ;
; LPM_WIDTHD             ; 6              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_m9m ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SEL:sel_inst|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                             ;
; LPM_WIDTHD             ; 4              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_hhm ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SEL:sel_inst|lpm_divide:Mod1 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                             ;
; LPM_WIDTHD             ; 5              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_k9m ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SEL:sel_inst|lpm_divide:Div1 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                             ;
; LPM_WIDTHD             ; 4              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_ghm ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: AmBin:ambin_inst|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                 ;
; LPM_WIDTHD             ; 12             ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_gcm ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: AmBin:ambin_inst|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_uim ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: AmBin:ambin_inst|lpm_divide:Mod1 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                 ;
; LPM_WIDTHD             ; 12             ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_gcm ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: AmBin:ambin_inst|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                 ;
; LPM_WIDTHD             ; 7              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_1jm ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                      ;
+-------------------------------------------+-------------------------------------------+
; Name                                      ; Value                                     ;
+-------------------------------------------+-------------------------------------------+
; Number of entity instances                ; 1                                         ;
; Entity Instance                           ; RAM_24_7:RAM_inst|altsyncram:memory_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                               ;
;     -- WIDTH_A                            ; 7                                         ;
;     -- NUMWORDS_A                         ; 24                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                              ;
;     -- WIDTH_B                            ; 1                                         ;
;     -- NUMWORDS_B                         ; 1                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ;
+-------------------------------------------+-------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "Bin7SegDecoder:bin7segdecoder_inst6" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                          ;
+------+-------+----------+---------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "Bin7SegDecoder:bin7segdecoder_inst5" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                          ;
+------+-------+----------+---------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "Bin7SegDecoder:bin7segdecoder_inst4" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                          ;
+------+-------+----------+---------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 64                          ;
; cycloneiii_ff         ; 350                         ;
;     ENA               ; 118                         ;
;     ENA SCLR SLD      ; 5                           ;
;     SCLR              ; 76                          ;
;     plain             ; 151                         ;
; cycloneiii_lcell_comb ; 1314                        ;
;     arith             ; 439                         ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 237                         ;
;         3 data inputs ; 199                         ;
;     normal            ; 875                         ;
;         0 data inputs ; 40                          ;
;         1 data inputs ; 30                          ;
;         2 data inputs ; 374                         ;
;         3 data inputs ; 96                          ;
;         4 data inputs ; 335                         ;
; cycloneiii_ram_block  ; 7                           ;
;                       ;                             ;
; Max LUT depth         ; 24.30                       ;
; Average LUT depth     ; 10.56                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sat May 27 21:09:45 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Controlo -c Controlo
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file blink_freq.vhd
    Info (12022): Found design unit 1: blink_freq-Behavioral File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/blink_freq.vhd Line: 13
    Info (12023): Found entity 1: blink_freq File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/blink_freq.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file pulse_generator.vhd
    Info (12022): Found design unit 1: Pulse_Generator-Behavioral File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/Pulse_Generator.vhd Line: 13
    Info (12023): Found entity 1: Pulse_Generator File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/Pulse_Generator.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file relogio.vhd
    Info (12022): Found design unit 1: Relogio-Behavioral File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/Relogio.vhd Line: 17
    Info (12023): Found entity 1: Relogio File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/Relogio.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd
    Info (12022): Found design unit 1: Bin7SegDecoder-Behavioral File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/Bin7SegDecoder.vhd Line: 10
    Info (12023): Found entity 1: Bin7SegDecoder File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/Bin7SegDecoder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file controlo.vhd
    Info (12022): Found design unit 1: Controlo-Strutural File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/Controlo.vhd Line: 16
    Info (12023): Found entity 1: Controlo File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/Controlo.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file debounceunit.vhd
    Info (12022): Found design unit 1: DebounceUnit-Behavioral File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/DebounceUnit.vhd Line: 15
    Info (12023): Found entity 1: DebounceUnit File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/DebounceUnit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file buttonhandler.vhd
    Info (12022): Found design unit 1: ButtonHandler-Behavioral File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/ButtonHandler.vhd Line: 12
    Info (12023): Found entity 1: ButtonHandler File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/ButtonHandler.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file freqdivider.vhd
    Info (12022): Found design unit 1: FreqDivider-Behavioral File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/FreqDivider.vhd Line: 13
    Info (12023): Found entity 1: FreqDivider File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/FreqDivider.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file controlunit.vhd
    Info (12022): Found design unit 1: ControlUnit-Behavioral File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/ControlUnit.vhd Line: 15
    Info (12023): Found entity 1: ControlUnit File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/ControlUnit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file blink_chs.vhd
    Info (12022): Found design unit 1: blink_chs-Behavioral File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/blink_chs.vhd Line: 16
    Info (12023): Found entity 1: blink_chs File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/blink_chs.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ram_24_7.vhd
    Info (12022): Found design unit 1: RAM_24_7-behavioral File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/RAM_24_7.vhd Line: 15
    Info (12023): Found entity 1: RAM_24_7 File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/RAM_24_7.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file datasel.vhd
    Info (12022): Found design unit 1: DataSEL-behavioral File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/DataSEL.vhd Line: 16
    Info (12023): Found entity 1: DataSEL File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/DataSEL.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file prog.vhd
    Info (12022): Found design unit 1: Prog-Behavioral File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/Prog.vhd Line: 16
    Info (12023): Found entity 1: Prog File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/Prog.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file sel.vhd
    Info (12022): Found design unit 1: SEL-Behavioral File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/SEL.vhd Line: 17
    Info (12023): Found entity 1: SEL File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/SEL.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mux3to1.vhd
    Info (12022): Found design unit 1: mux3to1-Behavioral File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/mux3to1.vhd Line: 12
    Info (12023): Found entity 1: mux3to1 File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/mux3to1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file controloonoff.vhd
    Info (12022): Found design unit 1: ControloOnOff-Behavioral File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/ControloOnOff.vhd Line: 14
    Info (12023): Found entity 1: ControloOnOff File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/ControloOnOff.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ambsimb.vhd
    Info (12022): Found design unit 1: AmbSimb-Behavioral File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/AmbSimb.vhd Line: 13
    Info (12023): Found entity 1: AmbSimb File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/AmbSimb.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ambin.vhd
    Info (12022): Found design unit 1: AmBin-Behavioral File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/AmBin.vhd Line: 15
    Info (12023): Found entity 1: AmBin File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/AmBin.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file controlo_tb.vhd
    Info (12022): Found design unit 1: Controlo_tb-Stimulus File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/Controlo_tb.vhd Line: 7
    Info (12023): Found entity 1: Controlo_tb File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/Controlo_tb.vhd Line: 4
Info (12127): Elaborating entity "Controlo" for the top level hierarchy
Info (12129): Elaborating entity "DebounceUnit" using architecture "A:behavioral" for hierarchy "DebounceUnit:debounce_KEY0" File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/Controlo.vhd Line: 33
Info (12128): Elaborating entity "ControlUnit" for hierarchy "ControlUnit:controlunit_inst" File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/Controlo.vhd Line: 109
Info (12128): Elaborating entity "Pulse_Generator" for hierarchy "Pulse_Generator:pulse_generator_inst" File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/Controlo.vhd Line: 125
Info (12128): Elaborating entity "Relogio" for hierarchy "Relogio:relogio_inst" File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/Controlo.vhd Line: 132
Info (12128): Elaborating entity "RAM_24_7" for hierarchy "RAM_24_7:RAM_inst" File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/Controlo.vhd Line: 145
Info (12128): Elaborating entity "blink_freq" for hierarchy "blink_freq:blink_freq_inst" File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/Controlo.vhd Line: 156
Info (12128): Elaborating entity "blink_chs" for hierarchy "blink_chs:blink_chs" File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/Controlo.vhd Line: 165
Warning (10492): VHDL Process Statement warning at blink_chs.vhd(26): signal "set" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/blink_chs.vhd Line: 26
Warning (10492): VHDL Process Statement warning at blink_chs.vhd(27): signal "blink" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/blink_chs.vhd Line: 27
Warning (10492): VHDL Process Statement warning at blink_chs.vhd(31): signal "blink" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/blink_chs.vhd Line: 31
Info (12128): Elaborating entity "mux3to1" for hierarchy "mux3to1:mux3to1_inst" File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/Controlo.vhd Line: 176
Info (12128): Elaborating entity "ControloOnOff" for hierarchy "ControloOnOff:controloonoff_inst" File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/Controlo.vhd Line: 185
Info (12128): Elaborating entity "AmbSimb" for hierarchy "AmbSimb:ambsimb_inst" File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/Controlo.vhd Line: 195
Info (12128): Elaborating entity "AmBin" for hierarchy "AmBin:ambin_inst" File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/Controlo.vhd Line: 202
Info (12128): Elaborating entity "Prog" for hierarchy "Prog:prog_inst" File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/Controlo.vhd Line: 215
Info (12128): Elaborating entity "SEL" for hierarchy "SEL:sel_inst" File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/Controlo.vhd Line: 226
Info (12128): Elaborating entity "DataSEL" for hierarchy "DataSEL:datasel_inst" File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/Controlo.vhd Line: 240
Info (12128): Elaborating entity "Bin7SegDecoder" for hierarchy "Bin7SegDecoder:bin7segdecoder_inst" File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/Controlo.vhd Line: 255
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RAM_24_7:RAM_inst|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 7
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 24
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Controlo.ram0_RAM_24_7_61da6491.hdl.mif
Info (278001): Inferred 8 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "SEL:sel_inst|Mod0" File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/SEL.vhd Line: 37
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "SEL:sel_inst|Div0" File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/SEL.vhd Line: 38
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "SEL:sel_inst|Mod1" File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/SEL.vhd Line: 39
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "SEL:sel_inst|Div1" File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/SEL.vhd Line: 40
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "AmBin:ambin_inst|Mod0" File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/AmBin.vhd Line: 30
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "AmBin:ambin_inst|Div0" File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/AmBin.vhd Line: 31
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "AmBin:ambin_inst|Mod1" File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/AmBin.vhd Line: 31
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "AmBin:ambin_inst|Div1" File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/AmBin.vhd Line: 32
Info (12130): Elaborated megafunction instantiation "RAM_24_7:RAM_inst|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "RAM_24_7:RAM_inst|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "7"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "24"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Controlo.ram0_RAM_24_7_61da6491.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_juc1.tdf
    Info (12023): Found entity 1: altsyncram_juc1 File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/db/altsyncram_juc1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "SEL:sel_inst|lpm_divide:Mod0" File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/SEL.vhd Line: 37
Info (12133): Instantiated megafunction "SEL:sel_inst|lpm_divide:Mod0" with the following parameter: File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/SEL.vhd Line: 37
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf
    Info (12023): Found entity 1: lpm_divide_m9m File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/db/lpm_divide_m9m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ckh File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/db/sign_div_unsign_ckh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_b4f.tdf
    Info (12023): Found entity 1: alt_u_div_b4f File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/db/alt_u_div_b4f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "SEL:sel_inst|lpm_divide:Div0" File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/SEL.vhd Line: 38
Info (12133): Instantiated megafunction "SEL:sel_inst|lpm_divide:Div0" with the following parameter: File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/SEL.vhd Line: 38
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hhm.tdf
    Info (12023): Found entity 1: lpm_divide_hhm File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/db/lpm_divide_hhm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9kh File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/db/sign_div_unsign_9kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf
    Info (12023): Found entity 1: alt_u_div_64f File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/db/alt_u_div_64f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "SEL:sel_inst|lpm_divide:Mod1" File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/SEL.vhd Line: 39
Info (12133): Instantiated megafunction "SEL:sel_inst|lpm_divide:Mod1" with the following parameter: File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/SEL.vhd Line: 39
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_k9m.tdf
    Info (12023): Found entity 1: lpm_divide_k9m File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/db/lpm_divide_k9m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ekh File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/db/sign_div_unsign_ekh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_74f.tdf
    Info (12023): Found entity 1: alt_u_div_74f File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/db/alt_u_div_74f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "SEL:sel_inst|lpm_divide:Div1" File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/SEL.vhd Line: 40
Info (12133): Instantiated megafunction "SEL:sel_inst|lpm_divide:Div1" with the following parameter: File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/SEL.vhd Line: 40
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ghm.tdf
    Info (12023): Found entity 1: lpm_divide_ghm File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/db/lpm_divide_ghm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_8kh File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/db/sign_div_unsign_8kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_44f.tdf
    Info (12023): Found entity 1: alt_u_div_44f File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/db/alt_u_div_44f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "AmBin:ambin_inst|lpm_divide:Mod0" File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/AmBin.vhd Line: 30
Info (12133): Instantiated megafunction "AmBin:ambin_inst|lpm_divide:Mod0" with the following parameter: File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/AmBin.vhd Line: 30
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "12"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_gcm.tdf
    Info (12023): Found entity 1: lpm_divide_gcm File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/db/lpm_divide_gcm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_5nh File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/db/sign_div_unsign_5nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_u9f.tdf
    Info (12023): Found entity 1: alt_u_div_u9f File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/db/alt_u_div_u9f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "AmBin:ambin_inst|lpm_divide:Div0" File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/AmBin.vhd Line: 31
Info (12133): Instantiated megafunction "AmBin:ambin_inst|lpm_divide:Div0" with the following parameter: File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/AmBin.vhd Line: 31
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_uim.tdf
    Info (12023): Found entity 1: lpm_divide_uim File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/db/lpm_divide_uim.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_mlh File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/db/sign_div_unsign_mlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf
    Info (12023): Found entity 1: alt_u_div_07f File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/db/alt_u_div_07f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "AmBin:ambin_inst|lpm_divide:Div1" File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/AmBin.vhd Line: 32
Info (12133): Instantiated megafunction "AmBin:ambin_inst|lpm_divide:Div1" with the following parameter: File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/AmBin.vhd Line: 32
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_1jm.tdf
    Info (12023): Found entity 1: lpm_divide_1jm File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/db/lpm_divide_1jm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf
    Info (12023): Found entity 1: sign_div_unsign_plh File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/db/sign_div_unsign_plh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf
    Info (12023): Found entity 1: alt_u_div_67f File: C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Projeto/db/alt_u_div_67f.tdf Line: 27
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1443 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 57 output pins
    Info (21061): Implemented 1372 logic cells
    Info (21064): Implemented 7 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4876 megabytes
    Info: Processing ended: Sat May 27 21:10:00 2023
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:16


