Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Apr 28 22:48:04 2024
| Host         : Kaushik running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file DigitalClock_timing_summary_routed.rpt -pb DigitalClock_timing_summary_routed.pb -rpx DigitalClock_timing_summary_routed.rpx -warn_on_violation
| Design       : DigitalClock
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  148         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (148)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (352)
5. checking no_input_delay (8)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (148)
--------------------------
 There are 56 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 79 register/latch pins with no clock driven by root clock pin: co_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: divclk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (352)
--------------------------------------------------
 There are 352 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  375          inf        0.000                      0                  375           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           375 Endpoints
Min Delay           375 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 digit_sel_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            digit_sel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.993ns  (logic 4.140ns (34.518%)  route 7.853ns (65.482%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y115       FDRE                         0.000     0.000 r  digit_sel_reg[2]/C
    SLICE_X108Y115       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  digit_sel_reg[2]/Q
                         net (fo=1, routed)           7.853     8.371    digit_sel_OBUF[2]
    V8                   OBUF (Prop_obuf_I_O)         3.622    11.993 r  digit_sel_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.993    digit_sel[2]
    V8                                                                r  digit_sel[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 set
                            (input port)
  Destination:            blink_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.669ns  (logic 1.921ns (16.464%)  route 9.748ns (83.536%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A20                                               0.000     0.000 r  set (IN)
                         net (fo=0)                   0.000     0.000    set
    A20                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  set_IBUF_inst/O
                         net (fo=19, routed)          2.629     4.106    set_IBUF
    SLICE_X110Y123       LUT3 (Prop_lut3_I1_O)        0.118     4.224 f  blink[5]_i_4/O
                         net (fo=1, routed)           0.335     4.560    blink[5]_i_4_n_0
    SLICE_X110Y125       LUT6 (Prop_lut6_I5_O)        0.326     4.886 r  blink[5]_i_1/O
                         net (fo=6, routed)           6.784    11.669    blink[5]_i_1_n_0
    SLICE_X0Y23          FDRE                                         r  blink_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 set
                            (input port)
  Destination:            blink_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.669ns  (logic 1.921ns (16.464%)  route 9.748ns (83.536%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A20                                               0.000     0.000 r  set (IN)
                         net (fo=0)                   0.000     0.000    set
    A20                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  set_IBUF_inst/O
                         net (fo=19, routed)          2.629     4.106    set_IBUF
    SLICE_X110Y123       LUT3 (Prop_lut3_I1_O)        0.118     4.224 f  blink[5]_i_4/O
                         net (fo=1, routed)           0.335     4.560    blink[5]_i_4_n_0
    SLICE_X110Y125       LUT6 (Prop_lut6_I5_O)        0.326     4.886 r  blink[5]_i_1/O
                         net (fo=6, routed)           6.784    11.669    blink[5]_i_1_n_0
    SLICE_X0Y23          FDRE                                         r  blink_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 set
                            (input port)
  Destination:            blink_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.669ns  (logic 1.921ns (16.464%)  route 9.748ns (83.536%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A20                                               0.000     0.000 r  set (IN)
                         net (fo=0)                   0.000     0.000    set
    A20                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  set_IBUF_inst/O
                         net (fo=19, routed)          2.629     4.106    set_IBUF
    SLICE_X110Y123       LUT3 (Prop_lut3_I1_O)        0.118     4.224 f  blink[5]_i_4/O
                         net (fo=1, routed)           0.335     4.560    blink[5]_i_4_n_0
    SLICE_X110Y125       LUT6 (Prop_lut6_I5_O)        0.326     4.886 r  blink[5]_i_1/O
                         net (fo=6, routed)           6.784    11.669    blink[5]_i_1_n_0
    SLICE_X0Y23          FDRE                                         r  blink_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 set
                            (input port)
  Destination:            blink_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.669ns  (logic 1.921ns (16.464%)  route 9.748ns (83.536%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A20                                               0.000     0.000 r  set (IN)
                         net (fo=0)                   0.000     0.000    set
    A20                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  set_IBUF_inst/O
                         net (fo=19, routed)          2.629     4.106    set_IBUF
    SLICE_X110Y123       LUT3 (Prop_lut3_I1_O)        0.118     4.224 f  blink[5]_i_4/O
                         net (fo=1, routed)           0.335     4.560    blink[5]_i_4_n_0
    SLICE_X110Y125       LUT6 (Prop_lut6_I5_O)        0.326     4.886 r  blink[5]_i_1/O
                         net (fo=6, routed)           6.784    11.669    blink[5]_i_1_n_0
    SLICE_X0Y23          FDRE                                         r  blink_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_sel_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            digit_sel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.004ns  (logic 4.045ns (36.755%)  route 6.960ns (63.245%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y115       FDRE                         0.000     0.000 r  digit_sel_reg[3]/C
    SLICE_X106Y115       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  digit_sel_reg[3]/Q
                         net (fo=1, routed)           6.960     7.416    digit_sel_OBUF[3]
    W10                  OBUF (Prop_obuf_I_O)         3.589    11.004 r  digit_sel_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.004    digit_sel[3]
    W10                                                               r  digit_sel[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            digit_sel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.800ns  (logic 4.078ns (37.757%)  route 6.722ns (62.244%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y115       FDRE                         0.000     0.000 r  digit_sel_reg[1]/C
    SLICE_X108Y115       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  digit_sel_reg[1]/Q
                         net (fo=1, routed)           6.722     7.240    digit_sel_OBUF[1]
    V10                  OBUF (Prop_obuf_I_O)         3.560    10.800 r  digit_sel_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.800    digit_sel[1]
    V10                                                               r  digit_sel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            blink_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.493ns  (logic 1.941ns (18.502%)  route 8.551ns (81.498%))
  Logic Levels:           3  (IBUF=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=53, routed)          2.272     3.735    reset_IBUF
    SLICE_X110Y125       LUT5 (Prop_lut5_I4_O)        0.152     3.887 r  tsec[5]_i_3/O
                         net (fo=6, routed)           0.659     4.547    tsec[5]_i_3_n_0
    SLICE_X106Y122       LUT5 (Prop_lut5_I2_O)        0.326     4.873 r  blink[5]_i_2/O
                         net (fo=6, routed)           5.620    10.493    blink[5]_i_2_n_0
    SLICE_X0Y23          FDRE                                         r  blink_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            blink_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.493ns  (logic 1.941ns (18.502%)  route 8.551ns (81.498%))
  Logic Levels:           3  (IBUF=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=53, routed)          2.272     3.735    reset_IBUF
    SLICE_X110Y125       LUT5 (Prop_lut5_I4_O)        0.152     3.887 r  tsec[5]_i_3/O
                         net (fo=6, routed)           0.659     4.547    tsec[5]_i_3_n_0
    SLICE_X106Y122       LUT5 (Prop_lut5_I2_O)        0.326     4.873 r  blink[5]_i_2/O
                         net (fo=6, routed)           5.620    10.493    blink[5]_i_2_n_0
    SLICE_X0Y23          FDRE                                         r  blink_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            blink_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.493ns  (logic 1.941ns (18.502%)  route 8.551ns (81.498%))
  Logic Levels:           3  (IBUF=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=53, routed)          2.272     3.735    reset_IBUF
    SLICE_X110Y125       LUT5 (Prop_lut5_I4_O)        0.152     3.887 r  tsec[5]_i_3/O
                         net (fo=6, routed)           0.659     4.547    tsec[5]_i_3_n_0
    SLICE_X106Y122       LUT5 (Prop_lut5_I2_O)        0.326     4.873 r  blink[5]_i_2/O
                         net (fo=6, routed)           5.620    10.493    blink[5]_i_2_n_0
    SLICE_X0Y23          FDRE                                         r  blink_reg[3]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_alm_sel_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.221ns  (logic 0.148ns (66.893%)  route 0.073ns (33.107%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDRE                         0.000     0.000 r  FSM_onehot_alm_sel_reg[4]/C
    SLICE_X112Y114       FDRE (Prop_fdre_C_Q)         0.148     0.148 r  FSM_onehot_alm_sel_reg[4]/Q
                         net (fo=4, routed)           0.073     0.221    FSM_onehot_alm_sel_reg_n_0_[4]
    SLICE_X113Y114       FDRE                                         r  blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_alm_sel_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.164ns (60.875%)  route 0.105ns (39.125%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDRE                         0.000     0.000 r  FSM_onehot_alm_sel_reg[0]/C
    SLICE_X112Y114       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  FSM_onehot_alm_sel_reg[0]/Q
                         net (fo=4, routed)           0.105     0.269    FSM_onehot_alm_sel_reg_n_0_[0]
    SLICE_X113Y114       FDRE                                         r  blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_alm_sel_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue_reg[0]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.164ns (60.650%)  route 0.106ns (39.350%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDRE                         0.000     0.000 r  FSM_onehot_alm_sel_reg[0]/C
    SLICE_X112Y114       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  FSM_onehot_alm_sel_reg[0]/Q
                         net (fo=4, routed)           0.106     0.270    FSM_onehot_alm_sel_reg_n_0_[0]
    SLICE_X113Y114       FDRE                                         r  blue_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_alm_sel_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.164ns (57.334%)  route 0.122ns (42.666%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDRE                         0.000     0.000 r  FSM_onehot_alm_sel_reg[2]/C
    SLICE_X112Y114       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  FSM_onehot_alm_sel_reg[2]/Q
                         net (fo=4, routed)           0.122     0.286    FSM_onehot_alm_sel_reg_n_0_[2]
    SLICE_X113Y114       FDRE                                         r  red_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_alm_sel_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_alm_sel_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDRE                         0.000     0.000 r  FSM_onehot_alm_sel_reg[3]/C
    SLICE_X112Y114       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  FSM_onehot_alm_sel_reg[3]/Q
                         net (fo=2, routed)           0.123     0.287    FSM_onehot_alm_sel_reg_n_0_[3]
    SLICE_X112Y114       FDRE                                         r  FSM_onehot_alm_sel_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_alm_sel_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue_reg[1]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.148ns (50.549%)  route 0.145ns (49.451%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDRE                         0.000     0.000 r  FSM_onehot_alm_sel_reg[4]/C
    SLICE_X112Y114       FDRE (Prop_fdre_C_Q)         0.148     0.148 r  FSM_onehot_alm_sel_reg[4]/Q
                         net (fo=4, routed)           0.145     0.293    FSM_onehot_alm_sel_reg_n_0_[4]
    SLICE_X113Y114       FDRE                                         r  blue_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stpwthsec_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stpwthsec_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.209ns (70.767%)  route 0.086ns (29.233%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y115       FDRE                         0.000     0.000 r  stpwthsec_reg[5]/C
    SLICE_X102Y115       FDRE (Prop_fdre_C_Q)         0.164     0.164 f  stpwthsec_reg[5]/Q
                         net (fo=19, routed)          0.086     0.250    stpwthsec_reg_n_0_[5]
    SLICE_X103Y115       LUT6 (Prop_lut6_I1_O)        0.045     0.295 r  stpwthsec[3]_i_1/O
                         net (fo=1, routed)           0.000     0.295    stpwthsec[3]
    SLICE_X103Y115       FDRE                                         r  stpwthsec_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stpwthsec_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stpwthsec_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.186ns (57.654%)  route 0.137ns (42.346%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y115       FDRE                         0.000     0.000 r  stpwthsec_reg[3]/C
    SLICE_X103Y115       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  stpwthsec_reg[3]/Q
                         net (fo=18, routed)          0.137     0.278    stpwthsec_reg_n_0_[3]
    SLICE_X102Y115       LUT6 (Prop_lut6_I4_O)        0.045     0.323 r  stpwthsec[4]_i_1/O
                         net (fo=1, routed)           0.000     0.323    stpwthsec[4]
    SLICE_X102Y115       FDRE                                         r  stpwthsec_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.186ns (56.640%)  route 0.142ns (43.360%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE                         0.000     0.000 r  counter_reg[3]/C
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[3]/Q
                         net (fo=5, routed)           0.142     0.283    counter[3]
    SLICE_X113Y124       LUT6 (Prop_lut6_I4_O)        0.045     0.328 r  counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.328    counter[4]_i_1_n_0
    SLICE_X113Y124       FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.186ns (56.468%)  route 0.143ns (43.532%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE                         0.000     0.000 r  counter_reg[3]/C
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[3]/Q
                         net (fo=5, routed)           0.143     0.284    counter[3]
    SLICE_X113Y124       LUT6 (Prop_lut6_I5_O)        0.045     0.329 r  counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.329    counter[3]_i_1_n_0
    SLICE_X113Y124       FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------





