#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000016a17140c10 .scope module, "RFSet_tb" "RFSet_tb" 2 3;
 .timescale -9 -9;
v0000016a171c8300_0 .net "A", 3 0, v0000016a171c7fe0_0;  1 drivers
v0000016a171c7a40_0 .net "B", 3 0, v0000016a171c8080_0;  1 drivers
v0000016a171c84e0_0 .var "RA", 1 0;
v0000016a171c8580_0 .var "RB", 1 0;
v0000016a171c8ee0_0 .var "RE", 0 0;
v0000016a171c77c0_0 .var "WR", 1 0;
v0000016a171c7ae0_0 .var "WRD", 3 0;
v0000016a171c74a0_0 .var "clk", 0 0;
v0000016a171c8760_0 .var "reset", 0 0;
S_0000016a17140da0 .scope module, "uut" "RFSet" 2 14, 3 1 0, S_0000016a17140c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "RA";
    .port_info 3 /INPUT 2 "RB";
    .port_info 4 /INPUT 1 "RE";
    .port_info 5 /INPUT 2 "WR";
    .port_info 6 /INPUT 4 "WRD";
    .port_info 7 /OUTPUT 4 "A";
    .port_info 8 /OUTPUT 4 "B";
v0000016a171c7fe0_0 .var "A", 3 0;
v0000016a171c8080_0 .var "B", 3 0;
v0000016a171c7540_0 .net "R00", 3 0, L_0000016a171c9020;  1 drivers
v0000016a171c7d60_0 .net "R01", 3 0, L_0000016a171c92a0;  1 drivers
v0000016a171c8c60_0 .net "R10", 3 0, L_0000016a171cd4d0;  1 drivers
v0000016a171c81c0_0 .net "R11", 3 0, L_0000016a171cb950;  1 drivers
v0000016a171c8da0_0 .net "RA", 1 0, v0000016a171c84e0_0;  1 drivers
v0000016a171c79a0_0 .net "RB", 1 0, v0000016a171c8580_0;  1 drivers
v0000016a171c7720_0 .net "RE", 0 0, v0000016a171c8ee0_0;  1 drivers
v0000016a171c8620_0 .net "WR", 1 0, v0000016a171c77c0_0;  1 drivers
v0000016a171c75e0_0 .net "WRD", 3 0, v0000016a171c7ae0_0;  1 drivers
v0000016a171c8440_0 .var "WR_SEL", 3 0;
v0000016a171c8260_0 .net "clk", 0 0, v0000016a171c74a0_0;  1 drivers
v0000016a171c8f80_0 .net "reset", 0 0, v0000016a171c8760_0;  1 drivers
E_0000016a171615d0/0 .event anyedge, v0000016a171c79a0_0, v0000016a1715cb00_0, v0000016a171c30b0_0, v0000016a171c3c90_0;
E_0000016a171615d0/1 .event anyedge, v0000016a171c9200_0;
E_0000016a171615d0 .event/or E_0000016a171615d0/0, E_0000016a171615d0/1;
E_0000016a17161210/0 .event anyedge, v0000016a171c8da0_0, v0000016a1715cb00_0, v0000016a171c30b0_0, v0000016a171c3c90_0;
E_0000016a17161210/1 .event anyedge, v0000016a171c9200_0;
E_0000016a17161210 .event/or E_0000016a17161210/0, E_0000016a17161210/1;
E_0000016a17161b10 .event anyedge, v0000016a171c7720_0, v0000016a171c8620_0;
L_0000016a171c8940 .part v0000016a171c8440_0, 0, 1;
L_0000016a171c7b80 .part v0000016a171c8440_0, 1, 1;
L_0000016a171cc5d0 .part v0000016a171c8440_0, 2, 1;
L_0000016a171cbbd0 .part v0000016a171c8440_0, 3, 1;
S_0000016a17137780 .scope module, "Reg00" "RF4bit" 3 16, 4 1 0, S_0000016a17140da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "Din";
    .port_info 3 /INPUT 1 "Sel";
    .port_info 4 /OUTPUT 4 "Dout";
v0000016a1715d5a0_0 .net "Din", 3 0, v0000016a171c7ae0_0;  alias, 1 drivers
v0000016a1715cb00_0 .net "Dout", 3 0, L_0000016a171c9020;  alias, 1 drivers
v0000016a1715ddc0_0 .net "Sel", 0 0, L_0000016a171c8940;  1 drivers
v0000016a1715dfa0_0 .net "clk", 0 0, v0000016a171c74a0_0;  alias, 1 drivers
v0000016a1715e4a0_0 .net "reset", 0 0, v0000016a171c8760_0;  alias, 1 drivers
L_0000016a171c8800 .part v0000016a171c7ae0_0, 0, 1;
L_0000016a171c90c0 .part v0000016a171c7ae0_0, 1, 1;
L_0000016a171c88a0 .part v0000016a171c7ae0_0, 2, 1;
L_0000016a171c8b20 .part v0000016a171c7ae0_0, 3, 1;
L_0000016a171c9020 .concat8 [ 1 1 1 1], v0000016a1715df00_0, v0000016a1715d780_0, v0000016a1715d820_0, v0000016a1715e180_0;
S_0000016a17137910 .scope module, "cir1stbit" "RF1bit" 4 9, 5 1 0, S_0000016a17137780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /INPUT 1 "Sel";
    .port_info 4 /OUTPUT 1 "Dout";
v0000016a1715df00_0 .var "DFF", 0 0;
v0000016a1715e220_0 .net "Din", 0 0, L_0000016a171c8800;  1 drivers
v0000016a1715d8c0_0 .net "Dout", 0 0, v0000016a1715df00_0;  1 drivers
v0000016a1715cec0_0 .net "Sel", 0 0, L_0000016a171c8940;  alias, 1 drivers
v0000016a1715cd80_0 .net "clk", 0 0, v0000016a171c74a0_0;  alias, 1 drivers
v0000016a1715d640_0 .net "reset", 0 0, v0000016a171c8760_0;  alias, 1 drivers
E_0000016a17161b50 .event posedge, v0000016a1715d640_0, v0000016a1715cd80_0;
S_0000016a171513f0 .scope module, "cir2ndbit" "RF1bit" 4 10, 5 1 0, S_0000016a17137780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /INPUT 1 "Sel";
    .port_info 4 /OUTPUT 1 "Dout";
v0000016a1715d780_0 .var "DFF", 0 0;
v0000016a1715ca60_0 .net "Din", 0 0, L_0000016a171c90c0;  1 drivers
v0000016a1715cce0_0 .net "Dout", 0 0, v0000016a1715d780_0;  1 drivers
v0000016a1715cba0_0 .net "Sel", 0 0, L_0000016a171c8940;  alias, 1 drivers
v0000016a1715d6e0_0 .net "clk", 0 0, v0000016a171c74a0_0;  alias, 1 drivers
v0000016a1715d960_0 .net "reset", 0 0, v0000016a171c8760_0;  alias, 1 drivers
S_0000016a17135bc0 .scope module, "cir3rdbit" "RF1bit" 4 11, 5 1 0, S_0000016a17137780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /INPUT 1 "Sel";
    .port_info 4 /OUTPUT 1 "Dout";
v0000016a1715d820_0 .var "DFF", 0 0;
v0000016a1715ce20_0 .net "Din", 0 0, L_0000016a171c88a0;  1 drivers
v0000016a1715da00_0 .net "Dout", 0 0, v0000016a1715d820_0;  1 drivers
v0000016a1715db40_0 .net "Sel", 0 0, L_0000016a171c8940;  alias, 1 drivers
v0000016a1715d500_0 .net "clk", 0 0, v0000016a171c74a0_0;  alias, 1 drivers
v0000016a1715cf60_0 .net "reset", 0 0, v0000016a171c8760_0;  alias, 1 drivers
S_0000016a17135d50 .scope module, "cir4thbit" "RF1bit" 4 12, 5 1 0, S_0000016a17137780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /INPUT 1 "Sel";
    .port_info 4 /OUTPUT 1 "Dout";
v0000016a1715e180_0 .var "DFF", 0 0;
v0000016a1715e540_0 .net "Din", 0 0, L_0000016a171c8b20;  1 drivers
v0000016a1715d140_0 .net "Dout", 0 0, v0000016a1715e180_0;  1 drivers
v0000016a1715d280_0 .net "Sel", 0 0, L_0000016a171c8940;  alias, 1 drivers
v0000016a1715d320_0 .net "clk", 0 0, v0000016a171c74a0_0;  alias, 1 drivers
v0000016a1715dbe0_0 .net "reset", 0 0, v0000016a171c8760_0;  alias, 1 drivers
S_0000016a17206570 .scope module, "Reg01" "RF4bit" 3 17, 4 1 0, S_0000016a17140da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "Din";
    .port_info 3 /INPUT 1 "Sel";
    .port_info 4 /OUTPUT 4 "Dout";
v0000016a17155d20_0 .net "Din", 3 0, v0000016a171c7ae0_0;  alias, 1 drivers
v0000016a171c30b0_0 .net "Dout", 3 0, L_0000016a171c92a0;  alias, 1 drivers
v0000016a171c3330_0 .net "Sel", 0 0, L_0000016a171c7b80;  1 drivers
v0000016a171c3510_0 .net "clk", 0 0, v0000016a171c74a0_0;  alias, 1 drivers
v0000016a171c3d30_0 .net "reset", 0 0, v0000016a171c8760_0;  alias, 1 drivers
L_0000016a171c89e0 .part v0000016a171c7ae0_0, 0, 1;
L_0000016a171c8a80 .part v0000016a171c7ae0_0, 1, 1;
L_0000016a171c8d00 .part v0000016a171c7ae0_0, 2, 1;
L_0000016a171c9160 .part v0000016a171c7ae0_0, 3, 1;
L_0000016a171c92a0 .concat8 [ 1 1 1 1], v0000016a1715e5e0_0, v0000016a1715e680_0, v0000016a17155780_0, v0000016a17155c80_0;
S_0000016a17206700 .scope module, "cir1stbit" "RF1bit" 4 9, 5 1 0, S_0000016a17206570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /INPUT 1 "Sel";
    .port_info 4 /OUTPUT 1 "Dout";
v0000016a1715e5e0_0 .var "DFF", 0 0;
v0000016a1715e040_0 .net "Din", 0 0, L_0000016a171c89e0;  1 drivers
v0000016a1715d3c0_0 .net "Dout", 0 0, v0000016a1715e5e0_0;  1 drivers
v0000016a1715de60_0 .net "Sel", 0 0, L_0000016a171c7b80;  alias, 1 drivers
v0000016a1715e2c0_0 .net "clk", 0 0, v0000016a171c74a0_0;  alias, 1 drivers
v0000016a1715e360_0 .net "reset", 0 0, v0000016a171c8760_0;  alias, 1 drivers
S_0000016a1716c8e0 .scope module, "cir2ndbit" "RF1bit" 4 10, 5 1 0, S_0000016a17206570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /INPUT 1 "Sel";
    .port_info 4 /OUTPUT 1 "Dout";
v0000016a1715e680_0 .var "DFF", 0 0;
v0000016a1715e7c0_0 .net "Din", 0 0, L_0000016a171c8a80;  1 drivers
v0000016a1715e860_0 .net "Dout", 0 0, v0000016a1715e680_0;  1 drivers
v0000016a17155320_0 .net "Sel", 0 0, L_0000016a171c7b80;  alias, 1 drivers
v0000016a17155f00_0 .net "clk", 0 0, v0000016a171c74a0_0;  alias, 1 drivers
v0000016a17155aa0_0 .net "reset", 0 0, v0000016a171c8760_0;  alias, 1 drivers
S_0000016a1716ca70 .scope module, "cir3rdbit" "RF1bit" 4 11, 5 1 0, S_0000016a17206570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /INPUT 1 "Sel";
    .port_info 4 /OUTPUT 1 "Dout";
v0000016a17155780_0 .var "DFF", 0 0;
v0000016a17155460_0 .net "Din", 0 0, L_0000016a171c8d00;  1 drivers
v0000016a17156040_0 .net "Dout", 0 0, v0000016a17155780_0;  1 drivers
v0000016a17155640_0 .net "Sel", 0 0, L_0000016a171c7b80;  alias, 1 drivers
v0000016a17155dc0_0 .net "clk", 0 0, v0000016a171c74a0_0;  alias, 1 drivers
v0000016a17155500_0 .net "reset", 0 0, v0000016a171c8760_0;  alias, 1 drivers
S_0000016a1716cc00 .scope module, "cir4thbit" "RF1bit" 4 12, 5 1 0, S_0000016a17206570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /INPUT 1 "Sel";
    .port_info 4 /OUTPUT 1 "Dout";
v0000016a17155c80_0 .var "DFF", 0 0;
v0000016a171556e0_0 .net "Din", 0 0, L_0000016a171c9160;  1 drivers
v0000016a17155280_0 .net "Dout", 0 0, v0000016a17155c80_0;  1 drivers
v0000016a17155a00_0 .net "Sel", 0 0, L_0000016a171c7b80;  alias, 1 drivers
v0000016a17155be0_0 .net "clk", 0 0, v0000016a171c74a0_0;  alias, 1 drivers
v0000016a17155b40_0 .net "reset", 0 0, v0000016a171c8760_0;  alias, 1 drivers
S_0000016a17169400 .scope module, "Reg10" "RF4bit" 3 18, 4 1 0, S_0000016a17140da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "Din";
    .port_info 3 /INPUT 1 "Sel";
    .port_info 4 /OUTPUT 4 "Dout";
v0000016a171c3e70_0 .net "Din", 3 0, v0000016a171c7ae0_0;  alias, 1 drivers
v0000016a171c3c90_0 .net "Dout", 3 0, L_0000016a171cd4d0;  alias, 1 drivers
v0000016a171c4870_0 .net "Sel", 0 0, L_0000016a171cc5d0;  1 drivers
v0000016a171c3f10_0 .net "clk", 0 0, v0000016a171c74a0_0;  alias, 1 drivers
v0000016a171c36f0_0 .net "reset", 0 0, v0000016a171c8760_0;  alias, 1 drivers
L_0000016a171c7e00 .part v0000016a171c7ae0_0, 0, 1;
L_0000016a171c7c20 .part v0000016a171c7ae0_0, 1, 1;
L_0000016a171c7cc0 .part v0000016a171c7ae0_0, 2, 1;
L_0000016a171ccdf0 .part v0000016a171c7ae0_0, 3, 1;
L_0000016a171cd4d0 .concat8 [ 1 1 1 1], v0000016a171c4730_0, v0000016a171c3010_0, v0000016a171c3790_0, v0000016a171c4550_0;
S_0000016a17169590 .scope module, "cir1stbit" "RF1bit" 4 9, 5 1 0, S_0000016a17169400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /INPUT 1 "Sel";
    .port_info 4 /OUTPUT 1 "Dout";
v0000016a171c4730_0 .var "DFF", 0 0;
v0000016a171c35b0_0 .net "Din", 0 0, L_0000016a171c7e00;  1 drivers
v0000016a171c45f0_0 .net "Dout", 0 0, v0000016a171c4730_0;  1 drivers
v0000016a171c2c50_0 .net "Sel", 0 0, L_0000016a171cc5d0;  alias, 1 drivers
v0000016a171c3650_0 .net "clk", 0 0, v0000016a171c74a0_0;  alias, 1 drivers
v0000016a171c33d0_0 .net "reset", 0 0, v0000016a171c8760_0;  alias, 1 drivers
S_0000016a17169720 .scope module, "cir2ndbit" "RF1bit" 4 10, 5 1 0, S_0000016a17169400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /INPUT 1 "Sel";
    .port_info 4 /OUTPUT 1 "Dout";
v0000016a171c3010_0 .var "DFF", 0 0;
v0000016a171c4690_0 .net "Din", 0 0, L_0000016a171c7c20;  1 drivers
v0000016a171c4370_0 .net "Dout", 0 0, v0000016a171c3010_0;  1 drivers
v0000016a171c3150_0 .net "Sel", 0 0, L_0000016a171cc5d0;  alias, 1 drivers
v0000016a171c31f0_0 .net "clk", 0 0, v0000016a171c74a0_0;  alias, 1 drivers
v0000016a171c2bb0_0 .net "reset", 0 0, v0000016a171c8760_0;  alias, 1 drivers
S_0000016a171698b0 .scope module, "cir3rdbit" "RF1bit" 4 11, 5 1 0, S_0000016a17169400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /INPUT 1 "Sel";
    .port_info 4 /OUTPUT 1 "Dout";
v0000016a171c3790_0 .var "DFF", 0 0;
v0000016a171c2cf0_0 .net "Din", 0 0, L_0000016a171c7cc0;  1 drivers
v0000016a171c3830_0 .net "Dout", 0 0, v0000016a171c3790_0;  1 drivers
v0000016a171c3970_0 .net "Sel", 0 0, L_0000016a171cc5d0;  alias, 1 drivers
v0000016a171c47d0_0 .net "clk", 0 0, v0000016a171c74a0_0;  alias, 1 drivers
v0000016a171c3fb0_0 .net "reset", 0 0, v0000016a171c8760_0;  alias, 1 drivers
S_0000016a17169a40 .scope module, "cir4thbit" "RF1bit" 4 12, 5 1 0, S_0000016a17169400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /INPUT 1 "Sel";
    .port_info 4 /OUTPUT 1 "Dout";
v0000016a171c4550_0 .var "DFF", 0 0;
v0000016a171c3dd0_0 .net "Din", 0 0, L_0000016a171ccdf0;  1 drivers
v0000016a171c4230_0 .net "Dout", 0 0, v0000016a171c4550_0;  1 drivers
v0000016a171c4a50_0 .net "Sel", 0 0, L_0000016a171cc5d0;  alias, 1 drivers
v0000016a171c3290_0 .net "clk", 0 0, v0000016a171c74a0_0;  alias, 1 drivers
v0000016a171c3470_0 .net "reset", 0 0, v0000016a171c8760_0;  alias, 1 drivers
S_0000016a171c5600 .scope module, "Reg11" "RF4bit" 3 19, 4 1 0, S_0000016a17140da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "Din";
    .port_info 3 /INPUT 1 "Sel";
    .port_info 4 /OUTPUT 4 "Dout";
v0000016a171c7400_0 .net "Din", 3 0, v0000016a171c7ae0_0;  alias, 1 drivers
v0000016a171c9200_0 .net "Dout", 3 0, L_0000016a171cb950;  alias, 1 drivers
v0000016a171c7680_0 .net "Sel", 0 0, L_0000016a171cbbd0;  1 drivers
v0000016a171c86c0_0 .net "clk", 0 0, v0000016a171c74a0_0;  alias, 1 drivers
v0000016a171c7f40_0 .net "reset", 0 0, v0000016a171c8760_0;  alias, 1 drivers
L_0000016a171cce90 .part v0000016a171c7ae0_0, 0, 1;
L_0000016a171cb6d0 .part v0000016a171c7ae0_0, 1, 1;
L_0000016a171ccf30 .part v0000016a171c7ae0_0, 2, 1;
L_0000016a171cbb30 .part v0000016a171c7ae0_0, 3, 1;
L_0000016a171cb950 .concat8 [ 1 1 1 1], v0000016a171c38d0_0, v0000016a171c4410_0, v0000016a171c42d0_0, v0000016a171c7ea0_0;
S_0000016a171c5c40 .scope module, "cir1stbit" "RF1bit" 4 9, 5 1 0, S_0000016a171c5600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /INPUT 1 "Sel";
    .port_info 4 /OUTPUT 1 "Dout";
v0000016a171c38d0_0 .var "DFF", 0 0;
v0000016a171c4190_0 .net "Din", 0 0, L_0000016a171cce90;  1 drivers
v0000016a171c3a10_0 .net "Dout", 0 0, v0000016a171c38d0_0;  1 drivers
v0000016a171c2d90_0 .net "Sel", 0 0, L_0000016a171cbbd0;  alias, 1 drivers
v0000016a171c3ab0_0 .net "clk", 0 0, v0000016a171c74a0_0;  alias, 1 drivers
v0000016a171c3b50_0 .net "reset", 0 0, v0000016a171c8760_0;  alias, 1 drivers
S_0000016a171c4fc0 .scope module, "cir2ndbit" "RF1bit" 4 10, 5 1 0, S_0000016a171c5600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /INPUT 1 "Sel";
    .port_info 4 /OUTPUT 1 "Dout";
v0000016a171c4410_0 .var "DFF", 0 0;
v0000016a171c3bf0_0 .net "Din", 0 0, L_0000016a171cb6d0;  1 drivers
v0000016a171c4910_0 .net "Dout", 0 0, v0000016a171c4410_0;  1 drivers
v0000016a171c40f0_0 .net "Sel", 0 0, L_0000016a171cbbd0;  alias, 1 drivers
v0000016a171c4050_0 .net "clk", 0 0, v0000016a171c74a0_0;  alias, 1 drivers
v0000016a171c49b0_0 .net "reset", 0 0, v0000016a171c8760_0;  alias, 1 drivers
S_0000016a171c5920 .scope module, "cir3rdbit" "RF1bit" 4 11, 5 1 0, S_0000016a171c5600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /INPUT 1 "Sel";
    .port_info 4 /OUTPUT 1 "Dout";
v0000016a171c42d0_0 .var "DFF", 0 0;
v0000016a171c2e30_0 .net "Din", 0 0, L_0000016a171ccf30;  1 drivers
v0000016a171c44b0_0 .net "Dout", 0 0, v0000016a171c42d0_0;  1 drivers
v0000016a171c2ed0_0 .net "Sel", 0 0, L_0000016a171cbbd0;  alias, 1 drivers
v0000016a171c2f70_0 .net "clk", 0 0, v0000016a171c74a0_0;  alias, 1 drivers
v0000016a171c8120_0 .net "reset", 0 0, v0000016a171c8760_0;  alias, 1 drivers
S_0000016a171c5dd0 .scope module, "cir4thbit" "RF1bit" 4 12, 5 1 0, S_0000016a171c5600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /INPUT 1 "Sel";
    .port_info 4 /OUTPUT 1 "Dout";
v0000016a171c7ea0_0 .var "DFF", 0 0;
v0000016a171c83a0_0 .net "Din", 0 0, L_0000016a171cbb30;  1 drivers
v0000016a171c7860_0 .net "Dout", 0 0, v0000016a171c7ea0_0;  1 drivers
v0000016a171c8e40_0 .net "Sel", 0 0, L_0000016a171cbbd0;  alias, 1 drivers
v0000016a171c7900_0 .net "clk", 0 0, v0000016a171c74a0_0;  alias, 1 drivers
v0000016a171c8bc0_0 .net "reset", 0 0, v0000016a171c8760_0;  alias, 1 drivers
    .scope S_0000016a17137910;
T_0 ;
    %wait E_0000016a17161b50;
    %load/vec4 v0000016a1715d640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016a1715df00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000016a1715cec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000016a1715e220_0;
    %assign/vec4 v0000016a1715df00_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000016a171513f0;
T_1 ;
    %wait E_0000016a17161b50;
    %load/vec4 v0000016a1715d960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016a1715d780_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000016a1715cba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000016a1715ca60_0;
    %assign/vec4 v0000016a1715d780_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000016a17135bc0;
T_2 ;
    %wait E_0000016a17161b50;
    %load/vec4 v0000016a1715cf60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016a1715d820_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000016a1715db40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000016a1715ce20_0;
    %assign/vec4 v0000016a1715d820_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000016a17135d50;
T_3 ;
    %wait E_0000016a17161b50;
    %load/vec4 v0000016a1715dbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016a1715e180_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000016a1715d280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000016a1715e540_0;
    %assign/vec4 v0000016a1715e180_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000016a17206700;
T_4 ;
    %wait E_0000016a17161b50;
    %load/vec4 v0000016a1715e360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016a1715e5e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000016a1715de60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000016a1715e040_0;
    %assign/vec4 v0000016a1715e5e0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000016a1716c8e0;
T_5 ;
    %wait E_0000016a17161b50;
    %load/vec4 v0000016a17155aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016a1715e680_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000016a17155320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000016a1715e7c0_0;
    %assign/vec4 v0000016a1715e680_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000016a1716ca70;
T_6 ;
    %wait E_0000016a17161b50;
    %load/vec4 v0000016a17155500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016a17155780_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000016a17155640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000016a17155460_0;
    %assign/vec4 v0000016a17155780_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000016a1716cc00;
T_7 ;
    %wait E_0000016a17161b50;
    %load/vec4 v0000016a17155b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016a17155c80_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000016a17155a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000016a171556e0_0;
    %assign/vec4 v0000016a17155c80_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000016a17169590;
T_8 ;
    %wait E_0000016a17161b50;
    %load/vec4 v0000016a171c33d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016a171c4730_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000016a171c2c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0000016a171c35b0_0;
    %assign/vec4 v0000016a171c4730_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000016a17169720;
T_9 ;
    %wait E_0000016a17161b50;
    %load/vec4 v0000016a171c2bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016a171c3010_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000016a171c3150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0000016a171c4690_0;
    %assign/vec4 v0000016a171c3010_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000016a171698b0;
T_10 ;
    %wait E_0000016a17161b50;
    %load/vec4 v0000016a171c3fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016a171c3790_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000016a171c3970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0000016a171c2cf0_0;
    %assign/vec4 v0000016a171c3790_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000016a17169a40;
T_11 ;
    %wait E_0000016a17161b50;
    %load/vec4 v0000016a171c3470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016a171c4550_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000016a171c4a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000016a171c3dd0_0;
    %assign/vec4 v0000016a171c4550_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000016a171c5c40;
T_12 ;
    %wait E_0000016a17161b50;
    %load/vec4 v0000016a171c3b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016a171c38d0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000016a171c2d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000016a171c4190_0;
    %assign/vec4 v0000016a171c38d0_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000016a171c4fc0;
T_13 ;
    %wait E_0000016a17161b50;
    %load/vec4 v0000016a171c49b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016a171c4410_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000016a171c40f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0000016a171c3bf0_0;
    %assign/vec4 v0000016a171c4410_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000016a171c5920;
T_14 ;
    %wait E_0000016a17161b50;
    %load/vec4 v0000016a171c8120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016a171c42d0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000016a171c2ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0000016a171c2e30_0;
    %assign/vec4 v0000016a171c42d0_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000016a171c5dd0;
T_15 ;
    %wait E_0000016a17161b50;
    %load/vec4 v0000016a171c8bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016a171c7ea0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000016a171c8e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0000016a171c83a0_0;
    %assign/vec4 v0000016a171c7ea0_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000016a17140da0;
T_16 ;
    %wait E_0000016a17161b10;
    %load/vec4 v0000016a171c7720_0;
    %load/vec4 v0000016a171c8620_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000016a171c8440_0, 0, 4;
    %jmp T_16.5;
T_16.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000016a171c8440_0, 0, 4;
    %jmp T_16.5;
T_16.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000016a171c8440_0, 0, 4;
    %jmp T_16.5;
T_16.2 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000016a171c8440_0, 0, 4;
    %jmp T_16.5;
T_16.3 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000016a171c8440_0, 0, 4;
    %jmp T_16.5;
T_16.5 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000016a17140da0;
T_17 ;
    %wait E_0000016a17161210;
    %load/vec4 v0000016a171c8da0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000016a171c7fe0_0, 0, 4;
    %jmp T_17.5;
T_17.0 ;
    %load/vec4 v0000016a171c7540_0;
    %store/vec4 v0000016a171c7fe0_0, 0, 4;
    %jmp T_17.5;
T_17.1 ;
    %load/vec4 v0000016a171c7d60_0;
    %store/vec4 v0000016a171c7fe0_0, 0, 4;
    %jmp T_17.5;
T_17.2 ;
    %load/vec4 v0000016a171c8c60_0;
    %store/vec4 v0000016a171c7fe0_0, 0, 4;
    %jmp T_17.5;
T_17.3 ;
    %load/vec4 v0000016a171c81c0_0;
    %store/vec4 v0000016a171c7fe0_0, 0, 4;
    %jmp T_17.5;
T_17.5 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000016a17140da0;
T_18 ;
    %wait E_0000016a171615d0;
    %load/vec4 v0000016a171c79a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000016a171c8080_0, 0, 4;
    %jmp T_18.5;
T_18.0 ;
    %load/vec4 v0000016a171c7540_0;
    %store/vec4 v0000016a171c8080_0, 0, 4;
    %jmp T_18.5;
T_18.1 ;
    %load/vec4 v0000016a171c7d60_0;
    %store/vec4 v0000016a171c8080_0, 0, 4;
    %jmp T_18.5;
T_18.2 ;
    %load/vec4 v0000016a171c8c60_0;
    %store/vec4 v0000016a171c8080_0, 0, 4;
    %jmp T_18.5;
T_18.3 ;
    %load/vec4 v0000016a171c81c0_0;
    %store/vec4 v0000016a171c8080_0, 0, 4;
    %jmp T_18.5;
T_18.5 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0000016a17140c10;
T_19 ;
    %load/vec4 v0000016a171c74a0_0;
    %inv;
    %store/vec4 v0000016a171c74a0_0, 0, 1;
    %delay 5, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_0000016a17140c10;
T_20 ;
    %vpi_call 2 33 "$dumpfile", "test3.vcd" {0 0 0};
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000016a17140c10 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016a171c74a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016a171c8760_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000016a171c84e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000016a171c8580_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016a171c8ee0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000016a171c77c0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000016a171c7ae0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016a171c8760_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016a171c8ee0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000016a171c77c0_0, 0, 2;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0000016a171c7ae0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000016a171c84e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000016a171c8580_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000016a171c77c0_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000016a171c7ae0_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000016a171c84e0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000016a171c8580_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000016a171c77c0_0, 0, 2;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000016a171c7ae0_0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000016a171c84e0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000016a171c8580_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000016a171c77c0_0, 0, 2;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000016a171c7ae0_0, 0, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000016a171c84e0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000016a171c8580_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016a171c8ee0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000016a171c77c0_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000016a171c7ae0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000016a171c84e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000016a171c8580_0, 0, 2;
    %delay 10, 0;
    %vpi_call 2 67 "$finish" {0 0 0};
    %end;
    .thread T_20;
    .scope S_0000016a17140c10;
T_21 ;
    %vpi_call 2 71 "$monitor", "Time = %0t | clk = %b | reset = %b | RA = %b | RB = %b | WR = %b | WRD = %b | RE = %b | A = %b | B = %b", $time, v0000016a171c74a0_0, v0000016a171c8760_0, v0000016a171c84e0_0, v0000016a171c8580_0, v0000016a171c77c0_0, v0000016a171c7ae0_0, v0000016a171c8ee0_0, v0000016a171c8300_0, v0000016a171c7a40_0 {0 0 0};
    %end;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "RFSet_tb.v";
    "RFSet.v";
    "RF4bit.v";
    "RF1bit.v";
