Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Wed May  8 18:15:48 2024
| Host              : Vulcan running 64-bit major release  (build 9200)
| Command           : report_bus_skew -warn_on_violation -file cpm_qdma_ep_part_wrapper_bus_skew_routed.rpt -pb cpm_qdma_ep_part_wrapper_bus_skew_routed.pb -rpx cpm_qdma_ep_part_wrapper_bus_skew_routed.rpx
| Design            : cpm_qdma_ep_part_wrapper
| Device            : xcvp1202-vsva2785
| Speed File        : -3HP  PRODUCTION 2.04 2023-09-15
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

Table of Contents
-----------------
1. Bus Skew Report Summary
2. Bus Skew Report Per Constraint

1. Bus Skew Report Summary
--------------------------

Id  Position  From                            To                              Corner  Requirement(ns)  Actual(ns)  Slack(ns)
--  --------  ------------------------------  ------------------------------  ------  ---------------  ----------  ---------
1   75        [get_cells [list {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[0]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[23]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[24]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[25]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[26]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[27]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[28]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[29]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[30]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[31]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[32]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[53]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[54]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[55]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[56]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[57]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[58]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[59]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[60]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[61]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[62]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[63]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[64]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[65]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[66]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[67]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[68]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[69]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[70]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[71]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[8]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[9]}]]
                                              [get_cells [list {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[0]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[10]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[11]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[12]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[13]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[14]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[15]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[16]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[17]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[18]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[19]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[1]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[9]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[21]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[22]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[23]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[24]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[25]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[26]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[27]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[28]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[29]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[2]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[30]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[31]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[32]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[33]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[34]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[35]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[36]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[37]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[38]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[39]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[3]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[40]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[41]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[42]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[43]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[44]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[45]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[46]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[47]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[48]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[49]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[4]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[50]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[51]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[52]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[53]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[54]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[55]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[56]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[57]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[58]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[59]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[5]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[60]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[61]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[62]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[63]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[64]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[65]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[66]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[67]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[68]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[69]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[6]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[70]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[71]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[72]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[73]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[74]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[75]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[76]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[77]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[78]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[79]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[7]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[80]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[81]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[82]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[83]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[84]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[8]}]]
                                                                              Slow              4.660       0.784      3.876
2   77        [get_cells [list {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/src_hsdata_ff_reg[0]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/src_hsdata_ff_reg[10]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/src_hsdata_ff_reg[11]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/src_hsdata_ff_reg[12]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/src_hsdata_ff_reg[13]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/src_hsdata_ff_reg[14]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/src_hsdata_ff_reg[15]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/src_hsdata_ff_reg[16]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/src_hsdata_ff_reg[17]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/src_hsdata_ff_reg[18]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/src_hsdata_ff_reg[19]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/src_hsdata_ff_reg[1]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/src_hsdata_ff_reg[20]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/src_hsdata_ff_reg[21]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/src_hsdata_ff_reg[22]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/src_hsdata_ff_reg[23]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/src_hsdata_ff_reg[9]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/src_hsdata_ff_reg[8]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/src_hsdata_ff_reg[7]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/src_hsdata_ff_reg[6]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/src_hsdata_ff_reg[5]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/src_hsdata_ff_reg[4]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/src_hsdata_ff_reg[2]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/src_hsdata_ff_reg[3]}]]
                                              [get_cells [list {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/dest_hsdata_ff_reg[0]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/dest_hsdata_ff_reg[10]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/dest_hsdata_ff_reg[11]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/dest_hsdata_ff_reg[12]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/dest_hsdata_ff_reg[13]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/dest_hsdata_ff_reg[14]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/dest_hsdata_ff_reg[15]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/dest_hsdata_ff_reg[16]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/dest_hsdata_ff_reg[17]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/dest_hsdata_ff_reg[18]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/dest_hsdata_ff_reg[19]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/dest_hsdata_ff_reg[1]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/dest_hsdata_ff_reg[20]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/dest_hsdata_ff_reg[21]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/dest_hsdata_ff_reg[22]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/dest_hsdata_ff_reg[23]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/dest_hsdata_ff_reg[9]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/dest_hsdata_ff_reg[8]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/dest_hsdata_ff_reg[7]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/dest_hsdata_ff_reg[6]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/dest_hsdata_ff_reg[5]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/dest_hsdata_ff_reg[4]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/dest_hsdata_ff_reg[2]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/dest_hsdata_ff_reg[3]}]]
                                                                              Slow              8.000       0.736      7.264
3   79        [get_cells [list {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/src_hsdata_ff_reg[0]} {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/src_hsdata_ff_reg[1]} {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/src_hsdata_ff_reg[2]} {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/src_hsdata_ff_reg[3]} {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/src_hsdata_ff_reg[4]} {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/src_hsdata_ff_reg[5]} {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/src_hsdata_ff_reg[6]} {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/src_hsdata_ff_reg[7]}]]
                                              [get_cells [list {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/dest_hsdata_ff_reg[0]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/dest_hsdata_ff_reg[10]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/dest_hsdata_ff_reg[11]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/dest_hsdata_ff_reg[1]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/dest_hsdata_ff_reg[2]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/dest_hsdata_ff_reg[3]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/dest_hsdata_ff_reg[4]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/dest_hsdata_ff_reg[5]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/dest_hsdata_ff_reg[6]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/dest_hsdata_ff_reg[7]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/dest_hsdata_ff_reg[8]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/dest_hsdata_ff_reg[9]}]]
                                                                              Slow              4.660       0.470      4.190
4   81        [get_cells [list {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/src_hsdata_ff_reg[0]} {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/src_hsdata_ff_reg[1]} {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/src_hsdata_ff_reg[2]} {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/src_hsdata_ff_reg[3]} {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/src_hsdata_ff_reg[4]} {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/src_hsdata_ff_reg[5]} {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/src_hsdata_ff_reg[6]} {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/src_hsdata_ff_reg[7]}]]
                                              [get_cells [list {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/dest_hsdata_ff_reg[0]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/dest_hsdata_ff_reg[10]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/dest_hsdata_ff_reg[11]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/dest_hsdata_ff_reg[1]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/dest_hsdata_ff_reg[2]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/dest_hsdata_ff_reg[3]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/dest_hsdata_ff_reg[4]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/dest_hsdata_ff_reg[5]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/dest_hsdata_ff_reg[6]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/dest_hsdata_ff_reg[7]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/dest_hsdata_ff_reg[8]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/dest_hsdata_ff_reg[9]}]]
                                                                              Slow              4.660       0.625      4.035
5   83        [get_cells [list {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/src_hsdata_ff_reg[0]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/src_hsdata_ff_reg[10]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/src_hsdata_ff_reg[11]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/src_hsdata_ff_reg[1]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/src_hsdata_ff_reg[2]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/src_hsdata_ff_reg[3]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/src_hsdata_ff_reg[4]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/src_hsdata_ff_reg[5]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/src_hsdata_ff_reg[6]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/src_hsdata_ff_reg[7]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/src_hsdata_ff_reg[8]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/src_hsdata_ff_reg[9]}]]
                                              [get_cells [list {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/dest_hsdata_ff_reg[0]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/dest_hsdata_ff_reg[10]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/dest_hsdata_ff_reg[11]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/dest_hsdata_ff_reg[1]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/dest_hsdata_ff_reg[2]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/dest_hsdata_ff_reg[3]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/dest_hsdata_ff_reg[4]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/dest_hsdata_ff_reg[5]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/dest_hsdata_ff_reg[6]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/dest_hsdata_ff_reg[7]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/dest_hsdata_ff_reg[8]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/dest_hsdata_ff_reg[9]}]]
                                                                              Slow              8.000       0.611      7.389
6   85        [get_cells [list {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/src_hsdata_ff_reg[0]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/src_hsdata_ff_reg[10]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/src_hsdata_ff_reg[11]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/src_hsdata_ff_reg[1]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/src_hsdata_ff_reg[2]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/src_hsdata_ff_reg[3]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/src_hsdata_ff_reg[4]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/src_hsdata_ff_reg[5]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/src_hsdata_ff_reg[6]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/src_hsdata_ff_reg[7]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/src_hsdata_ff_reg[8]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/src_hsdata_ff_reg[9]}]]
                                              [get_cells [list {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/dest_hsdata_ff_reg[0]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/dest_hsdata_ff_reg[10]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/dest_hsdata_ff_reg[11]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/dest_hsdata_ff_reg[1]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/dest_hsdata_ff_reg[2]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/dest_hsdata_ff_reg[3]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/dest_hsdata_ff_reg[4]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/dest_hsdata_ff_reg[5]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/dest_hsdata_ff_reg[6]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/dest_hsdata_ff_reg[7]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/dest_hsdata_ff_reg[8]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/dest_hsdata_ff_reg[9]}]]
                                                                              Slow              8.000       0.472      7.528
7   87        [get_cells [list {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[10]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[11]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[16]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[17]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[18]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[19]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[20]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[4]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[5]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[6]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[7]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[8]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[9]}]]
                                              [get_cells [list {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[9]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[10]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[11]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[12]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[13]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[14]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[15]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[16]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[17]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[18]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[19]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[8]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[20]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[7]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[6]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[4]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[5]}]]
                                                                              Slow              4.660       0.942      3.718
8   89        [get_cells [list {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/src_hsdata_ff_reg[10]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/src_hsdata_ff_reg[11]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/src_hsdata_ff_reg[9]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/src_hsdata_ff_reg[8]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/src_hsdata_ff_reg[7]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/src_hsdata_ff_reg[16]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/src_hsdata_ff_reg[17]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/src_hsdata_ff_reg[18]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/src_hsdata_ff_reg[19]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/src_hsdata_ff_reg[20]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/src_hsdata_ff_reg[4]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/src_hsdata_ff_reg[5]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/src_hsdata_ff_reg[6]}]]
                                              [get_cells [list {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/dest_hsdata_ff_reg[9]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/dest_hsdata_ff_reg[10]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/dest_hsdata_ff_reg[11]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/dest_hsdata_ff_reg[8]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/dest_hsdata_ff_reg[7]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/dest_hsdata_ff_reg[6]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/dest_hsdata_ff_reg[5]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/dest_hsdata_ff_reg[16]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/dest_hsdata_ff_reg[17]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/dest_hsdata_ff_reg[18]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/dest_hsdata_ff_reg[19]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/dest_hsdata_ff_reg[4]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/dest_hsdata_ff_reg[20]}]]
                                                                              Slow              8.000       0.501      7.499
9   91        [get_cells {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_i_usr_irq_i/src_hsdata_ff_reg[0]}]
                                              [get_cells {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_i_usr_irq_i/dest_hsdata_ff_reg[0]}]
                                                                              NA                8.000          NA         NA
10  93        [get_cells {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mu_usr_irq_i/src_hsdata_ff_reg[0]}]
                                              [get_cells {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mu_usr_irq_i/dest_hsdata_ff_reg[0]}]
                                                                              NA                4.660          NA         NA
11  97        [get_cells [list {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[5]} {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[4]}]]
                                              [get_cells [list {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[5]} {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[4]}]]
                                                                              Slow              6.990       0.373      6.617
12  99        [get_cells [list {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[41]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[45]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[17]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[18]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[19]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[20]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[21]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[22]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[23]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[24]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[27]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[29]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[49]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[36]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[39]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[48]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]}]]
                                              [get_cells [list {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[39]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[40]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[41]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[42]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[45]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[17]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[18]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[19]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[20]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[21]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[22]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[23]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[24]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[49]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[36]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]}]]
                                                                              Slow             12.000       0.558     11.442
13  101       [get_cells [list {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[43]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[45]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[48]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[49]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[17]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[20]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[21]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[22]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[23]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[24]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[25]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[27]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[29]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[34]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[36]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[39]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[41]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]}]]
                                              [get_cells [list {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[40]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[41]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[42]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[45]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[17]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[18]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[49]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[20]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[21]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[22]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[23]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[24]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[25]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[36]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[39]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]}]]
                                                                              Slow              6.990       0.713      6.277


2. Bus Skew Report Per Constraint
---------------------------------

Id: 1
set_bus_skew -from [get_cells [list {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[0]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[23]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[24]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[25]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[26]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[27]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[28]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[29]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[30]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[31]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[32]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[53]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[54]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[55]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[56]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[57]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[58]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[59]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[60]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[61]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[62]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[63]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[64]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[65]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[66]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[67]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[68]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[69]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[70]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[71]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[8]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[9]}]] -to [get_cells [list {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[0]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[10]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[11]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[12]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[13]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[14]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[15]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[16]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[17]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[18]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[19]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[1]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[9]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[21]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[22]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[23]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[24]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[25]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[26]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[27]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[28]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[29]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[2]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[30]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[31]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[32]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[33]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[34]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[35]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[36]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[37]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[38]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[39]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[3]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[40]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[41]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[42]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[43]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[44]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[45]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[46]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[47]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[48]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[49]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[4]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[50]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[51]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[52]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[53]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[54]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[55]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[56]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[57]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[58]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[59]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[5]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[60]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[61]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[62]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[63]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[64]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[65]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[66]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[67]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[68]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[69]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[6]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[70]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[71]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[72]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[73]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[74]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[75]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[76]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[77]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[78]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[79]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[7]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[80]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[81]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[82]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[83]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[84]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[8]}]] 4.660
Requirement: 4.660ns
Endpoints: 32

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_1              clk_pl_0              cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[64]/D
                                                                            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[69]/D
                                                                                                            Slow         0.784      3.876


Slack (MET) :             3.876ns  (requirement - actual skew)
  Endpoint Source:        cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Endpoint Destination:   cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Destination:  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.660ns
  Endpoint Relative Delay:    1.428ns
  Reference Relative Delay:   0.012ns
  Relative CRPR:              0.632ns
  Actual Bus Skew:            0.784ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        3.012     3.096    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_clk
    SLICE_X68Y239        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y239        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     3.166 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[64]/Q
                         net (fo=1, routed)           0.799     3.965    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff[64]
    SLICE_X66Y239        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.483     2.528    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_clk
    SLICE_X66Y239        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[64]/C
                         clock pessimism              0.000     2.528    
    SLICE_X66Y239        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.009     2.537    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[64]
  -------------------------------------------------------------------
                         data arrival                           3.965    
                         clock arrival                          2.537    
  -------------------------------------------------------------------
                         relative delay                         1.428    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.646     2.691    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_clk
    SLICE_X69Y240        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y240        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.061     2.752 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff_reg[69]/Q
                         net (fo=1, routed)           0.179     2.931    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_hsdata_ff[69]
    SLICE_X69Y237        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.800     2.884    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_clk
    SLICE_X69Y237        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[69]/C
                         clock pessimism              0.000     2.884    
    SLICE_X69Y237        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.035     2.919    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_ff_reg[69]
  -------------------------------------------------------------------
                         data arrival                           2.931    
                         clock arrival                          2.919    
  -------------------------------------------------------------------
                         relative delay                         0.012    



Id: 2
set_bus_skew -from [get_cells [list {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/src_hsdata_ff_reg[0]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/src_hsdata_ff_reg[10]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/src_hsdata_ff_reg[11]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/src_hsdata_ff_reg[12]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/src_hsdata_ff_reg[13]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/src_hsdata_ff_reg[14]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/src_hsdata_ff_reg[15]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/src_hsdata_ff_reg[16]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/src_hsdata_ff_reg[17]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/src_hsdata_ff_reg[18]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/src_hsdata_ff_reg[19]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/src_hsdata_ff_reg[1]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/src_hsdata_ff_reg[20]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/src_hsdata_ff_reg[21]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/src_hsdata_ff_reg[22]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/src_hsdata_ff_reg[23]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/src_hsdata_ff_reg[9]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/src_hsdata_ff_reg[8]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/src_hsdata_ff_reg[7]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/src_hsdata_ff_reg[6]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/src_hsdata_ff_reg[5]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/src_hsdata_ff_reg[4]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/src_hsdata_ff_reg[2]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/src_hsdata_ff_reg[3]}]] -to [get_cells [list {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/dest_hsdata_ff_reg[0]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/dest_hsdata_ff_reg[10]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/dest_hsdata_ff_reg[11]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/dest_hsdata_ff_reg[12]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/dest_hsdata_ff_reg[13]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/dest_hsdata_ff_reg[14]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/dest_hsdata_ff_reg[15]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/dest_hsdata_ff_reg[16]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/dest_hsdata_ff_reg[17]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/dest_hsdata_ff_reg[18]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/dest_hsdata_ff_reg[19]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/dest_hsdata_ff_reg[1]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/dest_hsdata_ff_reg[20]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/dest_hsdata_ff_reg[21]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/dest_hsdata_ff_reg[22]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/dest_hsdata_ff_reg[23]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/dest_hsdata_ff_reg[9]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/dest_hsdata_ff_reg[8]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/dest_hsdata_ff_reg[7]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/dest_hsdata_ff_reg[6]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/dest_hsdata_ff_reg[5]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/dest_hsdata_ff_reg[4]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/dest_hsdata_ff_reg[2]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/dest_hsdata_ff_reg[3]}]] 8.000
Requirement: 8.000ns
Endpoints: 24

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_pl_1              cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/dest_hsdata_ff_reg[19]/D
                                                                            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/dest_hsdata_ff_reg[10]/D
                                                                                                            Slow         0.736      7.264


Slack (MET) :             7.264ns  (requirement - actual skew)
  Endpoint Source:        cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/src_hsdata_ff_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/dest_hsdata_ff_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Source:       cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/src_hsdata_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/dest_hsdata_ff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    0.981ns
  Reference Relative Delay:  -0.416ns
  Relative CRPR:              0.661ns
  Actual Bus Skew:            0.736ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.815     2.899    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/src_clk
    SLICE_X67Y244        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/src_hsdata_ff_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y244        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.069     2.968 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/src_hsdata_ff_reg[19]/Q
                         net (fo=1, routed)           0.723     3.691    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/src_hsdata_ff[19]
    SLICE_X66Y243        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/dest_hsdata_ff_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.655     2.700    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/dest_clk
    SLICE_X66Y243        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/dest_hsdata_ff_reg[19]/C
                         clock pessimism              0.000     2.700    
    SLICE_X66Y243        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.010     2.710    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/dest_hsdata_ff_reg[19]
  -------------------------------------------------------------------
                         data arrival                           3.691    
                         clock arrival                          2.710    
  -------------------------------------------------------------------
                         relative delay                         0.981    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.486     2.531    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/src_clk
    SLICE_X64Y243        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/src_hsdata_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y243        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.061     2.592 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/src_hsdata_ff_reg[10]/Q
                         net (fo=1, routed)           0.128     2.720    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/src_hsdata_ff[10]
    SLICE_X64Y242        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/dest_hsdata_ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        3.016     3.100    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/dest_clk
    SLICE_X64Y242        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/dest_hsdata_ff_reg[10]/C
                         clock pessimism              0.000     3.100    
    SLICE_X64Y242        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.036     3.136    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/dest_hsdata_ff_reg[10]
  -------------------------------------------------------------------
                         data arrival                           2.720    
                         clock arrival                          3.136    
  -------------------------------------------------------------------
                         relative delay                        -0.416    



Id: 3
set_bus_skew -from [get_cells [list {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/src_hsdata_ff_reg[0]} {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/src_hsdata_ff_reg[1]} {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/src_hsdata_ff_reg[2]} {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/src_hsdata_ff_reg[3]} {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/src_hsdata_ff_reg[4]} {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/src_hsdata_ff_reg[5]} {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/src_hsdata_ff_reg[6]} {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/src_hsdata_ff_reg[7]}]] -to [get_cells [list {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/dest_hsdata_ff_reg[0]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/dest_hsdata_ff_reg[10]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/dest_hsdata_ff_reg[11]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/dest_hsdata_ff_reg[1]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/dest_hsdata_ff_reg[2]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/dest_hsdata_ff_reg[3]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/dest_hsdata_ff_reg[4]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/dest_hsdata_ff_reg[5]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/dest_hsdata_ff_reg[6]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/dest_hsdata_ff_reg[7]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/dest_hsdata_ff_reg[8]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/dest_hsdata_ff_reg[9]}]] 4.660
Requirement: 4.660ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_1              clk_pl_0              cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/dest_hsdata_ff_reg[1]/D
                                                                            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/dest_hsdata_ff_reg[2]/D
                                                                                                            Slow         0.470      4.190


Slack (MET) :             4.190ns  (requirement - actual skew)
  Endpoint Source:        cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Endpoint Destination:   cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Destination:  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.660ns
  Endpoint Relative Delay:    1.126ns
  Reference Relative Delay:  -0.036ns
  Relative CRPR:              0.692ns
  Actual Bus Skew:            0.470ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.989     3.073    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/src_clk
    SLICE_X55Y238        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y238        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.068     3.141 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.523     3.664    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/src_hsdata_ff[1]
    SLICE_X52Y238        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.484     2.529    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/dest_clk
    SLICE_X52Y238        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.000     2.529    
    SLICE_X52Y238        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.009     2.538    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           3.664    
                         clock arrival                          2.538    
  -------------------------------------------------------------------
                         relative delay                         1.126    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.641     2.686    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/src_clk
    SLICE_X55Y238        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/src_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y238        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.061     2.747 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.148     2.895    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/src_hsdata_ff[2]
    SLICE_X52Y238        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.813     2.897    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/dest_clk
    SLICE_X52Y238        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/dest_hsdata_ff_reg[2]/C
                         clock pessimism              0.000     2.897    
    SLICE_X52Y238        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.035     2.932    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.895    
                         clock arrival                          2.932    
  -------------------------------------------------------------------
                         relative delay                        -0.036    



Id: 4
set_bus_skew -from [get_cells [list {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/src_hsdata_ff_reg[0]} {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/src_hsdata_ff_reg[1]} {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/src_hsdata_ff_reg[2]} {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/src_hsdata_ff_reg[3]} {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/src_hsdata_ff_reg[4]} {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/src_hsdata_ff_reg[5]} {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/src_hsdata_ff_reg[6]} {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/src_hsdata_ff_reg[7]}]] -to [get_cells [list {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/dest_hsdata_ff_reg[0]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/dest_hsdata_ff_reg[10]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/dest_hsdata_ff_reg[11]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/dest_hsdata_ff_reg[1]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/dest_hsdata_ff_reg[2]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/dest_hsdata_ff_reg[3]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/dest_hsdata_ff_reg[4]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/dest_hsdata_ff_reg[5]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/dest_hsdata_ff_reg[6]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/dest_hsdata_ff_reg[7]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/dest_hsdata_ff_reg[8]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/dest_hsdata_ff_reg[9]}]] 4.660
Requirement: 4.660ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_1              clk_pl_0              cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/dest_hsdata_ff_reg[4]/D
                                                                            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/dest_hsdata_ff_reg[5]/D
                                                                                                            Slow         0.625      4.035


Slack (MET) :             4.035ns  (requirement - actual skew)
  Endpoint Source:        cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/src_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Endpoint Destination:   cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/dest_hsdata_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/src_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Destination:  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/dest_hsdata_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.660ns
  Endpoint Relative Delay:    1.305ns
  Reference Relative Delay:   0.051ns
  Relative CRPR:              0.628ns
  Actual Bus Skew:            0.625ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.609     2.693    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/src_clk
    SLICE_X151Y239       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/src_hsdata_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y239       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.070     2.763 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/src_hsdata_ff_reg[4]/Q
                         net (fo=1, routed)           0.705     3.468    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/src_hsdata_ff[4]
    SLICE_X151Y236       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/dest_hsdata_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.110     2.155    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/dest_clk
    SLICE_X151Y236       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/dest_hsdata_ff_reg[4]/C
                         clock pessimism              0.000     2.155    
    SLICE_X151Y236       FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.008     2.163    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/dest_hsdata_ff_reg[4]
  -------------------------------------------------------------------
                         data arrival                           3.468    
                         clock arrival                          2.163    
  -------------------------------------------------------------------
                         relative delay                         1.305    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.287     2.332    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/src_clk
    SLICE_X151Y239       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/src_hsdata_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y239       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.060     2.392 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/src_hsdata_ff_reg[5]/Q
                         net (fo=1, routed)           0.177     2.569    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/src_hsdata_ff[5]
    SLICE_X151Y236       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/dest_hsdata_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.399     2.483    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/dest_clk
    SLICE_X151Y236       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/dest_hsdata_ff_reg[5]/C
                         clock pessimism              0.000     2.483    
    SLICE_X151Y236       FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.035     2.518    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/dest_hsdata_ff_reg[5]
  -------------------------------------------------------------------
                         data arrival                           2.569    
                         clock arrival                          2.518    
  -------------------------------------------------------------------
                         relative delay                         0.051    



Id: 5
set_bus_skew -from [get_cells [list {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/src_hsdata_ff_reg[0]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/src_hsdata_ff_reg[10]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/src_hsdata_ff_reg[11]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/src_hsdata_ff_reg[1]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/src_hsdata_ff_reg[2]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/src_hsdata_ff_reg[3]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/src_hsdata_ff_reg[4]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/src_hsdata_ff_reg[5]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/src_hsdata_ff_reg[6]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/src_hsdata_ff_reg[7]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/src_hsdata_ff_reg[8]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/src_hsdata_ff_reg[9]}]] -to [get_cells [list {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/dest_hsdata_ff_reg[0]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/dest_hsdata_ff_reg[10]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/dest_hsdata_ff_reg[11]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/dest_hsdata_ff_reg[1]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/dest_hsdata_ff_reg[2]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/dest_hsdata_ff_reg[3]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/dest_hsdata_ff_reg[4]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/dest_hsdata_ff_reg[5]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/dest_hsdata_ff_reg[6]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/dest_hsdata_ff_reg[7]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/dest_hsdata_ff_reg[8]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/dest_hsdata_ff_reg[9]}]] 8.000
Requirement: 8.000ns
Endpoints: 12

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_pl_1              cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/dest_hsdata_ff_reg[11]/D
                                                                            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.611      7.389


Slack (MET) :             7.389ns  (requirement - actual skew)
  Endpoint Source:        cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/src_hsdata_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/dest_hsdata_ff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Source:       cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    0.937ns
  Reference Relative Delay:  -0.309ns
  Relative CRPR:              0.635ns
  Actual Bus Skew:            0.611ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.422     2.506    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/src_clk
    SLICE_X152Y237       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/src_hsdata_ff_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y237       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     2.576 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/src_hsdata_ff_reg[11]/Q
                         net (fo=1, routed)           0.706     3.282    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/src_hsdata_ff[11]
    SLICE_X150Y237       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/dest_hsdata_ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.290     2.335    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/dest_clk
    SLICE_X150Y237       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/dest_hsdata_ff_reg[11]/C
                         clock pessimism              0.000     2.335    
    SLICE_X150Y237       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.010     2.345    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/dest_hsdata_ff_reg[11]
  -------------------------------------------------------------------
                         data arrival                           3.282    
                         clock arrival                          2.345    
  -------------------------------------------------------------------
                         relative delay                         0.937    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.121     2.166    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/src_clk
    SLICE_X152Y237       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y237       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.061     2.227 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.194     2.421    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/src_hsdata_ff[0]
    SLICE_X150Y237       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.610     2.694    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/dest_clk
    SLICE_X150Y237       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.000     2.694    
    SLICE_X150Y237       FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.036     2.730    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.421    
                         clock arrival                          2.730    
  -------------------------------------------------------------------
                         relative delay                        -0.309    



Id: 6
set_bus_skew -from [get_cells [list {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/src_hsdata_ff_reg[0]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/src_hsdata_ff_reg[10]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/src_hsdata_ff_reg[11]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/src_hsdata_ff_reg[1]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/src_hsdata_ff_reg[2]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/src_hsdata_ff_reg[3]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/src_hsdata_ff_reg[4]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/src_hsdata_ff_reg[5]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/src_hsdata_ff_reg[6]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/src_hsdata_ff_reg[7]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/src_hsdata_ff_reg[8]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/src_hsdata_ff_reg[9]}]] -to [get_cells [list {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/dest_hsdata_ff_reg[0]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/dest_hsdata_ff_reg[10]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/dest_hsdata_ff_reg[11]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/dest_hsdata_ff_reg[1]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/dest_hsdata_ff_reg[2]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/dest_hsdata_ff_reg[3]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/dest_hsdata_ff_reg[4]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/dest_hsdata_ff_reg[5]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/dest_hsdata_ff_reg[6]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/dest_hsdata_ff_reg[7]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/dest_hsdata_ff_reg[8]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/dest_hsdata_ff_reg[9]}]] 8.000
Requirement: 8.000ns
Endpoints: 12

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_pl_1              cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/dest_hsdata_ff_reg[9]/D
                                                                            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.472      7.528


Slack (MET) :             7.528ns  (requirement - actual skew)
  Endpoint Source:        cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/src_hsdata_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/dest_hsdata_ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Source:       cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    0.882ns
  Reference Relative Delay:  -0.166ns
  Relative CRPR:              0.576ns
  Actual Bus Skew:            0.472ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.366     2.450    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/src_clk
    SLICE_X181Y243       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/src_hsdata_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y243       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.071     2.521 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/src_hsdata_ff_reg[9]/Q
                         net (fo=1, routed)           0.709     3.230    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/src_hsdata_ff[9]
    SLICE_X154Y243       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/dest_hsdata_ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.294     2.339    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/dest_clk
    SLICE_X154Y243       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/dest_hsdata_ff_reg[9]/C
                         clock pessimism              0.000     2.339    
    SLICE_X154Y243       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.009     2.348    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/dest_hsdata_ff_reg[9]
  -------------------------------------------------------------------
                         data arrival                           3.230    
                         clock arrival                          2.348    
  -------------------------------------------------------------------
                         relative delay                         0.882    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.079     2.124    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/src_clk
    SLICE_X181Y243       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y243       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.061     2.185 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.393     2.578    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/src_hsdata_ff[0]
    SLICE_X162Y243       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.624     2.708    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/dest_clk
    SLICE_X162Y243       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.000     2.708    
    SLICE_X162Y243       FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.036     2.744    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.578    
                         clock arrival                          2.744    
  -------------------------------------------------------------------
                         relative delay                        -0.166    



Id: 7
set_bus_skew -from [get_cells [list {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[10]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[11]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[16]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[17]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[18]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[19]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[20]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[4]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[5]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[6]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[7]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[8]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[9]}]] -to [get_cells [list {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[9]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[10]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[11]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[12]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[13]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[14]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[15]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[16]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[17]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[18]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[19]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[8]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[20]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[7]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[6]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[4]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[5]}]] 4.660
Requirement: 4.660ns
Endpoints: 13

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_1              clk_pl_0              cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[9]/D
                                                                            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[6]/D
                                                                                                            Slow         0.942      3.718


Slack (MET) :             3.718ns  (requirement - actual skew)
  Endpoint Source:        cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Endpoint Destination:   cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Destination:  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.660ns
  Endpoint Relative Delay:    2.085ns
  Reference Relative Delay:   0.525ns
  Relative CRPR:              0.618ns
  Actual Bus Skew:            0.942ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.627     2.711    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_clk
    SLICE_X161Y252       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y252       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.070     2.781 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[9]/Q
                         net (fo=1, routed)           1.855     4.636    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff[9]
    SLICE_X65Y252        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.498     2.543    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_clk
    SLICE_X65Y252        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[9]/C
                         clock pessimism              0.000     2.543    
    SLICE_X65Y252        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.008     2.551    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[9]
  -------------------------------------------------------------------
                         data arrival                           4.636    
                         clock arrival                          2.551    
  -------------------------------------------------------------------
                         relative delay                         2.085    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.308     2.353    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_clk
    SLICE_X161Y252       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y252       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.061     2.414 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[6]/Q
                         net (fo=1, routed)           1.070     3.484    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff[6]
    SLICE_X63Y252        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.840     2.924    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_clk
    SLICE_X63Y252        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[6]/C
                         clock pessimism              0.000     2.924    
    SLICE_X63Y252        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.035     2.959    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[6]
  -------------------------------------------------------------------
                         data arrival                           3.484    
                         clock arrival                          2.959    
  -------------------------------------------------------------------
                         relative delay                         0.525    



Id: 8
set_bus_skew -from [get_cells [list {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/src_hsdata_ff_reg[10]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/src_hsdata_ff_reg[11]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/src_hsdata_ff_reg[9]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/src_hsdata_ff_reg[8]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/src_hsdata_ff_reg[7]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/src_hsdata_ff_reg[16]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/src_hsdata_ff_reg[17]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/src_hsdata_ff_reg[18]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/src_hsdata_ff_reg[19]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/src_hsdata_ff_reg[20]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/src_hsdata_ff_reg[4]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/src_hsdata_ff_reg[5]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/src_hsdata_ff_reg[6]}]] -to [get_cells [list {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/dest_hsdata_ff_reg[9]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/dest_hsdata_ff_reg[10]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/dest_hsdata_ff_reg[11]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/dest_hsdata_ff_reg[8]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/dest_hsdata_ff_reg[7]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/dest_hsdata_ff_reg[6]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/dest_hsdata_ff_reg[5]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/dest_hsdata_ff_reg[16]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/dest_hsdata_ff_reg[17]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/dest_hsdata_ff_reg[18]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/dest_hsdata_ff_reg[19]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/dest_hsdata_ff_reg[4]} \
          {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/dest_hsdata_ff_reg[20]}]] 8.000
Requirement: 8.000ns
Endpoints: 13

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_pl_1              cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/dest_hsdata_ff_reg[18]/D
                                                                            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/dest_hsdata_ff_reg[10]/D
                                                                                                            Slow         0.501      7.499


Slack (MET) :             7.499ns  (requirement - actual skew)
  Endpoint Source:        cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/src_hsdata_ff_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/dest_hsdata_ff_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Source:       cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/src_hsdata_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/dest_hsdata_ff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    0.810ns
  Reference Relative Delay:  -0.259ns
  Relative CRPR:              0.568ns
  Actual Bus Skew:            0.501ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.441     2.525    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/src_clk
    SLICE_X160Y251       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/src_hsdata_ff_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y251       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.069     2.594 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/src_hsdata_ff_reg[18]/Q
                         net (fo=1, routed)           0.572     3.166    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/src_hsdata_ff[18]
    SLICE_X161Y251       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/dest_hsdata_ff_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.302     2.347    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/dest_clk
    SLICE_X161Y251       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/dest_hsdata_ff_reg[18]/C
                         clock pessimism              0.000     2.347    
    SLICE_X161Y251       FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.009     2.356    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/dest_hsdata_ff_reg[18]
  -------------------------------------------------------------------
                         data arrival                           3.166    
                         clock arrival                          2.356    
  -------------------------------------------------------------------
                         relative delay                         0.810    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.115     2.160    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/src_clk
    SLICE_X157Y250       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/src_hsdata_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y250       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.061     2.221 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/src_hsdata_ff_reg[10]/Q
                         net (fo=1, routed)           0.266     2.487    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/src_hsdata_ff[10]
    SLICE_X161Y252       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/dest_hsdata_ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.627     2.711    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/dest_clk
    SLICE_X161Y252       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/dest_hsdata_ff_reg[10]/C
                         clock pessimism              0.000     2.711    
    SLICE_X161Y252       FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.035     2.746    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/dest_hsdata_ff_reg[10]
  -------------------------------------------------------------------
                         data arrival                           2.487    
                         clock arrival                          2.746    
  -------------------------------------------------------------------
                         relative delay                        -0.259    



Id: 9
set_bus_skew -from [get_cells {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_i_usr_irq_i/src_hsdata_ff_reg[0]}] -to [get_cells {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_i_usr_irq_i/dest_hsdata_ff_reg[0]}] 8.000
Requirement: 8.000ns
Endpoints: 1
No bus skew paths found.


Id: 10
set_bus_skew -from [get_cells {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mu_usr_irq_i/src_hsdata_ff_reg[0]}] -to [get_cells {cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mu_usr_irq_i/dest_hsdata_ff_reg[0]}] 4.660
Requirement: 4.660ns
Endpoints: 1
No bus skew paths found.


Id: 11
set_bus_skew -from [get_cells [list {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[5]} {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[4]}]] -to [get_cells [list {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[5]} {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[4]}]] 6.990
Requirement: 6.990ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_1              clk_pl_0              cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[5]/D
                                                                            cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[4]/D
                                                                                                            Slow         0.373      6.617


Slack (MET) :             6.617ns  (requirement - actual skew)
  Endpoint Source:        cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Endpoint Destination:   cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Destination:  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.990ns
  Endpoint Relative Delay:    1.238ns
  Reference Relative Delay:   0.168ns
  Relative CRPR:              0.697ns
  Actual Bus Skew:            0.373ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.956     3.040    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X232Y256       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X232Y256       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.072     3.112 r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[5]/Q
                         net (fo=1, routed)           0.633     3.745    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[5]
    SLICE_X241Y261       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.454     2.499    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X241Y261       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[5]/C
                         clock pessimism              0.000     2.499    
    SLICE_X241Y261       FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.008     2.507    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[5]
  -------------------------------------------------------------------
                         data arrival                           3.745    
                         clock arrival                          2.507    
  -------------------------------------------------------------------
                         relative delay                         1.238    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.608     2.653    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X232Y256       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X232Y256       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.061     2.714 r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[4]/Q
                         net (fo=1, routed)           0.360     3.074    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[4]
    SLICE_X241Y261       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.788     2.872    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X241Y261       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[4]/C
                         clock pessimism              0.000     2.872    
    SLICE_X241Y261       FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.035     2.907    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[4]
  -------------------------------------------------------------------
                         data arrival                           3.074    
                         clock arrival                          2.907    
  -------------------------------------------------------------------
                         relative delay                         0.168    



Id: 12
set_bus_skew -from [get_cells [list {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[41]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[45]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[17]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[18]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[19]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[20]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[21]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[22]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[23]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[24]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[27]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[29]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[49]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[36]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[39]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[48]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]}]] -to [get_cells [list {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[39]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[40]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[41]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[42]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[45]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[17]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[18]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[19]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[20]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[21]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[22]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[23]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[24]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[49]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[36]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]}]] 12.000
Requirement: 12.000ns
Endpoints: 32

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_pl_1              cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]/D
                                                                            cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]/D
                                                                                                            Slow         0.558     11.442


Slack (MET) :             11.442ns  (requirement - actual skew)
  Endpoint Source:        cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Source:       cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            12.000ns
  Endpoint Relative Delay:    0.795ns
  Reference Relative Delay:  -0.349ns
  Relative CRPR:              0.586ns
  Actual Bus Skew:            0.558ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.726     2.810    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X239Y252       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X239Y252       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.069     2.879 r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]/Q
                         net (fo=1, routed)           0.552     3.431    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[26]
    SLICE_X238Y250       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.582     2.627    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X238Y250       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]/C
                         clock pessimism              0.000     2.627    
    SLICE_X238Y250       FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.009     2.636    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]
  -------------------------------------------------------------------
                         data arrival                           3.431    
                         clock arrival                          2.636    
  -------------------------------------------------------------------
                         relative delay                         0.795    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.453     2.498    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X240Y254       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X240Y254       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.061     2.559 r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]/Q
                         net (fo=1, routed)           0.174     2.733    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[35]
    SLICE_X240Y250       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.963     3.047    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X240Y250       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]/C
                         clock pessimism              0.000     3.047    
    SLICE_X240Y250       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.035     3.082    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]
  -------------------------------------------------------------------
                         data arrival                           2.733    
                         clock arrival                          3.082    
  -------------------------------------------------------------------
                         relative delay                        -0.349    



Id: 13
set_bus_skew -from [get_cells [list {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[43]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[45]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[48]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[49]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[17]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[20]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[21]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[22]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[23]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[24]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[25]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[27]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[29]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[34]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[36]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[39]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[41]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]}]] -to [get_cells [list {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[40]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[41]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[42]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[45]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[17]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[18]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[49]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[20]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[21]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[22]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[23]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[24]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[25]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[36]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[39]} \
          {cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]}]] 6.990
Requirement: 6.990ns
Endpoints: 33

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_1              clk_pl_0              cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]/D
                                                                            cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[41]/D
                                                                                                            Slow         0.713      6.277


Slack (MET) :             6.277ns  (requirement - actual skew)
  Endpoint Source:        cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Endpoint Destination:   cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Destination:  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.990ns
  Endpoint Relative Delay:    1.261ns
  Reference Relative Delay:  -0.006ns
  Relative CRPR:              0.554ns
  Actual Bus Skew:            0.713ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.947     3.031    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X232Y247       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X232Y247       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.069     3.100 r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[43]/Q
                         net (fo=1, routed)           0.676     3.776    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[43]
    SLICE_X245Y252       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.460     2.505    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X245Y252       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]/C
                         clock pessimism              0.000     2.505    
    SLICE_X245Y252       FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.009     2.514    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]
  -------------------------------------------------------------------
                         data arrival                           3.776    
                         clock arrival                          2.514    
  -------------------------------------------------------------------
                         relative delay                         1.261    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.606     2.651    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X242Y246       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X242Y246       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.062     2.713 r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[41]/Q
                         net (fo=1, routed)           0.179     2.892    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[41]
    SLICE_X242Y252       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.778     2.862    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X242Y252       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[41]/C
                         clock pessimism              0.000     2.862    
    SLICE_X242Y252       FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.036     2.898    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[41]
  -------------------------------------------------------------------
                         data arrival                           2.892    
                         clock arrival                          2.898    
  -------------------------------------------------------------------
                         relative delay                        -0.006    



