#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-132-g41c6a0e0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fc03ee11350 .scope module, "PowerALU_tb" "PowerALU_tb" 2 3;
 .timescale -12 -12;
v0x7fc03ee294a0_0 .var/s "a", 7 0;
v0x7fc03ee295b0_0 .net/s "b", 7 0, v0x7fc03ee21930_0;  1 drivers
v0x7fc03ee29640_0 .var "clk", 0 0;
v0x7fc03ee296d0_0 .var "i", 32 0;
v0x7fc03ee29760_0 .var "opcode", 3 0;
S_0x7fc03ee114b0 .scope module, "DUT" "PowerALU" 2 156, 3 2 0, S_0x7fc03ee11350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "b"
    .port_info 1 /INPUT 4 "opcode"
    .port_info 2 /INPUT 8 "a"
    .port_info 3 /INPUT 1 "clk"
v0x7fc03ee28a20_0 .net "a", 7 0, v0x7fc03ee294a0_0;  1 drivers
v0x7fc03ee28ad0_0 .net "addsub2mux", 7 0, L_0x7fc03ee2df30;  1 drivers
v0x7fc03ee28bb0_0 .net "addsub_ctrl", 0 0, v0x7fc03ee27dd0_0;  1 drivers
v0x7fc03ee28c40_0 .net "andornot2mux", 7 0, v0x7fc03ee27370_0;  1 drivers
v0x7fc03ee28d10_0 .net "andornot_ctrl", 1 0, v0x7fc03ee27eb0_0;  1 drivers
v0x7fc03ee28e20_0 .net "b", 7 0, v0x7fc03ee21930_0;  alias, 1 drivers
v0x7fc03ee28f30_0 .net "clk", 0 0, v0x7fc03ee29640_0;  1 drivers
v0x7fc03ee28fc0_0 .net "compare2mux", 7 0, v0x7fc03ee279c0_0;  1 drivers
v0x7fc03ee29090_0 .net "compare_ctrl", 3 0, v0x7fc03ee28010_0;  1 drivers
v0x7fc03ee291a0_0 .net "mux2accu", 7 0, v0x7fc03ee28910_0;  1 drivers
v0x7fc03ee29270_0 .net "mux_ctrl", 1 0, v0x7fc03ee280a0_0;  1 drivers
v0x7fc03ee29340_0 .net "opcode", 3 0, v0x7fc03ee29760_0;  1 drivers
v0x7fc03ee293d0_0 .net "overflow", 0 0, L_0x7fc03ee2db70;  1 drivers
S_0x7fc03ee11610 .scope module, "alu_accu" "accumulator" 3 31, 4 3 0, S_0x7fc03ee114b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "s"
    .port_info 1 /INPUT 8 "a"
    .port_info 2 /INPUT 1 "clk"
v0x7fc03ee117f0_0 .net "a", 7 0, v0x7fc03ee28910_0;  alias, 1 drivers
v0x7fc03ee21890_0 .net "clk", 0 0, v0x7fc03ee29640_0;  alias, 1 drivers
v0x7fc03ee21930_0 .var "s", 7 0;
E_0x7fc03ee117c0 .event negedge, v0x7fc03ee21890_0;
S_0x7fc03ee21a40 .scope module, "alu_addsub" "adder_subtractor" 3 27, 5 3 0, S_0x7fc03ee114b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "s"
    .port_info 1 /OUTPUT 1 "overflow"
    .port_info 2 /INPUT 8 "a"
    .port_info 3 /INPUT 8 "b"
    .port_info 4 /INPUT 1 "op"
L_0x7fc03ee29830 .functor XOR 1, L_0x7fc03ee29920, v0x7fc03ee27dd0_0, C4<0>, C4<0>;
L_0x7fc03ee299c0 .functor XOR 1, L_0x7fc03ee29a70, v0x7fc03ee27dd0_0, C4<0>, C4<0>;
L_0x7fc03ee29b50 .functor XOR 1, L_0x7fc03ee29c20, v0x7fc03ee27dd0_0, C4<0>, C4<0>;
L_0x7fc03ee28eb0 .functor XOR 1, L_0x7fc03ee29e60, v0x7fc03ee27dd0_0, C4<0>, C4<0>;
L_0x7fc03ee29f40 .functor XOR 1, L_0x7fc03ee2a120, v0x7fc03ee27dd0_0, C4<0>, C4<0>;
L_0x7fc03ee2a1c0 .functor XOR 1, L_0x7fc03ee2a230, v0x7fc03ee27dd0_0, C4<0>, C4<0>;
L_0x7fc03ee2a310 .functor XOR 1, L_0x7fc03ee2a400, v0x7fc03ee27dd0_0, C4<0>, C4<0>;
L_0x7fc03ee2a790 .functor XOR 1, L_0x7fc03ee2a840, v0x7fc03ee27dd0_0, C4<0>, C4<0>;
L_0x7fc03ee2db70 .functor XOR 1, L_0x7fc03ee2e670, L_0x7fc03ee2dc60, C4<0>, C4<0>;
v0x7fc03ee25c90_0 .net *"_s1", 0 0, L_0x7fc03ee29830;  1 drivers
v0x7fc03ee25d30_0 .net *"_s11", 0 0, L_0x7fc03ee29b50;  1 drivers
v0x7fc03ee25dd0_0 .net *"_s121", 0 0, L_0x7fc03ee2e670;  1 drivers
v0x7fc03ee25e70_0 .net *"_s14", 0 0, L_0x7fc03ee29c20;  1 drivers
v0x7fc03ee25f20_0 .net *"_s16", 0 0, L_0x7fc03ee28eb0;  1 drivers
v0x7fc03ee26010_0 .net *"_s19", 0 0, L_0x7fc03ee29e60;  1 drivers
v0x7fc03ee260c0_0 .net *"_s21", 0 0, L_0x7fc03ee29f40;  1 drivers
v0x7fc03ee26170_0 .net *"_s24", 0 0, L_0x7fc03ee2a120;  1 drivers
v0x7fc03ee26220_0 .net *"_s26", 0 0, L_0x7fc03ee2a1c0;  1 drivers
v0x7fc03ee26330_0 .net *"_s29", 0 0, L_0x7fc03ee2a230;  1 drivers
v0x7fc03ee263e0_0 .net *"_s31", 0 0, L_0x7fc03ee2a310;  1 drivers
v0x7fc03ee26490_0 .net *"_s34", 0 0, L_0x7fc03ee2a400;  1 drivers
v0x7fc03ee26540_0 .net *"_s36", 0 0, L_0x7fc03ee2a790;  1 drivers
v0x7fc03ee265f0_0 .net *"_s4", 0 0, L_0x7fc03ee29920;  1 drivers
v0x7fc03ee266a0_0 .net *"_s40", 0 0, L_0x7fc03ee2a840;  1 drivers
v0x7fc03ee26750_0 .net *"_s6", 0 0, L_0x7fc03ee299c0;  1 drivers
v0x7fc03ee26800_0 .net *"_s9", 0 0, L_0x7fc03ee29a70;  1 drivers
v0x7fc03ee26990_0 .net/s "a", 7 0, v0x7fc03ee294a0_0;  alias, 1 drivers
v0x7fc03ee26a20_0 .net/s "b", 7 0, v0x7fc03ee21930_0;  alias, 1 drivers
v0x7fc03ee26ae0_0 .net "bxor", 7 0, L_0x7fc03ee2a4e0;  1 drivers
v0x7fc03ee26b70_0 .net "carry", 6 0, L_0x7fc03ee2d5b0;  1 drivers
v0x7fc03ee26c00_0 .net "last_cout", 0 0, L_0x7fc03ee2dc60;  1 drivers
v0x7fc03ee26c90_0 .net "op", 0 0, v0x7fc03ee27dd0_0;  alias, 1 drivers
v0x7fc03ee26d20_0 .net "overflow", 0 0, L_0x7fc03ee2db70;  alias, 1 drivers
v0x7fc03ee26db0_0 .net/s "s", 7 0, L_0x7fc03ee2df30;  alias, 1 drivers
L_0x7fc03ee29920 .part v0x7fc03ee21930_0, 0, 1;
L_0x7fc03ee29a70 .part v0x7fc03ee21930_0, 1, 1;
L_0x7fc03ee29c20 .part v0x7fc03ee21930_0, 2, 1;
L_0x7fc03ee29e60 .part v0x7fc03ee21930_0, 3, 1;
L_0x7fc03ee2a120 .part v0x7fc03ee21930_0, 4, 1;
L_0x7fc03ee2a230 .part v0x7fc03ee21930_0, 5, 1;
L_0x7fc03ee2a400 .part v0x7fc03ee21930_0, 6, 1;
LS_0x7fc03ee2a4e0_0_0 .concat8 [ 1 1 1 1], L_0x7fc03ee29830, L_0x7fc03ee299c0, L_0x7fc03ee29b50, L_0x7fc03ee28eb0;
LS_0x7fc03ee2a4e0_0_4 .concat8 [ 1 1 1 1], L_0x7fc03ee29f40, L_0x7fc03ee2a1c0, L_0x7fc03ee2a310, L_0x7fc03ee2a790;
L_0x7fc03ee2a4e0 .concat8 [ 4 4 0 0], LS_0x7fc03ee2a4e0_0_0, LS_0x7fc03ee2a4e0_0_4;
L_0x7fc03ee2a840 .part v0x7fc03ee21930_0, 7, 1;
L_0x7fc03ee2ad30 .part v0x7fc03ee294a0_0, 0, 1;
L_0x7fc03ee2add0 .part L_0x7fc03ee2a4e0, 0, 1;
L_0x7fc03ee2b350 .part v0x7fc03ee294a0_0, 1, 1;
L_0x7fc03ee2b3f0 .part L_0x7fc03ee2a4e0, 1, 1;
L_0x7fc03ee2b500 .part L_0x7fc03ee2d5b0, 0, 1;
L_0x7fc03ee2ba00 .part v0x7fc03ee294a0_0, 2, 1;
L_0x7fc03ee2bb20 .part L_0x7fc03ee2a4e0, 2, 1;
L_0x7fc03ee2bc40 .part L_0x7fc03ee2d5b0, 1, 1;
L_0x7fc03ee2c110 .part v0x7fc03ee294a0_0, 3, 1;
L_0x7fc03ee2c2b0 .part L_0x7fc03ee2a4e0, 3, 1;
L_0x7fc03ee2c3f0 .part L_0x7fc03ee2d5b0, 2, 1;
L_0x7fc03ee2c830 .part v0x7fc03ee294a0_0, 4, 1;
L_0x7fc03ee2c350 .part L_0x7fc03ee2a4e0, 4, 1;
L_0x7fc03ee2c980 .part L_0x7fc03ee2d5b0, 3, 1;
L_0x7fc03ee2cf10 .part v0x7fc03ee294a0_0, 5, 1;
L_0x7fc03ee2cfb0 .part L_0x7fc03ee2a4e0, 5, 1;
L_0x7fc03ee2d120 .part L_0x7fc03ee2d5b0, 4, 1;
LS_0x7fc03ee2d5b0_0_0 .concat8 [ 1 1 1 1], L_0x7fc03ee2aa50, L_0x7fc03ee2b030, L_0x7fc03ee2b6e0, L_0x7fc03ee2bdf0;
LS_0x7fc03ee2d5b0_0_4 .concat8 [ 1 1 1 0], L_0x7fc03ee2c510, L_0x7fc03ee2cc10, L_0x7fc03ee2d290;
L_0x7fc03ee2d5b0 .concat8 [ 4 3 0 0], LS_0x7fc03ee2d5b0_0_0, LS_0x7fc03ee2d5b0_0_4;
L_0x7fc03ee2d930 .part v0x7fc03ee294a0_0, 6, 1;
L_0x7fc03ee2d9d0 .part L_0x7fc03ee2a4e0, 6, 1;
L_0x7fc03ee2d050 .part L_0x7fc03ee2d5b0, 5, 1;
LS_0x7fc03ee2df30_0_0 .concat8 [ 1 1 1 1], L_0x7fc03ee2a9e0, L_0x7fc03ee2af80, L_0x7fc03ee2b610, L_0x7fc03ee2baa0;
LS_0x7fc03ee2df30_0_4 .concat8 [ 1 1 1 1], L_0x7fc03ee2bd00, L_0x7fc03ee2c8d0, L_0x7fc03ee2cac0, L_0x7fc03ee2d850;
L_0x7fc03ee2df30 .concat8 [ 4 4 0 0], LS_0x7fc03ee2df30_0_0, LS_0x7fc03ee2df30_0_4;
L_0x7fc03ee2e320 .part v0x7fc03ee294a0_0, 7, 1;
L_0x7fc03ee2e3c0 .part L_0x7fc03ee2a4e0, 7, 1;
L_0x7fc03ee2e220 .part L_0x7fc03ee2d5b0, 6, 1;
L_0x7fc03ee2e670 .part L_0x7fc03ee2d5b0, 6, 1;
S_0x7fc03ee21cb0 .scope module, "a0" "full_adder" 5 26, 6 1 0, S_0x7fc03ee21a40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fc03ee2a970 .functor XOR 1, L_0x7fc03ee2ad30, L_0x7fc03ee2add0, C4<0>, C4<0>;
L_0x7fc03ee2a9e0 .functor XOR 1, L_0x7fc03ee2a970, v0x7fc03ee27dd0_0, C4<0>, C4<0>;
L_0x7fc03ee2aa50 .functor OR 1, L_0x7fc03ee2ab00, L_0x7fc03ee2abd0, C4<0>, C4<0>;
L_0x7fc03ee2ab00 .functor AND 1, L_0x7fc03ee2a970, v0x7fc03ee27dd0_0, C4<1>, C4<1>;
L_0x7fc03ee2abd0 .functor AND 1, L_0x7fc03ee2ad30, L_0x7fc03ee2add0, C4<1>, C4<1>;
v0x7fc03ee21f10_0 .net "a", 0 0, L_0x7fc03ee2ad30;  1 drivers
v0x7fc03ee21fa0_0 .net "b", 0 0, L_0x7fc03ee2add0;  1 drivers
v0x7fc03ee22040_0 .net "cin", 0 0, v0x7fc03ee27dd0_0;  alias, 1 drivers
v0x7fc03ee220f0_0 .net "cout", 0 0, L_0x7fc03ee2aa50;  1 drivers
v0x7fc03ee22190_0 .net "s", 0 0, L_0x7fc03ee2a9e0;  1 drivers
v0x7fc03ee22270_0 .net "w1", 0 0, L_0x7fc03ee2a970;  1 drivers
v0x7fc03ee22310_0 .net "w2", 0 0, L_0x7fc03ee2ab00;  1 drivers
v0x7fc03ee223b0_0 .net "w3", 0 0, L_0x7fc03ee2abd0;  1 drivers
S_0x7fc03ee224d0 .scope module, "a1" "full_adder" 5 27, 6 1 0, S_0x7fc03ee21a40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fc03ee2af10 .functor XOR 1, L_0x7fc03ee2b350, L_0x7fc03ee2b3f0, C4<0>, C4<0>;
L_0x7fc03ee2af80 .functor XOR 1, L_0x7fc03ee2af10, L_0x7fc03ee2b500, C4<0>, C4<0>;
L_0x7fc03ee2b030 .functor OR 1, L_0x7fc03ee2b120, L_0x7fc03ee2b230, C4<0>, C4<0>;
L_0x7fc03ee2b120 .functor AND 1, L_0x7fc03ee2af10, L_0x7fc03ee2b500, C4<1>, C4<1>;
L_0x7fc03ee2b230 .functor AND 1, L_0x7fc03ee2b350, L_0x7fc03ee2b3f0, C4<1>, C4<1>;
v0x7fc03ee22700_0 .net "a", 0 0, L_0x7fc03ee2b350;  1 drivers
v0x7fc03ee22790_0 .net "b", 0 0, L_0x7fc03ee2b3f0;  1 drivers
v0x7fc03ee22830_0 .net "cin", 0 0, L_0x7fc03ee2b500;  1 drivers
v0x7fc03ee228e0_0 .net "cout", 0 0, L_0x7fc03ee2b030;  1 drivers
v0x7fc03ee22980_0 .net "s", 0 0, L_0x7fc03ee2af80;  1 drivers
v0x7fc03ee22a60_0 .net "w1", 0 0, L_0x7fc03ee2af10;  1 drivers
v0x7fc03ee22b00_0 .net "w2", 0 0, L_0x7fc03ee2b120;  1 drivers
v0x7fc03ee22ba0_0 .net "w3", 0 0, L_0x7fc03ee2b230;  1 drivers
S_0x7fc03ee22cc0 .scope module, "a2" "full_adder" 5 28, 6 1 0, S_0x7fc03ee21a40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fc03ee2b5a0 .functor XOR 1, L_0x7fc03ee2ba00, L_0x7fc03ee2bb20, C4<0>, C4<0>;
L_0x7fc03ee2b610 .functor XOR 1, L_0x7fc03ee2b5a0, L_0x7fc03ee2bc40, C4<0>, C4<0>;
L_0x7fc03ee2b6e0 .functor OR 1, L_0x7fc03ee2b7d0, L_0x7fc03ee2b8e0, C4<0>, C4<0>;
L_0x7fc03ee2b7d0 .functor AND 1, L_0x7fc03ee2b5a0, L_0x7fc03ee2bc40, C4<1>, C4<1>;
L_0x7fc03ee2b8e0 .functor AND 1, L_0x7fc03ee2ba00, L_0x7fc03ee2bb20, C4<1>, C4<1>;
v0x7fc03ee22ef0_0 .net "a", 0 0, L_0x7fc03ee2ba00;  1 drivers
v0x7fc03ee22f90_0 .net "b", 0 0, L_0x7fc03ee2bb20;  1 drivers
v0x7fc03ee23030_0 .net "cin", 0 0, L_0x7fc03ee2bc40;  1 drivers
v0x7fc03ee230e0_0 .net "cout", 0 0, L_0x7fc03ee2b6e0;  1 drivers
v0x7fc03ee23180_0 .net "s", 0 0, L_0x7fc03ee2b610;  1 drivers
v0x7fc03ee23260_0 .net "w1", 0 0, L_0x7fc03ee2b5a0;  1 drivers
v0x7fc03ee23300_0 .net "w2", 0 0, L_0x7fc03ee2b7d0;  1 drivers
v0x7fc03ee233a0_0 .net "w3", 0 0, L_0x7fc03ee2b8e0;  1 drivers
S_0x7fc03ee234c0 .scope module, "a3" "full_adder" 5 29, 6 1 0, S_0x7fc03ee21a40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fc03ee2b490 .functor XOR 1, L_0x7fc03ee2c110, L_0x7fc03ee2c2b0, C4<0>, C4<0>;
L_0x7fc03ee2baa0 .functor XOR 1, L_0x7fc03ee2b490, L_0x7fc03ee2c3f0, C4<0>, C4<0>;
L_0x7fc03ee2bdf0 .functor OR 1, L_0x7fc03ee2bee0, L_0x7fc03ee2bff0, C4<0>, C4<0>;
L_0x7fc03ee2bee0 .functor AND 1, L_0x7fc03ee2b490, L_0x7fc03ee2c3f0, C4<1>, C4<1>;
L_0x7fc03ee2bff0 .functor AND 1, L_0x7fc03ee2c110, L_0x7fc03ee2c2b0, C4<1>, C4<1>;
v0x7fc03ee236f0_0 .net "a", 0 0, L_0x7fc03ee2c110;  1 drivers
v0x7fc03ee23780_0 .net "b", 0 0, L_0x7fc03ee2c2b0;  1 drivers
v0x7fc03ee23820_0 .net "cin", 0 0, L_0x7fc03ee2c3f0;  1 drivers
v0x7fc03ee238d0_0 .net "cout", 0 0, L_0x7fc03ee2bdf0;  1 drivers
v0x7fc03ee23970_0 .net "s", 0 0, L_0x7fc03ee2baa0;  1 drivers
v0x7fc03ee23a50_0 .net "w1", 0 0, L_0x7fc03ee2b490;  1 drivers
v0x7fc03ee23af0_0 .net "w2", 0 0, L_0x7fc03ee2bee0;  1 drivers
v0x7fc03ee23b90_0 .net "w3", 0 0, L_0x7fc03ee2bff0;  1 drivers
S_0x7fc03ee23cb0 .scope module, "a4" "full_adder" 5 30, 6 1 0, S_0x7fc03ee21a40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fc03ee29530 .functor XOR 1, L_0x7fc03ee2c830, L_0x7fc03ee2c350, C4<0>, C4<0>;
L_0x7fc03ee2bd00 .functor XOR 1, L_0x7fc03ee29530, L_0x7fc03ee2c980, C4<0>, C4<0>;
L_0x7fc03ee2c510 .functor OR 1, L_0x7fc03ee2c600, L_0x7fc03ee2c710, C4<0>, C4<0>;
L_0x7fc03ee2c600 .functor AND 1, L_0x7fc03ee29530, L_0x7fc03ee2c980, C4<1>, C4<1>;
L_0x7fc03ee2c710 .functor AND 1, L_0x7fc03ee2c830, L_0x7fc03ee2c350, C4<1>, C4<1>;
v0x7fc03ee23f20_0 .net "a", 0 0, L_0x7fc03ee2c830;  1 drivers
v0x7fc03ee23fb0_0 .net "b", 0 0, L_0x7fc03ee2c350;  1 drivers
v0x7fc03ee24050_0 .net "cin", 0 0, L_0x7fc03ee2c980;  1 drivers
v0x7fc03ee240e0_0 .net "cout", 0 0, L_0x7fc03ee2c510;  1 drivers
v0x7fc03ee24180_0 .net "s", 0 0, L_0x7fc03ee2bd00;  1 drivers
v0x7fc03ee24260_0 .net "w1", 0 0, L_0x7fc03ee29530;  1 drivers
v0x7fc03ee24300_0 .net "w2", 0 0, L_0x7fc03ee2c600;  1 drivers
v0x7fc03ee243a0_0 .net "w3", 0 0, L_0x7fc03ee2c710;  1 drivers
S_0x7fc03ee244c0 .scope module, "a5" "full_adder" 5 31, 6 1 0, S_0x7fc03ee21a40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fc03ee2cb60 .functor XOR 1, L_0x7fc03ee2cf10, L_0x7fc03ee2cfb0, C4<0>, C4<0>;
L_0x7fc03ee2c8d0 .functor XOR 1, L_0x7fc03ee2cb60, L_0x7fc03ee2d120, C4<0>, C4<0>;
L_0x7fc03ee2cc10 .functor OR 1, L_0x7fc03ee2cce0, L_0x7fc03ee2cdf0, C4<0>, C4<0>;
L_0x7fc03ee2cce0 .functor AND 1, L_0x7fc03ee2cb60, L_0x7fc03ee2d120, C4<1>, C4<1>;
L_0x7fc03ee2cdf0 .functor AND 1, L_0x7fc03ee2cf10, L_0x7fc03ee2cfb0, C4<1>, C4<1>;
v0x7fc03ee246f0_0 .net "a", 0 0, L_0x7fc03ee2cf10;  1 drivers
v0x7fc03ee24780_0 .net "b", 0 0, L_0x7fc03ee2cfb0;  1 drivers
v0x7fc03ee24820_0 .net "cin", 0 0, L_0x7fc03ee2d120;  1 drivers
v0x7fc03ee248d0_0 .net "cout", 0 0, L_0x7fc03ee2cc10;  1 drivers
v0x7fc03ee24970_0 .net "s", 0 0, L_0x7fc03ee2c8d0;  1 drivers
v0x7fc03ee24a50_0 .net "w1", 0 0, L_0x7fc03ee2cb60;  1 drivers
v0x7fc03ee24af0_0 .net "w2", 0 0, L_0x7fc03ee2cce0;  1 drivers
v0x7fc03ee24b90_0 .net "w3", 0 0, L_0x7fc03ee2cdf0;  1 drivers
S_0x7fc03ee24cb0 .scope module, "a6" "full_adder" 5 32, 6 1 0, S_0x7fc03ee21a40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fc03ee2d1c0 .functor XOR 1, L_0x7fc03ee2d930, L_0x7fc03ee2d9d0, C4<0>, C4<0>;
L_0x7fc03ee2cac0 .functor XOR 1, L_0x7fc03ee2d1c0, L_0x7fc03ee2d050, C4<0>, C4<0>;
L_0x7fc03ee2d290 .functor OR 1, L_0x7fc03ee2d380, L_0x7fc03ee2d490, C4<0>, C4<0>;
L_0x7fc03ee2d380 .functor AND 1, L_0x7fc03ee2d1c0, L_0x7fc03ee2d050, C4<1>, C4<1>;
L_0x7fc03ee2d490 .functor AND 1, L_0x7fc03ee2d930, L_0x7fc03ee2d9d0, C4<1>, C4<1>;
v0x7fc03ee24ee0_0 .net "a", 0 0, L_0x7fc03ee2d930;  1 drivers
v0x7fc03ee24f70_0 .net "b", 0 0, L_0x7fc03ee2d9d0;  1 drivers
v0x7fc03ee25010_0 .net "cin", 0 0, L_0x7fc03ee2d050;  1 drivers
v0x7fc03ee250c0_0 .net "cout", 0 0, L_0x7fc03ee2d290;  1 drivers
v0x7fc03ee25160_0 .net "s", 0 0, L_0x7fc03ee2cac0;  1 drivers
v0x7fc03ee25240_0 .net "w1", 0 0, L_0x7fc03ee2d1c0;  1 drivers
v0x7fc03ee252e0_0 .net "w2", 0 0, L_0x7fc03ee2d380;  1 drivers
v0x7fc03ee25380_0 .net "w3", 0 0, L_0x7fc03ee2d490;  1 drivers
S_0x7fc03ee254a0 .scope module, "a7" "full_adder" 5 33, 6 1 0, S_0x7fc03ee21a40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fc03ee2bbc0 .functor XOR 1, L_0x7fc03ee2e320, L_0x7fc03ee2e3c0, C4<0>, C4<0>;
L_0x7fc03ee2d850 .functor XOR 1, L_0x7fc03ee2bbc0, L_0x7fc03ee2e220, C4<0>, C4<0>;
L_0x7fc03ee2dc60 .functor OR 1, L_0x7fc03ee2dd10, L_0x7fc03ee2de00, C4<0>, C4<0>;
L_0x7fc03ee2dd10 .functor AND 1, L_0x7fc03ee2bbc0, L_0x7fc03ee2e220, C4<1>, C4<1>;
L_0x7fc03ee2de00 .functor AND 1, L_0x7fc03ee2e320, L_0x7fc03ee2e3c0, C4<1>, C4<1>;
v0x7fc03ee256d0_0 .net "a", 0 0, L_0x7fc03ee2e320;  1 drivers
v0x7fc03ee25760_0 .net "b", 0 0, L_0x7fc03ee2e3c0;  1 drivers
v0x7fc03ee25800_0 .net "cin", 0 0, L_0x7fc03ee2e220;  1 drivers
v0x7fc03ee258b0_0 .net "cout", 0 0, L_0x7fc03ee2dc60;  alias, 1 drivers
v0x7fc03ee25950_0 .net "s", 0 0, L_0x7fc03ee2d850;  1 drivers
v0x7fc03ee25a30_0 .net "w1", 0 0, L_0x7fc03ee2bbc0;  1 drivers
v0x7fc03ee25ad0_0 .net "w2", 0 0, L_0x7fc03ee2dd10;  1 drivers
v0x7fc03ee25b70_0 .net "w3", 0 0, L_0x7fc03ee2de00;  1 drivers
S_0x7fc03ee26ec0 .scope module, "alu_andornot" "andornot" 3 26, 7 13 0, S_0x7fc03ee114b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "s"
    .port_info 1 /INPUT 8 "a"
    .port_info 2 /INPUT 8 "b"
    .port_info 3 /INPUT 2 "ctrl"
v0x7fc03ee27140_0 .net "a", 7 0, v0x7fc03ee294a0_0;  alias, 1 drivers
v0x7fc03ee27200_0 .net "b", 7 0, v0x7fc03ee21930_0;  alias, 1 drivers
v0x7fc03ee272d0_0 .net "ctrl", 1 0, v0x7fc03ee27eb0_0;  alias, 1 drivers
v0x7fc03ee27370_0 .var "s", 7 0;
E_0x7fc03ee270f0 .event edge, v0x7fc03ee21930_0, v0x7fc03ee26990_0, v0x7fc03ee272d0_0;
S_0x7fc03ee27480 .scope module, "alu_compare" "compare" 3 25, 8 17 0, S_0x7fc03ee114b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "s"
    .port_info 1 /INPUT 8 "a"
    .port_info 2 /INPUT 8 "b"
    .port_info 3 /INPUT 4 "ctrl"
v0x7fc03ee276f0_0 .net/s "a", 7 0, v0x7fc03ee294a0_0;  alias, 1 drivers
v0x7fc03ee277e0_0 .net/s "b", 7 0, v0x7fc03ee21930_0;  alias, 1 drivers
v0x7fc03ee27880_0 .net "ctrl", 3 0, v0x7fc03ee28010_0;  alias, 1 drivers
o0x10fe53b08 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fc03ee27920_0 .net "overflow", 0 0, o0x10fe53b08;  0 drivers
v0x7fc03ee279c0_0 .var "s", 7 0;
E_0x7fc03ee27690 .event edge, v0x7fc03ee21930_0, v0x7fc03ee26990_0, v0x7fc03ee27880_0;
S_0x7fc03ee27af0 .scope module, "alu_control" "control" 3 29, 9 2 0, S_0x7fc03ee114b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "opcode"
    .port_info 1 /OUTPUT 4 "compare_ctrl"
    .port_info 2 /OUTPUT 2 "andornot_ctrl"
    .port_info 3 /OUTPUT 1 "addsub_ctrl"
    .port_info 4 /OUTPUT 2 "mux_ctrl"
    .port_info 5 /INPUT 1 "clk"
v0x7fc03ee27dd0_0 .var "addsub_ctrl", 0 0;
v0x7fc03ee27eb0_0 .var "andornot_ctrl", 1 0;
v0x7fc03ee27f40_0 .net "clk", 0 0, v0x7fc03ee29640_0;  alias, 1 drivers
v0x7fc03ee28010_0 .var "compare_ctrl", 3 0;
v0x7fc03ee280a0_0 .var "mux_ctrl", 1 0;
v0x7fc03ee28170_0 .net "opcode", 3 0, v0x7fc03ee29760_0;  alias, 1 drivers
E_0x7fc03ee27da0 .event edge, v0x7fc03ee21890_0;
S_0x7fc03ee282b0 .scope module, "alu_mux" "mux" 3 30, 10 11 0, S_0x7fc03ee114b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "s"
    .port_info 1 /INPUT 2 "ctrl"
    .port_info 2 /INPUT 8 "compare_in"
    .port_info 3 /INPUT 8 "andornot_in"
    .port_info 4 /INPUT 8 "addsub_in"
    .port_info 5 /INPUT 1 "overflow"
v0x7fc03ee28550_0 .net "addsub_in", 7 0, L_0x7fc03ee2df30;  alias, 1 drivers
v0x7fc03ee28610_0 .net "andornot_in", 7 0, v0x7fc03ee27370_0;  alias, 1 drivers
v0x7fc03ee286c0_0 .net "compare_in", 7 0, v0x7fc03ee279c0_0;  alias, 1 drivers
v0x7fc03ee28790_0 .net "ctrl", 1 0, v0x7fc03ee280a0_0;  alias, 1 drivers
v0x7fc03ee28840_0 .net "overflow", 0 0, L_0x7fc03ee2db70;  alias, 1 drivers
v0x7fc03ee28910_0 .var "s", 7 0;
E_0x7fc03ee284f0/0 .event edge, v0x7fc03ee26d20_0, v0x7fc03ee26db0_0, v0x7fc03ee27370_0, v0x7fc03ee279c0_0;
E_0x7fc03ee284f0/1 .event edge, v0x7fc03ee280a0_0;
E_0x7fc03ee284f0 .event/or E_0x7fc03ee284f0/0, E_0x7fc03ee284f0/1;
    .scope S_0x7fc03ee27480;
T_0 ;
    %wait E_0x7fc03ee27690;
    %load/vec4 v0x7fc03ee27880_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fc03ee279c0_0, 0, 8;
    %jmp T_0.11;
T_0.0 ;
    %load/vec4 v0x7fc03ee276f0_0;
    %store/vec4 v0x7fc03ee279c0_0, 0, 8;
    %jmp T_0.11;
T_0.1 ;
    %load/vec4 v0x7fc03ee276f0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7fc03ee279c0_0, 0, 8;
    %jmp T_0.11;
T_0.2 ;
    %load/vec4 v0x7fc03ee276f0_0;
    %subi 1, 0, 8;
    %store/vec4 v0x7fc03ee279c0_0, 0, 8;
    %jmp T_0.11;
T_0.3 ;
    %load/vec4 v0x7fc03ee276f0_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.12, 5;
    %load/vec4 v0x7fc03ee276f0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7fc03ee279c0_0, 0, 8;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0x7fc03ee276f0_0;
    %store/vec4 v0x7fc03ee279c0_0, 0, 8;
T_0.13 ;
    %jmp T_0.11;
T_0.4 ;
    %load/vec4 v0x7fc03ee276f0_0;
    %load/vec4 v0x7fc03ee277e0_0;
    %or;
    %inv;
    %store/vec4 v0x7fc03ee279c0_0, 0, 8;
    %jmp T_0.11;
T_0.5 ;
    %load/vec4 v0x7fc03ee276f0_0;
    %load/vec4 v0x7fc03ee277e0_0;
    %xor;
    %store/vec4 v0x7fc03ee279c0_0, 0, 8;
    %jmp T_0.11;
T_0.6 ;
    %load/vec4 v0x7fc03ee276f0_0;
    %load/vec4 v0x7fc03ee277e0_0;
    %xnor;
    %store/vec4 v0x7fc03ee279c0_0, 0, 8;
    %jmp T_0.11;
T_0.7 ;
    %load/vec4 v0x7fc03ee277e0_0;
    %load/vec4 v0x7fc03ee276f0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 8;
    %store/vec4 v0x7fc03ee279c0_0, 0, 8;
    %jmp T_0.11;
T_0.8 ;
    %load/vec4 v0x7fc03ee276f0_0;
    %load/vec4 v0x7fc03ee277e0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 8;
    %store/vec4 v0x7fc03ee279c0_0, 0, 8;
    %jmp T_0.11;
T_0.9 ;
    %load/vec4 v0x7fc03ee276f0_0;
    %load/vec4 v0x7fc03ee277e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 8;
    %store/vec4 v0x7fc03ee279c0_0, 0, 8;
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fc03ee26ec0;
T_1 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fc03ee27370_0, 0, 8;
    %end;
    .thread T_1;
    .scope S_0x7fc03ee26ec0;
T_2 ;
    %wait E_0x7fc03ee270f0;
    %load/vec4 v0x7fc03ee272d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fc03ee27370_0, 0, 8;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v0x7fc03ee27140_0;
    %load/vec4 v0x7fc03ee27200_0;
    %and;
    %store/vec4 v0x7fc03ee27370_0, 0, 8;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v0x7fc03ee27140_0;
    %load/vec4 v0x7fc03ee27200_0;
    %or;
    %store/vec4 v0x7fc03ee27370_0, 0, 8;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0x7fc03ee27140_0;
    %inv;
    %store/vec4 v0x7fc03ee27370_0, 0, 8;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0x7fc03ee27140_0;
    %load/vec4 v0x7fc03ee27200_0;
    %and;
    %inv;
    %store/vec4 v0x7fc03ee27370_0, 0, 8;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fc03ee27af0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc03ee28010_0, 0, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fc03ee27eb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc03ee27dd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc03ee280a0_0, 0, 2;
    %end;
    .thread T_3;
    .scope S_0x7fc03ee27af0;
T_4 ;
    %wait E_0x7fc03ee27da0;
    %load/vec4 v0x7fc03ee28170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %jmp T_4.16;
T_4.0 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fc03ee28010_0, 0;
    %jmp T_4.16;
T_4.1 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7fc03ee28010_0, 0;
    %jmp T_4.16;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc03ee27dd0_0, 0;
    %jmp T_4.16;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc03ee27dd0_0, 0;
    %jmp T_4.16;
T_4.4 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7fc03ee28010_0, 0;
    %jmp T_4.16;
T_4.5 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7fc03ee28010_0, 0;
    %jmp T_4.16;
T_4.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fc03ee27eb0_0, 0;
    %jmp T_4.16;
T_4.7 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fc03ee27eb0_0, 0;
    %jmp T_4.16;
T_4.8 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fc03ee27eb0_0, 0;
    %jmp T_4.16;
T_4.9 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7fc03ee28010_0, 0;
    %jmp T_4.16;
T_4.10 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7fc03ee28010_0, 0;
    %jmp T_4.16;
T_4.11 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7fc03ee28010_0, 0;
    %jmp T_4.16;
T_4.12 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x7fc03ee28010_0, 0;
    %jmp T_4.16;
T_4.13 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7fc03ee28010_0, 0;
    %jmp T_4.16;
T_4.14 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x7fc03ee28010_0, 0;
    %jmp T_4.16;
T_4.15 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fc03ee27eb0_0, 0;
    %jmp T_4.16;
T_4.16 ;
    %pop/vec4 1;
    %load/vec4 v0x7fc03ee28170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %jmp T_4.33;
T_4.17 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fc03ee280a0_0, 0;
    %jmp T_4.33;
T_4.18 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fc03ee280a0_0, 0;
    %jmp T_4.33;
T_4.19 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fc03ee280a0_0, 0;
    %jmp T_4.33;
T_4.20 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fc03ee280a0_0, 0;
    %jmp T_4.33;
T_4.21 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fc03ee280a0_0, 0;
    %jmp T_4.33;
T_4.22 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fc03ee280a0_0, 0;
    %jmp T_4.33;
T_4.23 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fc03ee280a0_0, 0;
    %jmp T_4.33;
T_4.24 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fc03ee280a0_0, 0;
    %jmp T_4.33;
T_4.25 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fc03ee280a0_0, 0;
    %jmp T_4.33;
T_4.26 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fc03ee280a0_0, 0;
    %jmp T_4.33;
T_4.27 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fc03ee280a0_0, 0;
    %jmp T_4.33;
T_4.28 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fc03ee280a0_0, 0;
    %jmp T_4.33;
T_4.29 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fc03ee280a0_0, 0;
    %jmp T_4.33;
T_4.30 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fc03ee280a0_0, 0;
    %jmp T_4.33;
T_4.31 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fc03ee280a0_0, 0;
    %jmp T_4.33;
T_4.32 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fc03ee280a0_0, 0;
    %jmp T_4.33;
T_4.33 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fc03ee282b0;
T_5 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fc03ee28910_0, 0, 8;
    %end;
    .thread T_5;
    .scope S_0x7fc03ee282b0;
T_6 ;
    %wait E_0x7fc03ee284f0;
    %load/vec4 v0x7fc03ee28790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fc03ee28910_0, 0;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v0x7fc03ee286c0_0;
    %assign/vec4 v0x7fc03ee28910_0, 0;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0x7fc03ee28610_0;
    %assign/vec4 v0x7fc03ee28910_0, 0;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0x7fc03ee28550_0;
    %assign/vec4 v0x7fc03ee28910_0, 0;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fc03ee11610;
T_7 ;
    %wait E_0x7fc03ee117c0;
    %load/vec4 v0x7fc03ee117f0_0;
    %assign/vec4 v0x7fc03ee21930_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fc03ee11350;
T_8 ;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x7fc03ee296d0_0, 0, 33;
T_8.0 ;
    %load/vec4 v0x7fc03ee296d0_0;
    %cmpi/u 270, 0, 33;
    %jmp/0xz T_8.1, 5;
    %delay 25, 0;
    %load/vec4 v0x7fc03ee29640_0;
    %inv;
    %store/vec4 v0x7fc03ee29640_0, 0, 1;
    %load/vec4 v0x7fc03ee296d0_0;
    %pushi/vec4 1, 0, 33;
    %add;
    %store/vec4 v0x7fc03ee296d0_0, 0, 33;
    %jmp T_8.0;
T_8.1 ;
    %vpi_call 2 14 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x7fc03ee11350;
T_9 ;
    %vpi_call 2 18 "$dumpfile", "PowerALU.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fc03ee114b0 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x7fc03ee296d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc03ee29640_0, 0;
    %delay 13, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 241, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 241, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 241, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 200, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 200, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 200, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 254, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 252, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 248, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 240, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 224, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 200, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 200, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 200, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 144, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 85, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 240, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 200, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 200, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 200, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 200, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 243, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 200, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 243, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 200, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %delay 50, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x7fc03ee29760_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7fc03ee294a0_0, 0;
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "PowerALU_Ryan_Thompson_tb.v";
    "PowerALU_Ryan_Thompson.v";
    "accumulator.v";
    "adder_subtractor.v";
    "full_adder.v";
    "andornot.v";
    "compare.v";
    "control.v";
    "mux.v";
