{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572044357953 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572044357954 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 25 19:59:17 2019 " "Processing started: Fri Oct 25 19:59:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572044357954 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572044357954 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Actividad2 -c Actividad2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Actividad2 -c Actividad2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572044357954 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572044358344 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572044358344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "A.v 1 1 " "Found 1 design units, including 1 entities, in source file A.v" { { "Info" "ISGN_ENTITY_NAME" "1 A " "Found entity 1: A" {  } { { "A.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Proyecto/A.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572044371583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572044371583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "B.v 1 1 " "Found 1 design units, including 1 entities, in source file B.v" { { "Info" "ISGN_ENTITY_NAME" "1 B " "Found entity 1: B" {  } { { "B.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Proyecto/B.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572044371584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572044371584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Demultiplexor.v 1 1 " "Found 1 design units, including 1 entities, in source file Demultiplexor.v" { { "Info" "ISGN_ENTITY_NAME" "1 demultiplexor " "Found entity 1: demultiplexor" {  } { { "Demultiplexor.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Proyecto/Demultiplexor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572044371585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572044371585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Contador.v 1 1 " "Found 1 design units, including 1 entities, in source file Contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "Contador.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Proyecto/Contador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572044371586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572044371586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Registro.v 1 1 " "Found 1 design units, including 1 entities, in source file Registro.v" { { "Info" "ISGN_ENTITY_NAME" "1 registro " "Found entity 1: registro" {  } { { "Registro.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Proyecto/Registro.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572044371586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572044371586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Demultiplexor_1linea.v 1 1 " "Found 1 design units, including 1 entities, in source file Demultiplexor_1linea.v" { { "Info" "ISGN_ENTITY_NAME" "1 demultiplexor_1linea " "Found entity 1: demultiplexor_1linea" {  } { { "Demultiplexor_1linea.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Proyecto/Demultiplexor_1linea.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572044371587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572044371587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplexor.v 1 1 " "Found 1 design units, including 1 entities, in source file Multiplexor.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexor " "Found entity 1: multiplexor" {  } { { "Multiplexor.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Proyecto/Multiplexor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572044371587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572044371587 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "salida Multiplexor.v(18) " "Verilog HDL Procedural Assignment error at Multiplexor.v(18): object \"salida\" on left-hand side of assignment must have a variable data type" {  } { { "Multiplexor.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Proyecto/Multiplexor.v" 18 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1572044371589 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "salida Multiplexor.v(19) " "Verilog HDL Procedural Assignment error at Multiplexor.v(19): object \"salida\" on left-hand side of assignment must have a variable data type" {  } { { "Multiplexor.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Proyecto/Multiplexor.v" 19 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1572044371589 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "salida Multiplexor.v(20) " "Verilog HDL Procedural Assignment error at Multiplexor.v(20): object \"salida\" on left-hand side of assignment must have a variable data type" {  } { { "Multiplexor.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Proyecto/Multiplexor.v" 20 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1572044371589 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "salida Multiplexor.v(21) " "Verilog HDL Procedural Assignment error at Multiplexor.v(21): object \"salida\" on left-hand side of assignment must have a variable data type" {  } { { "Multiplexor.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Proyecto/Multiplexor.v" 21 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1572044371589 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "salida Multiplexor.v(22) " "Verilog HDL Procedural Assignment error at Multiplexor.v(22): object \"salida\" on left-hand side of assignment must have a variable data type" {  } { { "Multiplexor.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Proyecto/Multiplexor.v" 22 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1572044371589 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "salida Multiplexor.v(23) " "Verilog HDL Procedural Assignment error at Multiplexor.v(23): object \"salida\" on left-hand side of assignment must have a variable data type" {  } { { "Multiplexor.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Proyecto/Multiplexor.v" 23 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1572044371589 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "salida Multiplexor.v(24) " "Verilog HDL Procedural Assignment error at Multiplexor.v(24): object \"salida\" on left-hand side of assignment must have a variable data type" {  } { { "Multiplexor.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Proyecto/Multiplexor.v" 24 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1572044371589 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "salida Multiplexor.v(25) " "Verilog HDL Procedural Assignment error at Multiplexor.v(25): object \"salida\" on left-hand side of assignment must have a variable data type" {  } { { "Multiplexor.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Proyecto/Multiplexor.v" 25 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1572044371589 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "918 " "Peak virtual memory: 918 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572044371646 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 25 19:59:31 2019 " "Processing ended: Fri Oct 25 19:59:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572044371646 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572044371646 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572044371646 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572044371646 ""}
