Classic Timing Analyzer report for Reg
Fri Sep 29 13:05:59 2017
Quartus II Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. Clock Hold: 'CLK'
  8. tsu
  9. tco
 10. tpd
 11. th
 12. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                 ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------+----------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From     ; To       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------+----------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 2.721 ns                         ; D1       ; inst15~1 ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 13.177 ns                        ; inst17   ; Q1       ; CLK        ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 13.114 ns                        ; CLK      ; nQ1      ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 0.143 ns                         ; D0       ; inst9~1  ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A                                      ; None          ; 313.28 MHz ( period = 3.192 ns ) ; inst9~1  ; inst12   ; CLK        ; CLK      ; 0            ;
; Clock Hold: 'CLK'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; inst27~1 ; inst30   ; CLK        ; CLK      ; 3            ;
; Total number of failed paths ;                                          ;               ;                                  ;          ;          ;            ;          ; 3            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------+----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP1C3T100A8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; -40                ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 125                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                       ;
+-------+----------------------------------+----------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From     ; To     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+----------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 313.28 MHz ( period = 3.192 ns ) ; inst9~1  ; inst12 ; CLK        ; CLK      ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; 354.86 MHz ( period = 2.818 ns ) ; inst21~1 ; inst23 ; CLK        ; CLK      ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; 354.86 MHz ( period = 2.818 ns ) ; inst15~1 ; inst17 ; CLK        ; CLK      ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; 355.11 MHz ( period = 2.816 ns ) ; inst27~1 ; inst30 ; CLK        ; CLK      ; None                        ; None                      ; 0.454 ns                ;
+-------+----------------------------------+----------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK'                                                                                                                                                         ;
+------------------------------------------+----------+--------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From     ; To     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------+--------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; inst27~1 ; inst30 ; CLK        ; CLK      ; None                       ; None                       ; 0.454 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst21~1 ; inst23 ; CLK        ; CLK      ; None                       ; None                       ; 0.454 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst15~1 ; inst17 ; CLK        ; CLK      ; None                       ; None                       ; 0.454 ns                 ;
+------------------------------------------+----------+--------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------+
; tsu                                                            ;
+-------+--------------+------------+------+----------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To       ; To Clock ;
+-------+--------------+------------+------+----------+----------+
; N/A   ; None         ; 2.721 ns   ; D1   ; inst15~1 ; CLK      ;
; N/A   ; None         ; 1.397 ns   ; D2   ; inst21~1 ; CLK      ;
; N/A   ; None         ; 1.352 ns   ; D3   ; inst27~1 ; CLK      ;
; N/A   ; None         ; 1.004 ns   ; D0   ; inst9~1  ; CLK      ;
+-------+--------------+------------+------+----------+----------+


+-----------------------------------------------------------------+
; tco                                                             ;
+-------+--------------+------------+----------+-----+------------+
; Slack ; Required tco ; Actual tco ; From     ; To  ; From Clock ;
+-------+--------------+------------+----------+-----+------------+
; N/A   ; None         ; 13.177 ns  ; inst17   ; Q1  ; CLK        ;
; N/A   ; None         ; 12.441 ns  ; inst23   ; nQ2 ; CLK        ;
; N/A   ; None         ; 12.440 ns  ; inst12   ; Q0  ; CLK        ;
; N/A   ; None         ; 12.426 ns  ; inst30   ; nQ3 ; CLK        ;
; N/A   ; None         ; 12.301 ns  ; inst30   ; Q3  ; CLK        ;
; N/A   ; None         ; 12.152 ns  ; inst21~1 ; nQ2 ; CLK        ;
; N/A   ; None         ; 12.136 ns  ; inst27~1 ; nQ3 ; CLK        ;
; N/A   ; None         ; 12.070 ns  ; inst9~1  ; nQ0 ; CLK        ;
; N/A   ; None         ; 11.939 ns  ; inst23   ; Q2  ; CLK        ;
; N/A   ; None         ; 11.826 ns  ; inst17   ; nQ1 ; CLK        ;
; N/A   ; None         ; 11.761 ns  ; inst12   ; nQ0 ; CLK        ;
; N/A   ; None         ; 11.537 ns  ; inst15~1 ; nQ1 ; CLK        ;
+-------+--------------+------------+----------+-----+------------+


+----------------------------------------------------------+
; tpd                                                      ;
+-------+-------------------+-----------------+------+-----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To  ;
+-------+-------------------+-----------------+------+-----+
; N/A   ; None              ; 13.114 ns       ; CLK  ; nQ1 ;
; N/A   ; None              ; 12.768 ns       ; CLK  ; nQ2 ;
; N/A   ; None              ; 12.389 ns       ; CLK  ; nQ3 ;
; N/A   ; None              ; 11.719 ns       ; CLK  ; nQ0 ;
+-------+-------------------+-----------------+------+-----+


+----------------------------------------------------------------------+
; th                                                                   ;
+---------------+-------------+-----------+------+----------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To       ; To Clock ;
+---------------+-------------+-----------+------+----------+----------+
; N/A           ; None        ; 0.143 ns  ; D0   ; inst9~1  ; CLK      ;
; N/A           ; None        ; -0.496 ns ; D3   ; inst27~1 ; CLK      ;
; N/A           ; None        ; -0.541 ns ; D2   ; inst21~1 ; CLK      ;
; N/A           ; None        ; -1.865 ns ; D1   ; inst15~1 ; CLK      ;
+---------------+-------------+-----------+------+----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version
    Info: Processing started: Fri Sep 29 13:05:59 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Reg -c Reg --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "inst27~1" is a latch
    Warning: Node "inst30" is a latch
    Warning: Node "inst21~1" is a latch
    Warning: Node "inst23" is a latch
    Warning: Node "inst15~1" is a latch
    Warning: Node "inst17" is a latch
    Warning: Node "inst9~1" is a latch
    Warning: Node "inst12" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is a latch enable. Will not compute fmax for this pin.
Info: Clock "CLK" has Internal fmax of 313.28 MHz between source register "inst9~1" and destination register "inst12" (period= 3.192 ns)
    Info: + Longest register to register delay is 0.454 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y3_N4; Fanout = 2; REG Node = 'inst9~1'
        Info: 2: + IC(0.340 ns) + CELL(0.114 ns) = 0.454 ns; Loc. = LC_X7_Y3_N5; Fanout = 2; REG Node = 'inst12'
        Info: Total cell delay = 0.114 ns ( 25.11 % )
        Info: Total interconnect delay = 0.340 ns ( 74.89 % )
    Info: - Smallest clock skew is 0.002 ns
        Info: + Shortest clock path from clock "CLK" to destination register is 7.435 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_25; Fanout = 12; CLK Node = 'CLK'
            Info: 2: + IC(5.674 ns) + CELL(0.292 ns) = 7.435 ns; Loc. = LC_X7_Y3_N5; Fanout = 2; REG Node = 'inst12'
            Info: Total cell delay = 1.761 ns ( 23.69 % )
            Info: Total interconnect delay = 5.674 ns ( 76.31 % )
        Info: - Longest clock path from clock "CLK" to source register is 7.433 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_25; Fanout = 12; CLK Node = 'CLK'
            Info: 2: + IC(5.672 ns) + CELL(0.292 ns) = 7.433 ns; Loc. = LC_X7_Y3_N4; Fanout = 2; REG Node = 'inst9~1'
            Info: Total cell delay = 1.761 ns ( 23.69 % )
            Info: Total interconnect delay = 5.672 ns ( 76.31 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.144 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock "CLK" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "inst27~1" and destination pin or register "inst30" for clock "CLK" (Hold time is 34 ps)
    Info: + Largest clock skew is 0.488 ns
        Info: + Longest clock path from clock "CLK" to destination register is 7.720 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_25; Fanout = 12; CLK Node = 'CLK'
            Info: 2: + IC(5.661 ns) + CELL(0.590 ns) = 7.720 ns; Loc. = LC_X6_Y5_N5; Fanout = 2; REG Node = 'inst30'
            Info: Total cell delay = 2.059 ns ( 26.67 % )
            Info: Total interconnect delay = 5.661 ns ( 73.33 % )
        Info: - Shortest clock path from clock "CLK" to source register is 7.232 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_25; Fanout = 12; CLK Node = 'CLK'
            Info: 2: + IC(5.649 ns) + CELL(0.114 ns) = 7.232 ns; Loc. = LC_X6_Y5_N4; Fanout = 2; REG Node = 'inst27~1'
            Info: Total cell delay = 1.583 ns ( 21.89 % )
            Info: Total interconnect delay = 5.649 ns ( 78.11 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 0.454 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y5_N4; Fanout = 2; REG Node = 'inst27~1'
        Info: 2: + IC(0.340 ns) + CELL(0.114 ns) = 0.454 ns; Loc. = LC_X6_Y5_N5; Fanout = 2; REG Node = 'inst30'
        Info: Total cell delay = 0.114 ns ( 25.11 % )
        Info: Total interconnect delay = 0.340 ns ( 74.89 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "inst15~1" (data pin = "D1", clock pin = "CLK") is 2.721 ns
    Info: + Longest pin to register delay is 9.157 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_23; Fanout = 1; PIN Node = 'D1'
        Info: 2: + IC(7.246 ns) + CELL(0.442 ns) = 9.157 ns; Loc. = LC_X21_Y10_N4; Fanout = 2; REG Node = 'inst15~1'
        Info: Total cell delay = 1.911 ns ( 20.87 % )
        Info: Total interconnect delay = 7.246 ns ( 79.13 % )
    Info: + Micro setup delay of destination is 0.856 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 7.292 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_25; Fanout = 12; CLK Node = 'CLK'
        Info: 2: + IC(5.709 ns) + CELL(0.114 ns) = 7.292 ns; Loc. = LC_X21_Y10_N4; Fanout = 2; REG Node = 'inst15~1'
        Info: Total cell delay = 1.583 ns ( 21.71 % )
        Info: Total interconnect delay = 5.709 ns ( 78.29 % )
Info: tco from clock "CLK" to destination pin "Q1" through register "inst17" is 13.177 ns
    Info: + Longest clock path from clock "CLK" to source register is 7.779 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_25; Fanout = 12; CLK Node = 'CLK'
        Info: 2: + IC(5.720 ns) + CELL(0.590 ns) = 7.779 ns; Loc. = LC_X21_Y10_N5; Fanout = 2; REG Node = 'inst17'
        Info: Total cell delay = 2.059 ns ( 26.47 % )
        Info: Total interconnect delay = 5.720 ns ( 73.53 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 5.398 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y10_N5; Fanout = 2; REG Node = 'inst17'
        Info: 2: + IC(3.274 ns) + CELL(2.124 ns) = 5.398 ns; Loc. = PIN_1; Fanout = 0; PIN Node = 'Q1'
        Info: Total cell delay = 2.124 ns ( 39.35 % )
        Info: Total interconnect delay = 3.274 ns ( 60.65 % )
Info: Longest tpd from source pin "CLK" to destination pin "nQ1" is 13.114 ns
    Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_25; Fanout = 12; CLK Node = 'CLK'
    Info: 2: + IC(7.701 ns) + CELL(0.442 ns) = 9.612 ns; Loc. = LC_X21_Y10_N2; Fanout = 1; COMB Node = 'inst18~0'
    Info: 3: + IC(1.394 ns) + CELL(2.108 ns) = 13.114 ns; Loc. = PIN_78; Fanout = 0; PIN Node = 'nQ1'
    Info: Total cell delay = 4.019 ns ( 30.65 % )
    Info: Total interconnect delay = 9.095 ns ( 69.35 % )
Info: th for register "inst9~1" (data pin = "D0", clock pin = "CLK") is 0.143 ns
    Info: + Longest clock path from clock "CLK" to destination register is 7.433 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_25; Fanout = 12; CLK Node = 'CLK'
        Info: 2: + IC(5.672 ns) + CELL(0.292 ns) = 7.433 ns; Loc. = LC_X7_Y3_N4; Fanout = 2; REG Node = 'inst9~1'
        Info: Total cell delay = 1.761 ns ( 23.69 % )
        Info: Total interconnect delay = 5.672 ns ( 76.31 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 7.290 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_24; Fanout = 1; PIN Node = 'D0'
        Info: 2: + IC(5.707 ns) + CELL(0.114 ns) = 7.290 ns; Loc. = LC_X7_Y3_N4; Fanout = 2; REG Node = 'inst9~1'
        Info: Total cell delay = 1.583 ns ( 21.71 % )
        Info: Total interconnect delay = 5.707 ns ( 78.29 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 170 megabytes
    Info: Processing ended: Fri Sep 29 13:05:59 2017
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


