;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* d */
d__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
d__0__MASK EQU 0x80
d__0__PC EQU CYREG_PRT3_PC7
d__0__PORT EQU 3
d__0__SHIFT EQU 7
d__1__INTTYPE EQU CYREG_PICU3_INTTYPE6
d__1__MASK EQU 0x40
d__1__PC EQU CYREG_PRT3_PC6
d__1__PORT EQU 3
d__1__SHIFT EQU 6
d__2__INTTYPE EQU CYREG_PICU3_INTTYPE5
d__2__MASK EQU 0x20
d__2__PC EQU CYREG_PRT3_PC5
d__2__PORT EQU 3
d__2__SHIFT EQU 5
d__3__INTTYPE EQU CYREG_PICU3_INTTYPE4
d__3__MASK EQU 0x10
d__3__PC EQU CYREG_PRT3_PC4
d__3__PORT EQU 3
d__3__SHIFT EQU 4
d__4__INTTYPE EQU CYREG_PICU3_INTTYPE3
d__4__MASK EQU 0x08
d__4__PC EQU CYREG_PRT3_PC3
d__4__PORT EQU 3
d__4__SHIFT EQU 3
d__5__INTTYPE EQU CYREG_PICU3_INTTYPE2
d__5__MASK EQU 0x04
d__5__PC EQU CYREG_PRT3_PC2
d__5__PORT EQU 3
d__5__SHIFT EQU 2
d__6__INTTYPE EQU CYREG_PICU3_INTTYPE1
d__6__MASK EQU 0x02
d__6__PC EQU CYREG_PRT3_PC1
d__6__PORT EQU 3
d__6__SHIFT EQU 1
d__7__INTTYPE EQU CYREG_PICU3_INTTYPE0
d__7__MASK EQU 0x01
d__7__PC EQU CYREG_PRT3_PC0
d__7__PORT EQU 3
d__7__SHIFT EQU 0
d__AG EQU CYREG_PRT3_AG
d__AMUX EQU CYREG_PRT3_AMUX
d__BIE EQU CYREG_PRT3_BIE
d__BIT_MASK EQU CYREG_PRT3_BIT_MASK
d__BYP EQU CYREG_PRT3_BYP
d__CTL EQU CYREG_PRT3_CTL
d__DM0 EQU CYREG_PRT3_DM0
d__DM1 EQU CYREG_PRT3_DM1
d__DM2 EQU CYREG_PRT3_DM2
d__DR EQU CYREG_PRT3_DR
d__INP_DIS EQU CYREG_PRT3_INP_DIS
d__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
d__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
d__LCD_EN EQU CYREG_PRT3_LCD_EN
d__PORT EQU 3
d__PRT EQU CYREG_PRT3_PRT
d__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
d__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
d__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
d__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
d__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
d__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
d__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
d__PS EQU CYREG_PRT3_PS
d__SLW EQU CYREG_PRT3_SLW

/* NCS */
NCS__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
NCS__0__MASK EQU 0x10
NCS__0__PC EQU CYREG_PRT12_PC4
NCS__0__PORT EQU 12
NCS__0__SHIFT EQU 4
NCS__AG EQU CYREG_PRT12_AG
NCS__BIE EQU CYREG_PRT12_BIE
NCS__BIT_MASK EQU CYREG_PRT12_BIT_MASK
NCS__BYP EQU CYREG_PRT12_BYP
NCS__DM0 EQU CYREG_PRT12_DM0
NCS__DM1 EQU CYREG_PRT12_DM1
NCS__DM2 EQU CYREG_PRT12_DM2
NCS__DR EQU CYREG_PRT12_DR
NCS__INP_DIS EQU CYREG_PRT12_INP_DIS
NCS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
NCS__MASK EQU 0x10
NCS__PORT EQU 12
NCS__PRT EQU CYREG_PRT12_PRT
NCS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
NCS__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
NCS__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
NCS__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
NCS__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
NCS__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
NCS__PS EQU CYREG_PRT12_PS
NCS__SHIFT EQU 4
NCS__SIO_CFG EQU CYREG_PRT12_SIO_CFG
NCS__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
NCS__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
NCS__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
NCS__SLW EQU CYREG_PRT12_SLW

/* NRD */
NRD__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
NRD__0__MASK EQU 0x40
NRD__0__PC EQU CYREG_PRT2_PC6
NRD__0__PORT EQU 2
NRD__0__SHIFT EQU 6
NRD__AG EQU CYREG_PRT2_AG
NRD__AMUX EQU CYREG_PRT2_AMUX
NRD__BIE EQU CYREG_PRT2_BIE
NRD__BIT_MASK EQU CYREG_PRT2_BIT_MASK
NRD__BYP EQU CYREG_PRT2_BYP
NRD__CTL EQU CYREG_PRT2_CTL
NRD__DM0 EQU CYREG_PRT2_DM0
NRD__DM1 EQU CYREG_PRT2_DM1
NRD__DM2 EQU CYREG_PRT2_DM2
NRD__DR EQU CYREG_PRT2_DR
NRD__INP_DIS EQU CYREG_PRT2_INP_DIS
NRD__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
NRD__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
NRD__LCD_EN EQU CYREG_PRT2_LCD_EN
NRD__MASK EQU 0x40
NRD__PORT EQU 2
NRD__PRT EQU CYREG_PRT2_PRT
NRD__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
NRD__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
NRD__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
NRD__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
NRD__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
NRD__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
NRD__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
NRD__PS EQU CYREG_PRT2_PS
NRD__SHIFT EQU 6
NRD__SLW EQU CYREG_PRT2_SLW

/* NWR */
NWR__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
NWR__0__MASK EQU 0x20
NWR__0__PC EQU CYREG_PRT12_PC5
NWR__0__PORT EQU 12
NWR__0__SHIFT EQU 5
NWR__AG EQU CYREG_PRT12_AG
NWR__BIE EQU CYREG_PRT12_BIE
NWR__BIT_MASK EQU CYREG_PRT12_BIT_MASK
NWR__BYP EQU CYREG_PRT12_BYP
NWR__DM0 EQU CYREG_PRT12_DM0
NWR__DM1 EQU CYREG_PRT12_DM1
NWR__DM2 EQU CYREG_PRT12_DM2
NWR__DR EQU CYREG_PRT12_DR
NWR__INP_DIS EQU CYREG_PRT12_INP_DIS
NWR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
NWR__MASK EQU 0x20
NWR__PORT EQU 12
NWR__PRT EQU CYREG_PRT12_PRT
NWR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
NWR__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
NWR__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
NWR__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
NWR__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
NWR__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
NWR__PS EQU CYREG_PRT12_PS
NWR__SHIFT EQU 5
NWR__SIO_CFG EQU CYREG_PRT12_SIO_CFG
NWR__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
NWR__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
NWR__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
NWR__SLW EQU CYREG_PRT12_SLW

/* D_CX */
D_CX__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
D_CX__0__MASK EQU 0x80
D_CX__0__PC EQU CYREG_PRT2_PC7
D_CX__0__PORT EQU 2
D_CX__0__SHIFT EQU 7
D_CX__AG EQU CYREG_PRT2_AG
D_CX__AMUX EQU CYREG_PRT2_AMUX
D_CX__BIE EQU CYREG_PRT2_BIE
D_CX__BIT_MASK EQU CYREG_PRT2_BIT_MASK
D_CX__BYP EQU CYREG_PRT2_BYP
D_CX__CTL EQU CYREG_PRT2_CTL
D_CX__DM0 EQU CYREG_PRT2_DM0
D_CX__DM1 EQU CYREG_PRT2_DM1
D_CX__DM2 EQU CYREG_PRT2_DM2
D_CX__DR EQU CYREG_PRT2_DR
D_CX__INP_DIS EQU CYREG_PRT2_INP_DIS
D_CX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
D_CX__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
D_CX__LCD_EN EQU CYREG_PRT2_LCD_EN
D_CX__MASK EQU 0x80
D_CX__PORT EQU 2
D_CX__PRT EQU CYREG_PRT2_PRT
D_CX__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
D_CX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
D_CX__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
D_CX__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
D_CX__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
D_CX__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
D_CX__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
D_CX__PS EQU CYREG_PRT2_PS
D_CX__SHIFT EQU 7
D_CX__SLW EQU CYREG_PRT2_SLW

/* SCL_1 */
SCL_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
SCL_1__0__MASK EQU 0x01
SCL_1__0__PC EQU CYREG_PRT12_PC0
SCL_1__0__PORT EQU 12
SCL_1__0__SHIFT EQU 0
SCL_1__AG EQU CYREG_PRT12_AG
SCL_1__BIE EQU CYREG_PRT12_BIE
SCL_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCL_1__BYP EQU CYREG_PRT12_BYP
SCL_1__DM0 EQU CYREG_PRT12_DM0
SCL_1__DM1 EQU CYREG_PRT12_DM1
SCL_1__DM2 EQU CYREG_PRT12_DM2
SCL_1__DR EQU CYREG_PRT12_DR
SCL_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SCL_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCL_1__MASK EQU 0x01
SCL_1__PORT EQU 12
SCL_1__PRT EQU CYREG_PRT12_PRT
SCL_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCL_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCL_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCL_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCL_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCL_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCL_1__PS EQU CYREG_PRT12_PS
SCL_1__SHIFT EQU 0
SCL_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCL_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCL_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCL_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCL_1__SLW EQU CYREG_PRT12_SLW

/* SDA_1 */
SDA_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
SDA_1__0__MASK EQU 0x02
SDA_1__0__PC EQU CYREG_PRT12_PC1
SDA_1__0__PORT EQU 12
SDA_1__0__SHIFT EQU 1
SDA_1__AG EQU CYREG_PRT12_AG
SDA_1__BIE EQU CYREG_PRT12_BIE
SDA_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDA_1__BYP EQU CYREG_PRT12_BYP
SDA_1__DM0 EQU CYREG_PRT12_DM0
SDA_1__DM1 EQU CYREG_PRT12_DM1
SDA_1__DM2 EQU CYREG_PRT12_DM2
SDA_1__DR EQU CYREG_PRT12_DR
SDA_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SDA_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDA_1__MASK EQU 0x02
SDA_1__PORT EQU 12
SDA_1__PRT EQU CYREG_PRT12_PRT
SDA_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDA_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDA_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDA_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDA_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDA_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDA_1__PS EQU CYREG_PRT12_PS
SDA_1__SHIFT EQU 1
SDA_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDA_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDA_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDA_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDA_1__SLW EQU CYREG_PRT12_SLW

/* CLOCK1 */
CLOCK1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
CLOCK1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
CLOCK1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
CLOCK1__CFG2_SRC_SEL_MASK EQU 0x07
CLOCK1__INDEX EQU 0x00
CLOCK1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CLOCK1__PM_ACT_MSK EQU 0x01
CLOCK1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CLOCK1__PM_STBY_MSK EQU 0x01

/* I2C_MASTER */
I2C_MASTER_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_MASTER_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_MASTER_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_MASTER_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_MASTER_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_MASTER_I2C_FF__D EQU CYREG_I2C_D
I2C_MASTER_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_MASTER_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_MASTER_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_MASTER_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_MASTER_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_MASTER_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_MASTER_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_MASTER_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_MASTER_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_MASTER_I2C_FF__XCFG EQU CYREG_I2C_XCFG
I2C_MASTER_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_MASTER_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_MASTER_I2C_IRQ__INTC_MASK EQU 0x8000
I2C_MASTER_I2C_IRQ__INTC_NUMBER EQU 15
I2C_MASTER_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_MASTER_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_MASTER_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_MASTER_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* BACKLIGHT_CTL */
BACKLIGHT_CTL__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
BACKLIGHT_CTL__0__MASK EQU 0x40
BACKLIGHT_CTL__0__PC EQU CYREG_PRT12_PC6
BACKLIGHT_CTL__0__PORT EQU 12
BACKLIGHT_CTL__0__SHIFT EQU 6
BACKLIGHT_CTL__AG EQU CYREG_PRT12_AG
BACKLIGHT_CTL__BIE EQU CYREG_PRT12_BIE
BACKLIGHT_CTL__BIT_MASK EQU CYREG_PRT12_BIT_MASK
BACKLIGHT_CTL__BYP EQU CYREG_PRT12_BYP
BACKLIGHT_CTL__DM0 EQU CYREG_PRT12_DM0
BACKLIGHT_CTL__DM1 EQU CYREG_PRT12_DM1
BACKLIGHT_CTL__DM2 EQU CYREG_PRT12_DM2
BACKLIGHT_CTL__DR EQU CYREG_PRT12_DR
BACKLIGHT_CTL__INP_DIS EQU CYREG_PRT12_INP_DIS
BACKLIGHT_CTL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
BACKLIGHT_CTL__MASK EQU 0x40
BACKLIGHT_CTL__PORT EQU 12
BACKLIGHT_CTL__PRT EQU CYREG_PRT12_PRT
BACKLIGHT_CTL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
BACKLIGHT_CTL__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
BACKLIGHT_CTL__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
BACKLIGHT_CTL__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
BACKLIGHT_CTL__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
BACKLIGHT_CTL__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
BACKLIGHT_CTL__PS EQU CYREG_PRT12_PS
BACKLIGHT_CTL__SHIFT EQU 6
BACKLIGHT_CTL__SIO_CFG EQU CYREG_PRT12_SIO_CFG
BACKLIGHT_CTL__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
BACKLIGHT_CTL__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
BACKLIGHT_CTL__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
BACKLIGHT_CTL__SLW EQU CYREG_PRT12_SLW

/* DISP_TICK_ISR */
DISP_TICK_ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
DISP_TICK_ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
DISP_TICK_ISR__INTC_MASK EQU 0x20000
DISP_TICK_ISR__INTC_NUMBER EQU 17
DISP_TICK_ISR__INTC_PRIOR_NUM EQU 7
DISP_TICK_ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_17
DISP_TICK_ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
DISP_TICK_ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* LCD_INTERFACE */
LCD_INTERFACE_GraphLcd8_Lsb__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
LCD_INTERFACE_GraphLcd8_Lsb__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
LCD_INTERFACE_GraphLcd8_Lsb__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
LCD_INTERFACE_GraphLcd8_Lsb__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
LCD_INTERFACE_GraphLcd8_Lsb__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
LCD_INTERFACE_GraphLcd8_Lsb__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
LCD_INTERFACE_GraphLcd8_Lsb__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
LCD_INTERFACE_GraphLcd8_Lsb__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
LCD_INTERFACE_GraphLcd8_Lsb__A0_REG EQU CYREG_B1_UDB06_A0
LCD_INTERFACE_GraphLcd8_Lsb__A1_REG EQU CYREG_B1_UDB06_A1
LCD_INTERFACE_GraphLcd8_Lsb__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
LCD_INTERFACE_GraphLcd8_Lsb__D0_REG EQU CYREG_B1_UDB06_D0
LCD_INTERFACE_GraphLcd8_Lsb__D1_REG EQU CYREG_B1_UDB06_D1
LCD_INTERFACE_GraphLcd8_Lsb__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
LCD_INTERFACE_GraphLcd8_Lsb__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
LCD_INTERFACE_GraphLcd8_Lsb__F0_REG EQU CYREG_B1_UDB06_F0
LCD_INTERFACE_GraphLcd8_Lsb__F1_REG EQU CYREG_B1_UDB06_F1
LCD_INTERFACE_GraphLcd8_Lsb__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
LCD_INTERFACE_GraphLcd8_Lsb__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
LCD_INTERFACE_GraphLcd8_Lsb_PO__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
LCD_INTERFACE_GraphLcd8_Lsb_PO__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
LCD_INTERFACE_GraphLcd8_Lsb_PO__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
LCD_INTERFACE_GraphLcd8_Lsb_PO__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
LCD_INTERFACE_GraphLcd8_Lsb_PO__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
LCD_INTERFACE_GraphLcd8_Lsb_PO__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
LCD_INTERFACE_GraphLcd8_Lsb_PO__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
LCD_INTERFACE_GraphLcd8_Lsb_PO__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
LCD_INTERFACE_GraphLcd8_Lsb_PO__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
LCD_INTERFACE_GraphLcd8_Lsb_PO__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
LCD_INTERFACE_GraphLcd8_Lsb_PO__CONTROL_REG EQU CYREG_B1_UDB06_CTL
LCD_INTERFACE_GraphLcd8_Lsb_PO__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
LCD_INTERFACE_GraphLcd8_Lsb_PO__COUNT_REG EQU CYREG_B1_UDB06_CTL
LCD_INTERFACE_GraphLcd8_Lsb_PO__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
LCD_INTERFACE_GraphLcd8_Lsb_PO__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
LCD_INTERFACE_GraphLcd8_Lsb_PO__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
LCD_INTERFACE_GraphLcd8_Lsb_PO__PERIOD_REG EQU CYREG_B1_UDB06_MSK
LCD_INTERFACE_LsbReg__0__MASK EQU 0x01
LCD_INTERFACE_LsbReg__0__POS EQU 0
LCD_INTERFACE_LsbReg__1__MASK EQU 0x02
LCD_INTERFACE_LsbReg__1__POS EQU 1
LCD_INTERFACE_LsbReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
LCD_INTERFACE_LsbReg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
LCD_INTERFACE_LsbReg__2__MASK EQU 0x04
LCD_INTERFACE_LsbReg__2__POS EQU 2
LCD_INTERFACE_LsbReg__3__MASK EQU 0x08
LCD_INTERFACE_LsbReg__3__POS EQU 3
LCD_INTERFACE_LsbReg__4__MASK EQU 0x10
LCD_INTERFACE_LsbReg__4__POS EQU 4
LCD_INTERFACE_LsbReg__5__MASK EQU 0x20
LCD_INTERFACE_LsbReg__5__POS EQU 5
LCD_INTERFACE_LsbReg__6__MASK EQU 0x40
LCD_INTERFACE_LsbReg__6__POS EQU 6
LCD_INTERFACE_LsbReg__7__MASK EQU 0x80
LCD_INTERFACE_LsbReg__7__POS EQU 7
LCD_INTERFACE_LsbReg__MASK EQU 0xFF
LCD_INTERFACE_LsbReg__MASK_REG EQU CYREG_B1_UDB06_MSK
LCD_INTERFACE_LsbReg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
LCD_INTERFACE_LsbReg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
LCD_INTERFACE_LsbReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
LCD_INTERFACE_LsbReg__STATUS_CNT_REG EQU CYREG_B1_UDB06_ST_CTL
LCD_INTERFACE_LsbReg__STATUS_CONTROL_REG EQU CYREG_B1_UDB06_ST_CTL
LCD_INTERFACE_LsbReg__STATUS_REG EQU CYREG_B1_UDB06_ST
LCD_INTERFACE_StsReg__0__MASK EQU 0x01
LCD_INTERFACE_StsReg__0__POS EQU 0
LCD_INTERFACE_StsReg__1__MASK EQU 0x02
LCD_INTERFACE_StsReg__1__POS EQU 1
LCD_INTERFACE_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
LCD_INTERFACE_StsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
LCD_INTERFACE_StsReg__MASK EQU 0x03
LCD_INTERFACE_StsReg__MASK_REG EQU CYREG_B1_UDB07_MSK
LCD_INTERFACE_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
LCD_INTERFACE_StsReg__STATUS_REG EQU CYREG_B1_UDB07_ST

/* DISP_TICK_TIMER */
DISP_TICK_TIMER_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
DISP_TICK_TIMER_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
DISP_TICK_TIMER_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
DISP_TICK_TIMER_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
DISP_TICK_TIMER_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
DISP_TICK_TIMER_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
DISP_TICK_TIMER_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
DISP_TICK_TIMER_TimerHW__PER0 EQU CYREG_TMR0_PER0
DISP_TICK_TIMER_TimerHW__PER1 EQU CYREG_TMR0_PER1
DISP_TICK_TIMER_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
DISP_TICK_TIMER_TimerHW__PM_ACT_MSK EQU 0x01
DISP_TICK_TIMER_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
DISP_TICK_TIMER_TimerHW__PM_STBY_MSK EQU 0x01
DISP_TICK_TIMER_TimerHW__RT0 EQU CYREG_TMR0_RT0
DISP_TICK_TIMER_TimerHW__RT1 EQU CYREG_TMR0_RT1
DISP_TICK_TIMER_TimerHW__SR0 EQU CYREG_TMR0_SR0

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 21
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 21
CYDEV_CHIP_MEMBER_4D EQU 16
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 22
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 20
CYDEV_CHIP_MEMBER_4I EQU 26
CYDEV_CHIP_MEMBER_4J EQU 17
CYDEV_CHIP_MEMBER_4K EQU 18
CYDEV_CHIP_MEMBER_4L EQU 25
CYDEV_CHIP_MEMBER_4M EQU 24
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 23
CYDEV_CHIP_MEMBER_4Q EQU 14
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 19
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 15
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 27
CYDEV_CHIP_MEMBER_FM3 EQU 31
CYDEV_CHIP_MEMBER_FM4 EQU 32
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 28
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 30
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x4000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00008000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
