{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711761485067 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711761485067 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 30 01:18:05 2024 " "Processing started: Sat Mar 30 01:18:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711761485067 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711761485067 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_coursework -c FPGA_coursework " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_coursework -c FPGA_coursework" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711761485067 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711761486442 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711761486442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/movingtext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/movingtext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 movingText-rtl " "Found design unit 1: movingText-rtl" {  } { { "src/movingText.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/movingText.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711761492369 ""} { "Info" "ISGN_ENTITY_NAME" "1 movingText " "Found entity 1: movingText" {  } { { "src/movingText.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/movingText.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711761492369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711761492369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/main_top_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/main_top_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main_top_module-rtl " "Found design unit 1: main_top_module-rtl" {  } { { "src/main_top_module.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/main_top_module.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711761492370 ""} { "Info" "ISGN_ENTITY_NAME" "1 main_top_module " "Found entity 1: main_top_module" {  } { { "src/main_top_module.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/main_top_module.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711761492370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711761492370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dotmatrix_show.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/dotmatrix_show.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dotmatrix_show-rtl " "Found design unit 1: dotmatrix_show-rtl" {  } { { "src/dotmatrix_show.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/dotmatrix_show.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711761492372 ""} { "Info" "ISGN_ENTITY_NAME" "1 dotmatrix_show " "Found entity 1: dotmatrix_show" {  } { { "src/dotmatrix_show.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/dotmatrix_show.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711761492372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711761492372 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main_top_module " "Elaborating entity \"main_top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711761492396 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "arch_variable main_top_module.vhd(78) " "VHDL Process Statement warning at main_top_module.vhd(78): signal \"arch_variable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/main_top_module.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/main_top_module.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711761492397 "|main_top_module"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_RESETN main_top_module.vhd(81) " "VHDL Process Statement warning at main_top_module.vhd(81): signal \"CPU_RESETN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/main_top_module.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/main_top_module.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711761492397 "|main_top_module"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LEDR_arch1 main_top_module.vhd(82) " "VHDL Process Statement warning at main_top_module.vhd(82): signal \"LEDR_arch1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/main_top_module.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/main_top_module.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711761492397 "|main_top_module"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GPIO_arch1 main_top_module.vhd(83) " "VHDL Process Statement warning at main_top_module.vhd(83): signal \"GPIO_arch1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/main_top_module.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/main_top_module.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711761492397 "|main_top_module"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_RESETN main_top_module.vhd(90) " "VHDL Process Statement warning at main_top_module.vhd(90): signal \"CPU_RESETN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/main_top_module.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/main_top_module.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711761492397 "|main_top_module"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LEDR_arch2 main_top_module.vhd(91) " "VHDL Process Statement warning at main_top_module.vhd(91): signal \"LEDR_arch2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/main_top_module.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/main_top_module.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711761492397 "|main_top_module"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GPIO_arch2 main_top_module.vhd(92) " "VHDL Process Statement warning at main_top_module.vhd(92): signal \"GPIO_arch2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/main_top_module.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/main_top_module.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711761492397 "|main_top_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "movingText movingText:UUT1 A:rtl " "Elaborating entity \"movingText\" using architecture \"A:rtl\" for hierarchy \"movingText:UUT1\"" {  } { { "src/main_top_module.vhd" "UUT1" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/main_top_module.vhd" 45 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711761492398 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dummy movingText.vhd(404) " "VHDL Process Statement warning at movingText.vhd(404): signal \"dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/movingText.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/movingText.vhd" 404 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711761492404 "|main_top_module|movingText:UUT1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dummy movingText.vhd(405) " "VHDL Process Statement warning at movingText.vhd(405): signal \"dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/movingText.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/movingText.vhd" 405 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711761492404 "|main_top_module|movingText:UUT1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dummy movingText.vhd(406) " "VHDL Process Statement warning at movingText.vhd(406): signal \"dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/movingText.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/movingText.vhd" 406 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711761492404 "|main_top_module|movingText:UUT1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[1..9\] movingText.vhd(13) " "Using initial value X (don't care) for net \"LEDR\[1..9\]\" at movingText.vhd(13)" {  } { { "src/movingText.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/movingText.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711761492409 "|main_top_module|movingText:UUT1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO\[10..11\] movingText.vhd(15) " "Using initial value X (don't care) for net \"GPIO\[10..11\]\" at movingText.vhd(15)" {  } { { "src/movingText.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/movingText.vhd" 15 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711761492409 "|main_top_module|movingText:UUT1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO\[13\] movingText.vhd(15) " "Using initial value X (don't care) for net \"GPIO\[13\]\" at movingText.vhd(15)" {  } { { "src/movingText.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/movingText.vhd" 15 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711761492409 "|main_top_module|movingText:UUT1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO\[15\] movingText.vhd(15) " "Using initial value X (don't care) for net \"GPIO\[15\]\" at movingText.vhd(15)" {  } { { "src/movingText.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/movingText.vhd" 15 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711761492409 "|main_top_module|movingText:UUT1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO\[17..19\] movingText.vhd(15) " "Using initial value X (don't care) for net \"GPIO\[17..19\]\" at movingText.vhd(15)" {  } { { "src/movingText.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/movingText.vhd" 15 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711761492409 "|main_top_module|movingText:UUT1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "dotmatrix_show dotmatrix_show:UUT2 A:rtl " "Elaborating entity \"dotmatrix_show\" using architecture \"A:rtl\" for hierarchy \"dotmatrix_show:UUT2\"" {  } { { "src/main_top_module.vhd" "UUT2" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/main_top_module.vhd" 61 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711761492471 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[1..9\] dotmatrix_show.vhd(13) " "Using initial value X (don't care) for net \"LEDR\[1..9\]\" at dotmatrix_show.vhd(13)" {  } { { "src/dotmatrix_show.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/dotmatrix_show.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711761492475 "|main_top_module|dotmatrix_show:UUT2"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO\[10..11\] dotmatrix_show.vhd(15) " "Using initial value X (don't care) for net \"GPIO\[10..11\]\" at dotmatrix_show.vhd(15)" {  } { { "src/dotmatrix_show.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/dotmatrix_show.vhd" 15 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711761492475 "|main_top_module|dotmatrix_show:UUT2"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO\[13\] dotmatrix_show.vhd(15) " "Using initial value X (don't care) for net \"GPIO\[13\]\" at dotmatrix_show.vhd(15)" {  } { { "src/dotmatrix_show.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/dotmatrix_show.vhd" 15 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711761492475 "|main_top_module|dotmatrix_show:UUT2"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO\[15\] dotmatrix_show.vhd(15) " "Using initial value X (don't care) for net \"GPIO\[15\]\" at dotmatrix_show.vhd(15)" {  } { { "src/dotmatrix_show.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/dotmatrix_show.vhd" 15 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711761492475 "|main_top_module|dotmatrix_show:UUT2"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO\[17..19\] dotmatrix_show.vhd(15) " "Using initial value X (don't care) for net \"GPIO\[17..19\]\" at dotmatrix_show.vhd(15)" {  } { { "src/dotmatrix_show.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/dotmatrix_show.vhd" 15 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711761492475 "|main_top_module|dotmatrix_show:UUT2"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/movingText.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/movingText.vhd" 395 -1 0 } } { "src/dotmatrix_show.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/dotmatrix_show.vhd" 256 -1 0 } } { "src/movingText.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/movingText.vhd" 247 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1711761494723 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1711761494723 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "movingText:UUT1\|serial_clk movingText:UUT1\|serial_clk~_emulated movingText:UUT1\|serial_clk~1 " "Register \"movingText:UUT1\|serial_clk\" is converted into an equivalent circuit using register \"movingText:UUT1\|serial_clk~_emulated\" and latch \"movingText:UUT1\|serial_clk~1\"" {  } { { "src/movingText.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/movingText.vhd" 395 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711761494723 "|main_top_module|movingText:UUT1|serial_clk"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "movingText:UUT1\|parallel_load movingText:UUT1\|parallel_load~_emulated movingText:UUT1\|parallel_load~1 " "Register \"movingText:UUT1\|parallel_load\" is converted into an equivalent circuit using register \"movingText:UUT1\|parallel_load~_emulated\" and latch \"movingText:UUT1\|parallel_load~1\"" {  } { { "src/movingText.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/movingText.vhd" 395 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711761494723 "|main_top_module|movingText:UUT1|parallel_load"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "movingText:UUT1\|dummy\[1\] movingText:UUT1\|dummy\[1\]~_emulated movingText:UUT1\|dummy\[1\]~1 " "Register \"movingText:UUT1\|dummy\[1\]\" is converted into an equivalent circuit using register \"movingText:UUT1\|dummy\[1\]~_emulated\" and latch \"movingText:UUT1\|dummy\[1\]~1\"" {  } { { "src/movingText.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/movingText.vhd" 395 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711761494723 "|main_top_module|movingText:UUT1|dummy[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "movingText:UUT1\|dummy\[2\] movingText:UUT1\|dummy\[2\]~_emulated movingText:UUT1\|dummy\[2\]~5 " "Register \"movingText:UUT1\|dummy\[2\]\" is converted into an equivalent circuit using register \"movingText:UUT1\|dummy\[2\]~_emulated\" and latch \"movingText:UUT1\|dummy\[2\]~5\"" {  } { { "src/movingText.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/movingText.vhd" 395 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711761494723 "|main_top_module|movingText:UUT1|dummy[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "movingText:UUT1\|dummy\[0\] movingText:UUT1\|dummy\[0\]~_emulated movingText:UUT1\|dummy\[2\]~5 " "Register \"movingText:UUT1\|dummy\[0\]\" is converted into an equivalent circuit using register \"movingText:UUT1\|dummy\[0\]~_emulated\" and latch \"movingText:UUT1\|dummy\[2\]~5\"" {  } { { "src/movingText.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/movingText.vhd" 395 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711761494723 "|main_top_module|movingText:UUT1|dummy[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1711761494723 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "movingText:UUT1\|dummy\[2\]~5 movingText:UUT1\|serial_clk~1 " "Duplicate LATCH primitive \"movingText:UUT1\|dummy\[2\]~5\" merged with LATCH primitive \"movingText:UUT1\|serial_clk~1\"" {  } { { "src/movingText.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/movingText.vhd" 395 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1711761496052 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1711761496052 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "src/main_top_module.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/main_top_module.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711761496100 "|main_top_module|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "src/main_top_module.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/main_top_module.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711761496100 "|main_top_module|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "src/main_top_module.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/main_top_module.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711761496100 "|main_top_module|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "src/main_top_module.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/main_top_module.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711761496100 "|main_top_module|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "src/main_top_module.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/main_top_module.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711761496100 "|main_top_module|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "src/main_top_module.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/main_top_module.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711761496100 "|main_top_module|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "src/main_top_module.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/main_top_module.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711761496100 "|main_top_module|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "src/main_top_module.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/main_top_module.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711761496100 "|main_top_module|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "src/main_top_module.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/main_top_module.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711761496100 "|main_top_module|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[19\] GND " "Pin \"GPIO\[19\]\" is stuck at GND" {  } { { "src/main_top_module.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/main_top_module.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711761496100 "|main_top_module|GPIO[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[18\] GND " "Pin \"GPIO\[18\]\" is stuck at GND" {  } { { "src/main_top_module.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/main_top_module.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711761496100 "|main_top_module|GPIO[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[17\] GND " "Pin \"GPIO\[17\]\" is stuck at GND" {  } { { "src/main_top_module.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/main_top_module.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711761496100 "|main_top_module|GPIO[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[15\] GND " "Pin \"GPIO\[15\]\" is stuck at GND" {  } { { "src/main_top_module.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/main_top_module.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711761496100 "|main_top_module|GPIO[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[13\] GND " "Pin \"GPIO\[13\]\" is stuck at GND" {  } { { "src/main_top_module.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/main_top_module.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711761496100 "|main_top_module|GPIO[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[11\] GND " "Pin \"GPIO\[11\]\" is stuck at GND" {  } { { "src/main_top_module.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/main_top_module.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711761496100 "|main_top_module|GPIO[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[10\] GND " "Pin \"GPIO\[10\]\" is stuck at GND" {  } { { "src/main_top_module.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/main_top_module.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711761496100 "|main_top_module|GPIO[10]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1711761496100 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1711761496181 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711761499624 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711761499624 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1855 " "Implemented 1855 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711761499712 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711761499712 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1822 " "Implemented 1822 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711761499712 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711761499712 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4897 " "Peak virtual memory: 4897 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711761499755 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 30 01:18:19 2024 " "Processing ended: Sat Mar 30 01:18:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711761499755 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711761499755 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711761499755 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711761499755 ""}
