<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Seg7_LED_KEY.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name=".recordref"/>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="AutoConstraint_Seg7_LED.sdc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Seg7_LED.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Seg7_LED.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_EDIF" xil_pn:name="Seg7_LED.edn"/>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="Seg7_LED.fse"/>
    <file xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Seg7_LED.map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Seg7_LED.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="Seg7_LED.ncf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Seg7_LED.ngd"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Seg7_LED.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Seg7_LED.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Seg7_LED.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Seg7_LED.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Seg7_LED.ptwx"/>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="Seg7_LED.sap"/>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="Seg7_LED.sdc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="Seg7_LED.srd"/>
    <file xil_pn:fileType="FILE_SYNPLIFY_SRM" xil_pn:name="Seg7_LED.srm"/>
    <file xil_pn:fileType="FILE_SYNPLIFY_REPORT" xil_pn:name="Seg7_LED.srr"/>
    <file xil_pn:fileType="FILE_SYNPLIFY_SRS" xil_pn:name="Seg7_LED.srs"/>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="Seg7_LED.szr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Seg7_LED.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Seg7_LED.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Seg7_LED.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Seg7_LED.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Seg7_LED.xpi"/>
    <file xil_pn:fileType="FILE_TCL" xil_pn:name="Seg7_LED_compile.tcl"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Seg7_LED_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Seg7_LED_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Seg7_LED_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Seg7_LED_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Seg7_LED_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_TCL" xil_pn:name="Seg7_LED_map.tcl"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Seg7_LED_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Seg7_LED_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Seg7_LED_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Seg7_LED_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Seg7_LED_par.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Seg7_LED_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Seg7_LED_usage.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="backup"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="coreip"/>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="rpt_Seg7_LED.areasrr"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="rpt_Seg7_LED_areasrr.htm"/>
    <file xil_pn:fileType="FILE_USERDOC" xil_pn:name="run_options.txt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="seg7_led.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="seg7_led.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="seg7_led.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="stdout.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UCF" xil_pn:name="synplicity.ucf"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="syntmp"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="verif"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1540362450" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1540362450">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540362450" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8706968382720430156" xil_pn:start_ts="1540362450">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540362450" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2189214349534902871" xil_pn:start_ts="1540362450">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540362450" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1540362450">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540362450" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="4404964530276340850" xil_pn:start_ts="1540362450">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540362450" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="5199527252417716204" xil_pn:start_ts="1540362450">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540362450" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7034988893677720435" xil_pn:start_ts="1540362450">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540362454" xil_pn:in_ck="5351521665654724303" xil_pn:name="TRANEXT_synprosynthesize_virtex" xil_pn:prop_ck="-5874161403779529261" xil_pn:start_ts="1540362450">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".recordref"/>
      <outfile xil_pn:name="AutoConstraint_Seg7_LED.sdc"/>
      <outfile xil_pn:name="Seg7_LED.edn"/>
      <outfile xil_pn:name="Seg7_LED.fse"/>
      <outfile xil_pn:name="Seg7_LED.map"/>
      <outfile xil_pn:name="Seg7_LED.ncf"/>
      <outfile xil_pn:name="Seg7_LED.prj"/>
      <outfile xil_pn:name="Seg7_LED.sap"/>
      <outfile xil_pn:name="Seg7_LED.sdc"/>
      <outfile xil_pn:name="Seg7_LED.srd"/>
      <outfile xil_pn:name="Seg7_LED.srm"/>
      <outfile xil_pn:name="Seg7_LED.srr"/>
      <outfile xil_pn:name="Seg7_LED.srs"/>
      <outfile xil_pn:name="Seg7_LED.szr"/>
      <outfile xil_pn:name="Seg7_LED_compile.tcl"/>
      <outfile xil_pn:name="Seg7_LED_map.tcl"/>
      <outfile xil_pn:name="backup"/>
      <outfile xil_pn:name="coreip"/>
      <outfile xil_pn:name="rpt_Seg7_LED.areasrr"/>
      <outfile xil_pn:name="rpt_Seg7_LED_areasrr.htm"/>
      <outfile xil_pn:name="run_options.txt"/>
      <outfile xil_pn:name="stdout.log"/>
      <outfile xil_pn:name="synplicity.ucf"/>
      <outfile xil_pn:name="syntmp"/>
      <outfile xil_pn:name="verif"/>
    </transform>
    <transform xil_pn:end_ts="1540363104" xil_pn:in_ck="5351521665654723051" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-4777438159055692713" xil_pn:start_ts="1540363104">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540363108" xil_pn:in_ck="4850061790620892286" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-7955334512527276522" xil_pn:start_ts="1540363104">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Seg7_LED.bld"/>
      <outfile xil_pn:name="Seg7_LED.ngd"/>
      <outfile xil_pn:name="Seg7_LED_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1540363111" xil_pn:in_ck="-3110185288436787076" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="8974719074496307082" xil_pn:start_ts="1540363108">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Seg7_LED.pcf"/>
      <outfile xil_pn:name="Seg7_LED_map.map"/>
      <outfile xil_pn:name="Seg7_LED_map.mrp"/>
      <outfile xil_pn:name="Seg7_LED_map.ncd"/>
      <outfile xil_pn:name="Seg7_LED_map.ngm"/>
      <outfile xil_pn:name="Seg7_LED_map.xrpt"/>
      <outfile xil_pn:name="Seg7_LED_summary.xml"/>
      <outfile xil_pn:name="Seg7_LED_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1540363118" xil_pn:in_ck="-7569907931326904939" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3129755442398015208" xil_pn:start_ts="1540363111">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Seg7_LED.ncd"/>
      <outfile xil_pn:name="Seg7_LED.pad"/>
      <outfile xil_pn:name="Seg7_LED.par"/>
      <outfile xil_pn:name="Seg7_LED.ptwx"/>
      <outfile xil_pn:name="Seg7_LED.unroutes"/>
      <outfile xil_pn:name="Seg7_LED.xpi"/>
      <outfile xil_pn:name="Seg7_LED_pad.csv"/>
      <outfile xil_pn:name="Seg7_LED_pad.txt"/>
      <outfile xil_pn:name="Seg7_LED_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1540363122" xil_pn:in_ck="4354546203204849037" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1540363118">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Seg7_LED.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="seg7_led.bgn"/>
      <outfile xil_pn:name="seg7_led.bit"/>
      <outfile xil_pn:name="seg7_led.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1540363118" xil_pn:in_ck="-3110185288436787208" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1540363116">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Seg7_LED.twr"/>
      <outfile xil_pn:name="Seg7_LED.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
