# UART Interface

### Team members

* Tomáš Kristek (responsible for xxx)
* Tomáš Kašpar (responsible for xxx)
* Dušan Kratochvíl (responsible for xxx)

### Table of contents

* [Project objectives](#objectives)
* [Hardware description](#hardware)
* [VHDL modules description and simulations](#modules)
* [TOP module description and simulations](#top)
* [Video](#video)
* [References](#references)

<a name="objectives"></a>

## Project objectives

Write your text here.

<a name="hardware"></a>

## Hardware description

# UART - Universal Asynchronous Reciever-Transmitter

<a name="modules"></a>
![your figure](pictures/SchematicUART.png.jpg)

## VHDL modules description and simulations

Write your text here.

<a name="top"></a>

## TOP module description and simulations

Write your text here.

<a name="video"></a>

## Video

Write your text here

<a name="references"></a>

## References

1. Wikipedie https://en.wikipedia.org/wiki/Universal_asynchronous_receiver-transmitter
