#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x13b7728c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x13b771ad0 .scope module, "addiu_tb" "addiu_tb" 3 1;
 .timescale 0 0;
v0x13b7c7620_0 .net "active", 0 0, L_0x13b7d09a0;  1 drivers
v0x13b7c76d0_0 .var "clk", 0 0;
v0x13b7c77e0_0 .var "clk_enable", 0 0;
v0x13b7c7870_0 .net "data_address", 31 0, v0x13b7c5400_0;  1 drivers
v0x13b7c7900_0 .net "data_read", 0 0, L_0x13b7d0100;  1 drivers
v0x13b7c7990_0 .var "data_readdata", 31 0;
v0x13b7c7a20_0 .net "data_write", 0 0, L_0x13b7cfa70;  1 drivers
v0x13b7c7ab0_0 .net "data_writedata", 31 0, v0x13b7be0a0_0;  1 drivers
v0x13b7c7b80_0 .net "instr_address", 31 0, L_0x13b7d0ad0;  1 drivers
v0x13b7c7c90_0 .var "instr_readdata", 31 0;
v0x13b7c7d20_0 .net "register_v0", 31 0, L_0x13b7ce340;  1 drivers
v0x13b7c7df0_0 .var "reset", 0 0;
S_0x13b7747d0 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 36, 3 36 0, S_0x13b771ad0;
 .timescale 0 0;
v0x13b7b0fb0_0 .var "ex_imm", 31 0;
v0x13b7bad60_0 .var "expected", 31 0;
v0x13b7bae00_0 .var "i", 4 0;
v0x13b7baeb0_0 .var "imm", 15 0;
v0x13b7baf60_0 .var "imm_instr", 31 0;
v0x13b7bb050_0 .var "opcode", 5 0;
v0x13b7bb100_0 .var "rs", 4 0;
v0x13b7bb1b0_0 .var "rt", 4 0;
v0x13b7bb260_0 .var "test", 31 0;
v0x13b7bb370_0 .var "test_imm", 15 0;
E_0x13b7a4f50 .event posedge, v0x13b7be410_0;
S_0x13b7bb420 .scope module, "dut" "mips_cpu_harvard" 3 138, 4 1 0, S_0x13b771ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x13b7c9490 .functor OR 1, L_0x13b7c9140, L_0x13b7c9350, C4<0>, C4<0>;
L_0x13b7c9580 .functor BUFZ 1, L_0x13b7c8c30, C4<0>, C4<0>, C4<0>;
L_0x13b7c9910 .functor BUFZ 1, L_0x13b7c8d50, C4<0>, C4<0>, C4<0>;
L_0x13b7c9a60 .functor AND 1, L_0x13b7c8c30, L_0x13b7c9bb0, C4<1>, C4<1>;
L_0x13b7c9d50 .functor OR 1, L_0x13b7c9a60, L_0x13b7c9ad0, C4<0>, C4<0>;
L_0x13b7c9e90 .functor OR 1, L_0x13b7c9d50, L_0x13b7c9830, C4<0>, C4<0>;
L_0x13b7c9f80 .functor OR 1, L_0x13b7c9e90, L_0x13b7cb220, C4<0>, C4<0>;
L_0x13b7ca070 .functor OR 1, L_0x13b7c9f80, L_0x13b7cad00, C4<0>, C4<0>;
L_0x13b7cabc0 .functor AND 1, L_0x13b7ca6d0, L_0x13b7ca7f0, C4<1>, C4<1>;
L_0x13b7cad00 .functor OR 1, L_0x13b7ca470, L_0x13b7cabc0, C4<0>, C4<0>;
L_0x13b7cb220 .functor AND 1, L_0x13b7ca9a0, L_0x13b7cae90, C4<1>, C4<1>;
L_0x13b7cb7a0 .functor OR 1, L_0x13b7cb0c0, L_0x13b7cb450, C4<0>, C4<0>;
L_0x13b7c89e0 .functor OR 1, L_0x13b7cbb30, L_0x13b7cbde0, C4<0>, C4<0>;
L_0x13b7cc1c0 .functor AND 1, L_0x13b7c9730, L_0x13b7c89e0, C4<1>, C4<1>;
L_0x13b7cc350 .functor OR 1, L_0x13b7cbfa0, L_0x13b7cc490, C4<0>, C4<0>;
L_0x13b7cc150 .functor OR 1, L_0x13b7cc350, L_0x13b7cc740, C4<0>, C4<0>;
L_0x13b7cc8a0 .functor AND 1, L_0x13b7c8c30, L_0x13b7cc150, C4<1>, C4<1>;
L_0x13b7cc570 .functor AND 1, L_0x13b7c8c30, L_0x13b7cca60, C4<1>, C4<1>;
L_0x13b7caae0 .functor AND 1, L_0x13b7c8c30, L_0x13b7cc5e0, C4<1>, C4<1>;
L_0x13b7cd4b0 .functor AND 1, v0x13b7c52e0_0, v0x13b7c7320_0, C4<1>, C4<1>;
L_0x13b7cd520 .functor AND 1, L_0x13b7cd4b0, L_0x13b7ca070, C4<1>, C4<1>;
L_0x13b7cd700 .functor OR 1, L_0x13b7cad00, L_0x13b7cb220, C4<0>, C4<0>;
L_0x13b7ce3b0 .functor BUFZ 32, L_0x13b7cdfe0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13b7ce560 .functor BUFZ 32, L_0x13b7ce290, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13b7cf3c0 .functor AND 1, v0x13b7c77e0_0, L_0x13b7cc8a0, C4<1>, C4<1>;
L_0x13b7cf500 .functor AND 1, L_0x13b7cf3c0, v0x13b7c52e0_0, C4<1>, C4<1>;
L_0x13b7cdd40 .functor AND 1, L_0x13b7cf500, L_0x13b7cf610, C4<1>, C4<1>;
L_0x13b7cfa00 .functor AND 1, v0x13b7c52e0_0, v0x13b7c7320_0, C4<1>, C4<1>;
L_0x13b7cfa70 .functor AND 1, L_0x13b7cfa00, L_0x13b7ca200, C4<1>, C4<1>;
L_0x13b7cf750 .functor OR 1, L_0x13b7cf920, L_0x13b7cfc50, C4<0>, C4<0>;
L_0x13b7cff90 .functor AND 1, L_0x13b7cf750, L_0x13b7cf840, C4<1>, C4<1>;
L_0x13b7d0100 .functor OR 1, L_0x13b7c9830, L_0x13b7cff90, C4<0>, C4<0>;
L_0x13b7d09a0 .functor BUFZ 1, v0x13b7c52e0_0, C4<0>, C4<0>, C4<0>;
L_0x13b7d0ad0 .functor BUFZ 32, v0x13b7c5370_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13b7c0450_0 .net *"_ivl_102", 31 0, L_0x13b7cadf0;  1 drivers
L_0x1400884d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13b7c04e0_0 .net *"_ivl_105", 25 0, L_0x1400884d8;  1 drivers
L_0x140088520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13b7c0570_0 .net/2u *"_ivl_106", 31 0, L_0x140088520;  1 drivers
v0x13b7c0600_0 .net *"_ivl_108", 0 0, L_0x13b7ca9a0;  1 drivers
v0x13b7c0690_0 .net *"_ivl_111", 5 0, L_0x13b7cb020;  1 drivers
L_0x140088568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x13b7c0730_0 .net/2u *"_ivl_112", 5 0, L_0x140088568;  1 drivers
v0x13b7c07e0_0 .net *"_ivl_114", 0 0, L_0x13b7cae90;  1 drivers
v0x13b7c0880_0 .net *"_ivl_118", 31 0, L_0x13b7cb3b0;  1 drivers
L_0x1400880a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x13b7c0930_0 .net/2u *"_ivl_12", 5 0, L_0x1400880a0;  1 drivers
L_0x1400885b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13b7c0a40_0 .net *"_ivl_121", 25 0, L_0x1400885b0;  1 drivers
L_0x1400885f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x13b7c0af0_0 .net/2u *"_ivl_122", 31 0, L_0x1400885f8;  1 drivers
v0x13b7c0ba0_0 .net *"_ivl_124", 0 0, L_0x13b7cb0c0;  1 drivers
v0x13b7c0c40_0 .net *"_ivl_126", 31 0, L_0x13b7cb580;  1 drivers
L_0x140088640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13b7c0cf0_0 .net *"_ivl_129", 25 0, L_0x140088640;  1 drivers
L_0x140088688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x13b7c0da0_0 .net/2u *"_ivl_130", 31 0, L_0x140088688;  1 drivers
v0x13b7c0e50_0 .net *"_ivl_132", 0 0, L_0x13b7cb450;  1 drivers
v0x13b7c0ef0_0 .net *"_ivl_136", 31 0, L_0x13b7cb890;  1 drivers
L_0x1400886d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13b7c1080_0 .net *"_ivl_139", 25 0, L_0x1400886d0;  1 drivers
L_0x140088718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13b7c1110_0 .net/2u *"_ivl_140", 31 0, L_0x140088718;  1 drivers
v0x13b7c11c0_0 .net *"_ivl_142", 0 0, L_0x13b7c9730;  1 drivers
v0x13b7c1260_0 .net *"_ivl_145", 5 0, L_0x13b7cbc40;  1 drivers
L_0x140088760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x13b7c1310_0 .net/2u *"_ivl_146", 5 0, L_0x140088760;  1 drivers
v0x13b7c13c0_0 .net *"_ivl_148", 0 0, L_0x13b7cbb30;  1 drivers
v0x13b7c1460_0 .net *"_ivl_151", 5 0, L_0x13b7cbf00;  1 drivers
L_0x1400887a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x13b7c1510_0 .net/2u *"_ivl_152", 5 0, L_0x1400887a8;  1 drivers
v0x13b7c15c0_0 .net *"_ivl_154", 0 0, L_0x13b7cbde0;  1 drivers
v0x13b7c1660_0 .net *"_ivl_157", 0 0, L_0x13b7c89e0;  1 drivers
L_0x1400880e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x13b7c1700_0 .net/2u *"_ivl_16", 5 0, L_0x1400880e8;  1 drivers
v0x13b7c17b0_0 .net *"_ivl_161", 1 0, L_0x13b7cc270;  1 drivers
L_0x1400887f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x13b7c1860_0 .net/2u *"_ivl_162", 1 0, L_0x1400887f0;  1 drivers
v0x13b7c1910_0 .net *"_ivl_164", 0 0, L_0x13b7cbfa0;  1 drivers
L_0x140088838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x13b7c19b0_0 .net/2u *"_ivl_166", 5 0, L_0x140088838;  1 drivers
v0x13b7c1a60_0 .net *"_ivl_168", 0 0, L_0x13b7cc490;  1 drivers
v0x13b7c0f90_0 .net *"_ivl_171", 0 0, L_0x13b7cc350;  1 drivers
L_0x140088880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x13b7c1cf0_0 .net/2u *"_ivl_172", 5 0, L_0x140088880;  1 drivers
v0x13b7c1d80_0 .net *"_ivl_174", 0 0, L_0x13b7cc740;  1 drivers
v0x13b7c1e10_0 .net *"_ivl_177", 0 0, L_0x13b7cc150;  1 drivers
L_0x1400888c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x13b7c1ea0_0 .net/2u *"_ivl_180", 5 0, L_0x1400888c8;  1 drivers
v0x13b7c1f40_0 .net *"_ivl_182", 0 0, L_0x13b7cca60;  1 drivers
L_0x140088910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x13b7c1fe0_0 .net/2u *"_ivl_186", 5 0, L_0x140088910;  1 drivers
v0x13b7c2090_0 .net *"_ivl_188", 0 0, L_0x13b7cc5e0;  1 drivers
L_0x140088958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x13b7c2130_0 .net/2u *"_ivl_196", 4 0, L_0x140088958;  1 drivers
v0x13b7c21e0_0 .net *"_ivl_199", 4 0, L_0x13b7ccba0;  1 drivers
v0x13b7c2290_0 .net *"_ivl_20", 31 0, L_0x13b7c8fa0;  1 drivers
v0x13b7c2340_0 .net *"_ivl_201", 4 0, L_0x13b7cd160;  1 drivers
v0x13b7c23f0_0 .net *"_ivl_202", 4 0, L_0x13b7cd200;  1 drivers
v0x13b7c24a0_0 .net *"_ivl_207", 0 0, L_0x13b7cd4b0;  1 drivers
v0x13b7c2540_0 .net *"_ivl_211", 0 0, L_0x13b7cd700;  1 drivers
L_0x1400889a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x13b7c25e0_0 .net/2u *"_ivl_212", 31 0, L_0x1400889a0;  1 drivers
v0x13b7c2690_0 .net *"_ivl_214", 31 0, L_0x13b7cd770;  1 drivers
v0x13b7c2740_0 .net *"_ivl_216", 31 0, L_0x13b7cd2a0;  1 drivers
v0x13b7c27f0_0 .net *"_ivl_218", 31 0, L_0x13b7cda10;  1 drivers
v0x13b7c28a0_0 .net *"_ivl_220", 31 0, L_0x13b7cd8d0;  1 drivers
v0x13b7c2950_0 .net *"_ivl_229", 0 0, L_0x13b7cf3c0;  1 drivers
L_0x140088130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13b7c29f0_0 .net *"_ivl_23", 25 0, L_0x140088130;  1 drivers
v0x13b7c2aa0_0 .net *"_ivl_231", 0 0, L_0x13b7cf500;  1 drivers
v0x13b7c2b40_0 .net *"_ivl_232", 31 0, L_0x13b7cf570;  1 drivers
L_0x140088ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13b7c2bf0_0 .net *"_ivl_235", 30 0, L_0x140088ac0;  1 drivers
L_0x140088b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x13b7c2ca0_0 .net/2u *"_ivl_236", 31 0, L_0x140088b08;  1 drivers
v0x13b7c2d50_0 .net *"_ivl_238", 0 0, L_0x13b7cf610;  1 drivers
L_0x140088178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x13b7c2df0_0 .net/2u *"_ivl_24", 31 0, L_0x140088178;  1 drivers
v0x13b7c2ea0_0 .net *"_ivl_243", 0 0, L_0x13b7cfa00;  1 drivers
L_0x140088b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x13b7c2f40_0 .net/2u *"_ivl_246", 5 0, L_0x140088b50;  1 drivers
L_0x140088b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x13b7c2ff0_0 .net/2u *"_ivl_250", 5 0, L_0x140088b98;  1 drivers
v0x13b7c30a0_0 .net *"_ivl_257", 0 0, L_0x13b7cf840;  1 drivers
v0x13b7c1b00_0 .net *"_ivl_259", 0 0, L_0x13b7cff90;  1 drivers
v0x13b7c1ba0_0 .net *"_ivl_26", 0 0, L_0x13b7c9140;  1 drivers
L_0x140088be0 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v0x13b7c1c40_0 .net/2u *"_ivl_262", 5 0, L_0x140088be0;  1 drivers
L_0x140088c28 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x13b7c3130_0 .net/2u *"_ivl_266", 5 0, L_0x140088c28;  1 drivers
v0x13b7c31e0_0 .net *"_ivl_271", 15 0, L_0x13b7d0640;  1 drivers
v0x13b7c3290_0 .net *"_ivl_272", 17 0, L_0x13b7d01f0;  1 drivers
L_0x140088cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13b7c3340_0 .net *"_ivl_275", 1 0, L_0x140088cb8;  1 drivers
v0x13b7c33f0_0 .net *"_ivl_278", 15 0, L_0x13b7d0900;  1 drivers
v0x13b7c34a0_0 .net *"_ivl_28", 31 0, L_0x13b7c9260;  1 drivers
L_0x140088d00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13b7c3550_0 .net *"_ivl_280", 1 0, L_0x140088d00;  1 drivers
v0x13b7c3600_0 .net *"_ivl_283", 0 0, L_0x13b7d0820;  1 drivers
L_0x140088d48 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x13b7c36b0_0 .net/2u *"_ivl_284", 13 0, L_0x140088d48;  1 drivers
L_0x140088d90 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x13b7c3760_0 .net/2u *"_ivl_286", 13 0, L_0x140088d90;  1 drivers
v0x13b7c3810_0 .net *"_ivl_288", 13 0, L_0x13b7d0bc0;  1 drivers
L_0x1400881c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13b7c38c0_0 .net *"_ivl_31", 25 0, L_0x1400881c0;  1 drivers
L_0x140088208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x13b7c3970_0 .net/2u *"_ivl_32", 31 0, L_0x140088208;  1 drivers
v0x13b7c3a20_0 .net *"_ivl_34", 0 0, L_0x13b7c9350;  1 drivers
v0x13b7c3ac0_0 .net *"_ivl_4", 31 0, L_0x13b7c8b00;  1 drivers
v0x13b7c3b70_0 .net *"_ivl_41", 2 0, L_0x13b7c9630;  1 drivers
L_0x140088250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x13b7c3c20_0 .net/2u *"_ivl_42", 2 0, L_0x140088250;  1 drivers
v0x13b7c3cd0_0 .net *"_ivl_49", 2 0, L_0x13b7c99c0;  1 drivers
L_0x140088298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x13b7c3d80_0 .net/2u *"_ivl_50", 2 0, L_0x140088298;  1 drivers
v0x13b7c3e30_0 .net *"_ivl_55", 0 0, L_0x13b7c9bb0;  1 drivers
v0x13b7c3ed0_0 .net *"_ivl_57", 0 0, L_0x13b7c9a60;  1 drivers
v0x13b7c3f70_0 .net *"_ivl_59", 0 0, L_0x13b7c9d50;  1 drivers
v0x13b7c4010_0 .net *"_ivl_61", 0 0, L_0x13b7c9e90;  1 drivers
v0x13b7c40b0_0 .net *"_ivl_63", 0 0, L_0x13b7c9f80;  1 drivers
v0x13b7c4150_0 .net *"_ivl_67", 2 0, L_0x13b7ca140;  1 drivers
L_0x1400882e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x13b7c4200_0 .net/2u *"_ivl_68", 2 0, L_0x1400882e0;  1 drivers
L_0x140088010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13b7c42b0_0 .net *"_ivl_7", 25 0, L_0x140088010;  1 drivers
v0x13b7c4360_0 .net *"_ivl_72", 31 0, L_0x13b7ca3d0;  1 drivers
L_0x140088328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13b7c4410_0 .net *"_ivl_75", 25 0, L_0x140088328;  1 drivers
L_0x140088370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x13b7c44c0_0 .net/2u *"_ivl_76", 31 0, L_0x140088370;  1 drivers
v0x13b7c4570_0 .net *"_ivl_78", 0 0, L_0x13b7ca470;  1 drivers
L_0x140088058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13b7c4610_0 .net/2u *"_ivl_8", 31 0, L_0x140088058;  1 drivers
v0x13b7c46c0_0 .net *"_ivl_80", 31 0, L_0x13b7ca630;  1 drivers
L_0x1400883b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13b7c4770_0 .net *"_ivl_83", 25 0, L_0x1400883b8;  1 drivers
L_0x140088400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x13b7c4820_0 .net/2u *"_ivl_84", 31 0, L_0x140088400;  1 drivers
v0x13b7c48d0_0 .net *"_ivl_86", 0 0, L_0x13b7ca6d0;  1 drivers
v0x13b7c4970_0 .net *"_ivl_89", 0 0, L_0x13b7ca590;  1 drivers
v0x13b7c4a20_0 .net *"_ivl_90", 31 0, L_0x13b7ca8a0;  1 drivers
L_0x140088448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13b7c4ad0_0 .net *"_ivl_93", 30 0, L_0x140088448;  1 drivers
L_0x140088490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x13b7c4b80_0 .net/2u *"_ivl_94", 31 0, L_0x140088490;  1 drivers
v0x13b7c4c30_0 .net *"_ivl_96", 0 0, L_0x13b7ca7f0;  1 drivers
v0x13b7c4cd0_0 .net *"_ivl_99", 0 0, L_0x13b7cabc0;  1 drivers
v0x13b7c4d70_0 .net "active", 0 0, L_0x13b7d09a0;  alias, 1 drivers
v0x13b7c4e10_0 .net "alu_op1", 31 0, L_0x13b7ce3b0;  1 drivers
v0x13b7c4eb0_0 .net "alu_op2", 31 0, L_0x13b7ce560;  1 drivers
v0x13b7c4f50_0 .net "alui_instr", 0 0, L_0x13b7c9ad0;  1 drivers
v0x13b7c4ff0_0 .net "b_flag", 0 0, v0x13b7bc080_0;  1 drivers
v0x13b7c50a0_0 .net "b_imm", 17 0, L_0x13b7d0700;  1 drivers
v0x13b7c5130_0 .net "b_offset", 31 0, L_0x13b7d0d40;  1 drivers
v0x13b7c51c0_0 .net "clk", 0 0, v0x13b7c76d0_0;  1 drivers
v0x13b7c5250_0 .net "clk_enable", 0 0, v0x13b7c77e0_0;  1 drivers
v0x13b7c52e0_0 .var "cpu_active", 0 0;
v0x13b7c5370_0 .var "curr_addr", 31 0;
v0x13b7c5400_0 .var "data_address", 31 0;
v0x13b7c54a0_0 .net "data_read", 0 0, L_0x13b7d0100;  alias, 1 drivers
v0x13b7c5540_0 .net "data_readdata", 31 0, v0x13b7c7990_0;  1 drivers
v0x13b7c5620_0 .net "data_write", 0 0, L_0x13b7cfa70;  alias, 1 drivers
v0x13b7c56c0_0 .net "data_writedata", 31 0, v0x13b7be0a0_0;  alias, 1 drivers
v0x13b7c5760_0 .var "delay_slot", 31 0;
v0x13b7c5800_0 .net "effective_addr", 31 0, v0x13b7bc440_0;  1 drivers
v0x13b7c58a0_0 .net "funct_code", 5 0, L_0x13b7c8a60;  1 drivers
v0x13b7c5950_0 .net "hi_out", 31 0, v0x13b7be4a0_0;  1 drivers
v0x13b7c5a10_0 .net "hl_reg_enable", 0 0, L_0x13b7cdd40;  1 drivers
v0x13b7c5ae0_0 .net "instr_address", 31 0, L_0x13b7d0ad0;  alias, 1 drivers
v0x13b7c5b80_0 .net "instr_opcode", 5 0, L_0x13b7c8900;  1 drivers
v0x13b7c5c20_0 .net "instr_readdata", 31 0, v0x13b7c7c90_0;  1 drivers
v0x13b7c5cf0_0 .net "j_imm", 0 0, L_0x13b7cb7a0;  1 drivers
v0x13b7c5d90_0 .net "j_reg", 0 0, L_0x13b7cc1c0;  1 drivers
v0x13b7c5e30_0 .net "link_const", 0 0, L_0x13b7cad00;  1 drivers
v0x13b7c5ed0_0 .net "link_reg", 0 0, L_0x13b7cb220;  1 drivers
v0x13b7c5f70_0 .net "lo_out", 31 0, v0x13b7bebb0_0;  1 drivers
v0x13b7c6010_0 .net "load_data", 31 0, v0x13b7bd4f0_0;  1 drivers
v0x13b7c60c0_0 .net "load_instr", 0 0, L_0x13b7c9830;  1 drivers
v0x13b7c6150_0 .net "lw", 0 0, L_0x13b7c8d50;  1 drivers
v0x13b7c61f0_0 .net "lwl", 0 0, L_0x13b7cfba0;  1 drivers
v0x13b7c6290_0 .net "lwr", 0 0, L_0x13b7cfd30;  1 drivers
v0x13b7c6330_0 .net "mem_to_reg", 0 0, L_0x13b7c9910;  1 drivers
v0x13b7c63d0_0 .net "mfhi", 0 0, L_0x13b7cc570;  1 drivers
v0x13b7c6470_0 .net "mflo", 0 0, L_0x13b7caae0;  1 drivers
v0x13b7c6510_0 .net "movefrom", 0 0, L_0x13b7c9490;  1 drivers
v0x13b7c65b0_0 .net "muldiv", 0 0, L_0x13b7cc8a0;  1 drivers
v0x13b7c6650_0 .var "next_delay_slot", 31 0;
v0x13b7c6700_0 .net "partial_store", 0 0, L_0x13b7cf750;  1 drivers
v0x13b7c67a0_0 .net "r_format", 0 0, L_0x13b7c8c30;  1 drivers
v0x13b7c6840_0 .net "reg_a_read_data", 31 0, L_0x13b7cdfe0;  1 drivers
v0x13b7c6900_0 .net "reg_a_read_index", 4 0, L_0x13b7ccf00;  1 drivers
v0x13b7c69b0_0 .net "reg_b_read_data", 31 0, L_0x13b7ce290;  1 drivers
v0x13b7c6a80_0 .net "reg_b_read_index", 4 0, L_0x13b7ccb00;  1 drivers
v0x13b7c6b20_0 .net "reg_dst", 0 0, L_0x13b7c9580;  1 drivers
v0x13b7c6bb0_0 .net "reg_write", 0 0, L_0x13b7ca070;  1 drivers
v0x13b7c6c50_0 .net "reg_write_data", 31 0, L_0x13b7cdca0;  1 drivers
v0x13b7c6d10_0 .net "reg_write_enable", 0 0, L_0x13b7cd520;  1 drivers
v0x13b7c6dc0_0 .net "reg_write_index", 4 0, L_0x13b7cd060;  1 drivers
v0x13b7c6e70_0 .net "register_v0", 31 0, L_0x13b7ce340;  alias, 1 drivers
v0x13b7c6f20_0 .net "reset", 0 0, v0x13b7c7df0_0;  1 drivers
v0x13b7c6fb0_0 .net "result", 31 0, v0x13b7bc890_0;  1 drivers
v0x13b7c7060_0 .net "result_hi", 31 0, v0x13b7bc230_0;  1 drivers
v0x13b7c7130_0 .net "result_lo", 31 0, v0x13b7bc390_0;  1 drivers
v0x13b7c7200_0 .net "sb", 0 0, L_0x13b7cf920;  1 drivers
v0x13b7c7290_0 .net "sh", 0 0, L_0x13b7cfc50;  1 drivers
v0x13b7c7320_0 .var "state", 0 0;
v0x13b7c73c0_0 .net "store_instr", 0 0, L_0x13b7ca200;  1 drivers
v0x13b7c7460_0 .net "sw", 0 0, L_0x13b7c8ec0;  1 drivers
E_0x13b7baff0/0 .event edge, v0x13b7bc080_0, v0x13b7c5760_0, v0x13b7c5130_0, v0x13b7c5cf0_0;
E_0x13b7baff0/1 .event edge, v0x13b7c5760_0, v0x13b7bc2e0_0, v0x13b7c5d90_0, v0x13b7bf870_0;
E_0x13b7baff0 .event/or E_0x13b7baff0/0, E_0x13b7baff0/1;
E_0x13b7bb7b0 .event edge, v0x13b7c61f0_0, v0x13b7c6290_0, v0x13b7bdda0_0, v0x13b7bc440_0;
L_0x13b7c8900 .part v0x13b7c7c90_0, 26, 6;
L_0x13b7c8a60 .part v0x13b7c7c90_0, 0, 6;
L_0x13b7c8b00 .concat [ 6 26 0 0], L_0x13b7c8900, L_0x140088010;
L_0x13b7c8c30 .cmp/eq 32, L_0x13b7c8b00, L_0x140088058;
L_0x13b7c8d50 .cmp/eq 6, L_0x13b7c8900, L_0x1400880a0;
L_0x13b7c8ec0 .cmp/eq 6, L_0x13b7c8900, L_0x1400880e8;
L_0x13b7c8fa0 .concat [ 6 26 0 0], L_0x13b7c8900, L_0x140088130;
L_0x13b7c9140 .cmp/eq 32, L_0x13b7c8fa0, L_0x140088178;
L_0x13b7c9260 .concat [ 6 26 0 0], L_0x13b7c8900, L_0x1400881c0;
L_0x13b7c9350 .cmp/eq 32, L_0x13b7c9260, L_0x140088208;
L_0x13b7c9630 .part L_0x13b7c8900, 3, 3;
L_0x13b7c9830 .cmp/eq 3, L_0x13b7c9630, L_0x140088250;
L_0x13b7c99c0 .part L_0x13b7c8900, 3, 3;
L_0x13b7c9ad0 .cmp/eq 3, L_0x13b7c99c0, L_0x140088298;
L_0x13b7c9bb0 .reduce/nor L_0x13b7cc8a0;
L_0x13b7ca140 .part L_0x13b7c8900, 3, 3;
L_0x13b7ca200 .cmp/eq 3, L_0x13b7ca140, L_0x1400882e0;
L_0x13b7ca3d0 .concat [ 6 26 0 0], L_0x13b7c8900, L_0x140088328;
L_0x13b7ca470 .cmp/eq 32, L_0x13b7ca3d0, L_0x140088370;
L_0x13b7ca630 .concat [ 6 26 0 0], L_0x13b7c8900, L_0x1400883b8;
L_0x13b7ca6d0 .cmp/eq 32, L_0x13b7ca630, L_0x140088400;
L_0x13b7ca590 .part v0x13b7c7c90_0, 20, 1;
L_0x13b7ca8a0 .concat [ 1 31 0 0], L_0x13b7ca590, L_0x140088448;
L_0x13b7ca7f0 .cmp/eq 32, L_0x13b7ca8a0, L_0x140088490;
L_0x13b7cadf0 .concat [ 6 26 0 0], L_0x13b7c8900, L_0x1400884d8;
L_0x13b7ca9a0 .cmp/eq 32, L_0x13b7cadf0, L_0x140088520;
L_0x13b7cb020 .part v0x13b7c7c90_0, 0, 6;
L_0x13b7cae90 .cmp/eq 6, L_0x13b7cb020, L_0x140088568;
L_0x13b7cb3b0 .concat [ 6 26 0 0], L_0x13b7c8900, L_0x1400885b0;
L_0x13b7cb0c0 .cmp/eq 32, L_0x13b7cb3b0, L_0x1400885f8;
L_0x13b7cb580 .concat [ 6 26 0 0], L_0x13b7c8900, L_0x140088640;
L_0x13b7cb450 .cmp/eq 32, L_0x13b7cb580, L_0x140088688;
L_0x13b7cb890 .concat [ 6 26 0 0], L_0x13b7c8900, L_0x1400886d0;
L_0x13b7c9730 .cmp/eq 32, L_0x13b7cb890, L_0x140088718;
L_0x13b7cbc40 .part v0x13b7c7c90_0, 0, 6;
L_0x13b7cbb30 .cmp/eq 6, L_0x13b7cbc40, L_0x140088760;
L_0x13b7cbf00 .part v0x13b7c7c90_0, 0, 6;
L_0x13b7cbde0 .cmp/eq 6, L_0x13b7cbf00, L_0x1400887a8;
L_0x13b7cc270 .part L_0x13b7c8a60, 3, 2;
L_0x13b7cbfa0 .cmp/eq 2, L_0x13b7cc270, L_0x1400887f0;
L_0x13b7cc490 .cmp/eq 6, L_0x13b7c8a60, L_0x140088838;
L_0x13b7cc740 .cmp/eq 6, L_0x13b7c8a60, L_0x140088880;
L_0x13b7cca60 .cmp/eq 6, L_0x13b7c8a60, L_0x1400888c8;
L_0x13b7cc5e0 .cmp/eq 6, L_0x13b7c8a60, L_0x140088910;
L_0x13b7ccf00 .part v0x13b7c7c90_0, 21, 5;
L_0x13b7ccb00 .part v0x13b7c7c90_0, 16, 5;
L_0x13b7ccba0 .part v0x13b7c7c90_0, 11, 5;
L_0x13b7cd160 .part v0x13b7c7c90_0, 16, 5;
L_0x13b7cd200 .functor MUXZ 5, L_0x13b7cd160, L_0x13b7ccba0, L_0x13b7c9580, C4<>;
L_0x13b7cd060 .functor MUXZ 5, L_0x13b7cd200, L_0x140088958, L_0x13b7cad00, C4<>;
L_0x13b7cd770 .arith/sum 32, v0x13b7c5760_0, L_0x1400889a0;
L_0x13b7cd2a0 .functor MUXZ 32, v0x13b7bc890_0, v0x13b7bd4f0_0, L_0x13b7c9910, C4<>;
L_0x13b7cda10 .functor MUXZ 32, L_0x13b7cd2a0, v0x13b7bebb0_0, L_0x13b7caae0, C4<>;
L_0x13b7cd8d0 .functor MUXZ 32, L_0x13b7cda10, v0x13b7be4a0_0, L_0x13b7cc570, C4<>;
L_0x13b7cdca0 .functor MUXZ 32, L_0x13b7cd8d0, L_0x13b7cd770, L_0x13b7cd700, C4<>;
L_0x13b7cf570 .concat [ 1 31 0 0], v0x13b7c7320_0, L_0x140088ac0;
L_0x13b7cf610 .cmp/eq 32, L_0x13b7cf570, L_0x140088b08;
L_0x13b7cf920 .cmp/eq 6, L_0x13b7c8900, L_0x140088b50;
L_0x13b7cfc50 .cmp/eq 6, L_0x13b7c8900, L_0x140088b98;
L_0x13b7cf840 .reduce/nor v0x13b7c7320_0;
L_0x13b7cfba0 .cmp/eq 6, L_0x13b7c8900, L_0x140088be0;
L_0x13b7cfd30 .cmp/eq 6, L_0x13b7c8900, L_0x140088c28;
L_0x13b7d0640 .part v0x13b7c7c90_0, 0, 16;
L_0x13b7d01f0 .concat [ 16 2 0 0], L_0x13b7d0640, L_0x140088cb8;
L_0x13b7d0900 .part L_0x13b7d01f0, 0, 16;
L_0x13b7d0700 .concat [ 2 16 0 0], L_0x140088d00, L_0x13b7d0900;
L_0x13b7d0820 .part L_0x13b7d0700, 17, 1;
L_0x13b7d0bc0 .functor MUXZ 14, L_0x140088d90, L_0x140088d48, L_0x13b7d0820, C4<>;
L_0x13b7d0d40 .concat [ 18 14 0 0], L_0x13b7d0700, L_0x13b7d0bc0;
S_0x13b7bb800 .scope module, "cpu_alu" "alu" 4 138, 5 1 0, S_0x13b7bb420;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x13b7bbb50_0 .net *"_ivl_10", 15 0, L_0x13b7cee40;  1 drivers
L_0x140088a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13b7bbc10_0 .net/2u *"_ivl_14", 15 0, L_0x140088a78;  1 drivers
v0x13b7bbcc0_0 .net *"_ivl_17", 15 0, L_0x13b7cef80;  1 drivers
v0x13b7bbd80_0 .net *"_ivl_5", 0 0, L_0x13b7ce790;  1 drivers
v0x13b7bbe30_0 .net *"_ivl_6", 15 0, L_0x13b7cbce0;  1 drivers
v0x13b7bbf20_0 .net *"_ivl_9", 15 0, L_0x13b7ceb40;  1 drivers
v0x13b7bbfd0_0 .net "addr_rt", 4 0, L_0x13b7cf160;  1 drivers
v0x13b7bc080_0 .var "b_flag", 0 0;
v0x13b7bc120_0 .net "funct", 5 0, L_0x13b7ce6f0;  1 drivers
v0x13b7bc230_0 .var "hi", 31 0;
v0x13b7bc2e0_0 .net "instructionword", 31 0, v0x13b7c7c90_0;  alias, 1 drivers
v0x13b7bc390_0 .var "lo", 31 0;
v0x13b7bc440_0 .var "memaddroffset", 31 0;
v0x13b7bc4f0_0 .var "multresult", 63 0;
v0x13b7bc5a0_0 .net "op1", 31 0, L_0x13b7ce3b0;  alias, 1 drivers
v0x13b7bc650_0 .net "op2", 31 0, L_0x13b7ce560;  alias, 1 drivers
v0x13b7bc700_0 .net "opcode", 5 0, L_0x13b7ce650;  1 drivers
v0x13b7bc890_0 .var "result", 31 0;
v0x13b7bc920_0 .net "shamt", 4 0, L_0x13b7cf0c0;  1 drivers
v0x13b7bc9d0_0 .net/s "sign_op1", 31 0, L_0x13b7ce3b0;  alias, 1 drivers
v0x13b7bca90_0 .net/s "sign_op2", 31 0, L_0x13b7ce560;  alias, 1 drivers
v0x13b7bcb20_0 .net "simmediatedata", 31 0, L_0x13b7ceee0;  1 drivers
v0x13b7bcbb0_0 .net "simmediatedatas", 31 0, L_0x13b7ceee0;  alias, 1 drivers
v0x13b7bcc40_0 .net "uimmediatedata", 31 0, L_0x13b7cf020;  1 drivers
v0x13b7bccd0_0 .net "unsign_op1", 31 0, L_0x13b7ce3b0;  alias, 1 drivers
v0x13b7bcda0_0 .net "unsign_op2", 31 0, L_0x13b7ce560;  alias, 1 drivers
v0x13b7bce80_0 .var "unsigned_result", 31 0;
E_0x13b7bbac0/0 .event edge, v0x13b7bc700_0, v0x13b7bc120_0, v0x13b7bc650_0, v0x13b7bc920_0;
E_0x13b7bbac0/1 .event edge, v0x13b7bc5a0_0, v0x13b7bc4f0_0, v0x13b7bbfd0_0, v0x13b7bcb20_0;
E_0x13b7bbac0/2 .event edge, v0x13b7bcc40_0, v0x13b7bce80_0;
E_0x13b7bbac0 .event/or E_0x13b7bbac0/0, E_0x13b7bbac0/1, E_0x13b7bbac0/2;
L_0x13b7ce650 .part v0x13b7c7c90_0, 26, 6;
L_0x13b7ce6f0 .part v0x13b7c7c90_0, 0, 6;
L_0x13b7ce790 .part v0x13b7c7c90_0, 15, 1;
LS_0x13b7cbce0_0_0 .concat [ 1 1 1 1], L_0x13b7ce790, L_0x13b7ce790, L_0x13b7ce790, L_0x13b7ce790;
LS_0x13b7cbce0_0_4 .concat [ 1 1 1 1], L_0x13b7ce790, L_0x13b7ce790, L_0x13b7ce790, L_0x13b7ce790;
LS_0x13b7cbce0_0_8 .concat [ 1 1 1 1], L_0x13b7ce790, L_0x13b7ce790, L_0x13b7ce790, L_0x13b7ce790;
LS_0x13b7cbce0_0_12 .concat [ 1 1 1 1], L_0x13b7ce790, L_0x13b7ce790, L_0x13b7ce790, L_0x13b7ce790;
L_0x13b7cbce0 .concat [ 4 4 4 4], LS_0x13b7cbce0_0_0, LS_0x13b7cbce0_0_4, LS_0x13b7cbce0_0_8, LS_0x13b7cbce0_0_12;
L_0x13b7ceb40 .part v0x13b7c7c90_0, 0, 16;
L_0x13b7cee40 .concat [ 16 0 0 0], L_0x13b7ceb40;
L_0x13b7ceee0 .concat [ 16 16 0 0], L_0x13b7cee40, L_0x13b7cbce0;
L_0x13b7cef80 .part v0x13b7c7c90_0, 0, 16;
L_0x13b7cf020 .concat [ 16 16 0 0], L_0x13b7cef80, L_0x140088a78;
L_0x13b7cf0c0 .part v0x13b7c7c90_0, 6, 5;
L_0x13b7cf160 .part v0x13b7c7c90_0, 16, 5;
S_0x13b7bcfd0 .scope module, "cpu_load_block" "load_block" 4 151, 6 1 0, S_0x13b7bb420;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /OUTPUT 32 "out_transformed";
v0x13b7bd220_0 .net "address", 31 0, v0x13b7bc440_0;  alias, 1 drivers
v0x13b7bd2e0_0 .net "datafromMem", 31 0, v0x13b7c7990_0;  alias, 1 drivers
v0x13b7bd380_0 .net "instr_word", 31 0, v0x13b7c7c90_0;  alias, 1 drivers
v0x13b7bd450_0 .net "opcode", 5 0, L_0x13b7cf200;  1 drivers
v0x13b7bd4f0_0 .var "out_transformed", 31 0;
v0x13b7bd5e0_0 .net "whichbyte", 1 0, L_0x13b7cf2a0;  1 drivers
E_0x13b7bd1f0 .event edge, v0x13b7bd450_0, v0x13b7bd2e0_0, v0x13b7bd5e0_0, v0x13b7bc2e0_0;
L_0x13b7cf200 .part v0x13b7c7c90_0, 26, 6;
L_0x13b7cf2a0 .part v0x13b7bc440_0, 0, 2;
S_0x13b7bd6d0 .scope module, "dut" "store_block" 4 214, 7 1 0, S_0x13b7bb420;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x13b7bd9a0_0 .net *"_ivl_1", 1 0, L_0x13b7cfe10;  1 drivers
L_0x140088c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13b7bda60_0 .net *"_ivl_5", 0 0, L_0x140088c70;  1 drivers
v0x13b7bdb10_0 .net "bytenum", 2 0, L_0x13b7d03e0;  1 drivers
v0x13b7bdbd0_0 .net "dataword", 31 0, v0x13b7c7990_0;  alias, 1 drivers
v0x13b7bdc90_0 .net "eff_addr", 31 0, v0x13b7bc440_0;  alias, 1 drivers
v0x13b7bdda0_0 .net "opcode", 5 0, L_0x13b7c8900;  alias, 1 drivers
v0x13b7bde30_0 .net "regbyte", 7 0, L_0x13b7d04c0;  1 drivers
v0x13b7bdee0_0 .net "reghalfword", 15 0, L_0x13b7d0580;  1 drivers
v0x13b7bdf90_0 .net "regword", 31 0, L_0x13b7ce290;  alias, 1 drivers
v0x13b7be0a0_0 .var "storedata", 31 0;
E_0x13b7bd940/0 .event edge, v0x13b7bdda0_0, v0x13b7bdf90_0, v0x13b7bdb10_0, v0x13b7bde30_0;
E_0x13b7bd940/1 .event edge, v0x13b7bd2e0_0, v0x13b7bdee0_0;
E_0x13b7bd940 .event/or E_0x13b7bd940/0, E_0x13b7bd940/1;
L_0x13b7cfe10 .part v0x13b7bc440_0, 0, 2;
L_0x13b7d03e0 .concat [ 2 1 0 0], L_0x13b7cfe10, L_0x140088c70;
L_0x13b7d04c0 .part L_0x13b7ce290, 0, 8;
L_0x13b7d0580 .part L_0x13b7ce290, 0, 16;
S_0x13b7be1d0 .scope module, "hi" "hl_reg" 4 174, 8 1 0, S_0x13b7bb420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x13b7be410_0 .net "clk", 0 0, v0x13b7c76d0_0;  alias, 1 drivers
v0x13b7be4a0_0 .var "data", 31 0;
v0x13b7be530_0 .net "data_in", 31 0, v0x13b7bc230_0;  alias, 1 drivers
v0x13b7be600_0 .net "data_out", 31 0, v0x13b7be4a0_0;  alias, 1 drivers
v0x13b7be6a0_0 .net "enable", 0 0, L_0x13b7cdd40;  alias, 1 drivers
v0x13b7be780_0 .net "reset", 0 0, v0x13b7c7df0_0;  alias, 1 drivers
S_0x13b7be8a0 .scope module, "lo" "hl_reg" 4 166, 8 1 0, S_0x13b7bb420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x13b7beb20_0 .net "clk", 0 0, v0x13b7c76d0_0;  alias, 1 drivers
v0x13b7bebb0_0 .var "data", 31 0;
v0x13b7bec40_0 .net "data_in", 31 0, v0x13b7bc390_0;  alias, 1 drivers
v0x13b7bed10_0 .net "data_out", 31 0, v0x13b7bebb0_0;  alias, 1 drivers
v0x13b7bedb0_0 .net "enable", 0 0, L_0x13b7cdd40;  alias, 1 drivers
v0x13b7bee80_0 .net "reset", 0 0, v0x13b7c7df0_0;  alias, 1 drivers
S_0x13b7bef90 .scope module, "register" "regfile" 4 109, 9 1 0, S_0x13b7bb420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x13b7cdfe0 .functor BUFZ 32, L_0x13b7cdb70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13b7ce290 .functor BUFZ 32, L_0x13b7ce0d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13b7bfbf0_2 .array/port v0x13b7bfbf0, 2;
L_0x13b7ce340 .functor BUFZ 32, v0x13b7bfbf0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13b7bf2c0_0 .net *"_ivl_0", 31 0, L_0x13b7cdb70;  1 drivers
v0x13b7bf380_0 .net *"_ivl_10", 6 0, L_0x13b7ce170;  1 drivers
L_0x140088a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13b7bf420_0 .net *"_ivl_13", 1 0, L_0x140088a30;  1 drivers
v0x13b7bf4c0_0 .net *"_ivl_2", 6 0, L_0x13b7cdf00;  1 drivers
L_0x1400889e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13b7bf570_0 .net *"_ivl_5", 1 0, L_0x1400889e8;  1 drivers
v0x13b7bf660_0 .net *"_ivl_8", 31 0, L_0x13b7ce0d0;  1 drivers
v0x13b7bf710_0 .net "r_clk", 0 0, v0x13b7c76d0_0;  alias, 1 drivers
v0x13b7bf7e0_0 .net "r_clk_enable", 0 0, v0x13b7c77e0_0;  alias, 1 drivers
v0x13b7bf870_0 .net "read_data1", 31 0, L_0x13b7cdfe0;  alias, 1 drivers
v0x13b7bf980_0 .net "read_data2", 31 0, L_0x13b7ce290;  alias, 1 drivers
v0x13b7bfa30_0 .net "read_reg1", 4 0, L_0x13b7ccf00;  alias, 1 drivers
v0x13b7bfac0_0 .net "read_reg2", 4 0, L_0x13b7ccb00;  alias, 1 drivers
v0x13b7bfb50_0 .net "register_v0", 31 0, L_0x13b7ce340;  alias, 1 drivers
v0x13b7bfbf0 .array "registers", 0 31, 31 0;
v0x13b7bff90_0 .net "reset", 0 0, v0x13b7c7df0_0;  alias, 1 drivers
v0x13b7c0060_0 .net "write_control", 0 0, L_0x13b7cd520;  alias, 1 drivers
v0x13b7c0100_0 .net "write_data", 31 0, L_0x13b7cdca0;  alias, 1 drivers
v0x13b7c0290_0 .net "write_reg", 4 0, L_0x13b7cd060;  alias, 1 drivers
L_0x13b7cdb70 .array/port v0x13b7bfbf0, L_0x13b7cdf00;
L_0x13b7cdf00 .concat [ 5 2 0 0], L_0x13b7ccf00, L_0x1400889e8;
L_0x13b7ce0d0 .array/port v0x13b7bfbf0, L_0x13b7ce170;
L_0x13b7ce170 .concat [ 5 2 0 0], L_0x13b7ccb00, L_0x140088a30;
S_0x13b7a6d30 .scope module, "alu_tb" "alu_tb" 10 1;
 .timescale 0 0;
S_0x13b7a5ac0 .scope module, "convert_endian" "convert_endian" 11 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x1400536d0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13b7c7f00_0 .net "in", 31 0, o0x1400536d0;  0 drivers
v0x13b7c7f90_0 .var "out", 31 0;
S_0x13b7930a0 .scope module, "data_ram" "data_ram" 12 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x140053790 .functor BUFZ 1, C4<z>; HiZ drive
v0x13b7c8020_0 .net "clk", 0 0, o0x140053790;  0 drivers
o0x1400537c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13b7c80b0_0 .net "data_address", 31 0, o0x1400537c0;  0 drivers
o0x1400537f0 .functor BUFZ 1, C4<z>; HiZ drive
v0x13b7c8160_0 .net "data_read", 0 0, o0x1400537f0;  0 drivers
v0x13b7c8210_0 .var "data_readdata", 31 0;
o0x140053850 .functor BUFZ 1, C4<z>; HiZ drive
v0x13b7c82c0_0 .net "data_write", 0 0, o0x140053850;  0 drivers
o0x140053880 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13b7c83a0_0 .net "data_writedata", 31 0, o0x140053880;  0 drivers
S_0x13b7a4d70 .scope module, "pc" "pc" 13 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x1400539d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x13b7c84e0_0 .net "clk", 0 0, o0x1400539d0;  0 drivers
v0x13b7c8590_0 .var "curr_addr", 31 0;
o0x140053a30 .functor BUFZ 1, C4<z>; HiZ drive
v0x13b7c8640_0 .net "enable", 0 0, o0x140053a30;  0 drivers
o0x140053a60 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13b7c86f0_0 .net "next_addr", 31 0, o0x140053a60;  0 drivers
o0x140053a90 .functor BUFZ 1, C4<z>; HiZ drive
v0x13b7c87a0_0 .net "reset", 0 0, o0x140053a90;  0 drivers
E_0x13b78d550 .event posedge, v0x13b7c84e0_0;
    .scope S_0x13b7bef90;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13b7bfbf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13b7bfbf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13b7bfbf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13b7bfbf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13b7bfbf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13b7bfbf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13b7bfbf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13b7bfbf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13b7bfbf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13b7bfbf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13b7bfbf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13b7bfbf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13b7bfbf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13b7bfbf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13b7bfbf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13b7bfbf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13b7bfbf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13b7bfbf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13b7bfbf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13b7bfbf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13b7bfbf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13b7bfbf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13b7bfbf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13b7bfbf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13b7bfbf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13b7bfbf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13b7bfbf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13b7bfbf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13b7bfbf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13b7bfbf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13b7bfbf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13b7bfbf0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x13b7bef90;
T_1 ;
    %wait E_0x13b7a4f50;
    %load/vec4 v0x13b7bff90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13b7bfbf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13b7bfbf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13b7bfbf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13b7bfbf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13b7bfbf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13b7bfbf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13b7bfbf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13b7bfbf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13b7bfbf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13b7bfbf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13b7bfbf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13b7bfbf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13b7bfbf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13b7bfbf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13b7bfbf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13b7bfbf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13b7bfbf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13b7bfbf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13b7bfbf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13b7bfbf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13b7bfbf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13b7bfbf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13b7bfbf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13b7bfbf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13b7bfbf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13b7bfbf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13b7bfbf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13b7bfbf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13b7bfbf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13b7bfbf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13b7bfbf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13b7bfbf0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x13b7bf7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x13b7c0060_0;
    %load/vec4 v0x13b7c0290_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x13b7c0100_0;
    %load/vec4 v0x13b7c0290_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13b7bfbf0, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x13b7bb800;
T_2 ;
    %wait E_0x13b7bbac0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13b7bc080_0, 0, 1;
    %load/vec4 v0x13b7bc700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x13b7bc120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x13b7bca90_0;
    %ix/getv 4, v0x13b7bc920_0;
    %shiftl 4;
    %store/vec4 v0x13b7bce80_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x13b7bca90_0;
    %ix/getv 4, v0x13b7bc920_0;
    %shiftr 4;
    %store/vec4 v0x13b7bce80_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x13b7bca90_0;
    %ix/getv 4, v0x13b7bc920_0;
    %shiftr/s 4;
    %store/vec4 v0x13b7bce80_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x13b7bca90_0;
    %load/vec4 v0x13b7bccd0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x13b7bce80_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x13b7bca90_0;
    %load/vec4 v0x13b7bccd0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x13b7bce80_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x13b7bca90_0;
    %load/vec4 v0x13b7bccd0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x13b7bce80_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x13b7bc9d0_0;
    %pad/s 64;
    %load/vec4 v0x13b7bca90_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x13b7bc4f0_0, 0, 64;
    %load/vec4 v0x13b7bc4f0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x13b7bc230_0, 0, 32;
    %load/vec4 v0x13b7bc4f0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x13b7bc390_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x13b7bccd0_0;
    %pad/u 64;
    %load/vec4 v0x13b7bcda0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x13b7bc4f0_0, 0, 64;
    %load/vec4 v0x13b7bc4f0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x13b7bc230_0, 0, 32;
    %load/vec4 v0x13b7bc4f0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x13b7bc390_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x13b7bc9d0_0;
    %load/vec4 v0x13b7bca90_0;
    %mod/s;
    %store/vec4 v0x13b7bc230_0, 0, 32;
    %load/vec4 v0x13b7bc9d0_0;
    %load/vec4 v0x13b7bca90_0;
    %div/s;
    %store/vec4 v0x13b7bc390_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x13b7bccd0_0;
    %load/vec4 v0x13b7bcda0_0;
    %mod;
    %store/vec4 v0x13b7bc230_0, 0, 32;
    %load/vec4 v0x13b7bccd0_0;
    %load/vec4 v0x13b7bcda0_0;
    %div;
    %store/vec4 v0x13b7bc390_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x13b7bc5a0_0;
    %store/vec4 v0x13b7bc230_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x13b7bc5a0_0;
    %store/vec4 v0x13b7bc390_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x13b7bc9d0_0;
    %load/vec4 v0x13b7bca90_0;
    %add;
    %store/vec4 v0x13b7bce80_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x13b7bccd0_0;
    %load/vec4 v0x13b7bcda0_0;
    %add;
    %store/vec4 v0x13b7bce80_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x13b7bccd0_0;
    %load/vec4 v0x13b7bcda0_0;
    %sub;
    %store/vec4 v0x13b7bce80_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x13b7bccd0_0;
    %load/vec4 v0x13b7bcda0_0;
    %and;
    %store/vec4 v0x13b7bce80_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x13b7bccd0_0;
    %load/vec4 v0x13b7bcda0_0;
    %or;
    %store/vec4 v0x13b7bce80_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x13b7bccd0_0;
    %load/vec4 v0x13b7bcda0_0;
    %xor;
    %store/vec4 v0x13b7bce80_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x13b7bccd0_0;
    %load/vec4 v0x13b7bcda0_0;
    %or;
    %inv;
    %store/vec4 v0x13b7bce80_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x13b7bc9d0_0;
    %load/vec4 v0x13b7bca90_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x13b7bce80_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x13b7bccd0_0;
    %load/vec4 v0x13b7bcda0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x13b7bce80_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x13b7bbfd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x13b7bc9d0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13b7bc080_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13b7bc080_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x13b7bc9d0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13b7bc080_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13b7bc080_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x13b7bc9d0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13b7bc080_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13b7bc080_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x13b7bc9d0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13b7bc080_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13b7bc080_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x13b7bc9d0_0;
    %load/vec4 v0x13b7bca90_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13b7bc080_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13b7bc080_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x13b7bc9d0_0;
    %load/vec4 v0x13b7bc650_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13b7bc080_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13b7bc080_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x13b7bc9d0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13b7bc080_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13b7bc080_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x13b7bc9d0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13b7bc080_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13b7bc080_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x13b7bc9d0_0;
    %load/vec4 v0x13b7bcb20_0;
    %add;
    %store/vec4 v0x13b7bce80_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x13b7bccd0_0;
    %load/vec4 v0x13b7bcb20_0;
    %add;
    %store/vec4 v0x13b7bce80_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x13b7bc9d0_0;
    %load/vec4 v0x13b7bcb20_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x13b7bce80_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x13b7bccd0_0;
    %load/vec4 v0x13b7bcbb0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x13b7bce80_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x13b7bccd0_0;
    %load/vec4 v0x13b7bcc40_0;
    %and;
    %store/vec4 v0x13b7bce80_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x13b7bccd0_0;
    %load/vec4 v0x13b7bcc40_0;
    %or;
    %store/vec4 v0x13b7bce80_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x13b7bccd0_0;
    %load/vec4 v0x13b7bcc40_0;
    %xor;
    %store/vec4 v0x13b7bce80_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x13b7bcc40_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x13b7bce80_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x13b7bc9d0_0;
    %load/vec4 v0x13b7bcb20_0;
    %add;
    %store/vec4 v0x13b7bc440_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x13b7bc9d0_0;
    %load/vec4 v0x13b7bcb20_0;
    %add;
    %store/vec4 v0x13b7bc440_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x13b7bc9d0_0;
    %load/vec4 v0x13b7bcb20_0;
    %add;
    %store/vec4 v0x13b7bc440_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x13b7bc9d0_0;
    %load/vec4 v0x13b7bcb20_0;
    %add;
    %store/vec4 v0x13b7bc440_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x13b7bc9d0_0;
    %load/vec4 v0x13b7bcb20_0;
    %add;
    %store/vec4 v0x13b7bc440_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x13b7bc9d0_0;
    %load/vec4 v0x13b7bcb20_0;
    %add;
    %store/vec4 v0x13b7bc440_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x13b7bc9d0_0;
    %load/vec4 v0x13b7bcb20_0;
    %add;
    %store/vec4 v0x13b7bc440_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x13b7bc9d0_0;
    %load/vec4 v0x13b7bcb20_0;
    %add;
    %store/vec4 v0x13b7bc440_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x13b7bce80_0;
    %store/vec4 v0x13b7bc890_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x13b7bcfd0;
T_3 ;
    %wait E_0x13b7bd1f0;
    %load/vec4 v0x13b7bd450_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.0 ;
    %load/vec4 v0x13b7bd2e0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x13b7bd2e0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13b7bd2e0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13b7bd2e0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13b7bd4f0_0, 0, 32;
    %jmp T_3.6;
T_3.1 ;
    %load/vec4 v0x13b7bd5e0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %jmp T_3.11;
T_3.7 ;
    %load/vec4 v0x13b7bd2e0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x13b7bd2e0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13b7bd4f0_0, 0, 32;
    %jmp T_3.11;
T_3.8 ;
    %load/vec4 v0x13b7bd2e0_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x13b7bd2e0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13b7bd4f0_0, 0, 32;
    %jmp T_3.11;
T_3.9 ;
    %load/vec4 v0x13b7bd2e0_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x13b7bd2e0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13b7bd4f0_0, 0, 32;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x13b7bd2e0_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x13b7bd2e0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13b7bd4f0_0, 0, 32;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0x13b7bd5e0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x13b7bd2e0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13b7bd4f0_0, 0, 32;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x13b7bd2e0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13b7bd4f0_0, 0, 32;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x13b7bd2e0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13b7bd4f0_0, 0, 32;
    %jmp T_3.16;
T_3.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x13b7bd2e0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13b7bd4f0_0, 0, 32;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v0x13b7bd5e0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %jmp T_3.19;
T_3.17 ;
    %load/vec4 v0x13b7bd2e0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x13b7bd2e0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13b7bd4f0_0, 0, 32;
    %jmp T_3.19;
T_3.18 ;
    %load/vec4 v0x13b7bd2e0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x13b7bd2e0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13b7bd4f0_0, 0, 32;
    %jmp T_3.19;
T_3.19 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v0x13b7bd5e0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %jmp T_3.22;
T_3.20 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x13b7bd2e0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13b7bd4f0_0, 0, 32;
    %jmp T_3.22;
T_3.21 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x13b7bd2e0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13b7bd4f0_0, 0, 32;
    %jmp T_3.22;
T_3.22 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v0x13b7bd380_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x13b7bd4f0_0, 0, 32;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x13b7be8a0;
T_4 ;
    %wait E_0x13b7a4f50;
    %load/vec4 v0x13b7bee80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13b7bebb0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x13b7bedb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x13b7bec40_0;
    %assign/vec4 v0x13b7bebb0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13b7be1d0;
T_5 ;
    %wait E_0x13b7a4f50;
    %load/vec4 v0x13b7be780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13b7be4a0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x13b7be6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x13b7be530_0;
    %assign/vec4 v0x13b7be4a0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x13b7bd6d0;
T_6 ;
    %wait E_0x13b7bd940;
    %load/vec4 v0x13b7bdda0_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x13b7bdf90_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13b7be0a0_0, 4, 8;
    %load/vec4 v0x13b7bdf90_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13b7be0a0_0, 4, 8;
    %load/vec4 v0x13b7bdf90_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13b7be0a0_0, 4, 8;
    %load/vec4 v0x13b7bdf90_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13b7be0a0_0, 4, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x13b7bdda0_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x13b7bdb10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x13b7bde30_0;
    %load/vec4 v0x13b7bdbd0_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13b7be0a0_0, 0, 32;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x13b7bdbd0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x13b7bde30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13b7bdbd0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x13b7be0a0_0, 0, 32;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x13b7bdbd0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x13b7bde30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13b7bdbd0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13b7be0a0_0, 0, 32;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x13b7bdbd0_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x13b7bde30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13b7be0a0_0, 0, 32;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x13b7bdda0_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_6.9, 4;
    %load/vec4 v0x13b7bdb10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %jmp T_6.13;
T_6.11 ;
    %load/vec4 v0x13b7bdee0_0;
    %load/vec4 v0x13b7bdbd0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13b7be0a0_0, 0, 32;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x13b7bdbd0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x13b7bdee0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13b7be0a0_0, 0, 32;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
T_6.9 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x13b7bb420;
T_7 ;
    %wait E_0x13b7bb7b0;
    %load/vec4 v0x13b7c61f0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x13b7c6290_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.0, 9;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x13b7c5b80_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x13b7c5800_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x13b7c5400_0, 0, 32;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x13b7bb420;
T_8 ;
Ewait_0 .event/or E_0x13b7baff0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x13b7c4ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x13b7c5760_0;
    %load/vec4 v0x13b7c5130_0;
    %add;
    %store/vec4 v0x13b7c6650_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x13b7c5cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x13b7c5760_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x13b7c5c20_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x13b7c6650_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x13b7c5d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x13b7c6840_0;
    %store/vec4 v0x13b7c6650_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x13b7c5760_0;
    %addi 4, 0, 32;
    %store/vec4 v0x13b7c6650_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x13b7bb420;
T_9 ;
    %wait E_0x13b7a4f50;
    %load/vec4 v0x13b7c5250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x13b7c6f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x13b7c5370_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x13b7c5760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13b7c52e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13b7c7320_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x13b7c52e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x13b7c7320_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13b7c7320_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x13b7c7320_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13b7c7320_0, 0;
    %load/vec4 v0x13b7c5760_0;
    %assign/vec4 v0x13b7c5370_0, 0;
    %load/vec4 v0x13b7c6650_0;
    %assign/vec4 v0x13b7c5760_0, 0;
T_9.8 ;
T_9.7 ;
    %load/vec4 v0x13b7c5760_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13b7c52e0_0, 0;
T_9.10 ;
T_9.4 ;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x13b771ad0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13b7c76d0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x13b7c76d0_0;
    %inv;
    %store/vec4 v0x13b7c76d0_0, 0, 1;
    %delay 4, 0;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %end;
    .thread T_10;
    .scope S_0x13b771ad0;
T_11 ;
    %fork t_1, S_0x13b7747d0;
    %jmp t_0;
    .scope S_0x13b7747d0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13b7c7df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13b7c77e0_0, 0, 1;
    %wait E_0x13b7a4f50;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13b7c7df0_0, 0, 1;
    %wait E_0x13b7a4f50;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x13b7bae00_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x13b7c7990_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x13b7bb050_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x13b7bb100_0, 0, 5;
    %load/vec4 v0x13b7bae00_0;
    %store/vec4 v0x13b7bb1b0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x13b7baeb0_0, 0, 16;
    %load/vec4 v0x13b7bb050_0;
    %load/vec4 v0x13b7bb100_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13b7bb1b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13b7baeb0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13b7baf60_0, 0, 32;
    %load/vec4 v0x13b7baf60_0;
    %store/vec4 v0x13b7c7c90_0, 0, 32;
    %load/vec4 v0x13b7c7990_0;
    %load/vec4 v0x13b7bae00_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x13b7c7990_0, 0, 32;
    %wait E_0x13b7a4f50;
    %wait E_0x13b7a4f50;
    %delay 2, 0;
    %load/vec4 v0x13b7c7a20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 89 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_11.3 ;
    %load/vec4 v0x13b7c7900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %jmp T_11.5;
T_11.4 ;
    %vpi_call/w 3 90 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_11.5 ;
    %load/vec4 v0x13b7bae00_0;
    %addi 1, 0, 5;
    %store/vec4 v0x13b7bae00_0, 0, 5;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x13b7bae00_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_11.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.7, 5;
    %jmp/1 T_11.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x13b7bb050_0, 0, 6;
    %load/vec4 v0x13b7bae00_0;
    %store/vec4 v0x13b7bb100_0, 0, 5;
    %load/vec4 v0x13b7bae00_0;
    %addi 15, 0, 5;
    %store/vec4 v0x13b7bb1b0_0, 0, 5;
    %load/vec4 v0x13b7bae00_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x13b7baeb0_0, 0, 16;
    %load/vec4 v0x13b7bb050_0;
    %load/vec4 v0x13b7bb100_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13b7bb1b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13b7baeb0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13b7baf60_0, 0, 32;
    %load/vec4 v0x13b7baf60_0;
    %store/vec4 v0x13b7c7c90_0, 0, 32;
    %wait E_0x13b7a4f50;
    %wait E_0x13b7a4f50;
    %delay 2, 0;
    %load/vec4 v0x13b7bae00_0;
    %addi 1, 0, 5;
    %store/vec4 v0x13b7bae00_0, 0, 5;
    %jmp T_11.6;
T_11.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x13b7bae00_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x13b7bb260_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_11.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.9, 5;
    %jmp/1 T_11.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x13b7bb050_0, 0, 6;
    %load/vec4 v0x13b7bae00_0;
    %addi 15, 0, 5;
    %store/vec4 v0x13b7bb100_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x13b7bb1b0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x13b7baeb0_0, 0, 16;
    %load/vec4 v0x13b7bb050_0;
    %load/vec4 v0x13b7bb100_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13b7bb1b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13b7baeb0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13b7baf60_0, 0, 32;
    %load/vec4 v0x13b7baf60_0;
    %store/vec4 v0x13b7c7c90_0, 0, 32;
    %wait E_0x13b7a4f50;
    %delay 2, 0;
    %load/vec4 v0x13b7bae00_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x13b7bb370_0, 0, 16;
    %load/vec4 v0x13b7bb370_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_11.10, 8;
    %pushi/vec4 65535, 0, 16;
    %jmp/1 T_11.11, 8;
T_11.10 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_11.11, 8;
 ; End of false expr.
    %blend;
T_11.11;
    %load/vec4 v0x13b7bb370_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13b7b0fb0_0, 0, 32;
    %vpi_call/w 3 129 "$display", "%b", v0x13b7b0fb0_0 {0 0 0};
    %load/vec4 v0x13b7bb260_0;
    %load/vec4 v0x13b7bae00_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x13b7bb260_0, 0, 32;
    %load/vec4 v0x13b7bb260_0;
    %load/vec4 v0x13b7b0fb0_0;
    %add;
    %store/vec4 v0x13b7bad60_0, 0, 32;
    %load/vec4 v0x13b7c7d20_0;
    %load/vec4 v0x13b7bad60_0;
    %cmp/e;
    %jmp/0xz  T_11.12, 4;
    %jmp T_11.13;
T_11.12 ;
    %vpi_call/w 3 133 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x13b7bad60_0, v0x13b7c7d20_0 {0 0 0};
T_11.13 ;
    %load/vec4 v0x13b7bae00_0;
    %addi 1, 0, 5;
    %store/vec4 v0x13b7bae00_0, 0, 5;
    %jmp T_11.8;
T_11.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x13b771ad0;
t_0 %join;
    %end;
    .thread T_11;
    .scope S_0x13b7a4d70;
T_12 ;
    %wait E_0x13b78d550;
    %load/vec4 v0x13b7c87a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x13b7c8590_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x13b7c8640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x13b7c86f0_0;
    %assign/vec4 v0x13b7c8590_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/addiu_2_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
