# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../Project1/LabProject/Project1/Project1.srcs/sources_1/new/BCDSevenSegConverter.vhd" \
"../../../../../../Project1/LabProject/Project1/Project1.srcs/sources_1/new/ControlUnit.vhd" \
"../../../../../../Project1/LabProject/Project1/Project1.srcs/sources_1/new/DataMemory.vhd" \
"../../../../../../Project1/LabProject/Project1/Project1.srcs/sources_1/new/ExecuteStage.vhd" \
"../../../../../../Project1/LabProject/Project1/Project1.srcs/sources_1/new/FullAdder.vhd" \
"../../../../../../Project1/LabProject/Project1/Project1.srcs/sources_1/new/InstrucDecode.vhd" \
"../../../../../../Project1/LabProject/Project1/Project1.srcs/sources_1/new/InstrucFetch.vhd" \
"../../../../../../Project1/LabProject/Project1/Project1.srcs/sources_1/new/InstrucMemory.vhd" \
"../../../../../../Project1/LabProject/Project1/Project1.srcs/sources_1/new/MIPS_Processor.vhd" \
"../../../../../../Project1/LabProject/Project1/Project1.srcs/sources_1/new/MemoryStage.vhd" \
"../../../../../../Project1/LabProject/Project1/Project1.srcs/sources_1/new/Multiplier.vhd" \
"../../../../../../Project1/LabProject/Project1/Project1.srcs/sources_1/new/Mux.vhd" \
"../../../../../../Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd" \
"../../../../../../Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterModule.vhd" \
"../../../../../../Project1/LabProject/Project1/Project1.srcs/sources_1/new/RippleCarryFullAdder.vhd" \
"../../../../../../Project1/LabProject/Project1/Project1.srcs/sources_1/new/WriteBackStage.vhd" \
"../../../../../../Project1/LabProject/Project1/Project1.srcs/sources_1/new/alu4.vhd" \
"../../../../../../Project1/LabProject/Project1/Project1.srcs/sources_1/new/alu_and.vhd" \
"../../../../../../Project1/LabProject/Project1/Project1.srcs/sources_1/new/alu_or.vhd" \
"../../../../../../Project1/LabProject/Project1/Project1.srcs/sources_1/new/alu_xor.vhd" \
"../../../../../../Project1/LabProject/Project1/Project1.srcs/sources_1/new/genericDecoder.vhd" \
"../../../../../../Project1/LabProject/Project1/Project1.srcs/sources_1/new/genericMux.vhd" \
"../../../../../../Project1/LabProject/Project1/Project1.srcs/sources_1/new/seven_seg_controller.vhd" \
"../../../../../../Project1/LabProject/Project1/Project1.srcs/sources_1/new/sllN.vhd" \
"../../../../../../Project1/LabProject/Project1/Project1.srcs/sources_1/new/sraN.vhd" \
"../../../../../../Project1/LabProject/Project1/Project1.srcs/sources_1/new/srlN.vhd" \
"../../../../../../Project1/LabProject/Project1/Project1.srcs/sources_1/new/two_input_and.vhd" \
"../../../../../../Project1/LabProject/Project1/Project1.srcs/sim_1/new/MIPS_Processor_tb.vhd" \

# Do not sort compile order
nosort
