# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do AES_Enc_Nios_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/queue.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:50:05 on May 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc" D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/queue.v 
# -- Compiling module queue
# 
# Top level modules:
# 	queue
# End time: 06:50:06 on May 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/subWord.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:50:06 on May 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc" D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/subWord.v 
# -- Compiling module subWord
# 
# Top level modules:
# 	subWord
# End time: 06:50:06 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/subBytes.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:50:06 on May 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc" D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/subBytes.v 
# -- Compiling module subBytes
# 
# Top level modules:
# 	subBytes
# End time: 06:50:06 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/shiftRows.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:50:06 on May 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc" D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/shiftRows.v 
# -- Compiling module shiftRows
# 
# Top level modules:
# 	shiftRows
# End time: 06:50:06 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/s_box_maker.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:50:06 on May 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc" D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/s_box_maker.v 
# -- Compiling module s_box_maker
# 
# Top level modules:
# 	s_box_maker
# End time: 06:50:06 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/s_box.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:50:06 on May 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc" D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/s_box.v 
# -- Compiling module s_box
# 
# Top level modules:
# 	s_box
# End time: 06:50:06 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/mixColumns.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:50:06 on May 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc" D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/mixColumns.v 
# -- Compiling module mixColumns
# 
# Top level modules:
# 	mixColumns
# End time: 06:50:06 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/keyExpansion.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:50:06 on May 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc" D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/keyExpansion.v 
# -- Compiling module keyExpansion
# 
# Top level modules:
# 	keyExpansion
# End time: 06:50:06 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/AES_round.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:50:06 on May 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc" D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/AES_round.v 
# -- Compiling module AES_round
# 
# Top level modules:
# 	AES_round
# End time: 06:50:06 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/AES_Pipe_Enc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:50:06 on May 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc" D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/AES_Pipe_Enc.v 
# -- Compiling module AES_Pipe_Enc
# 
# Top level modules:
# 	AES_Pipe_Enc
# End time: 06:50:06 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/AES_last_round.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:50:06 on May 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc" D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/AES_last_round.v 
# -- Compiling module AES_last_round
# 
# Top level modules:
# 	AES_last_round
# End time: 06:50:06 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/AES_Cipher.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:50:06 on May 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc" D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/AES_Cipher.v 
# -- Compiling module AES_Cipher
# ** Warning: D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/AES_Cipher.v(61): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	AES_Cipher
# End time: 06:50:06 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/addRoundKey.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:50:06 on May 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc" D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/addRoundKey.v 
# -- Compiling module addRoundKey
# 
# Top level modules:
# 	addRoundKey
# End time: 06:50:06 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib aes_enc_core
# vmap aes_enc_core aes_enc_core
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap aes_enc_core aes_enc_core 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/AES_Pipe_Enc_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:50:06 on May 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc" D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/AES_Pipe_Enc_tb.v 
# -- Compiling module AES_Pipe_Enc_tb
# 
# Top level modules:
# 	AES_Pipe_Enc_tb
# End time: 06:50:06 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L aes_enc_core -voptargs="+acc"  AES_Pipe_Enc_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L aes_enc_core -voptargs=""+acc"" AES_Pipe_Enc_tb 
# Start time: 06:50:07 on May 03,2024
# Loading work.AES_Pipe_Enc_tb
# Loading work.AES_Pipe_Enc
# Loading work.queue
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.AES_Cipher
# Loading work.keyExpansion
# Loading work.subWord
# Loading work.s_box_maker
# Loading work.addRoundKey
# Loading work.AES_last_round
# Loading work.subBytes
# Loading work.shiftRows
# Loading work.s_box
# Loading work.AES_round
# Loading work.mixColumns
# ** Warning: (vsim-3017) D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/AES_Pipe_Enc_tb.v(33): [TFMPC] - Too few port connections. Expected 10, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /AES_Pipe_Enc_tb/dut0 File: D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/AES_Pipe_Enc.v
# ** Warning: (vsim-3722) D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/AES_Pipe_Enc_tb.v(33): [TFMPC] - Missing connection for port 'CURR_STATE'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10 us
run
# End time: 15:48:14 on May 03,2024, Elapsed time: 8:58:07
# Errors: 0, Warnings: 2
