<!DOCTYPE html>
<html class="client-nojs" lang="en" dir="ltr">

<!-- Mirrored from processors.wiki.ti.com/index.php/Processor_SDK_HSR_PRP by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 01 Dec 2020 11:53:27 GMT -->
<!-- Added by HTTrack --><meta http-equiv="content-type" content="text/html;charset=UTF-8" /><!-- /Added by HTTrack -->
<head>
<meta charset="UTF-8"/>
<title>Processor SDK HSR PRP - Texas Instruments Wiki</title>
<script>document.documentElement.className = document.documentElement.className.replace( /(^|\s)client-nojs(\s|$)/, "$1client-js$2" );</script>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"Processor_SDK_HSR_PRP","wgTitle":"Processor SDK HSR PRP","wgCurRevisionId":234208,"wgRevisionId":234208,"wgArticleId":45225,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["Pages with broken file links"],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"Processor_SDK_HSR_PRP","wgRelevantArticleId":45225,"wgRequestId":"9e26b89a6354f7786c5ba04a","wgIsProbablyEditable":false,"wgRelevantPageIsProbablyEditable":false,"wgRestrictionEdit":["sysop"],"wgRestrictionMove":["sysop"]});mw.loader.state({"site.styles":"ready","noscript":"ready","user.styles":"ready","user":"ready","user.options":"ready","user.tokens":"loading","mediawiki.legacy.shared":"ready","mediawiki.legacy.commonPrint":"ready","mediawiki.sectionAnchor":"ready","mediawiki.skinning.interface":"ready","skins.vector.styles":"ready"});mw.loader.implement("user.tokens@19o3a1s",function($,jQuery,require,module){/*@nomin*/mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});
});mw.loader.load(["site","mediawiki.page.startup","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.toc","mediawiki.searchSuggest","skins.vector.js"]);});</script>
<link rel="stylesheet" href="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=mediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.sectionAnchor%7Cmediawiki.skinning.interface%7Cskins.vector.styles&amp;only=styles&amp;skin=vector"/>
<script async="" src="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=vector"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector"/>
<meta name="generator" content="MediaWiki 1.31.6"/>
<link rel="shortcut icon" href="https://processors.wiki.ti.com/favicon.ico"/>
<link rel="search" type="application/opensearchdescription+xml" href="https://processors.wiki.ti.com/opensearch_desc.php" title="Texas Instruments Wiki (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="https://processors.wiki.ti.com/api.php?action=rsd"/>
<link rel="license" href="http://creativecommons.org/licenses/by-sa/3.0/"/>
<link rel="alternate" type="application/atom+xml" title="Texas Instruments Wiki Atom feed" href="https://processors.wiki.ti.com/index.php?title=Special:RecentChanges&amp;feed=atom"/>
<!--[if lt IE 9]><script src="/load.php?debug=false&amp;lang=en&amp;modules=html5shiv&amp;only=scripts&amp;skin=Vector&amp;sync=1"></script><![endif]-->
</head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject page-Processor_SDK_HSR_PRP rootpage-Processor_SDK_HSR_PRP skin-vector action-view">		<div id="mw-page-base" class="noprint"></div>
		<div id="mw-head-base" class="noprint"></div>
		<div id="content" class="mw-body" role="main">
			<a id="top"></a>
			<div id="siteNotice" class="mw-body-content"><div id="localNotice" lang="en" dir="ltr"><div class="mw-parser-output"><p><br />
<span style="color:#ff0000"><b>NOTICE: The Processors Wiki will End-of-Life on January 15, 2021. It is recommended to download any files or other content you may need that are hosted on processors.wiki.ti.com. The site is now set to read only.</b></span>
</p></div></div></div><div class="mw-indicators mw-body-content">
</div>
<h1 id="firstHeading" class="firstHeading" lang="en">Processor SDK HSR PRP</h1>			<div id="bodyContent" class="mw-body-content">
				<div id="siteSub" class="noprint">From Texas Instruments Wiki</div>				<div id="contentSub"></div>
								<div id="jump-to-nav" class="mw-jump">
					Jump to:					<a href="#mw-head">navigation</a>, 					<a href="#p-search">search</a>
				</div>
				<div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><div class="mw-parser-output"><p><b><big><big><span style="color:red"> Starting in v4.3, Processor SDK documentation is no longer hosted on processors wiki.</span></big></big></b> <br /><br />
Please bookmark the new links:
</p>
<ul><li>Linux, RT-Linux: <a rel="nofollow" class="external free" href="http://software-dl.ti.com/processor-sdk-linux/esd/docs/latest/linux/index.html">http://software-dl.ti.com/processor-sdk-linux/esd/docs/latest/linux/index.html</a></li>
<li>RTOS: <a rel="nofollow" class="external free" href="http://software-dl.ti.com/processor-sdk-rtos/esd/docs/latest/rtos/index.html">http://software-dl.ti.com/processor-sdk-rtos/esd/docs/latest/rtos/index.html</a></li>
<li>Android: <a rel="nofollow" class="external free" href="http://software-dl.ti.com/processor-sdk-android/esd/docs/latest/android/index.html">http://software-dl.ti.com/processor-sdk-android/esd/docs/latest/android/index.html</a></li></ul>
<p><br />
</p>
<div id="toc" class="toc"><div class="toctitle" lang="en" dir="ltr"><h2>Contents</h2></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#Overview"><span class="tocnumber">1</span> <span class="toctext">Overview</span></a></li>
<li class="toclevel-1 tocsection-2"><a href="#ICSS_PRU_firmware_for_HSR.2FPRP.2FPTP"><span class="tocnumber">2</span> <span class="toctext">ICSS PRU firmware for HSR/PRP/PTP</span></a>
<ul>
<li class="toclevel-2 tocsection-3"><a href="#Duplicate_algorithm_and_table"><span class="tocnumber">2.1</span> <span class="toctext">Duplicate algorithm and table</span></a></li>
<li class="toclevel-2 tocsection-4"><a href="#Port_to_Host_Duplicate_Table"><span class="tocnumber">2.2</span> <span class="toctext">Port to Host Duplicate Table</span></a></li>
<li class="toclevel-2 tocsection-5"><a href="#Port_to_Port_Duplicate_Table"><span class="tocnumber">2.3</span> <span class="toctext">Port to Port Duplicate Table</span></a></li>
<li class="toclevel-2 tocsection-6"><a href="#Node_Table"><span class="tocnumber">2.4</span> <span class="toctext">Node Table</span></a></li>
<li class="toclevel-2 tocsection-7"><a href="#Frame_duplication_from_the_host"><span class="tocnumber">2.5</span> <span class="toctext">Frame duplication from the host</span></a></li>
<li class="toclevel-2 tocsection-8"><a href="#Supervision_Frame"><span class="tocnumber">2.6</span> <span class="toctext">Supervision Frame</span></a></li>
<li class="toclevel-2 tocsection-9"><a href="#Cut-Through_for_HSR"><span class="tocnumber">2.7</span> <span class="toctext">Cut-Through for HSR</span></a></li>
<li class="toclevel-2 tocsection-10"><a href="#Memory_Map"><span class="tocnumber">2.8</span> <span class="toctext">Memory Map</span></a>
<ul>
<li class="toclevel-3 tocsection-11"><a href="#Shared_RAM_Memory_Map"><span class="tocnumber">2.8.1</span> <span class="toctext">Shared RAM Memory Map</span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-1 tocsection-12"><a href="#TI_RTOS"><span class="tocnumber">3</span> <span class="toctext">TI RTOS</span></a></li>
<li class="toclevel-1 tocsection-13"><a href="#Linux"><span class="tocnumber">4</span> <span class="toctext">Linux</span></a></li>
</ul>
</div>

<h1><span class="mw-headline" id="Overview">Overview</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Processor_SDK_HSR_PRP&amp;action=edit&amp;section=1" title="Edit section: Overview">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<p>HSR stands for High Availability Seamless Redundancy. This is a protocol used to support redundant networks needed for industrial applications such as factory automation, substation automation etc. The standard is defined in IEC 62439-3 clause 5. HSR Ethernet frames are not compatible with standard Ethernet frames. HSR frames are identified uniquely by the HSR tag. So only HSR frames are possible in the network which is not identifiable by a standard Ethernet device. Factory or field devices are connected to a Double Attached Node HSR (DANH). Typically these nodes are connected in a Ring topology and only DANH compliant nodes can be connected to the HSR network. Other standard Ethernet devices (Singly Attached Nodes, SANs) needs to be connected through a Redundancy Box (RedBox) to work with HSR networks. HSR tag is used to manage redundancy in HSR network.
</p><p>A DANH node has two ports operated in parallel. A source DANH prefixes a frame passed from its upper layers with an HSR tag to identify frame duplicates and sends the frame over each port.
</p><p>A destination DANH receives, in the fault-free state, two identical frames (one from each port) within a certain interval. It removes the HSR tag of the first frame before passing it to its upper layers and discards any duplicate. The nodes support the IEEE 802.1D bridge functionality and forward frames from one port to the other, except if they already sent the same frame in that same direction. In particular, the node will not forward a frame that it injected into the ring. A destination node of a unicast frame does not forward a frame for which it is the only destination, except for testing. Frames circulating in the ring carry the HSR tag inserted by the source, which contains a sequence number. The doublet {source MAC address, sequence number} uniquely identifies copies of the same frame.
</p><p>Figure below shows the structure of a DANH node.
</p><p><i>Insert File for DANH Here</i>
</p><p>PRP stands for Parallel Redundancy Protocol which is another redundancy protocol defined by IEC 62439-3 clause 4. Standard Ethernet devices such as bridges and switches can be connected (SANs) to a PRP network. The PRP frames uses a trailer called RCT (Redundancy Control Trailer) which is treated like a pad by standard network devices. A Double Attached Node PRP (DANP) appends a RCT trailer to the frame to manage redundancy.
</p><p>A DANP node has two ports that operate in parallel and that are attached to the same upper layers of the communication stack through the Link Redundancy Entity (LRE), as the figure below shows. For the basic communication, the LRE presents toward its upper layers the same interface as a non-redundant network adapter, so the upper layers are unaware of redundancy. The LRE has two tasks: handling of duplicates and management of redundancy. When receiving a frame from the node’s upper layers, the LRE appends a Redundancy Check Trailer (RCT) containing a sequence number to the frame and sends the frame through both ports at nearly the same time. The two frames are nearly identical except for the LAN identifier (and the checksum). The two frames transit through the two LANs with different delays, ideally they arrive at nearly the same time at the destination node. When receiving frames from the network, the LRE forwards the first received frame of a pair to its node’s upper layers and discards the duplicate frame (if it arrives). It removes the RCT if required.
</p><p><i>Insert file for DANP here</i>
</p><p><br />
</p>
<h1><span id="ICSS_PRU_firmware_for_HSR/PRP/PTP"></span><span class="mw-headline" id="ICSS_PRU_firmware_for_HSR.2FPRP.2FPTP">ICSS PRU firmware for HSR/PRP/PTP</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Processor_SDK_HSR_PRP&amp;action=edit&amp;section=2" title="Edit section: ICSS PRU firmware for HSR/PRP/PTP">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<p>A common firmware is used across TI RTOS and Linux implementations of HSR/PRP. This section describes the firmware details.
</p>
<h2><span class="mw-headline" id="Duplicate_algorithm_and_table">Duplicate algorithm and table</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Processor_SDK_HSR_PRP&amp;action=edit&amp;section=3" title="Edit section: Duplicate algorithm and table">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Handling duplicate frames is one of the main tasks in HSR and PRP. The LRE must not provide the duplicate of a frame to its upper layer in order to offload the processor. The algorithm for discarding duplicates is not specified in IEC 62439-3. However, the standard mandates that the algorithm must be designed such that it never rejects a legitimate frame, while occasional acceptance of a duplicate can be tolerated.
</p><p>In HSR, additionally to discarding duplicates destined to the host, a discard operation should also be used to prevent frames from looping in the network. A looping frame is a frame that is never discarded in any node of the network and therefore it keeps looping indefinitely. Normally, such a frame should be dropped by its source node. The function handles the case when a defective HSR device does not filter correctly according to source/destination address. This operation is less critical than the host duplicate discard. It is also specified that any duplicate discard method shall be able to forget an entry identified by the source MAC address and the sequence number after a time EntryForgetTime (default 400ms).
</p><p>A table holds entries representing frames that have been registered in the LRE, each entry is represented bya frame signature. The signature consists of the source MAC address and the 16 bit sequence number. The sequence number value is incremented by 1 when a frame and its duplicate are sent by a source in an HSR network. This signature allows identifying a frame uniquely. When a frame is received, the list is searched by comparing the frame signature with all entries in the table. If such an entry is found, the frame is a duplicate and shall be discarded. If no entry exists, the frame is the first one received and needs to be forwarded to the application and/or – in case of HSR - to the other port. With a successful forwarding process (frame received with no error), a new entry with the signature of that frame is created in the table. 
</p><p>A linear lookup process is too time consuming; thus Hash algorithms are used to decrease the search time.
</p>
<h2><span class="mw-headline" id="Port_to_Host_Duplicate_Table">Port to Host Duplicate Table</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Processor_SDK_HSR_PRP&amp;action=edit&amp;section=4" title="Edit section: Port to Host Duplicate Table">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>It is used to prevent sending duplicate frames to the upper layers. This table is common for both PRUs. Resource sharing implies that collision (two PRUs accessing the same data) must be handled. Since the table is common to both PRUs, the host duplicate rejection must be done after the EOF is detected in order to avoid rejecting legitimate frames.
</p>
<h2><span class="mw-headline" id="Port_to_Port_Duplicate_Table">Port to Port Duplicate Table</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Processor_SDK_HSR_PRP&amp;action=edit&amp;section=5" title="Edit section: Port to Port Duplicate Table">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>A PRU forwards the frames received from one HSR port to the other HSR port, unless the frame was sent already. Each PRU has its own port duplicate table. A search operation can start before the EOF is detected since the table is not shared between the PRU and is not subject to any modification during the reception of a frame. In order to minimize the load of the PRU after EOF reception, the search operation in the port duplicate table is executed during frame reception. Moreover, this allows to quickly detecting if the frame should be discarded early in the reception process. An insertion in the table is still made only after the EOF is detected, but the operation is much faster since the result of the search operation can used.
</p>
<h2><span class="mw-headline" id="Node_Table">Node Table</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Processor_SDK_HSR_PRP&amp;action=edit&amp;section=6" title="Edit section: Node Table">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The node table is a central element of the HSR/PRP mechanism although the standard declares node tables optional. This firmware implements node tables for HSR and PRP. Node table handling is implemented in the PRU and comprises of registering incoming supervision and non-supervision-frames as well as ageing and deleting of old entries. The standard requires updating the node table when a supervision frame is received. Accessing the node table is thus not critical since supervision frames are sent only every 2 seconds. For HSR, to maintain statistics for each source node of the network and to facilitate debugging, the implementation updates the node table for each frame received by the host from a source that has previously sent a supervision frame. A further advantage of this approach is having a similar implementation for HSR and PRP. Indeed, the PRP Standard requires updating the node table, if implemented, for all the incoming frames in order to keep track of the traffic contented to each redundant LAN. The node table is accessible by the host for management purposes. Update- and register operations in the table should be done when the frame is completely received in order to avoid registering erroneous frames.
</p><p>The node table search/update operation is very critical since it is resource/time consuming (maximum NODE_TABLE_SIZE is 256 entries). In the worst case scenario (node table full), a linear lookup operation in the receiving task could load the PRU too much and in consequence could cause Rx overflow or TX underflow. Moreover the node table is common to both PRUs and since it is accessed often, the resource-sharing management has additional impact on the latency. Optimized linear tables were considered, but the timing remained too critical in the worst case scenario. Hash tables are not considered because it is not allowed to lose entries due to collisions. The implemented solution is a sorted table with a two layer table structure. This allows to significantly optimize the lookup time especially when the table has lots of valid entries.
</p><p>It is important to notice that in a normal HSR case scenario there are - in average - significantly more successful lookup operations (MAC address found in the table) than insertion and deletion operations. Indeed, insertion operations are only made with a supervision frame. This assumption cannot be made for PRP since all frames can create an entry in the node table. The design is therefore optimized according to this assumption.
</p><p><br />
</p>
<h2><span class="mw-headline" id="Frame_duplication_from_the_host">Frame duplication from the host</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Processor_SDK_HSR_PRP&amp;action=edit&amp;section=7" title="Edit section: Frame duplication from the host">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Frames sent by the host must be duplicated and should be sent to both ports nearly at the same time for HSR and PRP. In a simple approach, the host stores the frame in the queue of one PRU, the PRU then waits until both ports are available and finally sends the frame at the same time via both ports. However, this solution is not resource efficient and it increases the latency of one PRU when waiting for the PORT to be ready. Therefore, a solution that off-loads the PRU from the duplication task is implemented: the host driver duplicates the frames and puts a copy to each PRU queue. 
</p><p>The implementation is however not straightforward:
</p><p>Since the frames are not “linked” to each other, there is no guarantee that the frames are sent by both PRUs within a short interval. The host could control the queue status and only push the frames in the highest priority queue of both PRU when the queues are free. This would force each PRU to send the frame and its duplicate next. Nevertheless, for HSR this solution removes the prioritization of the frame circulating in the HSR ring as a PRU could buffer a high priority frame from the ring due to a lower priority frame sent by the host. Frames circulating in the ring are to be treated with higher priority than frames sent by the host. There is a compromise to be found. 
</p><p>The solution is the following: The host driver duplicates the frame and puts the duplicates in the queues of each PRU. The queue is selected based on the priority of the frame. Each PRU handles the frame independently and we only have the assurance that each frame will be sent out within an unknown interval. The drawback of this solution is the lack of control on when each frame will be sent out. The interval can be bigger than one maximum sized Ethernet frame in this case.
</p>
<h2><span class="mw-headline" id="Supervision_Frame">Supervision Frame</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Processor_SDK_HSR_PRP&amp;action=edit&amp;section=8" title="Edit section: Supervision Frame">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Incoming supervision frames are received and processed by the PRU. On reception of a frame, the PRU updates the node table and the statistic counters. For HSR, if the received supervision frame originates from the receiver (i.e. it traversed the whole ring) it is discarded. Otherwise it is sent to the next node in store and forward mode. The reason for using store and forward mode is the following: A supervision frame might trigger the creation of an entry in the node table and this task is time consuming. By sending the frame in store and forward mode, more time is available for this operation while receiving the frame. Each device in an HSR/PRP network sends supervision frames at a constant time interval. Outgoing supervision frames are composed and sent by the host CPU.
</p>
<h2><span class="mw-headline" id="Cut-Through_for_HSR">Cut-Through for HSR</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Processor_SDK_HSR_PRP&amp;action=edit&amp;section=9" title="Edit section: Cut-Through for HSR">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Cut through happens when switch firmware bypasses the transmit queues and directly copies data from Rx FIFO to Tx FIFO. The concept is explained here
</p><p>The concept of forwarding frames from HSR port to HSR port when operating in cut-through mode deserves more explanation since the following boundary conditions require a carefully balanced implementation:
•Cut-through of a frame shall start as early as possible in order to minimize the propagation delay in each node. The ICSS switch supports starting the cut-through operation after a configurable amount of bytes received. Theoretically, for HSR the minimum number of bytes required is 22 (12 bytes Source-/Destination MAC, 4 bytes VLAN Tag, 6 bytes HSR Tag) in order to have all the necessary data to take the routing decision. The receiving process is optimized to allow cut through as soon as possible depending on the type of the frame ( see start receiving process in 3.2.2 Micro Scheduler).
•Duplicates shall not be cut through (i.e. the detection of a duplicate shall be finished before the next node in the ring starts processing the frame)
•Detection of duplicates (computing the hash index and scanning a bin in the hash table) is time consuming
</p><p>Waiting for the duplicate detection before taking the cut through decision would delay the frame too much. Starting to cut-through a frame without port duplicate rejection minimizes the delay and allows starting the receiving process after 14 bytes. Once the cut through of a frame has started, the port duplication rejection process starts. If the frame is identified as duplicate or corrupted, the transmission of the frame is aborted by asserting the TX_RESET which will reset the transmit FIFO and clear all its contents and therefore corrupt the frame being cut-though.
</p>
<h2><span class="mw-headline" id="Memory_Map">Memory Map</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Processor_SDK_HSR_PRP&amp;action=edit&amp;section=10" title="Edit section: Memory Map">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="Shared_RAM_Memory_Map">Shared RAM Memory Map</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Processor_SDK_HSR_PRP&amp;action=edit&amp;section=11" title="Edit section: Shared RAM Memory Map">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<table border="1" cellspacing="0" cellpadding="4" rules="all" style="margin:1em 1em 1em 0; border:solid 1px #aaa; border-collapse:collapse;empty-cells:show;">

<caption><i><b>Shared RAM Memory Map</b></i>
</caption>
<tbody><tr>
<th>Name of Offset
</th>
<th>Description
<p>Refer to <i>hsr_prp_firmware.h</i>
</p>
</th>
<th>Offset in Shared RAM
</th>
<th>Size (in bytes)
</th></tr>
<tr>
<td>LRE_Interface_Stats_and_Monitoring
</td>
<td>HSR/PRP Firmware Stats - See Table below
</td>
<td><i>0x140</i>
</td>
<td><i>124</i>
</td></tr>
<tr>
<td>INDEX_ARRAY
</td>
<td>Index entry for Node Table
</td>
<td><i>0x1E0</i>
</td>
<td>144
</td></tr>
<tr>
<td>NODE_TABLE
</td>
<td>Node Table for the DANH/DANP
</td>
<td><i>0x1FCO</i>
</td>
<td><i>4132</i>
</td></tr></tbody></table>
<table border="1" cellspacing="0" cellpadding="4" rules="all" style="margin:1em 1em 1em 0; border:solid 1px #aaa; border-collapse:collapse;empty-cells:show;">

<caption><i><b>LRE Interface Stats</b></i>
</caption>
<tbody><tr>
<th>Name of Offset
</th>
<th>Description
<p>Refer to <i>hsr_prp_firmware.h</i>
</p>
</th>
<th>Offset in Shared RAM (base&#160;: 0x140)
</th></tr>
<tr>
<td>LRE_CNT_TX_A
</td>
<td>Number of frames successfully sent over
<p>port A that are HSR/PRP tagged
</p>
</td>
<td><i>4</i>
</td></tr>
<tr>
<td>LRE_CNT_TX_B
</td>
<td>Same for Port B
</td>
<td><i>8</i>
</td></tr>
<tr>
<td>LRE_CNT_TX_C
</td>
<td>Number of frames successfully sent to
<p>Host that are HSR/PRP tagged
</p>
</td>
<td><i>12</i>
</td></tr>
<tr>
<td>LRE_CNT_ERRWRONGLAN_A
</td>
<td>number of frames with the wrong LAN
<p>identifier received on LRE port A
</p>
</td>
<td><i>16</i>
</td></tr>
<tr>
<td>LRE_CNT_ERRWRONGLAN_B
</td>
<td>Same for Port B
</td>
<td><i>20</i>
</td></tr>
<tr>
<td>LRE_CNT_ERRWRONGLAN_C
</td>
<td>Same for Host
</td>
<td><i>24</i>
</td></tr>
<tr>
<td>LRE_CNT_RX_A
</td>
<td>number of frames received successfully
<p>with HSR or PRP TAG on a LRE port A
</p>
</td>
<td><i>28</i>
</td></tr>
<tr>
<td>LRE_CNT_RX_B
</td>
<td>Same for Port B
</td>
<td><i>32</i>
</td></tr>
<tr>
<td>LRE_CNT_RX_C
</td>
<td>Same for Host
</td>
<td><i>36</i>
</td></tr>
<tr>
<td>LRE_CNT_ERRORS_A
</td>
<td>number of frames with errors
<p>received on this LRE port A
</p>
</td>
<td><i>40</i>
</td></tr>
<tr>
<td>LRE_CNT_ERRORS_B
</td>
<td>Same for Port B
</td>
<td><i>44</i>
</td></tr>
<tr>
<td>LRE_CNT_ERRORS_C
</td>
<td>Same for Host
</td>
<td><i>48</i>
</td></tr>
<tr>
<td>LRE_CNT_NODES
</td>
<td>Number of active nodes in the node table
</td>
<td><i>52</i>
</td></tr>
<tr>
<td>LRE_CNT_PROXY_NODES
</td>
<td>Number of active proxy nodes in the node table
</td>
<td><i>56</i>
</td></tr>
<tr>
<td>LRE_CNT_UNIQUE_RX_A
</td>
<td>Number of entries in the duplicate detection mechanism
<p>on port A for which no duplicate was received
</p>
</td>
<td><i>60</i>
</td></tr>
<tr>
<td>LRE_CNT_UNIQUE_RX_B
</td>
<td>Same for Port B
</td>
<td><i>64</i>
</td></tr>
<tr>
<td>LRE_CNT_UNIQUE_RX_C
</td>
<td>Same for Host
</td>
<td><i>68</i>
</td></tr>
<tr>
<td>LRE_CNT_DUPLICATE_RX_A
</td>
<td>Number of entries in the duplicate detection
<p>mechanism on port A for which one single duplicate was received
</p>
</td>
<td><i>72</i>
</td></tr>
<tr>
<td>LRE_CNT_DUPLICATE_RX_B
</td>
<td>Same for Port B
</td>
<td><i>76</i>
</td></tr>
<tr>
<td>LRE_CNT_DUPLICATE_RX_C
</td>
<td>Same for Host
</td>
<td><i>80</i>
</td></tr>
<tr>
<td>LRE_CNT_MULTIPLE_RX_A
</td>
<td>Number of entries in the duplicate detection
<p>mechanism on port A for which more than one duplicate was received
</p>
</td>
<td><i>84</i>
</td></tr>
<tr>
<td>LRE_CNT_MULTIPLE_RX_B
</td>
<td>Same for Port B
</td>
<td><i>88</i>
</td></tr>
<tr>
<td>LRE_CNT_MULTIPLE_RX_C
</td>
<td>Same for Port C
</td>
<td><i>92</i>
</td></tr>
<tr>
<td>LRE_CNT_OWN_RX_A
</td>
<td>Number of entries on port A received from device itself
</td>
<td><i>96</i>
</td></tr>
<tr>
<td>LRE_CNT_OWN_RX_B
</td>
<td>Same for Port B
</td>
<td><i>100</i>
</td></tr>
<tr>
<td>LRE_DUPLICATE_DISCARD
</td>
<td>Number of frame retreive by the host
</td>
<td><i>104</i>
</td></tr>
<tr>
<td>LRE_TRANSPARENT_RECEPTION
</td>
<td>Number of frame received without PRP RCT
</td>
<td><i>108</i>
</td></tr>
<tr>
<td>LRE_NODE_TABLE_LOOKUP_ERROR_A
</td>
<td>Number of instances where node table look up failed for Port A
</td>
<td><i>112</i>
</td></tr>
<tr>
<td>LRE_NODE_TABLE_LOOKUP_ERROR_B
</td>
<td>Same for Port B
</td>
<td><i>116</i>
</td></tr>
<tr>
<td>LRE_NODE_TABLE_FULL
</td>
<td>If Node Table is full, this value is incremented
</td>
<td><i>120</i>
</td></tr></tbody></table>
<table border="1" cellspacing="0" cellpadding="4" rules="all" style="margin:1em 1em 1em 0; border:solid 1px #aaa; border-collapse:collapse;empty-cells:show;">

<caption><i><b>PRU0 RAM Memory Map</b></i>
</caption>
<tbody><tr>
<th>Name of Offset
</th>
<th>Description
<p>Refer to <i>hsr_prp_firmware.h</i>
</p>
</th>
<th>Offset in PRU0 DRAM
</th>
<th>Size (in bytes)
</th></tr>
<tr>
<td>DUPLICATE_HOST_TABLE
</td>
<td>Duplicate detection table for Host
</td>
<td><i>0x200</i>
</td>
<td><i>6136</i>
</td></tr>
<tr>
<td>NEXT_FREE_ADDRESS_NT_QUEUE
</td>
<td>Offset of the queue of the free address
<p>for the node table
</p>
</td>
<td><i>0x1B00</i>
</td>
<td><i>132</i>
</td></tr>
<tr>
<td>POINTERS_FREE_ADDR_NODETABLE
</td>
<td>Offset of the read and write pointer of the
<p>free address of the node table(read.w0,write.w2)
</p>
</td>
<td><i>0x1B84</i>
</td>
<td><i>4</i>
</td></tr></tbody></table>
<table border="1" cellspacing="0" cellpadding="4" rules="all" style="margin:1em 1em 1em 0; border:solid 1px #aaa; border-collapse:collapse;empty-cells:show;">

<caption><i><b>PRU1 RAM Memory Map</b></i>
</caption>
<tbody><tr>
<th>Name of Offset
</th>
<th>Description
<p>Refer to <i>hsr_prp_firmware.h</i>
</p>
</th>
<th>Offset in PRU1 DRAM
</th>
<th>Size (in bytes)
</th></tr>
<tr>
<td>DUPLICATE_PORT_TABLE_PRU0
</td>
<td>Offset of port duplicate table for PRU0 (HSR
<p>Only)
</p>
</td>
<td><i>0x200</i>
</td>
<td><i>3064</i>
</td></tr>
<tr>
<td>DUPLICATE_PORT_TABLE_PRU1
</td>
<td>Offset of port duplicate table for PRU1 (HSR
<p>Only)
</p>
</td>
<td><i>0xE00</i>
</td>
<td><i>3064</i>
</td></tr>
<tr>
<td>NODE_TABLE_SIZE
</td>
<td>Size of the node table [0..128]
</td>
<td><i>0x1C00</i>
</td>
<td><i>4</i>
</td></tr>
<tr>
<td>NODE_TABLE_ARBITRATION
</td>
<td>Busy slave flag and busy master flag
<p>for 3 lock used to protect the node table
</p>
</td>
<td><i>0x1C04</i>
</td>
<td><i>4</i>
</td></tr>
<tr>
<td>DUPLICATE_HOST_TABLE_SIZE
</td>
<td>Size and setup (N and M) of duplicate host table
</td>
<td><i>0x1C08</i>
</td>
<td><i>4</i>
</td></tr>
<tr>
<td>DUPLICATE_PORT_TABLE_SIZE
</td>
<td>Size and setup (N and M) of duplicate port table
</td>
<td><i>0x1C1C</i>
</td>
<td><i>4</i>
</td></tr>
<tr>
<td>NODE_FORGET_TIME
</td>
<td>Time after which a node entry is cleared (10ms resolution)
</td>
<td><i>0x1C20</i>
</td>
<td><i>4</i>
</td></tr>
<tr>
<td>DUPLI_FORGET_TIME
</td>
<td>Time after which an entry is
<p>removed from the duplicate table (10ms resolution)
</p>
</td>
<td><i>0x1C24</i>
</td>
<td><i>4</i>
</td></tr>
<tr>
<td>PATH_BROKEN_NB_FRAM_DIFF
</td>
<td>Supervision frame Counter minimum difference to detect a broken path
</td>
<td><i>0x1C28</i>
</td>
<td><i>4</i>
</td></tr>
<tr>
<td>DUPLI_PORT_CHECK_RESO
</td>
<td>Time interval to check the port duplicate table
</td>
<td><i>0x1C2C</i>
</td>
<td><i>4</i>
</td></tr>
<tr>
<td>DUPLI_HOST_CHECK_RESO
</td>
<td>Time interval to check the host duplicate table
</td>
<td><i>0x1C30</i>
</td>
<td><i>4</i>
</td></tr>
<tr>
<td>NODETABLE_CHECK_RESO
</td>
<td>Time interval to check the node duplicate table
</td>
<td><i>0x1C34</i>
</td>
<td><i>4</i>
</td></tr>
<tr>
<td>HOST_TIMER_CHECK_FLAGS
</td>
<td>Host | Port
</td>
<td><i>0x1C38</i>
</td>
<td><i>4</i>
</td></tr>
<tr>
<td>HOST_DUPLICATE_ARBITRATION
</td>
<td>Arbitration flag for the host duplicate task
</td>
<td><i>0x1C3C</i>
</td>
<td><i>4</i>
</td></tr>
<tr>
<td>ICSS_FIRMWARE_RELEASE
</td>
<td>Time counter to trigger the host duplicate table check task
</td>
<td><i>0x1C40</i>
</td>
<td><i>4</i>
</td></tr>
<tr>
<td>RED_FIRMWARE_RELEASE
</td>
<td>Time counter to trigger the Node Table check task in firmware
</td>
<td><i>0x1C44</i>
</td>
<td><i>4</i>
</td></tr>
<tr>
<td>SUP_ADDR
</td>
<td>Supervision address in HSR
</td>
<td><i>0x1C48</i>
</td>
<td><i>4</i>
</td></tr></tbody></table>
<h1><span class="mw-headline" id="TI_RTOS">TI RTOS</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Processor_SDK_HSR_PRP&amp;action=edit&amp;section=12" title="Edit section: TI RTOS">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<p>TI RTOS specific details are available at [<a rel="nofollow" class="external autonumber" href="http://software-dl.ti.com/processor-industrial-sw/esd/docs/indsw/hsr_prp/hsr_prp.html">[1]</a>]
</p>
<h1><span class="mw-headline" id="Linux">Linux</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Processor_SDK_HSR_PRP&amp;action=edit&amp;section=13" title="Edit section: Linux">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<p>Linux specific details are available at [<a rel="nofollow" class="external autonumber" href="http://software-dl.ti.com/processor-sdk-linux/esd/docs/latest/linux/index.html">[2]</a>]
</p>
<!-- 
NewPP limit report
Cached time: 20201201084423
Cache expiry: 86400
Dynamic content: false
CPU time usage: 0.053 seconds
Real time usage: 0.054 seconds
Preprocessor visited node count: 66/1000000
Preprocessor generated node count: 103/1000000
Post‐expand include size: 604/2097152 bytes
Template argument size: 0/2097152 bytes
Highest expansion depth: 2/40
Expensive parser function count: 0/100
Unstrip recursion depth: 0/20
Unstrip post‐expand size: 0/5000000 bytes
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00%    1.880      1 -total
 85.42%    1.606      4 Template:Prettytable
-->
</div>
<!-- Saved in parser cache with key procwiki:pcache:idhash:45225-0!canonical and timestamp 20201201084423 and revision id 234208
 -->
<div class='hf-nsfooter' id='hf-nsfooter-'><table style="text-align:center; background:white; width:100%; text-align:left; height: 65px border-top: 1px solid; border-bottom: 1px solid; border-left: 1px solid; border-right: 1px solid; border-width: 1px; border-style: solid;">
<tr>
<td width="305px"><a href="File_E2e.html" class="image"><img alt="E2e.jpg" src="https://processors.wiki.ti.com/images/8/82/E2e.jpg" width="305" height="63" /></a>
</td>
<td>{{
<ol><li>switchcategory:MultiCore=</li></ol>
<ul><li>For technical support on MultiCore devices, please post your questions in the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/default.aspx">C6000 MultiCore Forum</a></li>
<li>For questions related to the BIOS MultiCore SDK (MCSDK), please use the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/embedded/f/355.aspx">BIOS Forum</a></li></ul>
<p>Please post only comments related to the article <b>Processor SDK HSR PRP</b> here.<i></i>
</p>
</td>
<td>Keystone=
<ul><li>For technical support on MultiCore devices, please post your questions in the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/default.aspx">C6000 MultiCore Forum</a></li>
<li>For questions related to the BIOS MultiCore SDK (MCSDK), please use the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/embedded/f/355.aspx">BIOS Forum</a></li></ul>
<p>Please post only comments related to the article <b>Processor SDK HSR PRP</b> here.<i></i>
</p>
</td>
<td>C2000=<i>For technical support on the C2000 please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/microcontrollers/tms320c2000_32-bit_real-time_mcus/f/171.aspx">The C2000 Forum</a>. Please post only comments about the article <b>Processor SDK HSR PRP</b> here.</i>
</td>
<td>DaVinci=<i>For technical support on DaVincoplease post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/davinci_digital_media_processors/default.aspx">The DaVinci Forum</a>. Please post only comments about the article <b>Processor SDK HSR PRP</b> here.</i>
</td>
<td>MSP430=<i>For technical support on MSP430 please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/microcontrollers/msp43016-bit_ultra-low_power_mcus/default.aspx">The MSP430 Forum</a>. Please post only comments about the article <b>Processor SDK HSR PRP</b> here.</i>
</td>
<td>OMAP35x=<i>For technical support on OMAP please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/omap_applications_processors/default.aspx">The OMAP Forum</a>. Please post only comments about the article <b>Processor SDK HSR PRP</b> here.</i>
</td>
<td>OMAPL1=<i>For technical support on OMAP please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/omap_applications_processors/default.aspx">The OMAP Forum</a>. Please post only comments about the article <b>Processor SDK HSR PRP</b> here.</i>
</td>
<td>MAVRK=<i>For technical support on MAVRK please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/development_tools/mavrk/default.aspx">The MAVRK Toolbox Forum</a>. Please post only comments about the article <b>Processor SDK HSR PRP</b> here.</i>
</td>
<td><i>For technical support please post your questions at <a rel="nofollow" class="external text" href="http://e2e.ti.com/">http://e2e.ti.com</a>. Please post only comments about the article <b>Processor SDK HSR PRP</b> here.</i>
<p>}}
</p>
</td></tr></table>
<table style="border-style:solid; border-width:1px; text-align:center; width:100%;">

<tr style="font-size:150%;">
<td rowspan="2"><a href="File_Hyperlink_blue.html" class="image"><img alt="Hyperlink blue.png" src="https://processors.wiki.ti.com/images/9/9f/Hyperlink_blue.png" width="96" height="96" /></a>
</td>
<td><b>Links</b>
</td></tr>
<tr>
<td>
<table style="text-align: left;">
<tr>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/amplifier_and_linear.page">Amplifiers &amp; Linear</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/audio/audio_overview.page">Audio</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/rfif.page">Broadband RF/IF &amp; Digital Radio</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/clocksandtimers/clocks_and_timers.page">Clocks &amp; Timers</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/dataconverters/data_converter.page">Data Converters</a>
</p>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/mems/mems.page">DLP &amp; MEMS</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/high_reliability.page">High-Reliability</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/interface/interface.page">Interface</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/logic/home_overview.page">Logic</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/powermanagement/power_portal.page">Power Management</a>
</p>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/embedded_processor.page">Processors</a>
</p>
<ul><li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/arm.page">ARM Processors</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/home.page">Digital Signal Processors (DSP)</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/microcontroller/home.page">Microcontrollers (MCU)</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/omap-applications-processors/the-omap-experience.page">OMAP Applications Processors</a></li></ul>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/switches_and_multiplexers.page">Switches &amp; Multiplexers</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/temperature_sensor.page">Temperature Sensors &amp; Control ICs</a><br/>
<a rel="nofollow" class="external text" href="http://focus.ti.com/wireless/docs/wirelessoverview.tsp?familyId=2003&amp;sectionId=646&amp;tabId=2735">Wireless Connectivity</a>
</p>
</td></tr></table>
</td></tr></table>
<div id="tiPrivacy"></div>
</div></div>					<div class="printfooter">
						Retrieved from "<a dir="ltr" href="https://processors.wiki.ti.com/index.php?title=Processor_SDK_HSR_PRP&amp;oldid=234208">https://processors.wiki.ti.com/index.php?title=Processor_SDK_HSR_PRP&amp;oldid=234208</a>"					</div>
				<div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="Special_Categories.html" title="Special:Categories">Category</a>: <ul><li><a href="https://processors.wiki.ti.com/index.php?title=Category:Pages_with_broken_file_links&amp;action=edit&amp;redlink=1" class="new" title="Category:Pages with broken file links (page does not exist)">Pages with broken file links</a></li></ul></div></div>				<div class="visualClear"></div>
							</div>
		</div>
		<div id="mw-navigation">
			<h2>Navigation menu</h2>
			<div id="mw-head">
									<div id="p-personal" role="navigation" class="" aria-labelledby="p-personal-label">
						<h3 id="p-personal-label">Personal tools</h3>
						<ul>
							<li id="pt-login"><a href="https://processors.wiki.ti.com/index.php?title=Special:UserLogin&amp;returnto=Processor+SDK+HSR+PRP" title="You are encouraged to log in; however, it is not mandatory [o]" accesskey="o">Log in</a></li><li id="pt-createaccount"><a href="Special_RequestAccount.html" title="You are encouraged to create an account and log in; however, it is not mandatory">Request account</a></li>						</ul>
					</div>
									<div id="left-navigation">
										<div id="p-namespaces" role="navigation" class="vectorTabs" aria-labelledby="p-namespaces-label">
						<h3 id="p-namespaces-label">Namespaces</h3>
						<ul>
							<li id="ca-nstab-main" class="selected"><span><a href="Processor_SDK_HSR_PRP.html" title="View the content page [c]" accesskey="c">Page</a></span></li><li id="ca-talk" class="new"><span><a href="https://processors.wiki.ti.com/index.php?title=Talk:Processor_SDK_HSR_PRP&amp;action=edit&amp;redlink=1" rel="discussion" title="Discussion about the content page (page does not exist) [t]" accesskey="t">Discussion</a></span></li>						</ul>
					</div>
										<div id="p-variants" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-variants-label">
												<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-variants-label" />
						<h3 id="p-variants-label">
							<span>Variants</span>
						</h3>
						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
									</div>
				<div id="right-navigation">
										<div id="p-views" role="navigation" class="vectorTabs" aria-labelledby="p-views-label">
						<h3 id="p-views-label">Views</h3>
						<ul>
							<li id="ca-view" class="collapsible selected"><span><a href="Processor_SDK_HSR_PRP.html">Read</a></span></li><li id="ca-viewsource" class="collapsible"><span><a href="https://processors.wiki.ti.com/index.php?title=Processor_SDK_HSR_PRP&amp;action=edit" title="This page is protected.&#10;You can view its source [e]" accesskey="e">View source</a></span></li><li id="ca-history" class="collapsible"><span><a href="https://processors.wiki.ti.com/index.php?title=Processor_SDK_HSR_PRP&amp;action=history" title="Past revisions of this page [h]" accesskey="h">View history</a></span></li>						</ul>
					</div>
										<div id="p-cactions" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-cactions-label">
						<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-cactions-label" />
						<h3 id="p-cactions-label"><span>More</span></h3>
						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
										<div id="p-search" role="search">
						<h3>
							<label for="searchInput">Search</label>
						</h3>
						<form action="https://processors.wiki.ti.com/index.php" id="searchform">
							<div id="simpleSearch">
								<input type="search" name="search" placeholder="Search Texas Instruments Wiki" title="Search Texas Instruments Wiki [f]" accesskey="f" id="searchInput"/><input type="hidden" value="Special:Search" name="title"/><input type="submit" name="fulltext" value="Search" title="Search the pages for this text" id="mw-searchButton" class="searchButton mw-fallbackSearchButton"/><input type="submit" name="go" value="Go" title="Go to a page with this exact name if it exists" id="searchButton" class="searchButton"/>							</div>
						</form>
					</div>
									</div>
			</div>
			<div id="mw-panel">
				<div id="p-logo" role="banner"><a class="mw-wiki-logo" href="Main_Page.html"  title="Visit the main page"></a></div>
						<div class="portal" role="navigation" id="p-navigation" aria-labelledby="p-navigation-label">
			<h3 id="p-navigation-label">Navigation</h3>
			<div class="body">
								<ul>
					<li id="n-mainpage"><a href="Main_Page.html" title="Visit the main page [z]" accesskey="z">Main Page</a></li><li id="n-All-pages"><a href="Special_AllPages.html">All pages</a></li><li id="n-All-categories"><a href="Special_Categories.html">All categories</a></li><li id="n-recentchanges"><a href="Special_RecentChanges.html" title="A list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li><li id="n-randompage"><a href="Package_Reflow_Profiles.html" title="Load a random page [x]" accesskey="x">Random page</a></li><li id="n-help"><a href="https://www.mediawiki.org/wiki/Special:MyLanguage/Help:Contents" title="The place to find out">Help</a></li>				</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id="p-tb" aria-labelledby="p-tb-label">
			<h3 id="p-tb-label">Toolbox</h3>
			<div class="body">
								<ul>
					<li id="t-whatlinkshere"><a href="Special_WhatLinksHere/Processor_SDK_HSR_PRP.html" title="A list of all wiki pages that link here [j]" accesskey="j">What links here</a></li><li id="t-recentchangeslinked"><a href="Special_RecentChangesLinked/Processor_SDK_HSR_PRP.html" rel="nofollow" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li><li id="t-specialpages"><a href="Special_SpecialPages.html" title="A list of all special pages [q]" accesskey="q">Special pages</a></li><li id="t-print"><a href="https://processors.wiki.ti.com/index.php?title=Processor_SDK_HSR_PRP&amp;printable=yes" rel="alternate" title="Printable version of this page [p]" accesskey="p">Printable version</a></li><li id="t-permalink"><a href="https://processors.wiki.ti.com/index.php?title=Processor_SDK_HSR_PRP&amp;oldid=234208" title="Permanent link to this revision of the page">Permanent link</a></li><li id="t-info"><a href="https://processors.wiki.ti.com/index.php?title=Processor_SDK_HSR_PRP&amp;action=info" title="More information about this page">Page information</a></li>				</ul>
							</div>
		</div>
				</div>
		</div>
				<div id="footer" role="contentinfo">
						<ul id="footer-info">
								<li id="footer-info-lastmod"> This page was last edited on 18 April 2018, at 09:29.</li>
								<li id="footer-info-copyright">Content is available under <a class="external" rel="nofollow" href="http://creativecommons.org/licenses/by-sa/3.0/">Creative Commons Attribution-ShareAlike</a> unless otherwise noted.</li>
							</ul>
						<ul id="footer-places">
								<li id="footer-places-privacy"><a href="Project_Privacy_policy.html" title="Project:Privacy policy">Privacy policy</a></li>
								<li id="footer-places-about"><a href="Project_About.html" title="Project:About">About Texas Instruments Wiki</a></li>
								<li id="footer-places-disclaimer"><a href="Project_General_disclaimer.html" title="Project:General disclaimer">Disclaimers</a></li>
								<li id="footer-places-termsofservice"><a href="Project_Terms_of_Service.html" title="Project:Terms of Service">Terms of Use</a></li>
							</ul>
										<ul id="footer-icons" class="noprint">
										<li id="footer-copyrightico">
						<a href="http://creativecommons.org/licenses/by-sa/3.0/"><img src="https://processors.wiki.ti.com/resources/assets/licenses/cc-by-sa.png" alt="Creative Commons Attribution-ShareAlike" width="88" height="31"/></a>					</li>
										<li id="footer-poweredbyico">
						<a href="http://www.mediawiki.org/"><img src="https://processors.wiki.ti.com/resources/assets/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="/resources/assets/poweredby_mediawiki_132x47.png 1.5x, /resources/assets/poweredby_mediawiki_176x62.png 2x" width="88" height="31"/></a>					</li>
									</ul>
						<div style="clear: both;"></div>
		</div>
		<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgPageParseReport":{"limitreport":{"cputime":"0.053","walltime":"0.054","ppvisitednodes":{"value":66,"limit":1000000},"ppgeneratednodes":{"value":103,"limit":1000000},"postexpandincludesize":{"value":604,"limit":2097152},"templateargumentsize":{"value":0,"limit":2097152},"expansiondepth":{"value":2,"limit":40},"expensivefunctioncount":{"value":0,"limit":100},"unstrip-depth":{"value":0,"limit":20},"unstrip-size":{"value":0,"limit":5000000},"timingprofile":["100.00%    1.880      1 -total"," 85.42%    1.606      4 Template:Prettytable"]},"cachereport":{"timestamp":"20201201084423","ttl":86400,"transientcontent":false}}});});</script><script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":290});});</script>
	</body>

<!-- Mirrored from processors.wiki.ti.com/index.php/Processor_SDK_HSR_PRP by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 01 Dec 2020 11:53:33 GMT -->
</html>
