SBY 21:01:32 [sdram_controller_cover] Removing directory '/media/sf_fyp/ml4dv/sdram_controller/sdram_controller_cover'.
SBY 21:01:33 [sdram_controller_cover] Copy '/media/sf_fyp/ml4dv/sdram_controller/src/sdram_controller.sv' to '/media/sf_fyp/ml4dv/sdram_controller/sdram_controller_cover/src/sdram_controller.sv'.
SBY 21:01:33 [sdram_controller_cover] engine_0: smtbmc
SBY 21:01:33 [sdram_controller_cover] base: starting process "cd sdram_controller_cover/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 21:01:34 [sdram_controller_cover] base: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 21:01:34 [sdram_controller_cover] base: This license is granted for the limited purpose of academic and/or research activities.
SBY 21:01:34 [sdram_controller_cover] base: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 21:01:34 [sdram_controller_cover] base: This license was issued to John P Wickerson.
SBY 21:01:34 [sdram_controller_cover] base: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 21:01:34 [sdram_controller_cover] base: VERIFIC-WARNING [VERI-1209] sdram_controller.sv:426: expression size 5 truncated to fit in target size 4
SBY 21:01:34 [sdram_controller_cover] base: finished (returncode=0)
SBY 21:01:34 [sdram_controller_cover] prep: starting process "cd sdram_controller_cover/model; yosys -ql design_prep.log design_prep.ys"
SBY 21:01:34 [sdram_controller_cover] prep: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 21:01:34 [sdram_controller_cover] prep: This license is granted for the limited purpose of academic and/or research activities.
SBY 21:01:34 [sdram_controller_cover] prep: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 21:01:34 [sdram_controller_cover] prep: This license was issued to John P Wickerson.
SBY 21:01:34 [sdram_controller_cover] prep: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 21:01:35 [sdram_controller_cover] prep: finished (returncode=0)
SBY 21:01:35 [sdram_controller_cover] smt2: starting process "cd sdram_controller_cover/model; yosys -ql design_smt2.log design_smt2.ys"
SBY 21:01:35 [sdram_controller_cover] smt2: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 21:01:35 [sdram_controller_cover] smt2: This license is granted for the limited purpose of academic and/or research activities.
SBY 21:01:35 [sdram_controller_cover] smt2: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 21:01:35 [sdram_controller_cover] smt2: This license was issued to John P Wickerson.
SBY 21:01:35 [sdram_controller_cover] smt2: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 21:01:35 [sdram_controller_cover] smt2: finished (returncode=0)
SBY 21:01:35 [sdram_controller_cover] engine_0: starting process "cd sdram_controller_cover; yosys-smtbmc --presat --unroll -c --noprogress -t 50  --append 0 --dump-yw engine_0/trace%.yw --dump-vlogtb engine_0/trace%_tb.v --dump-smtc engine_0/trace%.smtc model/design_smt2.smt2"
SBY 21:01:37 [sdram_controller_cover] engine_0: ##   0:00:00  Solver: yices
SBY 21:01:37 [sdram_controller_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 21:01:38 [sdram_controller_cover] engine_0: ##   0:00:00  Checking cover reachability in step 1..
SBY 21:01:38 [sdram_controller_cover] engine_0: ##   0:00:00  Checking cover reachability in step 2..
SBY 21:01:38 [sdram_controller_cover] engine_0: ##   0:00:00  Reached cover statement at command_inhibit in step 2.
SBY 21:01:38 [sdram_controller_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace0_tb.v
SBY 21:01:38 [sdram_controller_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace0.smtc
SBY 21:01:38 [sdram_controller_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace0.yw
SBY 21:01:38 [sdram_controller_cover] engine_0.trace0: Generating simulation trace for witness file: engine_0/trace0.yw
SBY 21:01:38 [sdram_controller_cover] engine_0: ##   0:00:00  Checking cover reachability in step 2..
SBY 21:01:38 [sdram_controller_cover] engine_0: ##   0:00:00  Checking cover reachability in step 3..
SBY 21:01:38 [sdram_controller_cover] engine_0.trace0: starting process "cd sdram_controller_cover/engine_0; yosys -ql trace0.log trace0.ys"
SBY 21:01:38 [sdram_controller_cover] engine_0: ##   0:00:00  Checking cover reachability in step 4..
SBY 21:01:38 [sdram_controller_cover] engine_0: ##   0:00:00  Checking cover reachability in step 5..
SBY 21:01:38 [sdram_controller_cover] engine_0: ##   0:00:00  Checking cover reachability in step 6..
SBY 21:01:38 [sdram_controller_cover] engine_0: ##   0:00:00  Checking cover reachability in step 7..
SBY 21:01:38 [sdram_controller_cover] engine_0: ##   0:00:00  Checking cover reachability in step 8..
SBY 21:01:38 [sdram_controller_cover] engine_0: ##   0:00:01  Checking cover reachability in step 9..
SBY 21:01:38 [sdram_controller_cover] engine_0: ##   0:00:01  Checking cover reachability in step 10..
SBY 21:01:38 [sdram_controller_cover] engine_0: ##   0:00:01  Checking cover reachability in step 11..
SBY 21:01:39 [sdram_controller_cover] engine_0: ##   0:00:01  Checking cover reachability in step 12..
SBY 21:01:39 [sdram_controller_cover] engine_0: ##   0:00:01  Checking cover reachability in step 13..
SBY 21:01:39 [sdram_controller_cover] engine_0: ##   0:00:01  Checking cover reachability in step 14..
SBY 21:01:39 [sdram_controller_cover] engine_0: ##   0:00:01  Checking cover reachability in step 15..
SBY 21:01:39 [sdram_controller_cover] engine_0: ##   0:00:01  Checking cover reachability in step 16..
SBY 21:01:39 [sdram_controller_cover] engine_0: ##   0:00:01  Checking cover reachability in step 17..
SBY 21:01:39 [sdram_controller_cover] engine_0: ##   0:00:01  Checking cover reachability in step 18..
SBY 21:01:39 [sdram_controller_cover] engine_0: ##   0:00:01  Reached cover statement at precharge in step 18.
SBY 21:01:39 [sdram_controller_cover] engine_0: ##   0:00:01  Writing trace to Verilog testbench: engine_0/trace1_tb.v
SBY 21:01:39 [sdram_controller_cover] engine_0: ##   0:00:02  Writing trace to constraints file: engine_0/trace1.smtc
SBY 21:01:39 [sdram_controller_cover] engine_0: ##   0:00:02  Writing trace to Yosys witness file: engine_0/trace1.yw
SBY 21:01:39 [sdram_controller_cover] engine_0.trace0: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 21:01:39 [sdram_controller_cover] engine_0.trace0: This license is granted for the limited purpose of academic and/or research activities.
SBY 21:01:39 [sdram_controller_cover] engine_0.trace0: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 21:01:39 [sdram_controller_cover] engine_0.trace0: This license was issued to John P Wickerson.
SBY 21:01:39 [sdram_controller_cover] engine_0.trace0: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 21:01:39 [sdram_controller_cover] engine_0.trace1: Generating simulation trace for witness file: engine_0/trace1.yw
SBY 21:01:40 [sdram_controller_cover] engine_0: ##   0:00:02  Checking cover reachability in step 18..
SBY 21:01:40 [sdram_controller_cover] engine_0.trace1: starting process "cd sdram_controller_cover/engine_0; yosys -ql trace1.log trace1.ys"
SBY 21:01:40 [sdram_controller_cover] engine_0: ##   0:00:02  Checking cover reachability in step 19..
SBY 21:01:40 [sdram_controller_cover] engine_0: ##   0:00:02  Checking cover reachability in step 20..
SBY 21:01:40 [sdram_controller_cover] engine_0: ##   0:00:02  Reached cover statement at auto_refresh in step 20.
SBY 21:01:40 [sdram_controller_cover] engine_0: ##   0:00:02  Writing trace to Verilog testbench: engine_0/trace2_tb.v
SBY 21:01:40 [sdram_controller_cover] engine_0.trace0: finished (returncode=0)
SBY 21:01:40 [sdram_controller_cover] engine_0: ##   0:00:02  Writing trace to constraints file: engine_0/trace2.smtc
SBY 21:01:40 [sdram_controller_cover] engine_0: ##   0:00:02  Writing trace to Yosys witness file: engine_0/trace2.yw
SBY 21:01:40 [sdram_controller_cover] engine_0.trace2: Generating simulation trace for witness file: engine_0/trace2.yw
SBY 21:01:40 [sdram_controller_cover] engine_0: ##   0:00:03  Checking cover reachability in step 20..
SBY 21:01:40 [sdram_controller_cover] engine_0.trace2: starting process "cd sdram_controller_cover/engine_0; yosys -ql trace2.log trace2.ys"
SBY 21:01:40 [sdram_controller_cover] engine_0: ##   0:00:03  Checking cover reachability in step 21..
SBY 21:01:40 [sdram_controller_cover] engine_0: ##   0:00:03  Checking cover reachability in step 22..
SBY 21:01:40 [sdram_controller_cover] engine_0: ##   0:00:03  Checking cover reachability in step 23..
SBY 21:01:41 [sdram_controller_cover] engine_0: ##   0:00:03  Checking cover reachability in step 24..
SBY 21:01:41 [sdram_controller_cover] engine_0: ##   0:00:03  Checking cover reachability in step 25..
SBY 21:01:41 [sdram_controller_cover] engine_0: ##   0:00:03  Checking cover reachability in step 26..
SBY 21:01:41 [sdram_controller_cover] engine_0: ##   0:00:03  Checking cover reachability in step 27..
SBY 21:01:41 [sdram_controller_cover] engine_0: ##   0:00:03  Checking cover reachability in step 28..
SBY 21:01:41 [sdram_controller_cover] engine_0: ##   0:00:03  Checking cover reachability in step 29..
SBY 21:01:41 [sdram_controller_cover] engine_0: ##   0:00:03  Checking cover reachability in step 30..
SBY 21:01:41 [sdram_controller_cover] engine_0: ##   0:00:04  Checking cover reachability in step 31..
SBY 21:01:41 [sdram_controller_cover] engine_0: ##   0:00:04  Checking cover reachability in step 32..
SBY 21:01:42 [sdram_controller_cover] engine_0: ##   0:00:04  Checking cover reachability in step 33..
SBY 21:01:42 [sdram_controller_cover] engine_0: ##   0:00:04  Checking cover reachability in step 34..
SBY 21:01:42 [sdram_controller_cover] engine_0: ##   0:00:04  Checking cover reachability in step 35..
SBY 21:01:42 [sdram_controller_cover] engine_0: ##   0:00:04  Checking cover reachability in step 36..
SBY 21:01:42 [sdram_controller_cover] engine_0.trace1: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 21:01:42 [sdram_controller_cover] engine_0.trace1: This license is granted for the limited purpose of academic and/or research activities.
SBY 21:01:42 [sdram_controller_cover] engine_0.trace1: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 21:01:42 [sdram_controller_cover] engine_0.trace1: This license was issued to John P Wickerson.
SBY 21:01:42 [sdram_controller_cover] engine_0.trace1: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 21:01:42 [sdram_controller_cover] engine_0: ##   0:00:05  Checking cover reachability in step 37..
SBY 21:01:42 [sdram_controller_cover] engine_0: ##   0:00:05  Checking cover reachability in step 38..
SBY 21:01:42 [sdram_controller_cover] engine_0.trace1: finished (returncode=0)
SBY 21:01:43 [sdram_controller_cover] engine_0: ##   0:00:05  Reached cover statement at load_mode_register in step 38.
SBY 21:01:43 [sdram_controller_cover] engine_0: ##   0:00:05  Writing trace to Verilog testbench: engine_0/trace3_tb.v
SBY 21:01:43 [sdram_controller_cover] engine_0.trace2: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 21:01:43 [sdram_controller_cover] engine_0.trace2: This license is granted for the limited purpose of academic and/or research activities.
SBY 21:01:43 [sdram_controller_cover] engine_0.trace2: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 21:01:43 [sdram_controller_cover] engine_0.trace2: This license was issued to John P Wickerson.
SBY 21:01:43 [sdram_controller_cover] engine_0.trace2: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 21:01:43 [sdram_controller_cover] engine_0: ##   0:00:05  Writing trace to constraints file: engine_0/trace3.smtc
SBY 21:01:43 [sdram_controller_cover] engine_0.trace2: finished (returncode=0)
SBY 21:01:43 [sdram_controller_cover] engine_0: ##   0:00:06  Writing trace to Yosys witness file: engine_0/trace3.yw
SBY 21:01:43 [sdram_controller_cover] engine_0.trace3: Generating simulation trace for witness file: engine_0/trace3.yw
SBY 21:01:43 [sdram_controller_cover] engine_0: ##   0:00:06  Checking cover reachability in step 38..
SBY 21:01:43 [sdram_controller_cover] engine_0.trace3: starting process "cd sdram_controller_cover/engine_0; yosys -ql trace3.log trace3.ys"
SBY 21:01:43 [sdram_controller_cover] engine_0: ##   0:00:06  Checking cover reachability in step 39..
SBY 21:01:44 [sdram_controller_cover] engine_0: ##   0:00:06  Checking cover reachability in step 40..
SBY 21:01:44 [sdram_controller_cover] engine_0: ##   0:00:06  Checking cover reachability in step 41..
SBY 21:01:44 [sdram_controller_cover] engine_0: ##   0:00:06  Checking cover reachability in step 42..
SBY 21:01:44 [sdram_controller_cover] engine_0: ##   0:00:06  Reached cover statement at activate in step 42.
SBY 21:01:44 [sdram_controller_cover] engine_0: ##   0:00:06  Writing trace to Verilog testbench: engine_0/trace4_tb.v
SBY 21:01:44 [sdram_controller_cover] engine_0.trace3: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 21:01:44 [sdram_controller_cover] engine_0.trace3: This license is granted for the limited purpose of academic and/or research activities.
SBY 21:01:44 [sdram_controller_cover] engine_0.trace3: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 21:01:44 [sdram_controller_cover] engine_0.trace3: This license was issued to John P Wickerson.
SBY 21:01:44 [sdram_controller_cover] engine_0.trace3: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 21:01:44 [sdram_controller_cover] engine_0: ##   0:00:07  Writing trace to constraints file: engine_0/trace4.smtc
SBY 21:01:45 [sdram_controller_cover] engine_0.trace3: finished (returncode=0)
SBY 21:01:45 [sdram_controller_cover] engine_0: ##   0:00:07  Writing trace to Yosys witness file: engine_0/trace4.yw
SBY 21:01:45 [sdram_controller_cover] engine_0.trace4: Generating simulation trace for witness file: engine_0/trace4.yw
SBY 21:01:45 [sdram_controller_cover] engine_0: ##   0:00:07  Checking cover reachability in step 42..
SBY 21:01:45 [sdram_controller_cover] engine_0.trace4: starting process "cd sdram_controller_cover/engine_0; yosys -ql trace4.log trace4.ys"
SBY 21:01:45 [sdram_controller_cover] engine_0: ##   0:00:07  Checking cover reachability in step 43..
SBY 21:01:45 [sdram_controller_cover] engine_0: ##   0:00:08  Checking cover reachability in step 44..
SBY 21:01:45 [sdram_controller_cover] engine_0.trace4: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 21:01:45 [sdram_controller_cover] engine_0.trace4: This license is granted for the limited purpose of academic and/or research activities.
SBY 21:01:45 [sdram_controller_cover] engine_0.trace4: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 21:01:45 [sdram_controller_cover] engine_0.trace4: This license was issued to John P Wickerson.
SBY 21:01:45 [sdram_controller_cover] engine_0.trace4: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 21:01:45 [sdram_controller_cover] engine_0: ##   0:00:08  Checking cover reachability in step 45..
SBY 21:01:46 [sdram_controller_cover] engine_0.trace4: finished (returncode=0)
SBY 21:01:46 [sdram_controller_cover] engine_0: ##   0:00:08  Reached cover statement at write in step 45.
SBY 21:01:46 [sdram_controller_cover] engine_0: ##   0:00:08  Writing trace to Verilog testbench: engine_0/trace5_tb.v
SBY 21:01:46 [sdram_controller_cover] engine_0: ##   0:00:08  Writing trace to constraints file: engine_0/trace5.smtc
SBY 21:01:46 [sdram_controller_cover] engine_0: ##   0:00:08  Writing trace to Yosys witness file: engine_0/trace5.yw
SBY 21:01:46 [sdram_controller_cover] engine_0.trace5: Generating simulation trace for witness file: engine_0/trace5.yw
SBY 21:01:46 [sdram_controller_cover] engine_0: ##   0:00:08  Checking cover reachability in step 45..
SBY 21:01:46 [sdram_controller_cover] engine_0.trace5: starting process "cd sdram_controller_cover/engine_0; yosys -ql trace5.log trace5.ys"
SBY 21:01:46 [sdram_controller_cover] engine_0: ##   0:00:08  Reached cover statement at read in step 45.
SBY 21:01:46 [sdram_controller_cover] engine_0: ##   0:00:09  Writing trace to Verilog testbench: engine_0/trace6_tb.v
SBY 21:01:47 [sdram_controller_cover] engine_0: ##   0:00:09  Writing trace to constraints file: engine_0/trace6.smtc
SBY 21:01:47 [sdram_controller_cover] engine_0: ##   0:00:09  Writing trace to Yosys witness file: engine_0/trace6.yw
SBY 21:01:47 [sdram_controller_cover] engine_0.trace6: Generating simulation trace for witness file: engine_0/trace6.yw
SBY 21:01:47 [sdram_controller_cover] engine_0: ##   0:00:09  Status: passed
SBY 21:01:47 [sdram_controller_cover] engine_0.trace6: starting process "cd sdram_controller_cover/engine_0; yosys -ql trace6.log trace6.ys"
SBY 21:01:47 [sdram_controller_cover] engine_0: finished (returncode=0)
SBY 21:01:47 [sdram_controller_cover] engine_0.trace5: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 21:01:47 [sdram_controller_cover] engine_0.trace5: This license is granted for the limited purpose of academic and/or research activities.
SBY 21:01:47 [sdram_controller_cover] engine_0.trace5: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 21:01:47 [sdram_controller_cover] engine_0.trace5: This license was issued to John P Wickerson.
SBY 21:01:47 [sdram_controller_cover] engine_0.trace5: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 21:01:47 [sdram_controller_cover] engine_0.trace5: finished (returncode=0)
SBY 21:01:48 [sdram_controller_cover] engine_0.trace6: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 21:01:48 [sdram_controller_cover] engine_0.trace6: This license is granted for the limited purpose of academic and/or research activities.
SBY 21:01:48 [sdram_controller_cover] engine_0.trace6: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 21:01:48 [sdram_controller_cover] engine_0.trace6: This license was issued to John P Wickerson.
SBY 21:01:48 [sdram_controller_cover] engine_0.trace6: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 21:01:48 [sdram_controller_cover] engine_0.trace6: finished (returncode=0)
SBY 21:01:48 [sdram_controller_cover] engine_0: Status returned by engine: pass
SBY 21:01:48 [sdram_controller_cover] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:15 (15)
SBY 21:01:48 [sdram_controller_cover] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:15 (15)
SBY 21:01:48 [sdram_controller_cover] summary: engine_0 (smtbmc) returned pass
SBY 21:01:48 [sdram_controller_cover] summary: cover trace: <trace0>
SBY 21:01:48 [sdram_controller_cover] summary:   reached cover statement sdram_controller.command_inhibit at sdram_controller.sv:436.11-436.65 in step 2
SBY 21:01:48 [sdram_controller_cover] summary: cover trace: <trace1>
SBY 21:01:48 [sdram_controller_cover] summary:   reached cover statement sdram_controller.command_inhibit at sdram_controller.sv:436.11-436.65 in steps 2, 3, 4, 5, 6 and 11 further steps
SBY 21:01:48 [sdram_controller_cover] summary:   reached cover statement sdram_controller.precharge at sdram_controller.sv:434.11-434.61 in step 18
SBY 21:01:48 [sdram_controller_cover] summary: cover trace: <trace2>
SBY 21:01:48 [sdram_controller_cover] summary:   reached cover statement sdram_controller.auto_refresh at sdram_controller.sv:435.11-435.64 in step 20
SBY 21:01:48 [sdram_controller_cover] summary:   reached cover statement sdram_controller.command_inhibit at sdram_controller.sv:436.11-436.65 in steps 2, 3, 4, 5, 6 and 12 further steps
SBY 21:01:48 [sdram_controller_cover] summary:   reached cover statement sdram_controller.precharge at sdram_controller.sv:434.11-434.61 in step 18
SBY 21:01:48 [sdram_controller_cover] summary: cover trace: <trace3>
SBY 21:01:48 [sdram_controller_cover] summary:   reached cover statement sdram_controller.auto_refresh at sdram_controller.sv:435.11-435.64 in steps 20, 29
SBY 21:01:48 [sdram_controller_cover] summary:   reached cover statement sdram_controller.command_inhibit at sdram_controller.sv:436.11-436.65 in steps 2, 3, 4, 5, 6 and 28 further steps
SBY 21:01:48 [sdram_controller_cover] summary:   reached cover statement sdram_controller.load_mode_register at sdram_controller.sv:437.11-437.71 in step 38
SBY 21:01:48 [sdram_controller_cover] summary:   reached cover statement sdram_controller.precharge at sdram_controller.sv:434.11-434.61 in step 18
SBY 21:01:48 [sdram_controller_cover] summary: cover trace: <trace4>
SBY 21:01:48 [sdram_controller_cover] summary:   reached cover statement sdram_controller.activate at sdram_controller.sv:438.11-438.59 in step 42
SBY 21:01:48 [sdram_controller_cover] summary:   reached cover statement sdram_controller.auto_refresh at sdram_controller.sv:435.11-435.64 in steps 20, 29
SBY 21:01:48 [sdram_controller_cover] summary:   reached cover statement sdram_controller.command_inhibit at sdram_controller.sv:436.11-436.65 in steps 2, 3, 4, 5, 6 and 31 further steps
SBY 21:01:48 [sdram_controller_cover] summary:   reached cover statement sdram_controller.load_mode_register at sdram_controller.sv:437.11-437.71 in step 38
SBY 21:01:48 [sdram_controller_cover] summary:   reached cover statement sdram_controller.precharge at sdram_controller.sv:434.11-434.61 in step 18
SBY 21:01:48 [sdram_controller_cover] summary: and 2 further traces
SBY 21:01:48 [sdram_controller_cover] summary: see sdram_controller_cover/PASS for a complete summary
SBY 21:01:48 [sdram_controller_cover] DONE (PASS, rc=0)
