

================================================================
== Vitis HLS Report for 'node8'
================================================================
* Date:           Wed Oct  2 14:55:12 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_MultiHeadSelfAttention1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.643 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1042|     1042|  3.470 us|  3.470 us|  1042|  1042|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop42_loop43_loop44  |     1040|     1040|        18|          1|          1|  1024|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      193|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        0|     -|      256|      264|    0|
|Multiplexer          |        -|     -|        -|      828|    -|
|Register             |        -|     -|     3072|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     3328|     1349|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+-------------------------------+---------+----+---+----+-----+
    |               Instance              |             Module            | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------------------+-------------------------------+---------+----+---+----+-----+
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1512  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1513  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1514  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1515  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1516  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1517  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1518  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1519  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1520  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1521  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1522  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1523  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1524  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1525  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1526  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1527  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1528  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1529  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1530  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1531  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1532  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1533  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1534  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1535  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1536  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1537  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1538  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1539  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1540  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1541  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1542  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1543  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    +-------------------------------------+-------------------------------+---------+----+---+----+-----+
    |Total                                |                               |        0|   0|  0|   0|    0|
    +-------------------------------------+-------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory |           Module          | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |v96_U    |node11_v140_RAM_AUTO_1R1W  |        0|  32|  33|    0|    64|   32|     1|         2048|
    |v96_1_U  |node11_v140_RAM_AUTO_1R1W  |        0|  32|  33|    0|    64|   32|     1|         2048|
    |v96_2_U  |node11_v140_RAM_AUTO_1R1W  |        0|  32|  33|    0|    64|   32|     1|         2048|
    |v96_3_U  |node11_v140_RAM_AUTO_1R1W  |        0|  32|  33|    0|    64|   32|     1|         2048|
    |v96_4_U  |node11_v140_RAM_AUTO_1R1W  |        0|  32|  33|    0|    64|   32|     1|         2048|
    |v96_5_U  |node11_v140_RAM_AUTO_1R1W  |        0|  32|  33|    0|    64|   32|     1|         2048|
    |v96_6_U  |node11_v140_RAM_AUTO_1R1W  |        0|  32|  33|    0|    64|   32|     1|         2048|
    |v96_7_U  |node11_v140_RAM_AUTO_1R1W  |        0|  32|  33|    0|    64|   32|     1|         2048|
    +---------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total    |                           |        0| 256| 264|    0|   512|  256|     8|        16384|
    +---------+---------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln305_1_fu_1067_p2              |         +|   0|  0|  18|          11|           1|
    |add_ln305_fu_1185_p2                |         +|   0|  0|  10|           3|           1|
    |add_ln306_1_fu_1079_p2              |         +|   0|  0|  17|          10|           1|
    |add_ln307_fu_1166_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln318_fu_1213_p2                |         +|   0|  0|  13|           6|           6|
    |v98_2_fu_1133_p2                    |         +|   0|  0|  12|           5|           1|
    |and_ln305_fu_1127_p2                |       and|   0|  0|   2|           1|           1|
    |ap_condition_1634                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_1638                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op153_read_state3      |       and|   0|  0|   2|           1|           1|
    |cmp25_fu_1160_p2                    |      icmp|   0|  0|  12|           5|           1|
    |icmp_ln305_fu_1061_p2               |      icmp|   0|  0|  19|          11|          12|
    |icmp_ln306_fu_1073_p2               |      icmp|   0|  0|  17|          10|           9|
    |icmp_ln307_fu_1121_p2               |      icmp|   0|  0|  13|           5|           6|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state18_pp0_stage0_iter17  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2    |        or|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter4    |        or|   0|  0|   2|           1|           1|
    |or_ln306_fu_1139_p2                 |        or|   0|  0|   2|           1|           1|
    |select_ln305_1_fu_1191_p3           |    select|   0|  0|   3|           1|           3|
    |select_ln305_fu_1109_p3             |    select|   0|  0|   5|           1|           1|
    |select_ln306_1_fu_1152_p3           |    select|   0|  0|   5|           1|           5|
    |select_ln306_2_fu_1085_p3           |    select|   0|  0|  10|           1|           1|
    |select_ln306_fu_1144_p3             |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln305_fu_1116_p2                |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 193|          87|          63|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter3_empty_13_reg_856   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter3_empty_14_reg_866   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter3_empty_15_reg_876   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter3_empty_reg_846      |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter5_empty_13_reg_856   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter5_empty_14_reg_866   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter5_empty_15_reg_876   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter5_empty_reg_846      |   9|          2|   32|         64|
    |ap_sig_allocacmp_indvar_flatten12_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   10|         20|
    |ap_sig_allocacmp_v97_load               |   9|          2|    3|          6|
    |ap_sig_allocacmp_v98_load               |   9|          2|    5|         10|
    |ap_sig_allocacmp_v99_load               |   9|          2|    5|         10|
    |indvar_flatten12_fu_218                 |   9|          2|   11|         22|
    |indvar_flatten_fu_210                   |   9|          2|   10|         20|
    |v344_0_0_0_blk_n                        |   9|          2|    1|          2|
    |v344_0_0_1_blk_n                        |   9|          2|    1|          2|
    |v344_0_0_2_blk_n                        |   9|          2|    1|          2|
    |v344_0_0_3_blk_n                        |   9|          2|    1|          2|
    |v344_0_1_0_blk_n                        |   9|          2|    1|          2|
    |v344_0_1_1_blk_n                        |   9|          2|    1|          2|
    |v344_0_1_2_blk_n                        |   9|          2|    1|          2|
    |v344_0_1_3_blk_n                        |   9|          2|    1|          2|
    |v344_0_2_0_blk_n                        |   9|          2|    1|          2|
    |v344_0_2_1_blk_n                        |   9|          2|    1|          2|
    |v344_0_2_2_blk_n                        |   9|          2|    1|          2|
    |v344_0_2_3_blk_n                        |   9|          2|    1|          2|
    |v344_0_3_0_blk_n                        |   9|          2|    1|          2|
    |v344_0_3_1_blk_n                        |   9|          2|    1|          2|
    |v344_0_3_2_blk_n                        |   9|          2|    1|          2|
    |v344_0_3_3_blk_n                        |   9|          2|    1|          2|
    |v344_1_0_0_blk_n                        |   9|          2|    1|          2|
    |v344_1_0_1_blk_n                        |   9|          2|    1|          2|
    |v344_1_0_2_blk_n                        |   9|          2|    1|          2|
    |v344_1_0_3_blk_n                        |   9|          2|    1|          2|
    |v344_1_1_0_blk_n                        |   9|          2|    1|          2|
    |v344_1_1_1_blk_n                        |   9|          2|    1|          2|
    |v344_1_1_2_blk_n                        |   9|          2|    1|          2|
    |v344_1_1_3_blk_n                        |   9|          2|    1|          2|
    |v344_1_2_0_blk_n                        |   9|          2|    1|          2|
    |v344_1_2_1_blk_n                        |   9|          2|    1|          2|
    |v344_1_2_2_blk_n                        |   9|          2|    1|          2|
    |v344_1_2_3_blk_n                        |   9|          2|    1|          2|
    |v344_1_3_0_blk_n                        |   9|          2|    1|          2|
    |v344_1_3_1_blk_n                        |   9|          2|    1|          2|
    |v344_1_3_2_blk_n                        |   9|          2|    1|          2|
    |v344_1_3_3_blk_n                        |   9|          2|    1|          2|
    |v345_0_0_blk_n                          |   9|          2|    1|          2|
    |v345_0_1_blk_n                          |   9|          2|    1|          2|
    |v345_0_2_blk_n                          |   9|          2|    1|          2|
    |v345_0_3_blk_n                          |   9|          2|    1|          2|
    |v345_1_0_blk_n                          |   9|          2|    1|          2|
    |v345_1_1_blk_n                          |   9|          2|    1|          2|
    |v345_1_2_blk_n                          |   9|          2|    1|          2|
    |v345_1_3_blk_n                          |   9|          2|    1|          2|
    |v346_0_0_0_blk_n                        |   9|          2|    1|          2|
    |v346_0_0_1_blk_n                        |   9|          2|    1|          2|
    |v346_0_0_2_blk_n                        |   9|          2|    1|          2|
    |v346_0_0_3_blk_n                        |   9|          2|    1|          2|
    |v346_0_1_0_blk_n                        |   9|          2|    1|          2|
    |v346_0_1_1_blk_n                        |   9|          2|    1|          2|
    |v346_0_1_2_blk_n                        |   9|          2|    1|          2|
    |v346_0_1_3_blk_n                        |   9|          2|    1|          2|
    |v346_0_2_0_blk_n                        |   9|          2|    1|          2|
    |v346_0_2_1_blk_n                        |   9|          2|    1|          2|
    |v346_0_2_2_blk_n                        |   9|          2|    1|          2|
    |v346_0_2_3_blk_n                        |   9|          2|    1|          2|
    |v346_0_3_0_blk_n                        |   9|          2|    1|          2|
    |v346_0_3_1_blk_n                        |   9|          2|    1|          2|
    |v346_0_3_2_blk_n                        |   9|          2|    1|          2|
    |v346_0_3_3_blk_n                        |   9|          2|    1|          2|
    |v346_1_0_0_blk_n                        |   9|          2|    1|          2|
    |v346_1_0_1_blk_n                        |   9|          2|    1|          2|
    |v346_1_0_2_blk_n                        |   9|          2|    1|          2|
    |v346_1_0_3_blk_n                        |   9|          2|    1|          2|
    |v346_1_1_0_blk_n                        |   9|          2|    1|          2|
    |v346_1_1_1_blk_n                        |   9|          2|    1|          2|
    |v346_1_1_2_blk_n                        |   9|          2|    1|          2|
    |v346_1_1_3_blk_n                        |   9|          2|    1|          2|
    |v346_1_2_0_blk_n                        |   9|          2|    1|          2|
    |v346_1_2_1_blk_n                        |   9|          2|    1|          2|
    |v346_1_2_2_blk_n                        |   9|          2|    1|          2|
    |v346_1_2_3_blk_n                        |   9|          2|    1|          2|
    |v346_1_3_0_blk_n                        |   9|          2|    1|          2|
    |v346_1_3_1_blk_n                        |   9|          2|    1|          2|
    |v346_1_3_2_blk_n                        |   9|          2|    1|          2|
    |v346_1_3_3_blk_n                        |   9|          2|    1|          2|
    |v97_fu_214                              |   9|          2|    3|          6|
    |v98_fu_206                              |   9|          2|    5|         10|
    |v99_fu_202                              |   9|          2|    5|         10|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 828|        184|  398|        796|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |   1|   0|    1|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg       |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg             |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter2_reg             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_empty_13_reg_856  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_14_reg_866  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_15_reg_876  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_reg_846     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_13_reg_856  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_14_reg_866  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_15_reg_876  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_reg_846     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_13_reg_856  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_14_reg_866  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_15_reg_876  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_reg_846     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_empty_13_reg_856  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_empty_14_reg_866  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_empty_15_reg_876  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_empty_reg_846     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_empty_13_reg_856  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_empty_14_reg_866  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_empty_15_reg_876  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_empty_reg_846     |  32|   0|   32|          0|
    |cmp25_reg_1584                         |   1|   0|    1|          0|
    |icmp_ln305_reg_1567                    |   1|   0|    1|          0|
    |icmp_ln306_reg_1571                    |   1|   0|    1|          0|
    |icmp_ln306_reg_1571_pp0_iter1_reg      |   1|   0|    1|          0|
    |indvar_flatten12_fu_218                |  11|   0|   11|          0|
    |indvar_flatten_fu_210                  |  10|   0|   10|          0|
    |select_ln306_reg_1579                  |   5|   0|    5|          0|
    |v103_10_reg_1698                       |  32|   0|   32|          0|
    |v103_11_reg_1703                       |  32|   0|   32|          0|
    |v103_12_reg_1708                       |  32|   0|   32|          0|
    |v103_13_reg_1713                       |  32|   0|   32|          0|
    |v103_14_reg_1718                       |  32|   0|   32|          0|
    |v103_15_reg_1723                       |  32|   0|   32|          0|
    |v103_16_reg_1728                       |  32|   0|   32|          0|
    |v103_17_reg_1733                       |  32|   0|   32|          0|
    |v103_18_reg_1738                       |  32|   0|   32|          0|
    |v103_19_reg_1743                       |  32|   0|   32|          0|
    |v103_1_reg_1653                        |  32|   0|   32|          0|
    |v103_2_reg_1658                        |  32|   0|   32|          0|
    |v103_3_reg_1663                        |  32|   0|   32|          0|
    |v103_4_reg_1668                        |  32|   0|   32|          0|
    |v103_5_reg_1673                        |  32|   0|   32|          0|
    |v103_6_reg_1678                        |  32|   0|   32|          0|
    |v103_7_reg_1683                        |  32|   0|   32|          0|
    |v103_8_reg_1688                        |  32|   0|   32|          0|
    |v103_9_reg_1693                        |  32|   0|   32|          0|
    |v103_reg_1648                          |  32|   0|   32|          0|
    |v105_10_reg_1792                       |  32|   0|   32|          0|
    |v105_11_reg_1768                       |  32|   0|   32|          0|
    |v105_12_reg_1776                       |  32|   0|   32|          0|
    |v105_13_reg_1784                       |  32|   0|   32|          0|
    |v106_10_reg_1975                       |  32|   0|   32|          0|
    |v106_11_reg_1980                       |  32|   0|   32|          0|
    |v106_12_reg_1985                       |  32|   0|   32|          0|
    |v106_13_reg_1990                       |  32|   0|   32|          0|
    |v106_14_reg_1995                       |  32|   0|   32|          0|
    |v106_15_reg_2000                       |  32|   0|   32|          0|
    |v106_16_reg_2005                       |  32|   0|   32|          0|
    |v106_17_reg_2010                       |  32|   0|   32|          0|
    |v106_18_reg_1970                       |  32|   0|   32|          0|
    |v106_19_reg_2020                       |  32|   0|   32|          0|
    |v106_1_reg_1925                        |  32|   0|   32|          0|
    |v106_20_reg_2025                       |  32|   0|   32|          0|
    |v106_21_reg_2030                       |  32|   0|   32|          0|
    |v106_22_reg_2035                       |  32|   0|   32|          0|
    |v106_23_reg_2040                       |  32|   0|   32|          0|
    |v106_24_reg_2045                       |  32|   0|   32|          0|
    |v106_25_reg_2050                       |  32|   0|   32|          0|
    |v106_26_reg_2055                       |  32|   0|   32|          0|
    |v106_27_reg_2060                       |  32|   0|   32|          0|
    |v106_28_reg_2065                       |  32|   0|   32|          0|
    |v106_29_reg_2070                       |  32|   0|   32|          0|
    |v106_2_reg_1930                        |  32|   0|   32|          0|
    |v106_30_reg_2075                       |  32|   0|   32|          0|
    |v106_32_reg_1920                       |  32|   0|   32|          0|
    |v106_3_reg_1935                        |  32|   0|   32|          0|
    |v106_4_reg_1940                        |  32|   0|   32|          0|
    |v106_5_reg_1945                        |  32|   0|   32|          0|
    |v106_6_reg_1950                        |  32|   0|   32|          0|
    |v106_7_reg_1955                        |  32|   0|   32|          0|
    |v106_8_reg_1960                        |  32|   0|   32|          0|
    |v106_9_reg_1965                        |  32|   0|   32|          0|
    |v106_reg_2015                          |  32|   0|   32|          0|
    |v346_1_0_1_read_reg_1800               |  32|   0|   32|          0|
    |v346_1_0_2_read_reg_1820               |  32|   0|   32|          0|
    |v346_1_0_3_read_reg_1840               |  32|   0|   32|          0|
    |v346_1_1_1_read_reg_1805               |  32|   0|   32|          0|
    |v346_1_1_2_read_reg_1825               |  32|   0|   32|          0|
    |v346_1_1_3_read_reg_1845               |  32|   0|   32|          0|
    |v346_1_2_1_read_reg_1810               |  32|   0|   32|          0|
    |v346_1_2_2_read_reg_1830               |  32|   0|   32|          0|
    |v346_1_2_3_read_reg_1850               |  32|   0|   32|          0|
    |v346_1_3_1_read_reg_1815               |  32|   0|   32|          0|
    |v346_1_3_2_read_reg_1835               |  32|   0|   32|          0|
    |v346_1_3_3_read_reg_1855               |  32|   0|   32|          0|
    |v96_1_addr_reg_1593                    |   6|   0|    6|          0|
    |v96_2_addr_reg_1598                    |   6|   0|    6|          0|
    |v96_3_addr_reg_1603                    |   6|   0|    6|          0|
    |v96_4_addr_reg_1608                    |   6|   0|    6|          0|
    |v96_5_addr_reg_1613                    |   6|   0|    6|          0|
    |v96_6_addr_reg_1618                    |   6|   0|    6|          0|
    |v96_7_addr_reg_1623                    |   6|   0|    6|          0|
    |v96_addr_reg_1588                      |   6|   0|    6|          0|
    |v97_fu_214                             |   3|   0|    3|          0|
    |v98_fu_206                             |   5|   0|    5|          0|
    |v99_fu_202                             |   5|   0|    5|          0|
    |cmp25_reg_1584                         |  64|  32|    1|          0|
    |icmp_ln305_reg_1567                    |  64|  32|    1|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |3072|  64| 2946|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|         node8|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|         node8|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|         node8|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|         node8|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|         node8|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|         node8|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|         node8|  return value|
|v345_0_0_dout              |   in|   32|     ap_fifo|      v345_0_0|       pointer|
|v345_0_0_num_data_valid    |   in|    7|     ap_fifo|      v345_0_0|       pointer|
|v345_0_0_fifo_cap          |   in|    7|     ap_fifo|      v345_0_0|       pointer|
|v345_0_0_empty_n           |   in|    1|     ap_fifo|      v345_0_0|       pointer|
|v345_0_0_read              |  out|    1|     ap_fifo|      v345_0_0|       pointer|
|v345_0_1_dout              |   in|   32|     ap_fifo|      v345_0_1|       pointer|
|v345_0_1_num_data_valid    |   in|    7|     ap_fifo|      v345_0_1|       pointer|
|v345_0_1_fifo_cap          |   in|    7|     ap_fifo|      v345_0_1|       pointer|
|v345_0_1_empty_n           |   in|    1|     ap_fifo|      v345_0_1|       pointer|
|v345_0_1_read              |  out|    1|     ap_fifo|      v345_0_1|       pointer|
|v345_0_2_dout              |   in|   32|     ap_fifo|      v345_0_2|       pointer|
|v345_0_2_num_data_valid    |   in|    7|     ap_fifo|      v345_0_2|       pointer|
|v345_0_2_fifo_cap          |   in|    7|     ap_fifo|      v345_0_2|       pointer|
|v345_0_2_empty_n           |   in|    1|     ap_fifo|      v345_0_2|       pointer|
|v345_0_2_read              |  out|    1|     ap_fifo|      v345_0_2|       pointer|
|v345_0_3_dout              |   in|   32|     ap_fifo|      v345_0_3|       pointer|
|v345_0_3_num_data_valid    |   in|    7|     ap_fifo|      v345_0_3|       pointer|
|v345_0_3_fifo_cap          |   in|    7|     ap_fifo|      v345_0_3|       pointer|
|v345_0_3_empty_n           |   in|    1|     ap_fifo|      v345_0_3|       pointer|
|v345_0_3_read              |  out|    1|     ap_fifo|      v345_0_3|       pointer|
|v345_1_0_dout              |   in|   32|     ap_fifo|      v345_1_0|       pointer|
|v345_1_0_num_data_valid    |   in|    7|     ap_fifo|      v345_1_0|       pointer|
|v345_1_0_fifo_cap          |   in|    7|     ap_fifo|      v345_1_0|       pointer|
|v345_1_0_empty_n           |   in|    1|     ap_fifo|      v345_1_0|       pointer|
|v345_1_0_read              |  out|    1|     ap_fifo|      v345_1_0|       pointer|
|v345_1_1_dout              |   in|   32|     ap_fifo|      v345_1_1|       pointer|
|v345_1_1_num_data_valid    |   in|    7|     ap_fifo|      v345_1_1|       pointer|
|v345_1_1_fifo_cap          |   in|    7|     ap_fifo|      v345_1_1|       pointer|
|v345_1_1_empty_n           |   in|    1|     ap_fifo|      v345_1_1|       pointer|
|v345_1_1_read              |  out|    1|     ap_fifo|      v345_1_1|       pointer|
|v345_1_2_dout              |   in|   32|     ap_fifo|      v345_1_2|       pointer|
|v345_1_2_num_data_valid    |   in|    7|     ap_fifo|      v345_1_2|       pointer|
|v345_1_2_fifo_cap          |   in|    7|     ap_fifo|      v345_1_2|       pointer|
|v345_1_2_empty_n           |   in|    1|     ap_fifo|      v345_1_2|       pointer|
|v345_1_2_read              |  out|    1|     ap_fifo|      v345_1_2|       pointer|
|v345_1_3_dout              |   in|   32|     ap_fifo|      v345_1_3|       pointer|
|v345_1_3_num_data_valid    |   in|    7|     ap_fifo|      v345_1_3|       pointer|
|v345_1_3_fifo_cap          |   in|    7|     ap_fifo|      v345_1_3|       pointer|
|v345_1_3_empty_n           |   in|    1|     ap_fifo|      v345_1_3|       pointer|
|v345_1_3_read              |  out|    1|     ap_fifo|      v345_1_3|       pointer|
|v346_0_0_0_dout            |   in|   32|     ap_fifo|    v346_0_0_0|       pointer|
|v346_0_0_0_num_data_valid  |   in|   11|     ap_fifo|    v346_0_0_0|       pointer|
|v346_0_0_0_fifo_cap        |   in|   11|     ap_fifo|    v346_0_0_0|       pointer|
|v346_0_0_0_empty_n         |   in|    1|     ap_fifo|    v346_0_0_0|       pointer|
|v346_0_0_0_read            |  out|    1|     ap_fifo|    v346_0_0_0|       pointer|
|v346_0_1_0_dout            |   in|   32|     ap_fifo|    v346_0_1_0|       pointer|
|v346_0_1_0_num_data_valid  |   in|   11|     ap_fifo|    v346_0_1_0|       pointer|
|v346_0_1_0_fifo_cap        |   in|   11|     ap_fifo|    v346_0_1_0|       pointer|
|v346_0_1_0_empty_n         |   in|    1|     ap_fifo|    v346_0_1_0|       pointer|
|v346_0_1_0_read            |  out|    1|     ap_fifo|    v346_0_1_0|       pointer|
|v346_0_2_0_dout            |   in|   32|     ap_fifo|    v346_0_2_0|       pointer|
|v346_0_2_0_num_data_valid  |   in|   11|     ap_fifo|    v346_0_2_0|       pointer|
|v346_0_2_0_fifo_cap        |   in|   11|     ap_fifo|    v346_0_2_0|       pointer|
|v346_0_2_0_empty_n         |   in|    1|     ap_fifo|    v346_0_2_0|       pointer|
|v346_0_2_0_read            |  out|    1|     ap_fifo|    v346_0_2_0|       pointer|
|v346_0_3_0_dout            |   in|   32|     ap_fifo|    v346_0_3_0|       pointer|
|v346_0_3_0_num_data_valid  |   in|   11|     ap_fifo|    v346_0_3_0|       pointer|
|v346_0_3_0_fifo_cap        |   in|   11|     ap_fifo|    v346_0_3_0|       pointer|
|v346_0_3_0_empty_n         |   in|    1|     ap_fifo|    v346_0_3_0|       pointer|
|v346_0_3_0_read            |  out|    1|     ap_fifo|    v346_0_3_0|       pointer|
|v346_0_0_1_dout            |   in|   32|     ap_fifo|    v346_0_0_1|       pointer|
|v346_0_0_1_num_data_valid  |   in|   11|     ap_fifo|    v346_0_0_1|       pointer|
|v346_0_0_1_fifo_cap        |   in|   11|     ap_fifo|    v346_0_0_1|       pointer|
|v346_0_0_1_empty_n         |   in|    1|     ap_fifo|    v346_0_0_1|       pointer|
|v346_0_0_1_read            |  out|    1|     ap_fifo|    v346_0_0_1|       pointer|
|v346_0_1_1_dout            |   in|   32|     ap_fifo|    v346_0_1_1|       pointer|
|v346_0_1_1_num_data_valid  |   in|   11|     ap_fifo|    v346_0_1_1|       pointer|
|v346_0_1_1_fifo_cap        |   in|   11|     ap_fifo|    v346_0_1_1|       pointer|
|v346_0_1_1_empty_n         |   in|    1|     ap_fifo|    v346_0_1_1|       pointer|
|v346_0_1_1_read            |  out|    1|     ap_fifo|    v346_0_1_1|       pointer|
|v346_0_2_1_dout            |   in|   32|     ap_fifo|    v346_0_2_1|       pointer|
|v346_0_2_1_num_data_valid  |   in|   11|     ap_fifo|    v346_0_2_1|       pointer|
|v346_0_2_1_fifo_cap        |   in|   11|     ap_fifo|    v346_0_2_1|       pointer|
|v346_0_2_1_empty_n         |   in|    1|     ap_fifo|    v346_0_2_1|       pointer|
|v346_0_2_1_read            |  out|    1|     ap_fifo|    v346_0_2_1|       pointer|
|v346_0_3_1_dout            |   in|   32|     ap_fifo|    v346_0_3_1|       pointer|
|v346_0_3_1_num_data_valid  |   in|   11|     ap_fifo|    v346_0_3_1|       pointer|
|v346_0_3_1_fifo_cap        |   in|   11|     ap_fifo|    v346_0_3_1|       pointer|
|v346_0_3_1_empty_n         |   in|    1|     ap_fifo|    v346_0_3_1|       pointer|
|v346_0_3_1_read            |  out|    1|     ap_fifo|    v346_0_3_1|       pointer|
|v346_0_0_2_dout            |   in|   32|     ap_fifo|    v346_0_0_2|       pointer|
|v346_0_0_2_num_data_valid  |   in|   11|     ap_fifo|    v346_0_0_2|       pointer|
|v346_0_0_2_fifo_cap        |   in|   11|     ap_fifo|    v346_0_0_2|       pointer|
|v346_0_0_2_empty_n         |   in|    1|     ap_fifo|    v346_0_0_2|       pointer|
|v346_0_0_2_read            |  out|    1|     ap_fifo|    v346_0_0_2|       pointer|
|v346_0_1_2_dout            |   in|   32|     ap_fifo|    v346_0_1_2|       pointer|
|v346_0_1_2_num_data_valid  |   in|   11|     ap_fifo|    v346_0_1_2|       pointer|
|v346_0_1_2_fifo_cap        |   in|   11|     ap_fifo|    v346_0_1_2|       pointer|
|v346_0_1_2_empty_n         |   in|    1|     ap_fifo|    v346_0_1_2|       pointer|
|v346_0_1_2_read            |  out|    1|     ap_fifo|    v346_0_1_2|       pointer|
|v346_0_2_2_dout            |   in|   32|     ap_fifo|    v346_0_2_2|       pointer|
|v346_0_2_2_num_data_valid  |   in|   11|     ap_fifo|    v346_0_2_2|       pointer|
|v346_0_2_2_fifo_cap        |   in|   11|     ap_fifo|    v346_0_2_2|       pointer|
|v346_0_2_2_empty_n         |   in|    1|     ap_fifo|    v346_0_2_2|       pointer|
|v346_0_2_2_read            |  out|    1|     ap_fifo|    v346_0_2_2|       pointer|
|v346_0_3_2_dout            |   in|   32|     ap_fifo|    v346_0_3_2|       pointer|
|v346_0_3_2_num_data_valid  |   in|   11|     ap_fifo|    v346_0_3_2|       pointer|
|v346_0_3_2_fifo_cap        |   in|   11|     ap_fifo|    v346_0_3_2|       pointer|
|v346_0_3_2_empty_n         |   in|    1|     ap_fifo|    v346_0_3_2|       pointer|
|v346_0_3_2_read            |  out|    1|     ap_fifo|    v346_0_3_2|       pointer|
|v346_0_0_3_dout            |   in|   32|     ap_fifo|    v346_0_0_3|       pointer|
|v346_0_0_3_num_data_valid  |   in|   11|     ap_fifo|    v346_0_0_3|       pointer|
|v346_0_0_3_fifo_cap        |   in|   11|     ap_fifo|    v346_0_0_3|       pointer|
|v346_0_0_3_empty_n         |   in|    1|     ap_fifo|    v346_0_0_3|       pointer|
|v346_0_0_3_read            |  out|    1|     ap_fifo|    v346_0_0_3|       pointer|
|v346_0_1_3_dout            |   in|   32|     ap_fifo|    v346_0_1_3|       pointer|
|v346_0_1_3_num_data_valid  |   in|   11|     ap_fifo|    v346_0_1_3|       pointer|
|v346_0_1_3_fifo_cap        |   in|   11|     ap_fifo|    v346_0_1_3|       pointer|
|v346_0_1_3_empty_n         |   in|    1|     ap_fifo|    v346_0_1_3|       pointer|
|v346_0_1_3_read            |  out|    1|     ap_fifo|    v346_0_1_3|       pointer|
|v346_0_2_3_dout            |   in|   32|     ap_fifo|    v346_0_2_3|       pointer|
|v346_0_2_3_num_data_valid  |   in|   11|     ap_fifo|    v346_0_2_3|       pointer|
|v346_0_2_3_fifo_cap        |   in|   11|     ap_fifo|    v346_0_2_3|       pointer|
|v346_0_2_3_empty_n         |   in|    1|     ap_fifo|    v346_0_2_3|       pointer|
|v346_0_2_3_read            |  out|    1|     ap_fifo|    v346_0_2_3|       pointer|
|v346_0_3_3_dout            |   in|   32|     ap_fifo|    v346_0_3_3|       pointer|
|v346_0_3_3_num_data_valid  |   in|   11|     ap_fifo|    v346_0_3_3|       pointer|
|v346_0_3_3_fifo_cap        |   in|   11|     ap_fifo|    v346_0_3_3|       pointer|
|v346_0_3_3_empty_n         |   in|    1|     ap_fifo|    v346_0_3_3|       pointer|
|v346_0_3_3_read            |  out|    1|     ap_fifo|    v346_0_3_3|       pointer|
|v346_1_0_0_dout            |   in|   32|     ap_fifo|    v346_1_0_0|       pointer|
|v346_1_0_0_num_data_valid  |   in|   11|     ap_fifo|    v346_1_0_0|       pointer|
|v346_1_0_0_fifo_cap        |   in|   11|     ap_fifo|    v346_1_0_0|       pointer|
|v346_1_0_0_empty_n         |   in|    1|     ap_fifo|    v346_1_0_0|       pointer|
|v346_1_0_0_read            |  out|    1|     ap_fifo|    v346_1_0_0|       pointer|
|v346_1_1_0_dout            |   in|   32|     ap_fifo|    v346_1_1_0|       pointer|
|v346_1_1_0_num_data_valid  |   in|   11|     ap_fifo|    v346_1_1_0|       pointer|
|v346_1_1_0_fifo_cap        |   in|   11|     ap_fifo|    v346_1_1_0|       pointer|
|v346_1_1_0_empty_n         |   in|    1|     ap_fifo|    v346_1_1_0|       pointer|
|v346_1_1_0_read            |  out|    1|     ap_fifo|    v346_1_1_0|       pointer|
|v346_1_2_0_dout            |   in|   32|     ap_fifo|    v346_1_2_0|       pointer|
|v346_1_2_0_num_data_valid  |   in|   11|     ap_fifo|    v346_1_2_0|       pointer|
|v346_1_2_0_fifo_cap        |   in|   11|     ap_fifo|    v346_1_2_0|       pointer|
|v346_1_2_0_empty_n         |   in|    1|     ap_fifo|    v346_1_2_0|       pointer|
|v346_1_2_0_read            |  out|    1|     ap_fifo|    v346_1_2_0|       pointer|
|v346_1_3_0_dout            |   in|   32|     ap_fifo|    v346_1_3_0|       pointer|
|v346_1_3_0_num_data_valid  |   in|   11|     ap_fifo|    v346_1_3_0|       pointer|
|v346_1_3_0_fifo_cap        |   in|   11|     ap_fifo|    v346_1_3_0|       pointer|
|v346_1_3_0_empty_n         |   in|    1|     ap_fifo|    v346_1_3_0|       pointer|
|v346_1_3_0_read            |  out|    1|     ap_fifo|    v346_1_3_0|       pointer|
|v346_1_0_1_dout            |   in|   32|     ap_fifo|    v346_1_0_1|       pointer|
|v346_1_0_1_num_data_valid  |   in|   11|     ap_fifo|    v346_1_0_1|       pointer|
|v346_1_0_1_fifo_cap        |   in|   11|     ap_fifo|    v346_1_0_1|       pointer|
|v346_1_0_1_empty_n         |   in|    1|     ap_fifo|    v346_1_0_1|       pointer|
|v346_1_0_1_read            |  out|    1|     ap_fifo|    v346_1_0_1|       pointer|
|v346_1_1_1_dout            |   in|   32|     ap_fifo|    v346_1_1_1|       pointer|
|v346_1_1_1_num_data_valid  |   in|   11|     ap_fifo|    v346_1_1_1|       pointer|
|v346_1_1_1_fifo_cap        |   in|   11|     ap_fifo|    v346_1_1_1|       pointer|
|v346_1_1_1_empty_n         |   in|    1|     ap_fifo|    v346_1_1_1|       pointer|
|v346_1_1_1_read            |  out|    1|     ap_fifo|    v346_1_1_1|       pointer|
|v346_1_2_1_dout            |   in|   32|     ap_fifo|    v346_1_2_1|       pointer|
|v346_1_2_1_num_data_valid  |   in|   11|     ap_fifo|    v346_1_2_1|       pointer|
|v346_1_2_1_fifo_cap        |   in|   11|     ap_fifo|    v346_1_2_1|       pointer|
|v346_1_2_1_empty_n         |   in|    1|     ap_fifo|    v346_1_2_1|       pointer|
|v346_1_2_1_read            |  out|    1|     ap_fifo|    v346_1_2_1|       pointer|
|v346_1_3_1_dout            |   in|   32|     ap_fifo|    v346_1_3_1|       pointer|
|v346_1_3_1_num_data_valid  |   in|   11|     ap_fifo|    v346_1_3_1|       pointer|
|v346_1_3_1_fifo_cap        |   in|   11|     ap_fifo|    v346_1_3_1|       pointer|
|v346_1_3_1_empty_n         |   in|    1|     ap_fifo|    v346_1_3_1|       pointer|
|v346_1_3_1_read            |  out|    1|     ap_fifo|    v346_1_3_1|       pointer|
|v346_1_0_2_dout            |   in|   32|     ap_fifo|    v346_1_0_2|       pointer|
|v346_1_0_2_num_data_valid  |   in|   11|     ap_fifo|    v346_1_0_2|       pointer|
|v346_1_0_2_fifo_cap        |   in|   11|     ap_fifo|    v346_1_0_2|       pointer|
|v346_1_0_2_empty_n         |   in|    1|     ap_fifo|    v346_1_0_2|       pointer|
|v346_1_0_2_read            |  out|    1|     ap_fifo|    v346_1_0_2|       pointer|
|v346_1_1_2_dout            |   in|   32|     ap_fifo|    v346_1_1_2|       pointer|
|v346_1_1_2_num_data_valid  |   in|   11|     ap_fifo|    v346_1_1_2|       pointer|
|v346_1_1_2_fifo_cap        |   in|   11|     ap_fifo|    v346_1_1_2|       pointer|
|v346_1_1_2_empty_n         |   in|    1|     ap_fifo|    v346_1_1_2|       pointer|
|v346_1_1_2_read            |  out|    1|     ap_fifo|    v346_1_1_2|       pointer|
|v346_1_2_2_dout            |   in|   32|     ap_fifo|    v346_1_2_2|       pointer|
|v346_1_2_2_num_data_valid  |   in|   11|     ap_fifo|    v346_1_2_2|       pointer|
|v346_1_2_2_fifo_cap        |   in|   11|     ap_fifo|    v346_1_2_2|       pointer|
|v346_1_2_2_empty_n         |   in|    1|     ap_fifo|    v346_1_2_2|       pointer|
|v346_1_2_2_read            |  out|    1|     ap_fifo|    v346_1_2_2|       pointer|
|v346_1_3_2_dout            |   in|   32|     ap_fifo|    v346_1_3_2|       pointer|
|v346_1_3_2_num_data_valid  |   in|   11|     ap_fifo|    v346_1_3_2|       pointer|
|v346_1_3_2_fifo_cap        |   in|   11|     ap_fifo|    v346_1_3_2|       pointer|
|v346_1_3_2_empty_n         |   in|    1|     ap_fifo|    v346_1_3_2|       pointer|
|v346_1_3_2_read            |  out|    1|     ap_fifo|    v346_1_3_2|       pointer|
|v346_1_0_3_dout            |   in|   32|     ap_fifo|    v346_1_0_3|       pointer|
|v346_1_0_3_num_data_valid  |   in|   11|     ap_fifo|    v346_1_0_3|       pointer|
|v346_1_0_3_fifo_cap        |   in|   11|     ap_fifo|    v346_1_0_3|       pointer|
|v346_1_0_3_empty_n         |   in|    1|     ap_fifo|    v346_1_0_3|       pointer|
|v346_1_0_3_read            |  out|    1|     ap_fifo|    v346_1_0_3|       pointer|
|v346_1_1_3_dout            |   in|   32|     ap_fifo|    v346_1_1_3|       pointer|
|v346_1_1_3_num_data_valid  |   in|   11|     ap_fifo|    v346_1_1_3|       pointer|
|v346_1_1_3_fifo_cap        |   in|   11|     ap_fifo|    v346_1_1_3|       pointer|
|v346_1_1_3_empty_n         |   in|    1|     ap_fifo|    v346_1_1_3|       pointer|
|v346_1_1_3_read            |  out|    1|     ap_fifo|    v346_1_1_3|       pointer|
|v346_1_2_3_dout            |   in|   32|     ap_fifo|    v346_1_2_3|       pointer|
|v346_1_2_3_num_data_valid  |   in|   11|     ap_fifo|    v346_1_2_3|       pointer|
|v346_1_2_3_fifo_cap        |   in|   11|     ap_fifo|    v346_1_2_3|       pointer|
|v346_1_2_3_empty_n         |   in|    1|     ap_fifo|    v346_1_2_3|       pointer|
|v346_1_2_3_read            |  out|    1|     ap_fifo|    v346_1_2_3|       pointer|
|v346_1_3_3_dout            |   in|   32|     ap_fifo|    v346_1_3_3|       pointer|
|v346_1_3_3_num_data_valid  |   in|   11|     ap_fifo|    v346_1_3_3|       pointer|
|v346_1_3_3_fifo_cap        |   in|   11|     ap_fifo|    v346_1_3_3|       pointer|
|v346_1_3_3_empty_n         |   in|    1|     ap_fifo|    v346_1_3_3|       pointer|
|v346_1_3_3_read            |  out|    1|     ap_fifo|    v346_1_3_3|       pointer|
|v344_0_0_0_din             |  out|   32|     ap_fifo|    v344_0_0_0|       pointer|
|v344_0_0_0_num_data_valid  |   in|   11|     ap_fifo|    v344_0_0_0|       pointer|
|v344_0_0_0_fifo_cap        |   in|   11|     ap_fifo|    v344_0_0_0|       pointer|
|v344_0_0_0_full_n          |   in|    1|     ap_fifo|    v344_0_0_0|       pointer|
|v344_0_0_0_write           |  out|    1|     ap_fifo|    v344_0_0_0|       pointer|
|v344_0_1_0_din             |  out|   32|     ap_fifo|    v344_0_1_0|       pointer|
|v344_0_1_0_num_data_valid  |   in|   11|     ap_fifo|    v344_0_1_0|       pointer|
|v344_0_1_0_fifo_cap        |   in|   11|     ap_fifo|    v344_0_1_0|       pointer|
|v344_0_1_0_full_n          |   in|    1|     ap_fifo|    v344_0_1_0|       pointer|
|v344_0_1_0_write           |  out|    1|     ap_fifo|    v344_0_1_0|       pointer|
|v344_0_2_0_din             |  out|   32|     ap_fifo|    v344_0_2_0|       pointer|
|v344_0_2_0_num_data_valid  |   in|   11|     ap_fifo|    v344_0_2_0|       pointer|
|v344_0_2_0_fifo_cap        |   in|   11|     ap_fifo|    v344_0_2_0|       pointer|
|v344_0_2_0_full_n          |   in|    1|     ap_fifo|    v344_0_2_0|       pointer|
|v344_0_2_0_write           |  out|    1|     ap_fifo|    v344_0_2_0|       pointer|
|v344_0_3_0_din             |  out|   32|     ap_fifo|    v344_0_3_0|       pointer|
|v344_0_3_0_num_data_valid  |   in|   11|     ap_fifo|    v344_0_3_0|       pointer|
|v344_0_3_0_fifo_cap        |   in|   11|     ap_fifo|    v344_0_3_0|       pointer|
|v344_0_3_0_full_n          |   in|    1|     ap_fifo|    v344_0_3_0|       pointer|
|v344_0_3_0_write           |  out|    1|     ap_fifo|    v344_0_3_0|       pointer|
|v344_0_0_1_din             |  out|   32|     ap_fifo|    v344_0_0_1|       pointer|
|v344_0_0_1_num_data_valid  |   in|   11|     ap_fifo|    v344_0_0_1|       pointer|
|v344_0_0_1_fifo_cap        |   in|   11|     ap_fifo|    v344_0_0_1|       pointer|
|v344_0_0_1_full_n          |   in|    1|     ap_fifo|    v344_0_0_1|       pointer|
|v344_0_0_1_write           |  out|    1|     ap_fifo|    v344_0_0_1|       pointer|
|v344_0_1_1_din             |  out|   32|     ap_fifo|    v344_0_1_1|       pointer|
|v344_0_1_1_num_data_valid  |   in|   11|     ap_fifo|    v344_0_1_1|       pointer|
|v344_0_1_1_fifo_cap        |   in|   11|     ap_fifo|    v344_0_1_1|       pointer|
|v344_0_1_1_full_n          |   in|    1|     ap_fifo|    v344_0_1_1|       pointer|
|v344_0_1_1_write           |  out|    1|     ap_fifo|    v344_0_1_1|       pointer|
|v344_0_2_1_din             |  out|   32|     ap_fifo|    v344_0_2_1|       pointer|
|v344_0_2_1_num_data_valid  |   in|   11|     ap_fifo|    v344_0_2_1|       pointer|
|v344_0_2_1_fifo_cap        |   in|   11|     ap_fifo|    v344_0_2_1|       pointer|
|v344_0_2_1_full_n          |   in|    1|     ap_fifo|    v344_0_2_1|       pointer|
|v344_0_2_1_write           |  out|    1|     ap_fifo|    v344_0_2_1|       pointer|
|v344_0_3_1_din             |  out|   32|     ap_fifo|    v344_0_3_1|       pointer|
|v344_0_3_1_num_data_valid  |   in|   11|     ap_fifo|    v344_0_3_1|       pointer|
|v344_0_3_1_fifo_cap        |   in|   11|     ap_fifo|    v344_0_3_1|       pointer|
|v344_0_3_1_full_n          |   in|    1|     ap_fifo|    v344_0_3_1|       pointer|
|v344_0_3_1_write           |  out|    1|     ap_fifo|    v344_0_3_1|       pointer|
|v344_0_0_2_din             |  out|   32|     ap_fifo|    v344_0_0_2|       pointer|
|v344_0_0_2_num_data_valid  |   in|   11|     ap_fifo|    v344_0_0_2|       pointer|
|v344_0_0_2_fifo_cap        |   in|   11|     ap_fifo|    v344_0_0_2|       pointer|
|v344_0_0_2_full_n          |   in|    1|     ap_fifo|    v344_0_0_2|       pointer|
|v344_0_0_2_write           |  out|    1|     ap_fifo|    v344_0_0_2|       pointer|
|v344_0_1_2_din             |  out|   32|     ap_fifo|    v344_0_1_2|       pointer|
|v344_0_1_2_num_data_valid  |   in|   11|     ap_fifo|    v344_0_1_2|       pointer|
|v344_0_1_2_fifo_cap        |   in|   11|     ap_fifo|    v344_0_1_2|       pointer|
|v344_0_1_2_full_n          |   in|    1|     ap_fifo|    v344_0_1_2|       pointer|
|v344_0_1_2_write           |  out|    1|     ap_fifo|    v344_0_1_2|       pointer|
|v344_0_2_2_din             |  out|   32|     ap_fifo|    v344_0_2_2|       pointer|
|v344_0_2_2_num_data_valid  |   in|   11|     ap_fifo|    v344_0_2_2|       pointer|
|v344_0_2_2_fifo_cap        |   in|   11|     ap_fifo|    v344_0_2_2|       pointer|
|v344_0_2_2_full_n          |   in|    1|     ap_fifo|    v344_0_2_2|       pointer|
|v344_0_2_2_write           |  out|    1|     ap_fifo|    v344_0_2_2|       pointer|
|v344_0_3_2_din             |  out|   32|     ap_fifo|    v344_0_3_2|       pointer|
|v344_0_3_2_num_data_valid  |   in|   11|     ap_fifo|    v344_0_3_2|       pointer|
|v344_0_3_2_fifo_cap        |   in|   11|     ap_fifo|    v344_0_3_2|       pointer|
|v344_0_3_2_full_n          |   in|    1|     ap_fifo|    v344_0_3_2|       pointer|
|v344_0_3_2_write           |  out|    1|     ap_fifo|    v344_0_3_2|       pointer|
|v344_0_0_3_din             |  out|   32|     ap_fifo|    v344_0_0_3|       pointer|
|v344_0_0_3_num_data_valid  |   in|   11|     ap_fifo|    v344_0_0_3|       pointer|
|v344_0_0_3_fifo_cap        |   in|   11|     ap_fifo|    v344_0_0_3|       pointer|
|v344_0_0_3_full_n          |   in|    1|     ap_fifo|    v344_0_0_3|       pointer|
|v344_0_0_3_write           |  out|    1|     ap_fifo|    v344_0_0_3|       pointer|
|v344_0_1_3_din             |  out|   32|     ap_fifo|    v344_0_1_3|       pointer|
|v344_0_1_3_num_data_valid  |   in|   11|     ap_fifo|    v344_0_1_3|       pointer|
|v344_0_1_3_fifo_cap        |   in|   11|     ap_fifo|    v344_0_1_3|       pointer|
|v344_0_1_3_full_n          |   in|    1|     ap_fifo|    v344_0_1_3|       pointer|
|v344_0_1_3_write           |  out|    1|     ap_fifo|    v344_0_1_3|       pointer|
|v344_0_2_3_din             |  out|   32|     ap_fifo|    v344_0_2_3|       pointer|
|v344_0_2_3_num_data_valid  |   in|   11|     ap_fifo|    v344_0_2_3|       pointer|
|v344_0_2_3_fifo_cap        |   in|   11|     ap_fifo|    v344_0_2_3|       pointer|
|v344_0_2_3_full_n          |   in|    1|     ap_fifo|    v344_0_2_3|       pointer|
|v344_0_2_3_write           |  out|    1|     ap_fifo|    v344_0_2_3|       pointer|
|v344_0_3_3_din             |  out|   32|     ap_fifo|    v344_0_3_3|       pointer|
|v344_0_3_3_num_data_valid  |   in|   11|     ap_fifo|    v344_0_3_3|       pointer|
|v344_0_3_3_fifo_cap        |   in|   11|     ap_fifo|    v344_0_3_3|       pointer|
|v344_0_3_3_full_n          |   in|    1|     ap_fifo|    v344_0_3_3|       pointer|
|v344_0_3_3_write           |  out|    1|     ap_fifo|    v344_0_3_3|       pointer|
|v344_1_0_0_din             |  out|   32|     ap_fifo|    v344_1_0_0|       pointer|
|v344_1_0_0_num_data_valid  |   in|   11|     ap_fifo|    v344_1_0_0|       pointer|
|v344_1_0_0_fifo_cap        |   in|   11|     ap_fifo|    v344_1_0_0|       pointer|
|v344_1_0_0_full_n          |   in|    1|     ap_fifo|    v344_1_0_0|       pointer|
|v344_1_0_0_write           |  out|    1|     ap_fifo|    v344_1_0_0|       pointer|
|v344_1_1_0_din             |  out|   32|     ap_fifo|    v344_1_1_0|       pointer|
|v344_1_1_0_num_data_valid  |   in|   11|     ap_fifo|    v344_1_1_0|       pointer|
|v344_1_1_0_fifo_cap        |   in|   11|     ap_fifo|    v344_1_1_0|       pointer|
|v344_1_1_0_full_n          |   in|    1|     ap_fifo|    v344_1_1_0|       pointer|
|v344_1_1_0_write           |  out|    1|     ap_fifo|    v344_1_1_0|       pointer|
|v344_1_2_0_din             |  out|   32|     ap_fifo|    v344_1_2_0|       pointer|
|v344_1_2_0_num_data_valid  |   in|   11|     ap_fifo|    v344_1_2_0|       pointer|
|v344_1_2_0_fifo_cap        |   in|   11|     ap_fifo|    v344_1_2_0|       pointer|
|v344_1_2_0_full_n          |   in|    1|     ap_fifo|    v344_1_2_0|       pointer|
|v344_1_2_0_write           |  out|    1|     ap_fifo|    v344_1_2_0|       pointer|
|v344_1_3_0_din             |  out|   32|     ap_fifo|    v344_1_3_0|       pointer|
|v344_1_3_0_num_data_valid  |   in|   11|     ap_fifo|    v344_1_3_0|       pointer|
|v344_1_3_0_fifo_cap        |   in|   11|     ap_fifo|    v344_1_3_0|       pointer|
|v344_1_3_0_full_n          |   in|    1|     ap_fifo|    v344_1_3_0|       pointer|
|v344_1_3_0_write           |  out|    1|     ap_fifo|    v344_1_3_0|       pointer|
|v344_1_0_1_din             |  out|   32|     ap_fifo|    v344_1_0_1|       pointer|
|v344_1_0_1_num_data_valid  |   in|   11|     ap_fifo|    v344_1_0_1|       pointer|
|v344_1_0_1_fifo_cap        |   in|   11|     ap_fifo|    v344_1_0_1|       pointer|
|v344_1_0_1_full_n          |   in|    1|     ap_fifo|    v344_1_0_1|       pointer|
|v344_1_0_1_write           |  out|    1|     ap_fifo|    v344_1_0_1|       pointer|
|v344_1_1_1_din             |  out|   32|     ap_fifo|    v344_1_1_1|       pointer|
|v344_1_1_1_num_data_valid  |   in|   11|     ap_fifo|    v344_1_1_1|       pointer|
|v344_1_1_1_fifo_cap        |   in|   11|     ap_fifo|    v344_1_1_1|       pointer|
|v344_1_1_1_full_n          |   in|    1|     ap_fifo|    v344_1_1_1|       pointer|
|v344_1_1_1_write           |  out|    1|     ap_fifo|    v344_1_1_1|       pointer|
|v344_1_2_1_din             |  out|   32|     ap_fifo|    v344_1_2_1|       pointer|
|v344_1_2_1_num_data_valid  |   in|   11|     ap_fifo|    v344_1_2_1|       pointer|
|v344_1_2_1_fifo_cap        |   in|   11|     ap_fifo|    v344_1_2_1|       pointer|
|v344_1_2_1_full_n          |   in|    1|     ap_fifo|    v344_1_2_1|       pointer|
|v344_1_2_1_write           |  out|    1|     ap_fifo|    v344_1_2_1|       pointer|
|v344_1_3_1_din             |  out|   32|     ap_fifo|    v344_1_3_1|       pointer|
|v344_1_3_1_num_data_valid  |   in|   11|     ap_fifo|    v344_1_3_1|       pointer|
|v344_1_3_1_fifo_cap        |   in|   11|     ap_fifo|    v344_1_3_1|       pointer|
|v344_1_3_1_full_n          |   in|    1|     ap_fifo|    v344_1_3_1|       pointer|
|v344_1_3_1_write           |  out|    1|     ap_fifo|    v344_1_3_1|       pointer|
|v344_1_0_2_din             |  out|   32|     ap_fifo|    v344_1_0_2|       pointer|
|v344_1_0_2_num_data_valid  |   in|   11|     ap_fifo|    v344_1_0_2|       pointer|
|v344_1_0_2_fifo_cap        |   in|   11|     ap_fifo|    v344_1_0_2|       pointer|
|v344_1_0_2_full_n          |   in|    1|     ap_fifo|    v344_1_0_2|       pointer|
|v344_1_0_2_write           |  out|    1|     ap_fifo|    v344_1_0_2|       pointer|
|v344_1_1_2_din             |  out|   32|     ap_fifo|    v344_1_1_2|       pointer|
|v344_1_1_2_num_data_valid  |   in|   11|     ap_fifo|    v344_1_1_2|       pointer|
|v344_1_1_2_fifo_cap        |   in|   11|     ap_fifo|    v344_1_1_2|       pointer|
|v344_1_1_2_full_n          |   in|    1|     ap_fifo|    v344_1_1_2|       pointer|
|v344_1_1_2_write           |  out|    1|     ap_fifo|    v344_1_1_2|       pointer|
|v344_1_2_2_din             |  out|   32|     ap_fifo|    v344_1_2_2|       pointer|
|v344_1_2_2_num_data_valid  |   in|   11|     ap_fifo|    v344_1_2_2|       pointer|
|v344_1_2_2_fifo_cap        |   in|   11|     ap_fifo|    v344_1_2_2|       pointer|
|v344_1_2_2_full_n          |   in|    1|     ap_fifo|    v344_1_2_2|       pointer|
|v344_1_2_2_write           |  out|    1|     ap_fifo|    v344_1_2_2|       pointer|
|v344_1_3_2_din             |  out|   32|     ap_fifo|    v344_1_3_2|       pointer|
|v344_1_3_2_num_data_valid  |   in|   11|     ap_fifo|    v344_1_3_2|       pointer|
|v344_1_3_2_fifo_cap        |   in|   11|     ap_fifo|    v344_1_3_2|       pointer|
|v344_1_3_2_full_n          |   in|    1|     ap_fifo|    v344_1_3_2|       pointer|
|v344_1_3_2_write           |  out|    1|     ap_fifo|    v344_1_3_2|       pointer|
|v344_1_0_3_din             |  out|   32|     ap_fifo|    v344_1_0_3|       pointer|
|v344_1_0_3_num_data_valid  |   in|   11|     ap_fifo|    v344_1_0_3|       pointer|
|v344_1_0_3_fifo_cap        |   in|   11|     ap_fifo|    v344_1_0_3|       pointer|
|v344_1_0_3_full_n          |   in|    1|     ap_fifo|    v344_1_0_3|       pointer|
|v344_1_0_3_write           |  out|    1|     ap_fifo|    v344_1_0_3|       pointer|
|v344_1_1_3_din             |  out|   32|     ap_fifo|    v344_1_1_3|       pointer|
|v344_1_1_3_num_data_valid  |   in|   11|     ap_fifo|    v344_1_1_3|       pointer|
|v344_1_1_3_fifo_cap        |   in|   11|     ap_fifo|    v344_1_1_3|       pointer|
|v344_1_1_3_full_n          |   in|    1|     ap_fifo|    v344_1_1_3|       pointer|
|v344_1_1_3_write           |  out|    1|     ap_fifo|    v344_1_1_3|       pointer|
|v344_1_2_3_din             |  out|   32|     ap_fifo|    v344_1_2_3|       pointer|
|v344_1_2_3_num_data_valid  |   in|   11|     ap_fifo|    v344_1_2_3|       pointer|
|v344_1_2_3_fifo_cap        |   in|   11|     ap_fifo|    v344_1_2_3|       pointer|
|v344_1_2_3_full_n          |   in|    1|     ap_fifo|    v344_1_2_3|       pointer|
|v344_1_2_3_write           |  out|    1|     ap_fifo|    v344_1_2_3|       pointer|
|v344_1_3_3_din             |  out|   32|     ap_fifo|    v344_1_3_3|       pointer|
|v344_1_3_3_num_data_valid  |   in|   11|     ap_fifo|    v344_1_3_3|       pointer|
|v344_1_3_3_fifo_cap        |   in|   11|     ap_fifo|    v344_1_3_3|       pointer|
|v344_1_3_3_full_n          |   in|    1|     ap_fifo|    v344_1_3_3|       pointer|
|v344_1_3_3_write           |  out|    1|     ap_fifo|    v344_1_3_3|       pointer|
+---------------------------+-----+-----+------------+--------------+--------------+

