#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Thu Nov  4 16:16:14 2021
# Process ID: 12732
# Current directory: C:/Users/chand/Desktop/EE214/PROJECTS/juego_project9/project_9.2/project_9.2.runs/synth_1
# Command line: vivado.exe -log addrSubtrctr.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source addrSubtrctr.tcl
# Log file: C:/Users/chand/Desktop/EE214/PROJECTS/juego_project9/project_9.2/project_9.2.runs/synth_1/addrSubtrctr.vds
# Journal file: C:/Users/chand/Desktop/EE214/PROJECTS/juego_project9/project_9.2/project_9.2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source addrSubtrctr.tcl -notrace
Command: synth_design -top addrSubtrctr -part xc7z007sclg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13500
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1282.113 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'addrSubtrctr' [C:/Users/chand/Desktop/EE214/PROJECTS/juego_project9/project_9.2/project_9.2.srcs/sources_1/new/addrSubtrctr.v:7]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/chand/Desktop/EE214/PROJECTS/juego_project9/project_9.2/project_9.2.srcs/sources_1/new/register.v:7]
INFO: [Synth 8-6155] done synthesizing module 'register' (1#1) [C:/Users/chand/Desktop/EE214/PROJECTS/juego_project9/project_9.2/project_9.2.srcs/sources_1/new/register.v:7]
INFO: [Synth 8-6157] synthesizing module 'inverter' [C:/Users/chand/Desktop/EE214/PROJECTS/juego_project9/project_9.2/project_9.2.srcs/sources_1/new/inverter.v:7]
WARNING: [Synth 8-567] referenced signal 'bits' should be on the sensitivity list [C:/Users/chand/Desktop/EE214/PROJECTS/juego_project9/project_9.2/project_9.2.srcs/sources_1/new/inverter.v:13]
INFO: [Synth 8-6155] done synthesizing module 'inverter' (2#1) [C:/Users/chand/Desktop/EE214/PROJECTS/juego_project9/project_9.2/project_9.2.srcs/sources_1/new/inverter.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/chand/Desktop/EE214/PROJECTS/juego_project9/project_9.2/project_9.2.srcs/sources_1/new/adder.v:7]
INFO: [Synth 8-6155] done synthesizing module 'adder' (3#1) [C:/Users/chand/Desktop/EE214/PROJECTS/juego_project9/project_9.2/project_9.2.srcs/sources_1/new/adder.v:7]
INFO: [Synth 8-6157] synthesizing module 'bin2bcd' [C:/Users/chand/Desktop/EE214/PROJECTS/juego_project9/project_9.2/project_9.2.srcs/sources_1/new/bin2bcd.v:7]
INFO: [Synth 8-6155] done synthesizing module 'bin2bcd' (4#1) [C:/Users/chand/Desktop/EE214/PROJECTS/juego_project9/project_9.2/project_9.2.srcs/sources_1/new/bin2bcd.v:7]
INFO: [Synth 8-6157] synthesizing module 'clkdiv' [C:/Users/chand/Desktop/EE214/PROJECTS/juego_project9/project_9.2/project_9.2.srcs/sources_1/new/clkdiv.v:7]
INFO: [Synth 8-6155] done synthesizing module 'clkdiv' (5#1) [C:/Users/chand/Desktop/EE214/PROJECTS/juego_project9/project_9.2/project_9.2.srcs/sources_1/new/clkdiv.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/chand/Desktop/EE214/PROJECTS/juego_project9/project_9.2/project_9.2.srcs/sources_1/new/counter.v:7]
INFO: [Synth 8-6155] done synthesizing module 'counter' (6#1) [C:/Users/chand/Desktop/EE214/PROJECTS/juego_project9/project_9.2/project_9.2.srcs/sources_1/new/counter.v:7]
WARNING: [Synth 8-7071] port 'rst' of module 'counter' is unconnected for instance 'counter' [C:/Users/chand/Desktop/EE214/PROJECTS/juego_project9/project_9.2/project_9.2.srcs/sources_1/new/addrSubtrctr.v:28]
WARNING: [Synth 8-7023] instance 'counter' of module 'counter' has 3 connections declared, but only 2 given [C:/Users/chand/Desktop/EE214/PROJECTS/juego_project9/project_9.2/project_9.2.srcs/sources_1/new/addrSubtrctr.v:28]
INFO: [Synth 8-6157] synthesizing module 'mux' [C:/Users/chand/Desktop/EE214/PROJECTS/juego_project9/project_9.2/project_9.2.srcs/sources_1/new/mux.v:7]
INFO: [Synth 8-6155] done synthesizing module 'mux' (7#1) [C:/Users/chand/Desktop/EE214/PROJECTS/juego_project9/project_9.2/project_9.2.srcs/sources_1/new/mux.v:7]
INFO: [Synth 8-6157] synthesizing module 'anod_decoder' [C:/Users/chand/Desktop/EE214/PROJECTS/juego_project9/project_9.2/project_9.2.srcs/sources_1/new/anod_decoder.v:7]
INFO: [Synth 8-6155] done synthesizing module 'anod_decoder' (8#1) [C:/Users/chand/Desktop/EE214/PROJECTS/juego_project9/project_9.2/project_9.2.srcs/sources_1/new/anod_decoder.v:7]
INFO: [Synth 8-6157] synthesizing module 'segdecoder' [C:/Users/chand/Desktop/EE214/PROJECTS/juego_project9/project_9.2/project_9.2.srcs/sources_1/new/segdecoder.v:7]
INFO: [Synth 8-6155] done synthesizing module 'segdecoder' (9#1) [C:/Users/chand/Desktop/EE214/PROJECTS/juego_project9/project_9.2/project_9.2.srcs/sources_1/new/segdecoder.v:7]
INFO: [Synth 8-6155] done synthesizing module 'addrSubtrctr' (10#1) [C:/Users/chand/Desktop/EE214/PROJECTS/juego_project9/project_9.2/project_9.2.srcs/sources_1/new/addrSubtrctr.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1282.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1282.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1282.113 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1282.113 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/chand/Desktop/EE214/PROJECTS/BlackboardRevD.xdc]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/chand/Desktop/EE214/PROJECTS/BlackboardRevD.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/chand/Desktop/EE214/PROJECTS/BlackboardRevD.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/chand/Desktop/EE214/PROJECTS/BlackboardRevD.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/chand/Desktop/EE214/PROJECTS/BlackboardRevD.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/chand/Desktop/EE214/PROJECTS/BlackboardRevD.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/chand/Desktop/EE214/PROJECTS/BlackboardRevD.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/chand/Desktop/EE214/PROJECTS/BlackboardRevD.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/chand/Desktop/EE214/PROJECTS/BlackboardRevD.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/chand/Desktop/EE214/PROJECTS/BlackboardRevD.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/chand/Desktop/EE214/PROJECTS/BlackboardRevD.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/chand/Desktop/EE214/PROJECTS/BlackboardRevD.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/chand/Desktop/EE214/PROJECTS/BlackboardRevD.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_cat[7]'. [C:/Users/chand/Desktop/EE214/PROJECTS/BlackboardRevD.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/chand/Desktop/EE214/PROJECTS/BlackboardRevD.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/chand/Desktop/EE214/PROJECTS/BlackboardRevD.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/chand/Desktop/EE214/PROJECTS/BlackboardRevD.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/addrSubtrctr_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/addrSubtrctr_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1282.113 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1282.113 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1282.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1282.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1282.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1282.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 32    
	   2 Input    3 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   15 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 24    
	   4 Input    4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1282.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1282.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1282.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1282.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1282.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1282.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1282.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1282.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1282.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1282.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     6|
|3     |LUT1   |     1|
|4     |LUT2   |    18|
|5     |LUT3   |     1|
|6     |LUT4   |    14|
|7     |LUT5   |     4|
|8     |LUT6   |    13|
|9     |FDCE   |    17|
|10    |FDRE   |    17|
|11    |IBUF   |    13|
|12    |OBUF   |    11|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1282.113 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 1282.113 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1282.113 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1282.113 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1283.504 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 170d7d79
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 10 Warnings, 7 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1283.504 ; gain = 1.391
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/chand/Desktop/EE214/PROJECTS/juego_project9/project_9.2/project_9.2.runs/synth_1/addrSubtrctr.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file addrSubtrctr_utilization_synth.rpt -pb addrSubtrctr_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov  4 16:17:00 2021...
