// Seed: 2373995557
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign module_1.id_17 = 0;
  logic id_10;
endmodule
program module_1 #(
    parameter id_32 = 32'd84,
    parameter id_5  = 32'd76,
    parameter id_8  = 32'd42,
    parameter id_9  = 32'd36
) (
    output uwire id_0,
    inout supply1 id_1#(.id_34(1)),
    output tri1 id_2,
    output tri1 id_3,
    input tri id_4,
    input supply0 _id_5,
    input tri0 id_6,
    input supply1 id_7,
    input tri1 _id_8,
    input supply0 _id_9,
    input wor id_10,
    input wor id_11,
    input supply0 id_12,
    input tri1 id_13,
    input supply1 id_14,
    inout tri1 id_15,
    input wor id_16,
    input tri id_17,
    input tri1 id_18,
    output supply0 id_19
    , id_35,
    input wand id_20,
    input uwire id_21,
    output supply0 id_22,
    input wire id_23,
    input tri0 id_24,
    input tri id_25,
    input wand id_26,
    input tri0 id_27,
    output uwire id_28,
    input tri0 id_29,
    output wor id_30,
    output tri0 id_31,
    input uwire _id_32
);
  wire [id_32 : { "" +  1  }] id_36;
  wire id_37;
  logic [7:0][id_9 : id_5][id_8] id_38;
  module_0 modCall_1 (
      id_36,
      id_37,
      id_37,
      id_37,
      id_38,
      id_35,
      id_36,
      id_36,
      id_36
  );
endprogram
