ERROR: Exception caught trying to open file C:\FPGAPrj\VIVADO\FPGA_SYS\vhdl\vivado\xillydemo.runs\impl_1/runme.log
	Exception name: Error
	Exception error code: 70
	Exception message: ‘‚«‚İ‚Å‚«‚Ü‚¹‚ñB
