ARM GAS  C:\Users\lalbo\AppData\Local\Temp\ccs2AQkR.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.Error_Handler,"ax",%progbits
  20              		.align	1
  21              		.global	Error_Handler
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	Error_Handler:
  27              	.LFB135:
  28              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** #include"input.h"
  25:Core/Src/main.c **** #include "output.h"
  26:Core/Src/main.c **** /* USER CODE END Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:Core/Src/main.c **** 
ARM GAS  C:\Users\lalbo\AppData\Local\Temp\ccs2AQkR.s 			page 2


  31:Core/Src/main.c **** /* USER CODE END PTD */
  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* USER CODE BEGIN PV */
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* USER CODE END PV */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/main.c **** void SystemClock_Config(void);
  50:Core/Src/main.c **** static void MX_GPIO_Init(void);
  51:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* USER CODE END PFP */
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  56:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* USER CODE END 0 */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /**
  61:Core/Src/main.c ****   * @brief  The application entry point.
  62:Core/Src/main.c ****   * @retval int
  63:Core/Src/main.c ****   */
  64:Core/Src/main.c **** int main(void)
  65:Core/Src/main.c **** {
  66:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  67:Core/Src/main.c **** 
  68:Core/Src/main.c ****   /* USER CODE END 1 */
  69:Core/Src/main.c **** 
  70:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  71:Core/Src/main.c **** 
  72:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  73:Core/Src/main.c ****   HAL_Init();
  74:Core/Src/main.c **** 
  75:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  76:Core/Src/main.c **** 
  77:Core/Src/main.c ****   /* USER CODE END Init */
  78:Core/Src/main.c **** 
  79:Core/Src/main.c ****   /* Configure the system clock */
  80:Core/Src/main.c ****   SystemClock_Config();
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****   /* USER CODE END SysInit */
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****   /* Initialize all configured peripherals */
  87:Core/Src/main.c ****   //MX_GPIO_Init();
ARM GAS  C:\Users\lalbo\AppData\Local\Temp\ccs2AQkR.s 			page 3


  88:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  89:Core/Src/main.c ****   input_init(GPIOE, GPIO_PIN_11);
  90:Core/Src/main.c **** 
  91:Core/Src/main.c ****   outputinit(GPIOB, GPIO_PIN_7);
  92:Core/Src/main.c ****   outputinit(GPIOC, GPIO_PIN_7);
  93:Core/Src/main.c ****   outputinit(GPIOB, GPIO_PIN_14);
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   /* USER CODE END 2 */
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* Infinite loop */
  98:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
  99:Core/Src/main.c ****   while (1)
 100:Core/Src/main.c ****   {
 101:Core/Src/main.c ****     /* USER CODE END WHILE */
 102:Core/Src/main.c **** 
 103:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 104:Core/Src/main.c **** 
 105:Core/Src/main.c ****     // if(HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_11) == GPIO_PIN_SET)
 106:Core/Src/main.c ****     // {
 107:Core/Src/main.c ****     //   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14 | GPIO_PIN_7, GPIO_PIN_SET);
 108:Core/Src/main.c ****     //   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_SET);
 109:Core/Src/main.c ****     //  }
 110:Core/Src/main.c ****     // else
 111:Core/Src/main.c ****     // {
 112:Core/Src/main.c ****     //   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14 | GPIO_PIN_7, GPIO_PIN_RESET);
 113:Core/Src/main.c ****     //   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 114:Core/Src/main.c ****     // }
 115:Core/Src/main.c ****     if(HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_11) == GPIO_PIN_SET)
 116:Core/Src/main.c ****     {
 117:Core/Src/main.c ****       setpin(GPIOB, GPIO_PIN_14);
 118:Core/Src/main.c ****       setpin(GPIOB, GPIO_PIN_7);
 119:Core/Src/main.c ****       setpin(GPIOC, GPIO_PIN_7);
 120:Core/Src/main.c ****     }
 121:Core/Src/main.c ****     else
 122:Core/Src/main.c ****     {
 123:Core/Src/main.c ****        clearpin(GPIOB, GPIO_PIN_7);
 124:Core/Src/main.c ****        clearpin(GPIOC, GPIO_PIN_7);
 125:Core/Src/main.c ****        clearpin(GPIOB, GPIO_PIN_14);
 126:Core/Src/main.c ****     }
 127:Core/Src/main.c **** }
 128:Core/Src/main.c ****   /* USER CODE END 3 */
 129:Core/Src/main.c **** }
 130:Core/Src/main.c **** 
 131:Core/Src/main.c **** /**
 132:Core/Src/main.c ****   * @brief System Clock Configuration
 133:Core/Src/main.c ****   * @retval None
 134:Core/Src/main.c ****   */
 135:Core/Src/main.c **** void SystemClock_Config(void)
 136:Core/Src/main.c **** {
 137:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 138:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 139:Core/Src/main.c **** 
 140:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 141:Core/Src/main.c ****   */
 142:Core/Src/main.c ****   if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 143:Core/Src/main.c ****   {
 144:Core/Src/main.c ****     Error_Handler();
ARM GAS  C:\Users\lalbo\AppData\Local\Temp\ccs2AQkR.s 			page 4


 145:Core/Src/main.c ****   }
 146:Core/Src/main.c **** 
 147:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 148:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 149:Core/Src/main.c ****   */
 150:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 151:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 152:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 153:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 154:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 155:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 156:Core/Src/main.c ****   {
 157:Core/Src/main.c ****     Error_Handler();
 158:Core/Src/main.c ****   }
 159:Core/Src/main.c **** 
 160:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 161:Core/Src/main.c ****   */
 162:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 163:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 164:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 165:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 166:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 167:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 168:Core/Src/main.c **** 
 169:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 170:Core/Src/main.c ****   {
 171:Core/Src/main.c ****     Error_Handler();
 172:Core/Src/main.c ****   }
 173:Core/Src/main.c **** }
 174:Core/Src/main.c **** 
 175:Core/Src/main.c **** /**
 176:Core/Src/main.c ****   * @brief GPIO Initialization Function
 177:Core/Src/main.c ****   * @param None
 178:Core/Src/main.c ****   * @retval None
 179:Core/Src/main.c ****   */
 180:Core/Src/main.c **** static void MX_GPIO_Init(void)
 181:Core/Src/main.c **** {
 182:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 183:Core/Src/main.c **** 
 184:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 185:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
 186:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 187:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 188:Core/Src/main.c **** 
 189:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 190:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14|GPIO_PIN_7, GPIO_PIN_RESET);
 191:Core/Src/main.c **** 
 192:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 193:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 194:Core/Src/main.c **** 
 195:Core/Src/main.c ****   /*Configure GPIO pin : PE11 */
 196:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_11;
 197:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 198:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 199:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 200:Core/Src/main.c **** 
 201:Core/Src/main.c ****   /*Configure GPIO pins : PB14 PB7 */
ARM GAS  C:\Users\lalbo\AppData\Local\Temp\ccs2AQkR.s 			page 5


 202:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_7;
 203:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 204:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 205:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 206:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 207:Core/Src/main.c **** 
 208:Core/Src/main.c ****   /*Configure GPIO pin : PC7 */
 209:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_7;
 210:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 211:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 212:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 213:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 214:Core/Src/main.c **** 
 215:Core/Src/main.c **** }
 216:Core/Src/main.c **** 
 217:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 218:Core/Src/main.c **** 
 219:Core/Src/main.c **** /* USER CODE END 4 */
 220:Core/Src/main.c **** 
 221:Core/Src/main.c **** /**
 222:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 223:Core/Src/main.c ****   * @retval None
 224:Core/Src/main.c ****   */
 225:Core/Src/main.c **** void Error_Handler(void)
 226:Core/Src/main.c **** {
  29              		.loc 1 226 1 view -0
  30              		.cfi_startproc
  31              		@ Volatile: function does not return.
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
 227:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 228:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 229:Core/Src/main.c ****   __disable_irq();
  35              		.loc 1 229 3 view .LVU1
  36              	.LBB4:
  37              	.LBI4:
  38              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
ARM GAS  C:\Users\lalbo\AppData\Local\Temp\ccs2AQkR.s 			page 6


  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
ARM GAS  C:\Users\lalbo\AppData\Local\Temp\ccs2AQkR.s 			page 7


  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
ARM GAS  C:\Users\lalbo\AppData\Local\Temp\ccs2AQkR.s 			page 8


 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\lalbo\AppData\Local\Temp\ccs2AQkR.s 			page 9


 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
  39              		.loc 2 207 27 view .LVU2
  40              	.LBB5:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  41              		.loc 2 209 3 view .LVU3
  42              		.syntax unified
  43              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  44 0000 72B6     		cpsid i
  45              	@ 0 "" 2
  46              		.thumb
  47              		.syntax unified
  48              	.L2:
  49              	.LBE5:
  50              	.LBE4:
 230:Core/Src/main.c ****   while (1)
  51              		.loc 1 230 3 discriminator 1 view .LVU4
 231:Core/Src/main.c ****   {
 232:Core/Src/main.c ****   }
  52              		.loc 1 232 3 discriminator 1 view .LVU5
 230:Core/Src/main.c ****   while (1)
  53              		.loc 1 230 9 discriminator 1 view .LVU6
  54 0002 FEE7     		b	.L2
  55              		.cfi_endproc
  56              	.LFE135:
  58              		.section	.text.SystemClock_Config,"ax",%progbits
  59              		.align	1
  60              		.global	SystemClock_Config
  61              		.syntax unified
  62              		.thumb
  63              		.thumb_func
  65              	SystemClock_Config:
  66              	.LFB133:
 136:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  67              		.loc 1 136 1 view -0
  68              		.cfi_startproc
  69              		@ args = 0, pretend = 0, frame = 88
  70              		@ frame_needed = 0, uses_anonymous_args = 0
  71 0000 00B5     		push	{lr}
  72              	.LCFI0:
  73              		.cfi_def_cfa_offset 4
ARM GAS  C:\Users\lalbo\AppData\Local\Temp\ccs2AQkR.s 			page 10


  74              		.cfi_offset 14, -4
  75 0002 97B0     		sub	sp, sp, #92
  76              	.LCFI1:
  77              		.cfi_def_cfa_offset 96
 137:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  78              		.loc 1 137 3 view .LVU8
 137:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  79              		.loc 1 137 22 is_stmt 0 view .LVU9
  80 0004 4422     		movs	r2, #68
  81 0006 0021     		movs	r1, #0
  82 0008 05A8     		add	r0, sp, #20
  83 000a FFF7FEFF 		bl	memset
  84              	.LVL0:
 138:Core/Src/main.c **** 
  85              		.loc 1 138 3 is_stmt 1 view .LVU10
 138:Core/Src/main.c **** 
  86              		.loc 1 138 22 is_stmt 0 view .LVU11
  87 000e 0023     		movs	r3, #0
  88 0010 0093     		str	r3, [sp]
  89 0012 0193     		str	r3, [sp, #4]
  90 0014 0293     		str	r3, [sp, #8]
  91 0016 0393     		str	r3, [sp, #12]
  92 0018 0493     		str	r3, [sp, #16]
 142:Core/Src/main.c ****   {
  93              		.loc 1 142 3 is_stmt 1 view .LVU12
 142:Core/Src/main.c ****   {
  94              		.loc 1 142 7 is_stmt 0 view .LVU13
  95 001a 4FF40070 		mov	r0, #512
  96 001e FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
  97              	.LVL1:
 142:Core/Src/main.c ****   {
  98              		.loc 1 142 6 view .LVU14
  99 0022 D0B9     		cbnz	r0, .L8
 150:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 100              		.loc 1 150 3 is_stmt 1 view .LVU15
 150:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 101              		.loc 1 150 36 is_stmt 0 view .LVU16
 102 0024 1023     		movs	r3, #16
 103 0026 0593     		str	r3, [sp, #20]
 151:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 104              		.loc 1 151 3 is_stmt 1 view .LVU17
 151:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 105              		.loc 1 151 30 is_stmt 0 view .LVU18
 106 0028 0123     		movs	r3, #1
 107 002a 0B93     		str	r3, [sp, #44]
 152:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 108              		.loc 1 152 3 is_stmt 1 view .LVU19
 152:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 109              		.loc 1 152 41 is_stmt 0 view .LVU20
 110 002c 0023     		movs	r3, #0
 111 002e 0C93     		str	r3, [sp, #48]
 153:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 112              		.loc 1 153 3 is_stmt 1 view .LVU21
 153:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 113              		.loc 1 153 35 is_stmt 0 view .LVU22
 114 0030 6022     		movs	r2, #96
 115 0032 0D92     		str	r2, [sp, #52]
ARM GAS  C:\Users\lalbo\AppData\Local\Temp\ccs2AQkR.s 			page 11


 154:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 116              		.loc 1 154 3 is_stmt 1 view .LVU23
 154:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 117              		.loc 1 154 34 is_stmt 0 view .LVU24
 118 0034 0F93     		str	r3, [sp, #60]
 155:Core/Src/main.c ****   {
 119              		.loc 1 155 3 is_stmt 1 view .LVU25
 155:Core/Src/main.c ****   {
 120              		.loc 1 155 7 is_stmt 0 view .LVU26
 121 0036 05A8     		add	r0, sp, #20
 122 0038 FFF7FEFF 		bl	HAL_RCC_OscConfig
 123              	.LVL2:
 155:Core/Src/main.c ****   {
 124              		.loc 1 155 6 view .LVU27
 125 003c 78B9     		cbnz	r0, .L9
 162:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 126              		.loc 1 162 3 is_stmt 1 view .LVU28
 162:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 127              		.loc 1 162 31 is_stmt 0 view .LVU29
 128 003e 0F23     		movs	r3, #15
 129 0040 0093     		str	r3, [sp]
 164:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 130              		.loc 1 164 3 is_stmt 1 view .LVU30
 164:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 131              		.loc 1 164 34 is_stmt 0 view .LVU31
 132 0042 0021     		movs	r1, #0
 133 0044 0191     		str	r1, [sp, #4]
 165:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 134              		.loc 1 165 3 is_stmt 1 view .LVU32
 165:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 135              		.loc 1 165 35 is_stmt 0 view .LVU33
 136 0046 0291     		str	r1, [sp, #8]
 166:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 137              		.loc 1 166 3 is_stmt 1 view .LVU34
 166:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 138              		.loc 1 166 36 is_stmt 0 view .LVU35
 139 0048 0391     		str	r1, [sp, #12]
 167:Core/Src/main.c **** 
 140              		.loc 1 167 3 is_stmt 1 view .LVU36
 167:Core/Src/main.c **** 
 141              		.loc 1 167 36 is_stmt 0 view .LVU37
 142 004a 0491     		str	r1, [sp, #16]
 169:Core/Src/main.c ****   {
 143              		.loc 1 169 3 is_stmt 1 view .LVU38
 169:Core/Src/main.c ****   {
 144              		.loc 1 169 7 is_stmt 0 view .LVU39
 145 004c 6846     		mov	r0, sp
 146 004e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 147              	.LVL3:
 169:Core/Src/main.c ****   {
 148              		.loc 1 169 6 view .LVU40
 149 0052 30B9     		cbnz	r0, .L10
 173:Core/Src/main.c **** 
 150              		.loc 1 173 1 view .LVU41
 151 0054 17B0     		add	sp, sp, #92
 152              	.LCFI2:
 153              		.cfi_remember_state
ARM GAS  C:\Users\lalbo\AppData\Local\Temp\ccs2AQkR.s 			page 12


 154              		.cfi_def_cfa_offset 4
 155              		@ sp needed
 156 0056 5DF804FB 		ldr	pc, [sp], #4
 157              	.L8:
 158              	.LCFI3:
 159              		.cfi_restore_state
 144:Core/Src/main.c ****   }
 160              		.loc 1 144 5 is_stmt 1 view .LVU42
 161 005a FFF7FEFF 		bl	Error_Handler
 162              	.LVL4:
 163              	.L9:
 157:Core/Src/main.c ****   }
 164              		.loc 1 157 5 view .LVU43
 165 005e FFF7FEFF 		bl	Error_Handler
 166              	.LVL5:
 167              	.L10:
 171:Core/Src/main.c ****   }
 168              		.loc 1 171 5 view .LVU44
 169 0062 FFF7FEFF 		bl	Error_Handler
 170              	.LVL6:
 171              		.cfi_endproc
 172              	.LFE133:
 174              		.section	.text.main,"ax",%progbits
 175              		.align	1
 176              		.global	main
 177              		.syntax unified
 178              		.thumb
 179              		.thumb_func
 181              	main:
 182              	.LFB132:
  65:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 183              		.loc 1 65 1 view -0
 184              		.cfi_startproc
 185              		@ Volatile: function does not return.
 186              		@ args = 0, pretend = 0, frame = 0
 187              		@ frame_needed = 0, uses_anonymous_args = 0
 188 0000 08B5     		push	{r3, lr}
 189              	.LCFI4:
 190              		.cfi_def_cfa_offset 8
 191              		.cfi_offset 3, -8
 192              		.cfi_offset 14, -4
  73:Core/Src/main.c **** 
 193              		.loc 1 73 3 view .LVU46
 194 0002 FFF7FEFF 		bl	HAL_Init
 195              	.LVL7:
  80:Core/Src/main.c **** 
 196              		.loc 1 80 3 view .LVU47
 197 0006 FFF7FEFF 		bl	SystemClock_Config
 198              	.LVL8:
  89:Core/Src/main.c **** 
 199              		.loc 1 89 3 view .LVU48
 200 000a 4FF40061 		mov	r1, #2048
 201 000e 1B48     		ldr	r0, .L17
 202 0010 FFF7FEFF 		bl	input_init
 203              	.LVL9:
  91:Core/Src/main.c ****   outputinit(GPIOC, GPIO_PIN_7);
 204              		.loc 1 91 3 view .LVU49
ARM GAS  C:\Users\lalbo\AppData\Local\Temp\ccs2AQkR.s 			page 13


 205 0014 1A4C     		ldr	r4, .L17+4
 206 0016 8021     		movs	r1, #128
 207 0018 2046     		mov	r0, r4
 208 001a FFF7FEFF 		bl	outputinit
 209              	.LVL10:
  92:Core/Src/main.c ****   outputinit(GPIOB, GPIO_PIN_14);
 210              		.loc 1 92 3 view .LVU50
 211 001e 8021     		movs	r1, #128
 212 0020 1848     		ldr	r0, .L17+8
 213 0022 FFF7FEFF 		bl	outputinit
 214              	.LVL11:
  93:Core/Src/main.c **** 
 215              		.loc 1 93 3 view .LVU51
 216 0026 4FF48041 		mov	r1, #16384
 217 002a 2046     		mov	r0, r4
 218 002c FFF7FEFF 		bl	outputinit
 219              	.LVL12:
 220 0030 0DE0     		b	.L12
 221              	.L16:
 117:Core/Src/main.c ****       setpin(GPIOB, GPIO_PIN_7);
 222              		.loc 1 117 7 view .LVU52
 223 0032 134C     		ldr	r4, .L17+4
 224 0034 4FF48041 		mov	r1, #16384
 225 0038 2046     		mov	r0, r4
 226 003a FFF7FEFF 		bl	setpin
 227              	.LVL13:
 118:Core/Src/main.c ****       setpin(GPIOC, GPIO_PIN_7);
 228              		.loc 1 118 7 view .LVU53
 229 003e 8021     		movs	r1, #128
 230 0040 2046     		mov	r0, r4
 231 0042 FFF7FEFF 		bl	setpin
 232              	.LVL14:
 119:Core/Src/main.c ****     }
 233              		.loc 1 119 7 view .LVU54
 234 0046 8021     		movs	r1, #128
 235 0048 0E48     		ldr	r0, .L17+8
 236 004a FFF7FEFF 		bl	setpin
 237              	.LVL15:
 238              	.L12:
  99:Core/Src/main.c ****   {
 239              		.loc 1 99 3 view .LVU55
 115:Core/Src/main.c ****     {
 240              		.loc 1 115 5 view .LVU56
 115:Core/Src/main.c ****     {
 241              		.loc 1 115 8 is_stmt 0 view .LVU57
 242 004e 4FF40061 		mov	r1, #2048
 243 0052 0A48     		ldr	r0, .L17
 244 0054 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 245              	.LVL16:
 115:Core/Src/main.c ****     {
 246              		.loc 1 115 7 view .LVU58
 247 0058 0128     		cmp	r0, #1
 248 005a EAD0     		beq	.L16
 123:Core/Src/main.c ****        clearpin(GPIOC, GPIO_PIN_7);
 249              		.loc 1 123 8 is_stmt 1 view .LVU59
 250 005c 084C     		ldr	r4, .L17+4
 251 005e 8021     		movs	r1, #128
ARM GAS  C:\Users\lalbo\AppData\Local\Temp\ccs2AQkR.s 			page 14


 252 0060 2046     		mov	r0, r4
 253 0062 FFF7FEFF 		bl	clearpin
 254              	.LVL17:
 124:Core/Src/main.c ****        clearpin(GPIOB, GPIO_PIN_14);
 255              		.loc 1 124 8 view .LVU60
 256 0066 8021     		movs	r1, #128
 257 0068 0648     		ldr	r0, .L17+8
 258 006a FFF7FEFF 		bl	clearpin
 259              	.LVL18:
 125:Core/Src/main.c ****     }
 260              		.loc 1 125 8 view .LVU61
 261 006e 4FF48041 		mov	r1, #16384
 262 0072 2046     		mov	r0, r4
 263 0074 FFF7FEFF 		bl	clearpin
 264              	.LVL19:
 265 0078 E9E7     		b	.L12
 266              	.L18:
 267 007a 00BF     		.align	2
 268              	.L17:
 269 007c 00100048 		.word	1207963648
 270 0080 00040048 		.word	1207960576
 271 0084 00080048 		.word	1207961600
 272              		.cfi_endproc
 273              	.LFE132:
 275              		.text
 276              	.Letext0:
 277              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 278              		.file 4 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 279              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4r5xx.h"
 280              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h"
 281              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 282              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 283              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h"
 284              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
 285              		.file 11 "drv/input/input.h"
 286              		.file 12 "drv/output/output.h"
 287              		.file 13 "<built-in>"
ARM GAS  C:\Users\lalbo\AppData\Local\Temp\ccs2AQkR.s 			page 15


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\lalbo\AppData\Local\Temp\ccs2AQkR.s:20     .text.Error_Handler:00000000 $t
C:\Users\lalbo\AppData\Local\Temp\ccs2AQkR.s:26     .text.Error_Handler:00000000 Error_Handler
C:\Users\lalbo\AppData\Local\Temp\ccs2AQkR.s:59     .text.SystemClock_Config:00000000 $t
C:\Users\lalbo\AppData\Local\Temp\ccs2AQkR.s:65     .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\lalbo\AppData\Local\Temp\ccs2AQkR.s:175    .text.main:00000000 $t
C:\Users\lalbo\AppData\Local\Temp\ccs2AQkR.s:181    .text.main:00000000 main
C:\Users\lalbo\AppData\Local\Temp\ccs2AQkR.s:269    .text.main:0000007c $d

UNDEFINED SYMBOLS
memset
HAL_PWREx_ControlVoltageScaling
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
input_init
outputinit
setpin
HAL_GPIO_ReadPin
clearpin
