Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: MOD60_FPGA.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MOD60_FPGA.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MOD60_FPGA"
Output Format                      : NGC
Target Device                      : xa7a100t-2I-csg324

---- Source Options
Top Module Name                    : MOD60_FPGA
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/MOD60/MOD60_FPGA.v" into library work
Parsing verilog file "/mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/MOD60/FREQ_DIV.v" included at line 1.
Parsing module <FREQ_DIV>.
Parsing verilog file "/mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/MOD60/TM1638.v" included at line 2.
Parsing module <TM1638>.
Parsing verilog file "/mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/MOD60/MOD60.v" included at line 3.
Parsing module <MOD60>.
Parsing module <MOD60_FPGA>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <MOD60_FPGA>.

Elaborating module <FREQ_DIV>.
WARNING:HDLCompiler:189 - "/mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/MOD60/MOD60_FPGA.v" Line 24: Size mismatch in connection of port <M>. Formal port size is 1-bit while actual signal size is 32-bit.

Elaborating module <TM1638>.
WARNING:HDLCompiler:189 - "/mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/MOD60/MOD60_FPGA.v" Line 28: Size mismatch in connection of port <led>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/MOD60/MOD60_FPGA.v" Line 33: Size mismatch in connection of port <seg4>. Formal port size is 4-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/MOD60/MOD60_FPGA.v" Line 45: Size mismatch in connection of port <M>. Formal port size is 1-bit while actual signal size is 32-bit.

Elaborating module <MOD60>.
WARNING:HDLCompiler:413 - "/mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/MOD60/MOD60.v" Line 23: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/MOD60/MOD60.v" Line 25: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:189 - "/mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/MOD60/MOD60_FPGA.v" Line 51: Size mismatch in connection of port <NUM>. Formal port size is 8-bit while actual signal size is 9-bit.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MOD60_FPGA>.
    Related source file is "/mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/MOD60/MOD60_FPGA.v".
    Summary:
	no macro.
Unit <MOD60_FPGA> synthesized.

Synthesizing Unit <FREQ_DIV>.
    Related source file is "/mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/MOD60/FREQ_DIV.v".
    Found 32-bit register for signal <COUNT>.
    Found 1-bit register for signal <O_CLK>.
    Found 32-bit adder for signal <COUNT[31]_GND_2_o_add_3_OUT> created at line 19.
    Found 32-bit adder for signal <COUNT[31]_GND_2_o_add_8_OUT> created at line 28.
    Found 32-bit comparator greater for signal <GND_2_o_COUNT[31]_LessThan_6_o> created at line 22
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <FREQ_DIV> synthesized.

Synthesizing Unit <TM1638>.
    Related source file is "/mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/MOD60/TM1638.v".
    Found 8-bit register for signal <command1>.
    Found 8-bit register for signal <command2>.
    Found 8-bit register for signal <command3>.
    Found 128-bit register for signal <leddatahold>.
    Found 1-bit register for signal <dio>.
    Found 1-bit register for signal <clk>.
    Found 32-bit register for signal <cs>.
    Found 1-bit register for signal <stb>.
    Found 32-bit adder for signal <cs[31]_GND_3_o_add_69_OUT> created at line 129.
    Found 32-bit comparator lessequal for signal <n0017> created at line 88
    Found 32-bit comparator lessequal for signal <n0019> created at line 88
    Found 32-bit comparator lessequal for signal <n0025> created at line 99
    Found 32-bit comparator lessequal for signal <n0027> created at line 99
    Found 32-bit comparator lessequal for signal <n0031> created at line 105
    Found 32-bit comparator lessequal for signal <n0033> created at line 105
    Found 32-bit comparator lessequal for signal <n0039> created at line 118
    Found 32-bit comparator lessequal for signal <n0041> created at line 118
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 187 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  17 Multiplexer(s).
Unit <TM1638> synthesized.

Synthesizing Unit <MOD60>.
    Related source file is "/mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/MOD60/MOD60.v".
    Found 1-bit register for signal <NUM<6>>.
    Found 1-bit register for signal <NUM<5>>.
    Found 1-bit register for signal <NUM<4>>.
    Found 1-bit register for signal <NUM<3>>.
    Found 1-bit register for signal <NUM<2>>.
    Found 1-bit register for signal <NUM<1>>.
    Found 1-bit register for signal <NUM<0>>.
    Found 1-bit register for signal <NUM<7>>.
    Found 4-bit adder for signal <NUM[7]_GND_4_o_add_4_OUT> created at line 23.
    Found 4-bit adder for signal <NUM[3]_GND_4_o_add_6_OUT> created at line 25.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
Unit <MOD60> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 32-bit adder                                          : 3
 4-bit adder                                           : 2
# Registers                                            : 14
 1-bit register                                        : 5
 128-bit register                                      : 1
 32-bit register                                       : 3
 4-bit register                                        : 2
 8-bit register                                        : 3
# Comparators                                          : 10
 32-bit comparator greater                             : 2
 32-bit comparator lessequal                           : 8
# Multiplexers                                         : 21
 1-bit 2-to-1 multiplexer                              : 5
 128-bit 2-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 15

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst - The specified part-type was not generated at build time. XST is loading the full part-type and will therefore consume more CPU and memory.
Loading device for application Rf_Device from file '7a100t.nph' in environment /opt/Xilinx/14.7/ISE_DS/ISE/.
Loading device for application Rf_Device from file '7a100t.nph' in environment /opt/Xilinx/14.7/ISE_DS/ISE/.
WARNING:Xst:1293 - FF/Latch <command1_7> has a constant value of 0 in block <tm1638>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <MOD60>.
The following registers are absorbed into counter <NUM<3:0>>: 1 register on signal <NUM<3:0>>.
The following registers are absorbed into counter <NUM<4>_NUM<5>_NUM<6>_NUM<7>>: 1 register on signal <NUM<4>_NUM<5>_NUM<6>_NUM<7>>.
Unit <MOD60> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 3
# Counters                                             : 2
 4-bit up counter                                      : 2
# Registers                                            : 253
 Flip-Flops                                            : 253
# Comparators                                          : 10
 32-bit comparator greater                             : 2
 32-bit comparator lessequal                           : 8
# Multiplexers                                         : 21
 1-bit 2-to-1 multiplexer                              : 5
 128-bit 2-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 15

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <command1_7> has a constant value of 0 in block <TM1638>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <leddatahold_119> (without init value) has a constant value of 0 in block <TM1638>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <leddatahold_120> (without init value) has a constant value of 0 in block <TM1638>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <leddatahold_121> (without init value) has a constant value of 0 in block <TM1638>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <leddatahold_122> (without init value) has a constant value of 0 in block <TM1638>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <leddatahold_123> (without init value) has a constant value of 0 in block <TM1638>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <leddatahold_124> (without init value) has a constant value of 0 in block <TM1638>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <leddatahold_125> (without init value) has a constant value of 0 in block <TM1638>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <leddatahold_126> (without init value) has a constant value of 0 in block <TM1638>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <leddatahold_127> (without init value) has a constant value of 0 in block <TM1638>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <MOD60_FPGA> ...

Optimizing unit <FREQ_DIV> ...

Optimizing unit <TM1638> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MOD60_FPGA, actual ratio is 0.
FlipFlop tm1638/cs_0 has been replicated 3 time(s)
FlipFlop tm1638/cs_1 has been replicated 2 time(s)
FlipFlop tm1638/cs_4 has been replicated 2 time(s)

Final Macro Processing ...

Processing Unit <MOD60_FPGA> :
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <tm1638/command3_0> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 6-bit shift register was found for signal <tm1638/command2_0> and currently occupies 6 logic cells (3 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 6-bit shift register was found for signal <tm1638/command1_0> and currently occupies 6 logic cells (3 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <MOD60_FPGA> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 258
 Flip-Flops                                            : 258

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : MOD60_FPGA.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 636
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 38
#      LUT2                        : 55
#      LUT3                        : 10
#      LUT4                        : 18
#      LUT5                        : 185
#      LUT6                        : 71
#      MUXCY                       : 156
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 96
# FlipFlops/Latches                : 258
#      FD                          : 40
#      FD_1                        : 2
#      FDE                         : 121
#      FDR                         : 4
#      FDR_1                       : 64
#      FDRE                        : 19
#      FDSE                        : 8
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 4
#      IBUF                        : 1
#      OBUF                        : 3

Device utilization summary:
---------------------------

Selected Device : xa7a100tcsg324-2i 


Slice Logic Utilization: 
 Number of Slice Registers:             258  out of  126800     0%  
 Number of Slice LUTs:                  381  out of  63400     0%  
    Number used as Logic:               381  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    407
   Number with an unused Flip Flop:     149  out of    407    36%  
   Number with an unused LUT:            26  out of    407     6%  
   Number of fully used LUT-FF pairs:   232  out of    407    57%  
   Number of unique control sets:        11

IO Utilization: 
 Number of IOs:                           5
 Number of bonded IOBs:                   5  out of    210     2%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                    | Load  |
-----------------------------------+------------------------------------------+-------+
freq_div_COUNTER/O_CLK             | NONE(mod60/NUM<4>_NUM<5>_NUM<6>_NUM<7>_2)| 8     |
_50MHz_CLK                         | BUFGP                                    | 66    |
freq_div_TRANSFER/O_CLK            | BUFG                                     | 184   |
-----------------------------------+------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.752ns (Maximum Frequency: 210.453MHz)
   Minimum input arrival time before clock: 1.163ns
   Maximum output required time after clock: 0.728ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'freq_div_COUNTER/O_CLK'
  Clock period: 2.361ns (frequency: 423.639MHz)
  Total number of paths / destination ports: 84 / 20
-------------------------------------------------------------------------
Delay:               2.361ns (Levels of Logic = 2)
  Source:            mod60/NUM<4>_NUM<5>_NUM<6>_NUM<7>_3 (FF)
  Destination:       mod60/NUM<4>_NUM<5>_NUM<6>_NUM<7>_2 (FF)
  Source Clock:      freq_div_COUNTER/O_CLK rising
  Destination Clock: freq_div_COUNTER/O_CLK rising

  Data Path: mod60/NUM<4>_NUM<5>_NUM<6>_NUM<7>_3 to mod60/NUM<4>_NUM<5>_NUM<6>_NUM<7>_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             9   0.361   0.661  mod60/NUM<4>_NUM<5>_NUM<6>_NUM<7>_3 (mod60/NUM<4>_NUM<5>_NUM<6>_NUM<7>_3)
     LUT4:I0->O            1   0.097   0.439  mod60/Mcount_NUM<4>_NUM<5>_NUM<6>_NUM<7>_val1_SW0 (N0)
     LUT6:I4->O            4   0.097   0.356  mod60/Mcount_NUM<4>_NUM<5>_NUM<6>_NUM<7>_val1 (mod60/Mcount_NUM<4>_NUM<5>_NUM<6>_NUM<7>_val)
     FDRE:R                    0.349          mod60/NUM<4>_NUM<5>_NUM<6>_NUM<7>_0
    ----------------------------------------
    Total                      2.361ns (0.904ns logic, 1.457ns route)
                                       (38.3% logic, 61.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock '_50MHz_CLK'
  Clock period: 3.945ns (frequency: 253.477MHz)
  Total number of paths / destination ports: 25610 / 130
-------------------------------------------------------------------------
Delay:               3.945ns (Levels of Logic = 41)
  Source:            freq_div_TRANSFER/COUNT_4 (FF)
  Destination:       freq_div_TRANSFER/COUNT_31 (FF)
  Source Clock:      _50MHz_CLK falling
  Destination Clock: _50MHz_CLK falling

  Data Path: freq_div_TRANSFER/COUNT_4 to freq_div_TRANSFER/COUNT_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR_1:C->Q            4   0.364   0.760  freq_div_TRANSFER/COUNT_4 (freq_div_TRANSFER/COUNT_4)
     LUT5:I0->O            1   0.097   0.000  freq_div_TRANSFER/Mcompar_GND_2_o_COUNT[31]_LessThan_6_o_lut<0> (freq_div_TRANSFER/Mcompar_GND_2_o_COUNT[31]_LessThan_6_o_lut<0>)
     MUXCY:S->O            1   0.353   0.000  freq_div_TRANSFER/Mcompar_GND_2_o_COUNT[31]_LessThan_6_o_cy<0> (freq_div_TRANSFER/Mcompar_GND_2_o_COUNT[31]_LessThan_6_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  freq_div_TRANSFER/Mcompar_GND_2_o_COUNT[31]_LessThan_6_o_cy<1> (freq_div_TRANSFER/Mcompar_GND_2_o_COUNT[31]_LessThan_6_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  freq_div_TRANSFER/Mcompar_GND_2_o_COUNT[31]_LessThan_6_o_cy<2> (freq_div_TRANSFER/Mcompar_GND_2_o_COUNT[31]_LessThan_6_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  freq_div_TRANSFER/Mcompar_GND_2_o_COUNT[31]_LessThan_6_o_cy<3> (freq_div_TRANSFER/Mcompar_GND_2_o_COUNT[31]_LessThan_6_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  freq_div_TRANSFER/Mcompar_GND_2_o_COUNT[31]_LessThan_6_o_cy<4> (freq_div_TRANSFER/Mcompar_GND_2_o_COUNT[31]_LessThan_6_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  freq_div_TRANSFER/Mcompar_GND_2_o_COUNT[31]_LessThan_6_o_cy<5> (freq_div_TRANSFER/Mcompar_GND_2_o_COUNT[31]_LessThan_6_o_cy<5>)
     MUXCY:CI->O          33   0.253   0.485  freq_div_TRANSFER/Mcompar_GND_2_o_COUNT[31]_LessThan_6_o_cy<6> (freq_div_TRANSFER/Mcompar_GND_2_o_COUNT[31]_LessThan_6_o_cy<6>)
     LUT2:I1->O            1   0.097   0.000  freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_lut<0> (freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_cy<0> (freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_cy<1> (freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_cy<2> (freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_cy<3> (freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_cy<4> (freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_cy<5> (freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_cy<6> (freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_cy<7> (freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_cy<8> (freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_cy<9> (freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_cy<10> (freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_cy<11> (freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_cy<12> (freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_cy<13> (freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_cy<14> (freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_cy<15> (freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_cy<16> (freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_cy<17> (freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_cy<18> (freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_cy<19> (freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_cy<20> (freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_cy<21> (freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_cy<22> (freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_cy<23> (freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_cy<24> (freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_cy<25> (freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_cy<26> (freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_cy<27> (freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_cy<28> (freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_cy<29> (freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_cy<30> (freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.000  freq_div_TRANSFER/Mmux_COUNT[31]_COUNT[31]_mux_10_OUT_rs_xor<31> (freq_div_TRANSFER/COUNT[31]_COUNT[31]_mux_10_OUT<31>)
     FDR_1:D                   0.008          freq_div_TRANSFER/COUNT_31
    ----------------------------------------
    Total                      3.945ns (2.700ns logic, 1.245ns route)
                                       (68.4% logic, 31.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'freq_div_TRANSFER/O_CLK'
  Clock period: 4.752ns (frequency: 210.453MHz)
  Total number of paths / destination ports: 257454 / 348
-------------------------------------------------------------------------
Delay:               4.752ns (Levels of Logic = 41)
  Source:            tm1638/cs_5 (FF)
  Destination:       tm1638/cs_31 (FF)
  Source Clock:      freq_div_TRANSFER/O_CLK rising
  Destination Clock: freq_div_TRANSFER/O_CLK rising

  Data Path: tm1638/cs_5 to tm1638/cs_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              17   0.361   0.833  tm1638/cs_5 (tm1638/cs_5)
     LUT5:I0->O            1   0.097   0.000  tm1638/Mcompar_cs[31]_GND_3_o_LessThan_19_o_lut<1> (tm1638/Mcompar_cs[31]_GND_3_o_LessThan_19_o_lut<1>)
     MUXCY:S->O            1   0.353   0.000  tm1638/Mcompar_cs[31]_GND_3_o_LessThan_19_o_cy<1> (tm1638/Mcompar_cs[31]_GND_3_o_LessThan_19_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  tm1638/Mcompar_cs[31]_GND_3_o_LessThan_19_o_cy<2> (tm1638/Mcompar_cs[31]_GND_3_o_LessThan_19_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  tm1638/Mcompar_cs[31]_GND_3_o_LessThan_19_o_cy<3> (tm1638/Mcompar_cs[31]_GND_3_o_LessThan_19_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  tm1638/Mcompar_cs[31]_GND_3_o_LessThan_19_o_cy<4> (tm1638/Mcompar_cs[31]_GND_3_o_LessThan_19_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  tm1638/Mcompar_cs[31]_GND_3_o_LessThan_19_o_cy<5> (tm1638/Mcompar_cs[31]_GND_3_o_LessThan_19_o_cy<5>)
     MUXCY:CI->O           7   0.253   0.787  tm1638/Mcompar_cs[31]_GND_3_o_LessThan_19_o_cy<6> (tm1638/cs[31]_GND_3_o_LessThan_19_o)
     LUT6:I0->O            2   0.097   0.360  tm1638/Mmux_dio_command1[0]_MUX_241_o111_1 (tm1638/Mmux_dio_command1[0]_MUX_241_o111)
     LUT6:I5->O            1   0.097   0.000  tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_lut<0> (tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_lut<0>)
     MUXCY:S->O            1   0.353   0.000  tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_cy<0> (tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_cy<1> (tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_cy<2> (tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_cy<3> (tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_cy<4> (tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_cy<5> (tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_cy<6> (tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_cy<7> (tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_cy<8> (tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_cy<9> (tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_cy<10> (tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_cy<11> (tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_cy<12> (tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_cy<13> (tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_cy<14> (tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_cy<15> (tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_cy<16> (tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_cy<17> (tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_cy<18> (tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_cy<19> (tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_cy<20> (tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_cy<21> (tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_cy<22> (tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_cy<23> (tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_cy<24> (tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_cy<25> (tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_cy<26> (tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_cy<27> (tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_cy<28> (tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_cy<29> (tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_cy<30> (tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_cy<30>)
     XORCY:CI->O           1   0.370   0.000  tm1638/Madd_cs[31]_GND_3_o_add_69_OUT_xor<31> (tm1638/cs[31]_GND_3_o_add_69_OUT<31>)
     FD:D                      0.008          tm1638/cs_31
    ----------------------------------------
    Total                      4.752ns (2.771ns logic, 1.981ns route)
                                       (58.3% logic, 41.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'freq_div_COUNTER/O_CLK'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              1.163ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       mod60/NUM<4>_NUM<5>_NUM<6>_NUM<7>_2 (FF)
  Destination Clock: freq_div_COUNTER/O_CLK rising

  Data Path: RST to mod60/NUM<4>_NUM<5>_NUM<6>_NUM<7>_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.001   0.360  RST_IBUF (RST_IBUF)
     LUT5:I4->O            4   0.097   0.356  mod60/Mcount_NUM<3:0>_val11 (mod60/Mcount_NUM<3:0>_val)
     FDR:R                     0.349          mod60/NUM<3:0>_0
    ----------------------------------------
    Total                      1.163ns (0.447ns logic, 0.716ns route)
                                       (38.4% logic, 61.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'freq_div_TRANSFER/O_CLK'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              0.728ns (Levels of Logic = 1)
  Source:            tm1638/clk (FF)
  Destination:       clk (PAD)
  Source Clock:      freq_div_TRANSFER/O_CLK rising

  Data Path: tm1638/clk to clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              6   0.361   0.367  tm1638/clk (tm1638/clk)
     OBUF:I->O                 0.000          clk_OBUF (clk)
    ----------------------------------------
    Total                      0.728ns (0.361ns logic, 0.367ns route)
                                       (49.6% logic, 50.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock _50MHz_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
_50MHz_CLK     |         |         |    3.945|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock freq_div_COUNTER/O_CLK
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
freq_div_COUNTER/O_CLK|    2.361|         |         |         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock freq_div_TRANSFER/O_CLK
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
freq_div_COUNTER/O_CLK |    1.287|         |         |         |
freq_div_TRANSFER/O_CLK|    4.752|         |         |         |
-----------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 36.00 secs
Total CPU time to Xst completion: 34.94 secs
 
--> 


Total memory usage is 857024 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   19 (   0 filtered)
Number of infos    :    5 (   0 filtered)

