
---------- Begin Simulation Statistics ----------
final_tick                               767603387500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 627948                       # Simulator instruction rate (inst/s)
host_mem_usage                                 857252                       # Number of bytes of host memory used
host_op_rate                                   631218                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2002.55                       # Real time elapsed on the host
host_tick_rate                              121843689                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1257500005                       # Number of instructions simulated
sim_ops                                    1264048812                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.243999                       # Number of seconds simulated
sim_ticks                                243998603250                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6623668                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      13247336                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct    99.989417                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits      21126462                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups     21128698                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect       168515                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     21276122                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits            7                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups          167                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses          160                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      21278955                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS           520                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted           31                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads        61108227                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes       61191726                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts       168157                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         20323898                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     17498484                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts      1786797                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250082928                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    251678896                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    487620072                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     0.516137                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     1.725359                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    427868300     87.75%     87.75% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     19909553      4.08%     91.83% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2      5670241      1.16%     92.99% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3      3938851      0.81%     93.80% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      3814822      0.78%     94.58% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      1692432      0.35%     94.93% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      5688735      1.17%     96.10% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      1538654      0.32%     96.41% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     17498484      3.59%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    487620072                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls          328                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       148277321                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            76341480                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu     65219443     25.91%     25.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult        44696      0.02%     25.93% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            3      0.00%     25.93% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd     25236952     10.03%     35.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            9      0.00%     35.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt          144      0.00%     35.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult     30737780     12.21%     48.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc     20688148      8.22%     56.39% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv      5279349      2.10%     58.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc       554131      0.22%     58.71% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt       529217      0.21%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            8      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu           16      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp           16      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc          137      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     76341480     30.33%     89.25% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     27047363     10.75%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    251678896                       # Class of committed instruction
system.switch_cpus_1.commit.refs            103388843                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts       184940595                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           251595970                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.951989                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.951989                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    443269654                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.BranchMispred          369                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.BranchResolved     20500492                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DecodedInsts    255106661                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       10254438                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        18531004                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles       170121                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.SquashedInsts         1584                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.UnblockCycles     15713933                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.accesses                   0                       # DTB accesses
system.switch_cpus_1.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.hits                       0                       # DTB hits
system.switch_cpus_1.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.dtb.misses                     0                       # DTB misses
system.switch_cpus_1.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.dtb.read_misses                0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.dtb.write_misses               0                       # DTB write misses
system.switch_cpus_1.fetch.Branches          21278955                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        26113792                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           461601085                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        38111                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles           48                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            258741305                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles          211                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles           13                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles        340960                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.043605                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     26167324                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     21126989                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.530211                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    487939161                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.533622                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     1.745998                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      437476194     89.66%     89.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        3373406      0.69%     90.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        5374589      1.10%     91.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        5862652      1.20%     92.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        8266542      1.69%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        2926233      0.60%     94.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        4899053      1.00%     95.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        6510925      1.33%     97.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       13249567      2.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    487939161                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                 58045                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts       213185                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       20387113                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop               84429                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           0.668966                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          177952064                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         27066908                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     133047488                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts     76940773                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts        59503                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     27241226                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    253407602                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    150885156                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       200950                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    326453345                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       917409                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     62642787                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       170121                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     64257498                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked      5018731                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads        31977                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses           25                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         2608                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads         3175                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads       599285                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       193855                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         2608                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         1067                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       212118                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       265762191                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           251943083                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.712232                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       189284221                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             0.516280                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            251993281                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      417355290                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes      45730984                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.512298                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.512298                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass            7      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu     65500067     20.05%     20.05% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult        45288      0.01%     20.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            3      0.00%     20.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd     25238405      7.73%     27.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            9      0.00%     27.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          187      0.00%     27.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult     30741955      9.41%     37.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc     20689173      6.33%     43.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv      5279372      1.62%     45.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc       556647      0.17%     45.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt       529219      0.16%     45.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            8      0.00%     45.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     45.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu           16      0.00%     45.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp           18      0.00%     45.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     45.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc          140      0.00%     45.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     45.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     45.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     45.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     45.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     45.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     45.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     45.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     45.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     45.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     45.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     45.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     45.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     45.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     45.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     45.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     45.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     45.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     45.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     45.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     45.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     45.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     45.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     45.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     45.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     45.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     45.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     45.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     45.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     45.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    151001102     46.23%     91.71% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     27072681      8.29%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    326654297                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          71379045                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.218516                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu         14239      0.02%      0.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult          475      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd       198763      0.28%      0.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%      0.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%      0.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult     19973389     27.98%     28.28% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc      6436025      9.02%     37.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv     16807262     23.55%     60.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc      2820091      3.95%     64.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt      5849982      8.20%     72.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead     19234186     26.95%     99.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite        44633      0.06%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses     67919685                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads    623558943                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses     66972033                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes     67830610                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        253323170                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       326654297                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded            3                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined      1727098                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       171096                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved            3                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined      5464329                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    487939161                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     0.669457                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.371473                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    355709796     72.90%     72.90% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     50181030     10.28%     83.18% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     31001031      6.35%     89.54% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     13899270      2.85%     92.39% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     22315129      4.57%     96.96% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5      8191030      1.68%     98.64% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6      4473671      0.92%     99.56% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      1629929      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8       538275      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    487939161                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 0.669377                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses    330113650                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads    589238951                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses    184971050                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes    187222158                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.accesses                   0                       # DTB accesses
system.switch_cpus_1.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.hits                       0                       # DTB hits
system.switch_cpus_1.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.itb.misses                     0                       # DTB misses
system.switch_cpus_1.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads      5517432                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      5372173                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads     76940773                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     27241226                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     770339861                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes     82475507                       # number of misc regfile writes
system.switch_cpus_1.numCycles              487997206                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     217143757                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    348968063                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     42822682                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       16525106                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents    186089759                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents       202973                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   1002578148                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    254032917                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    352097400                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        27118438                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     21310067                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles       170121                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    226960242                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps        3129154                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.int_rename_lookups    271787700                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles        21486                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts          287                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       105020420                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            3                       # count of temporary serializing insts renamed
system.switch_cpus_1.rename.vec_rename_lookups    213200164                       # Number of vector rename lookups
system.switch_cpus_1.rob.rob_reads          723587281                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes         507250689                       # The number of ROB writes
system.switch_cpus_1.timesIdled                   651                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_1.vec_regfile_reads      211784810                       # number of vector regfile reads
system.switch_cpus_1.vec_regfile_writes     160156841                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      8896884                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2195                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     17793768                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2195                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp            5094836                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1989070                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4634598                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1528808                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1528808                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5094836                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            24                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     19870980                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19870980                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    551213696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               551213696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6623668                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6623668    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6623668                       # Request fanout histogram
system.membus.reqLayer0.occupancy         22504879500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        35315386750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             14.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 767603387500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 767603387500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 767603387500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 767603387500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 767603387500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 767603387500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 767603387500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 767603387500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 767603387500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 767603387500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 767603387500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           6681466                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5152340                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          807                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10369493                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2215262                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2215262                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           807                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      6680659                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          156                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          156                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2421                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     26688231                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              26690652                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       103296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    771788224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              771891520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6625756                       # Total snoops (count)
system.tol2bus.snoopTraffic                 127300480                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         15522640                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000141                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011891                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               15520445     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2195      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           15522640                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        12060961000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       13343959999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1210999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 767603387500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst           95                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data      2272989                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2273084                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst           95                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data      2272989                       # number of overall hits
system.l2.overall_hits::total                 2273084                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          712                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      6622932                       # number of demand (read+write) misses
system.l2.demand_misses::total                6623644                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          712                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      6622932                       # number of overall misses
system.l2.overall_misses::total               6623644                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     58398000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 608751216500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     608809614500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     58398000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 608751216500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    608809614500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst          807                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      8895921                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              8896728                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst          807                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      8895921                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             8896728                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.882280                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.744491                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.744503                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.882280                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.744491                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.744503                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 82019.662921                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 91915.667638                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91914.603880                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 82019.662921                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 91915.667638                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91914.603880                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1989070                       # number of writebacks
system.l2.writebacks::total                   1989070                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          712                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      6622932                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6623644                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          712                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      6622932                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6623644                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     51278000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 542521896500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 542573174500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     51278000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 542521896500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 542573174500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.882280                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.744491                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.744503                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.882280                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.744491                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.744503                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 72019.662921                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 81915.667638                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81914.603880                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 72019.662921                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 81915.667638                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81914.603880                       # average overall mshr miss latency
system.l2.replacements                        6625756                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3163270                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3163270                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3163270                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3163270                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          807                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              807                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          807                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          807                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          107                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           107                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus_1.data       686454                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                686454                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data      1528808                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1528808                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data 137654209500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  137654209500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data      2215262                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2215262                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.690125                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.690125                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 90040.220551                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90040.220551                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data      1528808                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1528808                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data 122366129500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 122366129500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.690125                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.690125                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 80040.220551                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80040.220551                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst           95                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 95                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          712                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              712                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     58398000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     58398000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst          807                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            807                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.882280                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.882280                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 82019.662921                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82019.662921                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          712                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          712                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     51278000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     51278000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.882280                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.882280                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 72019.662921                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72019.662921                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data      1586535                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1586535                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data      5094124                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5094124                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data 471097007000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 471097007000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data      6680659                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       6680659                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.762518                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.762518                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 92478.511909                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92478.511909                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data      5094124                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      5094124                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data 420155767000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 420155767000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.762518                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.762518                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 82478.511909                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82478.511909                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.switch_cpus_1.data          132                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               132                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.switch_cpus_1.data           24                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              24                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.switch_cpus_1.data          156                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           156                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus_1.data     0.153846                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.153846                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.switch_cpus_1.data           24                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           24                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus_1.data       451500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       451500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus_1.data     0.153846                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.153846                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus_1.data 18812.500000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18812.500000                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 767603387500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4095.993636                       # Cycle average of tags in use
system.l2.tags.total_refs                    18375210                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6629984                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.771532                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.378180                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        12.362998                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data     1.348403                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst     0.354420                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data  4075.549635                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001557                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.003018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.000329                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000087                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.995007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          248                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2080                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1486                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          282                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 148976032                       # Number of tag accesses
system.l2.tags.data_accesses                148976032                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 767603387500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        45568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data    423867648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          423913216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        45568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         45568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    127300480                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       127300480                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          712                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data      6622932                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6623644                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1989070                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1989070                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       186755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data   1737172436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1737359191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       186755                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           186755                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      521726265                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            521726265                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      521726265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       186755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data   1737172436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2259085456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1989064.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       712.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples   6617560.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002431304250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       122026                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       122026                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            13945323                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1870682                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6623644                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1989070                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6623644                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1989070                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5372                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     6                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            428921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            422999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            423408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            417006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            421778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            409975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            401620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            400066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            401929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            400980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           426150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           401327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           401016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           410873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           424655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           425569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            131323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            129636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            130308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            127871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            129927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            121893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            117391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            117885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            119940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            116975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           132497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           114333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           115756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           123280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           129785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           130244                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 144919492250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                33091360000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            269012092250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21896.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40646.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4704310                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1711905                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6623644                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1989070                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2406269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2291048                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1455767                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  465140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  14777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  72716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 110145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 122162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 127131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 126266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 127960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 127143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 126445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 128841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 130174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 128053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 129876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 127788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 123344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 123123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 121979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2191099                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    251.411778                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   126.712725                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   335.332128                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1450694     66.21%     66.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       169567      7.74%     73.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        74773      3.41%     77.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        58352      2.66%     80.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        72432      3.31%     83.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        37822      1.73%     85.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        34197      1.56%     86.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        50279      2.29%     88.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       242983     11.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2191099                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       122026                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      54.234950                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     41.664172                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    118.904313                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       122024    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-23551            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::27648-28671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        122026                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       122026                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.300166                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.280054                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.848651                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           106406     87.20%     87.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2116      1.73%     88.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8313      6.81%     95.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3138      2.57%     98.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1817      1.49%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              223      0.18%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        122026                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              423569408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  343808                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               127298816                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               423913216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            127300480                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1735.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       521.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1737.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    521.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.64                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  244005728500                       # Total gap between requests
system.mem_ctrls.avgGap                      28330.88                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        45568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data    423523840                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    127298816                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 186755.167419180711                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 1735763378.801226854324                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 521719445.539489984512                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          712                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data      6622932                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1989070                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     21944500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data 268990147750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 6023581663500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     30820.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     40614.96                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3028340.71                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           7765899540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4127669700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         23508442860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5130268200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     19260973680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     103559518050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6487448160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       169840220190                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        696.070461                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  15226308750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   8147620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 220624674500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           7878561600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4187551005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         23746019220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         5252541480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     19260973680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     104249883810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       5906087520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       170481618315                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        698.699157                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  13737285000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   8147620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 222113712000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 767603387500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1000027921                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      7500002                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     26112797                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1033640720                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1000027921                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      7500002                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     26112797                       # number of overall hits
system.cpu.icache.overall_hits::total      1033640720                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3620                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst          993                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4613                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3620                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst          993                       # number of overall misses
system.cpu.icache.overall_misses::total          4613                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     71780500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     71780500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     71780500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     71780500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1000031541                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      7500002                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     26113790                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1033645333                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1000031541                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      7500002                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     26113790                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1033645333                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000038                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000038                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 72286.505539                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15560.481249                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 72286.505539                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15560.481249                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1116                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                15                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    74.400000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3915                       # number of writebacks
system.cpu.icache.writebacks::total              3915                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst          186                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          186                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst          186                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          186                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst          807                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          807                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst          807                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          807                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst     60661000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     60661000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst     60661000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     60661000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 75168.525403                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75168.525403                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 75168.525403                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75168.525403                       # average overall mshr miss latency
system.cpu.icache.replacements                   3915                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1000027921                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      7500002                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     26112797                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1033640720                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3620                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst          993                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4613                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     71780500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     71780500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1000031541                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      7500002                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     26113790                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1033645333                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 72286.505539                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15560.481249                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst          186                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          186                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst          807                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          807                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst     60661000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     60661000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 75168.525403                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75168.525403                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 767603387500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           510.901828                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1033645147                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4427                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          233486.592952                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   461.627304                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    49.274524                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.901616                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.096239                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997855                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           74                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          438                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        4134585759                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       4134585759                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 767603387500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 767603387500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 767603387500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 767603387500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 767603387500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    351323069                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      2836887                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data     65527000                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        419686956                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    351323247                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2836887                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data     65527009                       # number of overall hits
system.cpu.dcache.overall_hits::total       419687143                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     55256625                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       227316                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     38270820                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       93754761                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     55256634                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       227316                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     38270820                       # number of overall misses
system.cpu.dcache.overall_misses::total      93754770                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  10771932500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 2259380223432                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 2270152155932                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  10771932500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 2259380223432                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 2270152155932                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    406579694                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3064203                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    103797820                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    513441717                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    406579881                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3064203                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    103797829                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    513441913                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.135906                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.074184                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.368705                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.182601                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.135906                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.074184                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.368705                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.182601                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 47387.480424                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 59036.629564                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24213.726660                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 47387.480424                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 59036.629564                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24213.724336                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    216186288                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets     20434422                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           4974342                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets          156384                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    43.460278                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   130.668240                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     26410085                       # number of writebacks
system.cpu.dcache.writebacks::total          26410085                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data     29374743                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     29374743                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data     29374743                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     29374743                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       227316                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      8896077                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      9123393                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       227316                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      8896077                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      9123393                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  10544616500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 648454957707                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 658999574207                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  10544616500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 648454957707                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 658999574207                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.074184                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.085706                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017769                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.074184                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.085706                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017769                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 46387.480424                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 72892.237523                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72231.852142                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 46387.480424                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 72892.237523                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72231.852142                       # average overall mshr miss latency
system.cpu.dcache.replacements               64379518                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    241690985                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2078057                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     50961693                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       294730735                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     35375907                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       176308                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data     25788764                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      61340979                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   8953245000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 1529845435500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1538798680500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    277066892                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2254365                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data     76750457                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    356071714                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.127680                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.078207                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.336008                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.172271                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 50781.842004                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 59322.169744                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25085.981763                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data     19108097                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     19108097                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       176308                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      6680667                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6856975                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   8776937000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 499205005000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 507981942000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.078207                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.087044                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019257                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 49781.842004                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 74723.826977                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74082.513353                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    109632040                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       758830                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     14565307                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      124956177                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     19880591                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        51008                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data     12482056                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     32413655                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1818687500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 729534787932                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 731353475432                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    129512631                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       809838                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     27047363                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    157369832                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.153503                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.062985                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.461489                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.205971                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 35654.946283                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 58446.684419                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 22563.128886                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data     10266646                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     10266646                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        51008                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      2215410                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2266418                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1767679500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data 149249952707                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 151017632207                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.062985                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.081909                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014402                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 34654.946283                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 67368.998383                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66632.735977                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          178                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus_1.data            9                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           187                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          187                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus_1.data            9                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          196                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.048128                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.045918                       # miss rate for SoftPFReq accesses
system.cpu.dcache.WriteLineReq_hits::.cpu.data           44                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           44                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          127                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          127                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          171                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          171                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.742690                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.742690                       # miss rate for WriteLineReq accesses
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          161                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus_1.data            2                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          163                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          164                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus_1.data            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.018293                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.018072                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_hits::.cpu.data          164                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          164                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 767603387500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.977902                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           484067500                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          64380030                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.518908                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   335.177562                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    14.055897                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   162.744444                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.654644                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.027453                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.317860                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999957                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          352                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          160                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2118149002                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2118149002                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 767603387500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 502488200500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 265115187000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
