// Seed: 2593016630
module module_0 (
    output reg id_0,
    input id_1,
    input id_2,
    input id_3,
    input id_4
);
  assign id_0 = id_3;
  type_7(
      1, id_2
  );
  assign id_0 = id_2;
  reg id_5;
  always @(id_2 or negedge id_5) begin
    id_0 <= 1;
  end
endmodule
