-- ==============================================================
-- Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity predict_ensemble_dVL_rom is 
    generic(
             DWIDTH     : integer := 32; 
             AWIDTH     : integer := 8; 
             MEM_SIZE    : integer := 195
    ); 
    port (
          addr0      : in std_logic_vector(AWIDTH-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DWIDTH-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of predict_ensemble_dVL_rom is 

signal addr0_tmp : std_logic_vector(AWIDTH-1 downto 0); 
type mem_array is array (0 to MEM_SIZE-1) of std_logic_vector (DWIDTH-1 downto 0); 
signal mem : mem_array := (
    0 => "00111101010010110010010100101101", 
    1 => "00111001010100111100111111110110", 
    2 => "00111101110110110101100011010001", 
    3 => "00111111000001110100010111010000", 
    4 => "00111111011110010011001100001001", 
    5 => "00110110111010101110000110001011", 
    6 => "10111001100010000101000010011100", 
    7 => "00111110010010000100000001011011", 
    8 => "10111000101111101101011101000001", 
    9 => "00111110010000000101000111001010", 
    10 => "00111111011100010101000010101001", 
    11 => "00111110001101111101111001010001", 
    12 => "10111001001100110100111001110111", 
    13 => "00111110001010110001011110001011", 
    14 => "00111000110010110110110001111010", 
    15 => "00111101011110001111111011101111", 
    16 => "00111000110001010010000111011110", 
    17 => "00111000011010101110000110001011", 
    18 => "00111111011101110011011111111100", 
    19 => "10111000100010100110100101111011", 
    20 => "00111111000001101011101001111100", 
    21 => "00111110010100001100100001000111", 
    22 => "00110111111010101110000110001011", 
    23 => "00111110111100000010000010100011", 
    24 => "00110111011110111010100010000010", 
    25 => "10110111111010101110000110001011", 
    26 => "00111101011001100000111001010010", 
    27 => "00110110100001100011011110111101", 
    28 => "00111110100100010001011001000100", 
    29 => "00110111101110001000110010100100", 
    30 => "00111101011110101001000110010111", 
    31 => "10110111101110001000110010100100", 
    32 => "00111110111110101100111110110111", 
    33 => "10111000000110110011000001110011", 
    34 => "00111101111101100101000000011110", 
    35 => "10000000000000000000000000000000", 
    36 => "10110110110010010101001110011100", 
    37 => "10110111101110001000110010100100", 
    38 => "00111111011101111000000111111001", 
    39 => "00111101100111011011110100110000", 
    40 => "00110111110110100001101010010011", 
    41 => "00110111011110111010100010000010", 
    42 => "00111111011011011011100010011001", 
    43 => "00111111010111101100110000011101", 
    44 => "10110111100001100011011110111101", 
    45 => "00111111010101111010001001011001", 
    46 => "00111110110010100000010001001011", 
    47 => "00111110010101010101001111101111", 
    48 => "10110111011010101110000110001011", 
    49 => "00111000000001100011011110111101", 
    50 => "10110111011010101110000110001011", 
    51 => "00110111001001111100010110101100", 
    52 => "00111110011000011001001111110111", 
    53 => "10110111100001100011011110111101", 
    54 => "00111110010000101011011111111110", 
    55 => "10110111000101101111111010110101", 
    56 => "00111110100001001110101110111100", 
    57 => "00111110100000111101000100100100", 
    58 => "00111110111001111010000001010001", 
    59 => "00111110011100101111110110111001", 
    60 => "00110111100001100011011110111101", 
    61 => "00111111011011100000011011001000", 
    62 => "00111110101100010110101101110110", 
    63 => "00111111000010101010111111011110", 
    64 => "00111110001111010000010111110011", 
    65 => "00111110111000010110111000010110", 
    66 => "10110111011110111010100010000010", 
    67 => "00110111001110001000110010100100", 
    68 => "00111110110000000101001111000001", 
    69 => "00110110000001100011011110111101", 
    70 => "00110110110010010101001110011100", 
    71 => "10110110110010010101001110011100", 
    72 => "00111110110011100101101100100001", 
    73 => "00111110111001101010001101111011", 
    74 => "00111111000110110110110011110000", 
    75 => "00111110101100011001010101000110", 
    76 => "00111110110011000110000000000011", 
    77 => "00111110100011100100100000011111", 
    78 => "00111110101111000100001111110110", 
    79 => "10110111010110100001101010010011", 
    80 => "10000000000000000000000000000000", 
    81 => "00111110111100010011010010001011", 
    82 => "10110111000001100011011110111101", 
    83 => "00111111000000110110011010000100", 
    84 => "10110111011010101110000110001011", 
    85 => "00110111011010101110000110001011", 
    86 => "00111101110100110000010110010110", 
    87 => "00110110000001100011011110111101", 
    88 => "10110110100001100011011110111101", 
    89 => "00110110000001100011011110111101", 
    90 => "00110111000001100011011110111101", 
    91 => "00111101111010100101000101011101", 
    92 => "00111110101011101101110000111100", 
    93 => "00110101100001100011011110111101", 
    94 => "10000000000000000000000000000000", 
    95 => "00110110110010010101001110011100", 
    96 => "00111110101100101010001110001100", 
    97 => "00110111001001111100010110101100", 
    98 => "00111111010100011001101111110110", 
    99 => "10110111000001100011011110111101", 
    100 => "00111110000001100010011000101101", 
    101 => "00111111000000110010110000110000", 
    102 => "00111110000000011011100110110110", 
    103 => "00111110101100111010111111111011", 
    104 => "10110110100001100011011110111101", 
    105 => "10110110010010010101001110011100", 
    106 => "00111111000101010101011000001000", 
    107 => "00110111001001111100010110101100", 
    108 => "10110101100001100011011110111101", 
    109 => "10110110101001111100010110101100", 
    110 => "00111111001110000011010101111010", 
    111 => "00111110101010110100011111000111", 
    112 => "00111110110000000010010111100001", 
    113 => "10000000000000000000000000000000", 
    114 => "00110110000001100011011110111101", 
    115 => "00111111001011110011001011011111", 
    116 => "00111111001001111000110111010110", 
    117 => "10110110010010010101001110011100", 
    118 => "00000000000000000000000000000000", 
    119 => "00110110101001111100010110101100", 
    120 => "00111110110010011110011101010011", 
    121 => "00111111011111000001000111010011", 
    122 => "10110110100001100011011110111101", 
    123 => "00111111000010001000100110001111", 
    124 => "00110110111010101110000110001011", 
    125 => "10110110000001100011011110111101", 
    126 => "00111110011100010100101011010011", 
    127 => "00111110000011000010101110010101", 
    128 => "00110110100001100011011110111101", 
    129 => "00111111000101000101110100010000", 
    130 => "00110110101001111100010110101100", 
    131 => "00110110100001100011011110111101", 
    132 => "00111111000000011101110011111001", 
    133 => "00111101110010001011000010001110", 
    134 => "00111110101101001011010010101111", 
    135 => "10110110000001100011011110111101", 
    136 => "00111110001111110111000110101000", 
    137 => "10110101100001100011011110111101", 
    138 => "00110101100001100011011110111101", 
    139 => "00111110110110111001000101001111", 
    140 => "10110110111010101110000110001011", 
    141 => "00110110010010010101001110011100", 
    142 => "00111110100101000101110100100000", 
    143 => "10000000000000000000000000000000", 
    144 => "00110110000001100011011110111101", 
    145 => "00110101100001100011011110111101", 
    146 => "10110110000001100011011110111101", 
    147 => "10110110100001100011011110111101", 
    148 => "00111111000111011110000010000011", 
    149 => "00111111010001011100011001101101", 
    150 => "00110110010010010101001110011100", 
    151 => "00111111011001010100100001100111", 
    152 => "00111111001101110010111110001000", 
    153 => "00111111001111110101001011001010", 
    154 => "00111111001001101000010101100110", 
    155 => "10110101100001100011011110111101", 
    156 => "10110110010010010101001110011100", 
    157 => "00111111001001100110000000011100", 
    158 => "00110101100001100011011110111101", 
    159 => "00110110010010010101001110011100", 
    160 => "10000000000000000000000000000000", 
    161 => "00111111000110001001110010110010", 
    162 => "00111111000010110000110011011101", 
    163 => "00111111000011010001101110100100", 
    164 => "00110101100001100011011110111101", 
    165 => "10110110000001100011011110111101", 
    166 => "00111111000101010010111000001110", 
    167 => "00111110101001110111000011011111", 
    168 => "10110101100001100011011110111101", 
    169 => "00000000000000000000000000000000", 
    170 to 171=> "10110101100001100011011110111101", 
    172 => "00111110101101010000111001010110", 
    173 => "00110101100001100011011110111101", 
    174 => "00111110111100001001001101110101", 
    175 => "10000000000000000000000000000000", 
    176 to 194=> "00000000000000000000000000000000" );


begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;

Library IEEE;
use IEEE.std_logic_1164.all;

entity predict_ensemble_dVL is
    generic (
        DataWidth : INTEGER := 32;
        AddressRange : INTEGER := 195;
        AddressWidth : INTEGER := 8);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of predict_ensemble_dVL is
    component predict_ensemble_dVL_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    predict_ensemble_dVL_rom_U :  component predict_ensemble_dVL_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


