<?xml version="1.0" encoding="utf-8"?>
<Project DefaultTargets="Build" ToolsVersion="17.0" xmlns="http://schemas.microsoft.com/developer/msbuild/2003">
  <PropertyGroup>
    <PreferredToolArchitecture>x64</PreferredToolArchitecture>
  </PropertyGroup>
  <ItemGroup Label="ProjectConfigurations">
    <ProjectConfiguration Include="Debug|x64">
      <Configuration>Debug</Configuration>
      <Platform>x64</Platform>
    </ProjectConfiguration>
    <ProjectConfiguration Include="Release|x64">
      <Configuration>Release</Configuration>
      <Platform>x64</Platform>
    </ProjectConfiguration>
    <ProjectConfiguration Include="MinSizeRel|x64">
      <Configuration>MinSizeRel</Configuration>
      <Platform>x64</Platform>
    </ProjectConfiguration>
    <ProjectConfiguration Include="RelWithDebInfo|x64">
      <Configuration>RelWithDebInfo</Configuration>
      <Platform>x64</Platform>
    </ProjectConfiguration>
  </ItemGroup>
  <PropertyGroup Label="Globals">
    <ProjectGuid>{038CAD45-4B07-349E-9E1A-94D7CEBB7B32}</ProjectGuid>
    <Keyword>Win32Proj</Keyword>
    <WindowsTargetPlatformVersion>10.0.20348.0</WindowsTargetPlatformVersion>
    <Platform>x64</Platform>
    <ProjectName>AArch64CommonTableGen</ProjectName>
    <VCProjectUpgraderObjectName>NoUpgrade</VCProjectUpgraderObjectName>
  </PropertyGroup>
  <Import Project="$(VCTargetsPath)\Microsoft.Cpp.Default.props" />
  <PropertyGroup Condition="'$(Configuration)|$(Platform)'=='Debug|x64'" Label="Configuration">
    <ConfigurationType>Utility</ConfigurationType>
    <CharacterSet>MultiByte</CharacterSet>
    <PlatformToolset>v143</PlatformToolset>
  </PropertyGroup>
  <PropertyGroup Condition="'$(Configuration)|$(Platform)'=='Release|x64'" Label="Configuration">
    <ConfigurationType>Utility</ConfigurationType>
    <CharacterSet>MultiByte</CharacterSet>
    <PlatformToolset>v143</PlatformToolset>
  </PropertyGroup>
  <PropertyGroup Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'" Label="Configuration">
    <ConfigurationType>Utility</ConfigurationType>
    <CharacterSet>MultiByte</CharacterSet>
    <PlatformToolset>v143</PlatformToolset>
  </PropertyGroup>
  <PropertyGroup Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'" Label="Configuration">
    <ConfigurationType>Utility</ConfigurationType>
    <CharacterSet>MultiByte</CharacterSet>
    <PlatformToolset>v143</PlatformToolset>
  </PropertyGroup>
  <Import Project="$(VCTargetsPath)\Microsoft.Cpp.props" />
  <ImportGroup Label="ExtensionSettings">
    <Import Project="$(VCTargetsPath)\BuildCustomizations\masm.props" />
  </ImportGroup>
  <ImportGroup Label="PropertySheets">
    <Import Project="$(UserRootDir)\Microsoft.Cpp.$(Platform).user.props" Condition="exists('$(UserRootDir)\Microsoft.Cpp.$(Platform).user.props')" Label="LocalAppDataPlatform" />
  </ImportGroup>
  <PropertyGroup Label="UserMacros" />
  <PropertyGroup>
    <_ProjectFileVersion>10.0.20506.1</_ProjectFileVersion>
    <IntDir Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">$(Platform)\$(Configuration)\$(ProjectName)\</IntDir>
    <IntDir Condition="'$(Configuration)|$(Platform)'=='Release|x64'">$(Platform)\$(Configuration)\$(ProjectName)\</IntDir>
    <IntDir Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">$(Platform)\$(Configuration)\$(ProjectName)\</IntDir>
    <IntDir Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">$(Platform)\$(Configuration)\$(ProjectName)\</IntDir>
  </PropertyGroup>
  <ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">
    <Midl>
      <AdditionalIncludeDirectories>D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64;D:\a\llvm-project-fork\llvm-project-fork\build\include;D:\a\llvm-project-fork\llvm-project-fork\llvm\include;%(AdditionalIncludeDirectories)</AdditionalIncludeDirectories>
      <OutputDirectory>$(ProjectDir)/$(IntDir)</OutputDirectory>
      <HeaderFileName>%(Filename).h</HeaderFileName>
      <TypeLibraryName>%(Filename).tlb</TypeLibraryName>
      <InterfaceIdentifierFileName>%(Filename)_i.c</InterfaceIdentifierFileName>
      <ProxyFileName>%(Filename)_p.c</ProxyFileName>
    </Midl>
  </ItemDefinitionGroup>
  <ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='Release|x64'">
    <Midl>
      <AdditionalIncludeDirectories>D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64;D:\a\llvm-project-fork\llvm-project-fork\build\include;D:\a\llvm-project-fork\llvm-project-fork\llvm\include;%(AdditionalIncludeDirectories)</AdditionalIncludeDirectories>
      <OutputDirectory>$(ProjectDir)/$(IntDir)</OutputDirectory>
      <HeaderFileName>%(Filename).h</HeaderFileName>
      <TypeLibraryName>%(Filename).tlb</TypeLibraryName>
      <InterfaceIdentifierFileName>%(Filename)_i.c</InterfaceIdentifierFileName>
      <ProxyFileName>%(Filename)_p.c</ProxyFileName>
    </Midl>
  </ItemDefinitionGroup>
  <ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">
    <Midl>
      <AdditionalIncludeDirectories>D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64;D:\a\llvm-project-fork\llvm-project-fork\build\include;D:\a\llvm-project-fork\llvm-project-fork\llvm\include;%(AdditionalIncludeDirectories)</AdditionalIncludeDirectories>
      <OutputDirectory>$(ProjectDir)/$(IntDir)</OutputDirectory>
      <HeaderFileName>%(Filename).h</HeaderFileName>
      <TypeLibraryName>%(Filename).tlb</TypeLibraryName>
      <InterfaceIdentifierFileName>%(Filename)_i.c</InterfaceIdentifierFileName>
      <ProxyFileName>%(Filename)_p.c</ProxyFileName>
    </Midl>
  </ItemDefinitionGroup>
  <ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">
    <Midl>
      <AdditionalIncludeDirectories>D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64;D:\a\llvm-project-fork\llvm-project-fork\build\include;D:\a\llvm-project-fork\llvm-project-fork\llvm\include;%(AdditionalIncludeDirectories)</AdditionalIncludeDirectories>
      <OutputDirectory>$(ProjectDir)/$(IntDir)</OutputDirectory>
      <HeaderFileName>%(Filename).h</HeaderFileName>
      <TypeLibraryName>%(Filename).tlb</TypeLibraryName>
      <InterfaceIdentifierFileName>%(Filename)_i.c</InterfaceIdentifierFileName>
      <ProxyFileName>%(Filename)_p.c</ProxyFileName>
    </Midl>
  </ItemDefinitionGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\225143b170c8708a40a5cb7caebb9bb2\AArch64GenAsmMatcher.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building AArch64GenAsmMatcher.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-asm-matcher -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenAsmMatcher.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Debug\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenAsmMatcher.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building AArch64GenAsmMatcher.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-asm-matcher -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenAsmMatcher.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Release\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenAsmMatcher.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building AArch64GenAsmMatcher.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-asm-matcher -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenAsmMatcher.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\MinSizeRel\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenAsmMatcher.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building AArch64GenAsmMatcher.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-asm-matcher -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenAsmMatcher.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenAsmMatcher.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\225143b170c8708a40a5cb7caebb9bb2\AArch64GenAsmWriter.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building AArch64GenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-asm-writer -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenAsmWriter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Debug\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenAsmWriter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building AArch64GenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-asm-writer -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenAsmWriter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Release\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenAsmWriter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building AArch64GenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-asm-writer -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenAsmWriter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\MinSizeRel\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenAsmWriter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building AArch64GenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-asm-writer -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenAsmWriter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenAsmWriter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\225143b170c8708a40a5cb7caebb9bb2\AArch64GenAsmWriter1.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building AArch64GenAsmWriter1.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-asm-writer -asmwriternum=1 -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenAsmWriter1.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Debug\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenAsmWriter1.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building AArch64GenAsmWriter1.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-asm-writer -asmwriternum=1 -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenAsmWriter1.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Release\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenAsmWriter1.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building AArch64GenAsmWriter1.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-asm-writer -asmwriternum=1 -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenAsmWriter1.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\MinSizeRel\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenAsmWriter1.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building AArch64GenAsmWriter1.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-asm-writer -asmwriternum=1 -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenAsmWriter1.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenAsmWriter1.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\225143b170c8708a40a5cb7caebb9bb2\AArch64GenCallingConv.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building AArch64GenCallingConv.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-callingconv -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenCallingConv.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Debug\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenCallingConv.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building AArch64GenCallingConv.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-callingconv -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenCallingConv.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Release\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenCallingConv.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building AArch64GenCallingConv.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-callingconv -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenCallingConv.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\MinSizeRel\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenCallingConv.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building AArch64GenCallingConv.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-callingconv -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenCallingConv.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenCallingConv.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\225143b170c8708a40a5cb7caebb9bb2\AArch64GenDAGISel.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building AArch64GenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-dag-isel -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target -omit-comments --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenDAGISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Debug\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenDAGISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building AArch64GenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-dag-isel -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target -omit-comments --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenDAGISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Release\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenDAGISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building AArch64GenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-dag-isel -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target -omit-comments --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenDAGISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\MinSizeRel\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenDAGISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building AArch64GenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-dag-isel -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target -omit-comments --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenDAGISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenDAGISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\225143b170c8708a40a5cb7caebb9bb2\AArch64GenDisassemblerTables.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building AArch64GenDisassemblerTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-disassembler -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Debug\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenDisassemblerTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building AArch64GenDisassemblerTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-disassembler -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Release\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenDisassemblerTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building AArch64GenDisassemblerTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-disassembler -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\MinSizeRel\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenDisassemblerTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building AArch64GenDisassemblerTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-disassembler -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenDisassemblerTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\225143b170c8708a40a5cb7caebb9bb2\AArch64GenExegesis.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building AArch64GenExegesis.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-exegesis -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenExegesis.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Debug\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenExegesis.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building AArch64GenExegesis.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-exegesis -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenExegesis.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Release\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenExegesis.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building AArch64GenExegesis.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-exegesis -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenExegesis.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\MinSizeRel\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenExegesis.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building AArch64GenExegesis.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-exegesis -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenExegesis.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenExegesis.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\225143b170c8708a40a5cb7caebb9bb2\AArch64GenFastISel.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building AArch64GenFastISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-fast-isel -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenFastISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Debug\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenFastISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building AArch64GenFastISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-fast-isel -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenFastISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Release\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenFastISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building AArch64GenFastISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-fast-isel -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenFastISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\MinSizeRel\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenFastISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building AArch64GenFastISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-fast-isel -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenFastISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenFastISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\225143b170c8708a40a5cb7caebb9bb2\AArch64GenGlobalISel.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building AArch64GenGlobalISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-global-isel -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenGlobalISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Debug\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenGlobalISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building AArch64GenGlobalISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-global-isel -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenGlobalISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Release\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenGlobalISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building AArch64GenGlobalISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-global-isel -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenGlobalISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\MinSizeRel\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenGlobalISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building AArch64GenGlobalISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-global-isel -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenGlobalISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenGlobalISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\225143b170c8708a40a5cb7caebb9bb2\AArch64GenInstrInfo.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building AArch64GenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-instr-info -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenInstrInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Debug\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenInstrInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building AArch64GenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-instr-info -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenInstrInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Release\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenInstrInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building AArch64GenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-instr-info -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenInstrInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\MinSizeRel\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenInstrInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building AArch64GenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-instr-info -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenInstrInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenInstrInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\225143b170c8708a40a5cb7caebb9bb2\AArch64GenMCCodeEmitter.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building AArch64GenMCCodeEmitter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-emitter -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenMCCodeEmitter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Debug\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenMCCodeEmitter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building AArch64GenMCCodeEmitter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-emitter -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenMCCodeEmitter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Release\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenMCCodeEmitter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building AArch64GenMCCodeEmitter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-emitter -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenMCCodeEmitter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\MinSizeRel\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenMCCodeEmitter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building AArch64GenMCCodeEmitter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-emitter -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenMCCodeEmitter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenMCCodeEmitter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\225143b170c8708a40a5cb7caebb9bb2\AArch64GenMCPseudoLowering.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building AArch64GenMCPseudoLowering.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-pseudo-lowering -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenMCPseudoLowering.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Debug\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenMCPseudoLowering.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building AArch64GenMCPseudoLowering.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-pseudo-lowering -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenMCPseudoLowering.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Release\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenMCPseudoLowering.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building AArch64GenMCPseudoLowering.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-pseudo-lowering -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenMCPseudoLowering.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\MinSizeRel\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenMCPseudoLowering.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building AArch64GenMCPseudoLowering.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-pseudo-lowering -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenMCPseudoLowering.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenMCPseudoLowering.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\225143b170c8708a40a5cb7caebb9bb2\AArch64GenO0PreLegalizeGICombiner.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building AArch64GenO0PreLegalizeGICombiner.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-global-isel-combiner -combiners="AArch64O0PreLegalizerCombinerHelper" -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenO0PreLegalizeGICombiner.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Debug\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenO0PreLegalizeGICombiner.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building AArch64GenO0PreLegalizeGICombiner.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-global-isel-combiner -combiners="AArch64O0PreLegalizerCombinerHelper" -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenO0PreLegalizeGICombiner.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Release\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenO0PreLegalizeGICombiner.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building AArch64GenO0PreLegalizeGICombiner.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-global-isel-combiner -combiners="AArch64O0PreLegalizerCombinerHelper" -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenO0PreLegalizeGICombiner.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\MinSizeRel\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenO0PreLegalizeGICombiner.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building AArch64GenO0PreLegalizeGICombiner.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-global-isel-combiner -combiners="AArch64O0PreLegalizerCombinerHelper" -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenO0PreLegalizeGICombiner.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenO0PreLegalizeGICombiner.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\225143b170c8708a40a5cb7caebb9bb2\AArch64GenPostLegalizeGICombiner.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building AArch64GenPostLegalizeGICombiner.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-global-isel-combiner -combiners="AArch64PostLegalizerCombinerHelper" -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenPostLegalizeGICombiner.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Debug\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenPostLegalizeGICombiner.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building AArch64GenPostLegalizeGICombiner.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-global-isel-combiner -combiners="AArch64PostLegalizerCombinerHelper" -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenPostLegalizeGICombiner.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Release\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenPostLegalizeGICombiner.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building AArch64GenPostLegalizeGICombiner.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-global-isel-combiner -combiners="AArch64PostLegalizerCombinerHelper" -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenPostLegalizeGICombiner.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\MinSizeRel\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenPostLegalizeGICombiner.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building AArch64GenPostLegalizeGICombiner.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-global-isel-combiner -combiners="AArch64PostLegalizerCombinerHelper" -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenPostLegalizeGICombiner.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenPostLegalizeGICombiner.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\225143b170c8708a40a5cb7caebb9bb2\AArch64GenPostLegalizeGILowering.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building AArch64GenPostLegalizeGILowering.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-global-isel-combiner -combiners="AArch64PostLegalizerLoweringHelper" -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenPostLegalizeGILowering.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Debug\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenPostLegalizeGILowering.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building AArch64GenPostLegalizeGILowering.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-global-isel-combiner -combiners="AArch64PostLegalizerLoweringHelper" -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenPostLegalizeGILowering.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Release\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenPostLegalizeGILowering.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building AArch64GenPostLegalizeGILowering.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-global-isel-combiner -combiners="AArch64PostLegalizerLoweringHelper" -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenPostLegalizeGILowering.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\MinSizeRel\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenPostLegalizeGILowering.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building AArch64GenPostLegalizeGILowering.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-global-isel-combiner -combiners="AArch64PostLegalizerLoweringHelper" -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenPostLegalizeGILowering.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenPostLegalizeGILowering.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\225143b170c8708a40a5cb7caebb9bb2\AArch64GenPreLegalizeGICombiner.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building AArch64GenPreLegalizeGICombiner.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-global-isel-combiner -combiners="AArch64PreLegalizerCombinerHelper" -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenPreLegalizeGICombiner.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Debug\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenPreLegalizeGICombiner.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building AArch64GenPreLegalizeGICombiner.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-global-isel-combiner -combiners="AArch64PreLegalizerCombinerHelper" -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenPreLegalizeGICombiner.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Release\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenPreLegalizeGICombiner.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building AArch64GenPreLegalizeGICombiner.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-global-isel-combiner -combiners="AArch64PreLegalizerCombinerHelper" -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenPreLegalizeGICombiner.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\MinSizeRel\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenPreLegalizeGICombiner.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building AArch64GenPreLegalizeGICombiner.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-global-isel-combiner -combiners="AArch64PreLegalizerCombinerHelper" -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenPreLegalizeGICombiner.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenPreLegalizeGICombiner.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\225143b170c8708a40a5cb7caebb9bb2\AArch64GenRegisterBank.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building AArch64GenRegisterBank.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-register-bank -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenRegisterBank.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Debug\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenRegisterBank.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building AArch64GenRegisterBank.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-register-bank -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenRegisterBank.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Release\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenRegisterBank.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building AArch64GenRegisterBank.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-register-bank -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenRegisterBank.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\MinSizeRel\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenRegisterBank.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building AArch64GenRegisterBank.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-register-bank -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenRegisterBank.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenRegisterBank.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\225143b170c8708a40a5cb7caebb9bb2\AArch64GenRegisterInfo.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building AArch64GenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-register-info -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenRegisterInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Debug\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenRegisterInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building AArch64GenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-register-info -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenRegisterInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Release\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenRegisterInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building AArch64GenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-register-info -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenRegisterInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\MinSizeRel\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenRegisterInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building AArch64GenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-register-info -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenRegisterInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenRegisterInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\225143b170c8708a40a5cb7caebb9bb2\AArch64GenSubtargetInfo.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building AArch64GenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-subtarget -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenSubtargetInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Debug\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenSubtargetInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building AArch64GenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-subtarget -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenSubtargetInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Release\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenSubtargetInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building AArch64GenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-subtarget -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenSubtargetInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\MinSizeRel\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenSubtargetInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building AArch64GenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-subtarget -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenSubtargetInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenSubtargetInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\225143b170c8708a40a5cb7caebb9bb2\AArch64GenSystemOperands.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building AArch64GenSystemOperands.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-searchable-tables -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenSystemOperands.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Debug\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenSystemOperands.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building AArch64GenSystemOperands.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-searchable-tables -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenSystemOperands.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Release\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenSystemOperands.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building AArch64GenSystemOperands.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-searchable-tables -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenSystemOperands.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\MinSizeRel\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenSystemOperands.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building AArch64GenSystemOperands.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-searchable-tables -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/AArch64.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/AArch64GenSystemOperands.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64CallingConvention.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrGISel.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SMEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA53.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA55.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedA64FX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedAmpere1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedExynosM5.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedNeoverseN2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredAmpere.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedTSV110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SchedThunderX3T110.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\AArch64SystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SMEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\SVEInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenSystemOperands.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\e420602b7bf04eb97e994b57982fd441\AArch64CommonTableGen.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'"></Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenAsmMatcher.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenAsmWriter.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenAsmWriter1.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenCallingConv.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenDAGISel.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenDisassemblerTables.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenFastISel.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenGlobalISel.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenO0PreLegalizeGICombiner.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenPreLegalizeGICombiner.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenPostLegalizeGICombiner.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenPostLegalizeGILowering.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenInstrInfo.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenMCCodeEmitter.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenMCPseudoLowering.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenRegisterBank.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenRegisterInfo.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenSubtargetInfo.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenSystemOperands.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenExegesis.inc;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\CMakeFiles\AArch64CommonTableGen</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <VerifyInputsAndOutputsExist Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</VerifyInputsAndOutputsExist>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'"></Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenAsmMatcher.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenAsmWriter.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenAsmWriter1.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenCallingConv.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenDAGISel.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenDisassemblerTables.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenFastISel.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenGlobalISel.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenO0PreLegalizeGICombiner.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenPreLegalizeGICombiner.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenPostLegalizeGICombiner.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenPostLegalizeGILowering.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenInstrInfo.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenMCCodeEmitter.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenMCPseudoLowering.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenRegisterBank.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenRegisterInfo.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenSubtargetInfo.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenSystemOperands.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenExegesis.inc;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\CMakeFiles\AArch64CommonTableGen</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <VerifyInputsAndOutputsExist Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</VerifyInputsAndOutputsExist>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'"></Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenAsmMatcher.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenAsmWriter.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenAsmWriter1.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenCallingConv.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenDAGISel.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenDisassemblerTables.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenFastISel.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenGlobalISel.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenO0PreLegalizeGICombiner.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenPreLegalizeGICombiner.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenPostLegalizeGICombiner.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenPostLegalizeGILowering.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenInstrInfo.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenMCCodeEmitter.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenMCPseudoLowering.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenRegisterBank.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenRegisterInfo.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenSubtargetInfo.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenSystemOperands.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenExegesis.inc;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\CMakeFiles\AArch64CommonTableGen</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <VerifyInputsAndOutputsExist Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</VerifyInputsAndOutputsExist>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'"></Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenAsmMatcher.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenAsmWriter.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenAsmWriter1.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenCallingConv.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenDAGISel.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenDisassemblerTables.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenFastISel.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenGlobalISel.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenO0PreLegalizeGICombiner.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenPreLegalizeGICombiner.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenPostLegalizeGICombiner.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenPostLegalizeGILowering.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenInstrInfo.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenMCCodeEmitter.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenMCPseudoLowering.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenRegisterBank.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenRegisterInfo.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenSubtargetInfo.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenSystemOperands.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\AArch64GenExegesis.inc;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\CMakeFiles\AArch64CommonTableGen</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
      <VerifyInputsAndOutputsExist Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</VerifyInputsAndOutputsExist>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\AArch64\CMakeLists.txt">
      <UseUtf8Encoding>Always</UseUtf8Encoding>
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building Custom Rule D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/CMakeLists.txt</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -SD:/a/llvm-project-fork/llvm-project-fork/llvm -BD:/a/llvm-project-fork/llvm-project-fork/build --check-stamp-file D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/CMakeFiles/generate.stamp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\CMakeFiles\generate.stamp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building Custom Rule D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/CMakeLists.txt</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -SD:/a/llvm-project-fork/llvm-project-fork/llvm -BD:/a/llvm-project-fork/llvm-project-fork/build --check-stamp-file D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/CMakeFiles/generate.stamp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\CMakeFiles\generate.stamp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building Custom Rule D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/CMakeLists.txt</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -SD:/a/llvm-project-fork/llvm-project-fork/llvm -BD:/a/llvm-project-fork/llvm-project-fork/build --check-stamp-file D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/CMakeFiles/generate.stamp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\CMakeFiles\generate.stamp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building Custom Rule D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/AArch64/CMakeLists.txt</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -SD:/a/llvm-project-fork/llvm-project-fork/llvm -BD:/a/llvm-project-fork/llvm-project-fork/build --check-stamp-file D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/AArch64/CMakeFiles/generate.stamp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\CMakeFiles\generate.stamp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <None Include="D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\AArch64\CMakeFiles\AArch64CommonTableGen">
    </None>
  </ItemGroup>
  <ItemGroup>
    <ProjectReference Include="D:\a\llvm-project-fork\llvm-project-fork\build\ZERO_CHECK.vcxproj">
      <Project>{E892C37D-02CF-31E9-ADFA-230AE8523DFD}</Project>
      <Name>ZERO_CHECK</Name>
      <ReferenceOutputAssembly>false</ReferenceOutputAssembly>
      <CopyToOutputDirectory>Never</CopyToOutputDirectory>
    </ProjectReference>
    <ProjectReference Include="D:\a\llvm-project-fork\llvm-project-fork\build\include\llvm\IR\intrinsics_gen.vcxproj">
      <Project>{0DE3E28B-B7F5-3E6E-A178-94F7464E3D41}</Project>
      <Name>intrinsics_gen</Name>
      <ReferenceOutputAssembly>false</ReferenceOutputAssembly>
      <CopyToOutputDirectory>Never</CopyToOutputDirectory>
    </ProjectReference>
    <ProjectReference Include="D:\a\llvm-project-fork\llvm-project-fork\build\utils\TableGen\llvm-tblgen.vcxproj">
      <Project>{08972487-1C3D-3BA9-8214-740CD1C7990A}</Project>
      <Name>llvm-tblgen</Name>
    </ProjectReference>
  </ItemGroup>
  <Import Project="$(VCTargetsPath)\Microsoft.Cpp.targets" />
  <ImportGroup Label="ExtensionTargets">
    <Import Project="$(VCTargetsPath)\BuildCustomizations\masm.targets" />
  </ImportGroup>
</Project>