Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Thu Nov 11 01:49:03 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: weight_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_write_data_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  weight_reg[2]/CK (DFF_X2)                             0.0000     0.0000 r
  weight_reg[2]/QN (DFF_X2)                             0.4808     0.4808 r
  U904/Z (XOR2_X1)                                      0.4541     0.9349 r
  U1361/ZN (INV_X2)                                     0.0984     1.0333 f
  U1064/ZN (AOI22_X2)                                   0.3968     1.4301 r
  U1076/ZN (NAND2_X2)                                   0.1001     1.5302 f
  U545/ZN (INV_X2)                                      0.0831     1.6133 r
  U1053/ZN (NAND2_X2)                                   0.0550     1.6682 f
  U684/ZN (NAND3_X2)                                    0.1944     1.8626 r
  U683/ZN (NAND3_X2)                                    0.1019     1.9645 f
  U682/ZN (NAND2_X2)                                    0.0838     2.0483 r
  U529/ZN (INV_X2)                                      0.0414     2.0897 f
  dut_sram_write_data_reg[9]/D (DFF_X2)                 0.0000     2.0897 f
  data arrival time                                                2.0897

  clock clk (rise edge)                                 2.4320     2.4320
  clock network delay (ideal)                           0.0000     2.4320
  clock uncertainty                                    -0.0500     2.3820
  dut_sram_write_data_reg[9]/CK (DFF_X2)                0.0000     2.3820 r
  library setup time                                   -0.2922     2.0898
  data required time                                               2.0898
  --------------------------------------------------------------------------
  data required time                                               2.0898
  data arrival time                                               -2.0897
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0001


1
