vendor_name = ModelSim
source_file = 1, C:/Users/Ruimdows/Desktop/logica-reconfiguravel/P2/FlipFlopTipoDComClockSubidaReseteAssinc/FlipFlopTipoDComClockSubidaReseteAssinc.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Ruimdows/Desktop/logica-reconfiguravel/P2/FlipFlopTipoDComClockSubidaReseteAssinc/db/FlipFlopTipoDComClockSubidaReseteAssinc.cbx.xml
design_name = FlipFlopTipoDComClockSubidaReseteAssinc
instance = comp, \q~output\, q~output, FlipFlopTipoDComClockSubidaReseteAssinc, 1
instance = comp, \clk~input\, clk~input, FlipFlopTipoDComClockSubidaReseteAssinc, 1
instance = comp, \d~input\, d~input, FlipFlopTipoDComClockSubidaReseteAssinc, 1
instance = comp, \rst~input\, rst~input, FlipFlopTipoDComClockSubidaReseteAssinc, 1
instance = comp, \q~reg0\, q~reg0, FlipFlopTipoDComClockSubidaReseteAssinc, 1
