{
  "creator": "Yosys 0.55 (git sha1 60f126cd00c94892782470192d6c9f7abebe7c05, clang++ 17.0.0 -fPIC -O3)",
  "modules": {
    "full_adder_simple": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "../../rtl/full_adder_simple.v:13.1-32.10"
      },
      "ports": {
        "clk_i": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "reset_n_i": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "a_i": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "b_i": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "cin_i": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "sum_o": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "cout_o": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
        "$abc$89$auto$blifparse.cc:396:parse_blif$90": {
          "hide_name": 1,
          "type": "$_XNOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "B": [ 4 ],
            "Y": [ 9 ]
          }
        },
        "$abc$89$auto$blifparse.cc:396:parse_blif$91": {
          "hide_name": 1,
          "type": "$_XNOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 9 ],
            "B": [ 6 ],
            "Y": [ 7 ]
          }
        },
        "$abc$89$auto$blifparse.cc:396:parse_blif$92": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "B": [ 4 ],
            "Y": [ 10 ]
          }
        },
        "$abc$89$auto$blifparse.cc:396:parse_blif$93": {
          "hide_name": 1,
          "type": "$_ANDNOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6 ],
            "B": [ 9 ],
            "Y": [ 11 ]
          }
        },
        "$abc$89$auto$blifparse.cc:396:parse_blif$94": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 11 ],
            "B": [ 10 ],
            "Y": [ 8 ]
          }
        }
      },
      "netnames": {
        "$abc$89$new_n6": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
          }
        },
        "$abc$89$new_n8": {
          "hide_name": 1,
          "bits": [ 10 ],
          "attributes": {
          }
        },
        "$abc$89$new_n9": {
          "hide_name": 1,
          "bits": [ 11 ],
          "attributes": {
          }
        },
        "a_i": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "../../rtl/full_adder_simple.v:16.18-16.21"
          }
        },
        "b_i": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "../../rtl/full_adder_simple.v:17.18-17.21"
          }
        },
        "cin_i": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "../../rtl/full_adder_simple.v:18.18-18.23"
          }
        },
        "clk_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "../../rtl/full_adder_simple.v:14.18-14.23"
          }
        },
        "cout_o": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "../../rtl/full_adder_simple.v:20.18-20.24"
          }
        },
        "reset_n_i": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "../../rtl/full_adder_simple.v:15.18-15.27"
          }
        },
        "sum_o": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "../../rtl/full_adder_simple.v:19.18-19.23"
          }
        }
      }
    }
  }
}
