verilog

// too few ports
vccs #(.gm({alpha*adap})) iF(0 f cd );

list

// no match
print tran v(x) v(y)
