<stg><name>solve<ap_fixed ></name>


<trans_list>

<trans id="319" from="1" to="2">
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="2" to="20">
<condition id="192">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="2" to="3">
<condition id="195">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="3" to="4">
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="4" to="5">
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="5" to="6">
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="6" to="7">
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="7" to="8">
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="8" to="9">
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="9" to="10">
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="10" to="11">
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="11" to="12">
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="12" to="13">
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="13" to="14">
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="14" to="15">
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="15" to="16">
<condition id="224">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="15" to="15">
<condition id="225">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="16" to="17">
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="17" to="19">
<condition id="226">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="17" to="18">
<condition id="228">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="18" to="17">
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="19" to="2">
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:0  %p_b_2_V_2 = alloca i32

]]></Node>
<StgValue><ssdm name="p_b_2_V_2"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:1  %p_b_1_V = alloca i32

]]></Node>
<StgValue><ssdm name="p_b_1_V"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:2  %p_b_2_V = alloca i32

]]></Node>
<StgValue><ssdm name="p_b_2_V"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:3  %p_b_2_V_3 = alloca i32

]]></Node>
<StgValue><ssdm name="p_b_2_V_3"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:4  %x_V5 = alloca i32

]]></Node>
<StgValue><ssdm name="x_V5"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:5  %x_V6 = alloca i32

]]></Node>
<StgValue><ssdm name="x_V6"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader:6  %x_2_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x_2_V_read)

]]></Node>
<StgValue><ssdm name="x_2_V_read_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader:7  %x_1_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x_1_V_read)

]]></Node>
<StgValue><ssdm name="x_1_V_read_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader:8  %x_0_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x_0_V_read)

]]></Node>
<StgValue><ssdm name="x_0_V_read_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader:9  %b_2_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %b_2_V_read)

]]></Node>
<StgValue><ssdm name="b_2_V_read_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader:10  %b_1_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %b_1_V_read)

]]></Node>
<StgValue><ssdm name="b_1_V_read_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader:11  %b_0_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %b_0_V_read)

]]></Node>
<StgValue><ssdm name="b_0_V_read_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader:12  %A_2_2_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %A_2_2_V_read)

]]></Node>
<StgValue><ssdm name="A_2_2_V_read_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader:13  %A_1_2_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %A_1_2_V_read)

]]></Node>
<StgValue><ssdm name="A_1_2_V_read_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader:14  %A_1_1_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %A_1_1_V_read)

]]></Node>
<StgValue><ssdm name="A_1_1_V_read_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader:15  %A_0_2_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %A_0_2_V_read)

]]></Node>
<StgValue><ssdm name="A_0_2_V_read_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader:16  %A_0_1_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %A_0_1_V_read)

]]></Node>
<StgValue><ssdm name="A_0_1_V_read_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader:17  %A_0_0_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %A_0_0_V_read)

]]></Node>
<StgValue><ssdm name="A_0_0_V_read_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader:18  store i32 %b_2_V_read_1, i32* %x_V6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader:19  store i32 %b_1_V_read_1, i32* %x_V5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader:20  store i32 %b_0_V_read_1, i32* %p_b_2_V_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader:21  store i32 %b_2_V_read_1, i32* %p_b_2_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader:22  store i32 %b_1_V_read_1, i32* %p_b_1_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader:23  store i32 %b_0_V_read_1, i32* %p_b_2_V_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop4.preheader:24  br label %.preheader140

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader140:0  %p_A_2_2_V = phi i32 [ %A_2_2_V_read_1, %arrayctor.loop4.preheader ], [ %p_A_2_2_V_3, %.preheader140.loopexit ]

]]></Node>
<StgValue><ssdm name="p_A_2_2_V"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader140:1  %p_A_2_1_V = phi i32 [ %A_1_2_V_read_1, %arrayctor.loop4.preheader ], [ %p_A_2_1_V_3, %.preheader140.loopexit ]

]]></Node>
<StgValue><ssdm name="p_A_2_1_V"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader140:2  %p_A_2_0_V = phi i32 [ %A_0_2_V_read_1, %arrayctor.loop4.preheader ], [ %p_A_2_0_V_3, %.preheader140.loopexit ]

]]></Node>
<StgValue><ssdm name="p_A_2_0_V"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader140:3  %p_A_1_2_V = phi i32 [ %A_1_2_V_read_1, %arrayctor.loop4.preheader ], [ %p_A_1_2_V_3, %.preheader140.loopexit ]

]]></Node>
<StgValue><ssdm name="p_A_1_2_V"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader140:4  %p_A_1_1_V = phi i32 [ %A_1_1_V_read_1, %arrayctor.loop4.preheader ], [ %p_A_1_1_V_3, %.preheader140.loopexit ]

]]></Node>
<StgValue><ssdm name="p_A_1_1_V"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader140:5  %p_A_1_0_V = phi i32 [ %A_0_1_V_read_1, %arrayctor.loop4.preheader ], [ %p_A_1_0_V_3, %.preheader140.loopexit ]

]]></Node>
<StgValue><ssdm name="p_A_1_0_V"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader140:6  %p_A_0_2_V = phi i32 [ %A_0_2_V_read_1, %arrayctor.loop4.preheader ], [ %p_A_2_2_V_5, %.preheader140.loopexit ]

]]></Node>
<StgValue><ssdm name="p_A_0_2_V"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader140:7  %p_A_0_1_V = phi i32 [ %A_0_1_V_read_1, %arrayctor.loop4.preheader ], [ %p_A_2_1_V_5, %.preheader140.loopexit ]

]]></Node>
<StgValue><ssdm name="p_A_0_1_V"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader140:8  %p_A_0_0_V = phi i32 [ %A_0_0_V_read_1, %arrayctor.loop4.preheader ], [ %p_A_2_0_V_6, %.preheader140.loopexit ]

]]></Node>
<StgValue><ssdm name="p_A_0_0_V"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader140:9  %i5 = phi i2 [ 0, %arrayctor.loop4.preheader ], [ %i, %.preheader140.loopexit ]

]]></Node>
<StgValue><ssdm name="i5"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32">
<![CDATA[
.preheader140:10  %p_b_2_V_13 = load i32* %p_b_2_V_3

]]></Node>
<StgValue><ssdm name="p_b_2_V_13"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32">
<![CDATA[
.preheader140:11  %x_V5_load = load i32* %x_V5

]]></Node>
<StgValue><ssdm name="x_V5_load"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
.preheader140:12  %x_V6_load = load i32* %x_V6

]]></Node>
<StgValue><ssdm name="x_V6_load"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader140:13  %tmp_s = icmp eq i2 %i5, -1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader140:14  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 3, i64 2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader140:15  %i = add i2 %i5, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader140:16  br i1 %tmp_s, label %.loopexit, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="2">
<![CDATA[
:0  %tmp = zext i2 %i5 to i4

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:1  %p_shl = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i5, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %tmp_59 = sub i4 %p_shl, %tmp

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="4">
<![CDATA[
:3  %p_Val2_s = call i32 @_ssdm_op_Mux.ap_auto.9i32.i4(i32 %p_A_0_0_V, i32 %p_A_0_1_V, i32 %p_A_0_2_V, i32 %p_A_1_0_V, i32 %p_A_1_1_V, i32 %p_A_1_2_V, i32 %p_A_2_0_V, i32 %p_A_2_1_V, i32 %p_A_2_2_V, i4 %p_shl)

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_60 = icmp eq i32 %p_Val2_s, 0

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_60, label %.loopexit, label %to_float.exit_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
to_float.exit_ifconv:3  %is_neg = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)

]]></Node>
<StgValue><ssdm name="is_neg"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
to_float.exit_ifconv:4  %tmp_61 = sub nsw i32 0, %p_Val2_s

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
to_float.exit_ifconv:5  %p_Val2_12 = select i1 %is_neg, i32 %tmp_61, i32 %p_Val2_s

]]></Node>
<StgValue><ssdm name="p_Val2_12"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
to_float.exit_ifconv:6  %p_Result_s = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %p_Val2_12, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
to_float.exit_ifconv:7  %num_zeros = call i32 @llvm.cttz.i32(i32 %p_Result_s, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="num_zeros"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
to_float.exit_ifconv:8  %tmp32_V_1 = shl i32 %p_Val2_12, %num_zeros

]]></Node>
<StgValue><ssdm name="tmp32_V_1"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="32">
<![CDATA[
to_float.exit_ifconv:13  %tmp_101 = trunc i32 %num_zeros to i8

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="76" st_id="3" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32">
<![CDATA[
to_float.exit_ifconv:9  %f_1 = uitofp i32 %tmp32_V_1 to float

]]></Node>
<StgValue><ssdm name="f_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="77" st_id="4" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32">
<![CDATA[
to_float.exit_ifconv:9  %f_1 = uitofp i32 %tmp32_V_1 to float

]]></Node>
<StgValue><ssdm name="f_1"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32">
<![CDATA[
to_float.exit_ifconv:10  %tmp32_V = bitcast float %f_1 to i32

]]></Node>
<StgValue><ssdm name="tmp32_V"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
to_float.exit_ifconv:11  %p_Result_s_190 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="p_Result_s_190"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="80" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
to_float.exit_ifconv:12  %tmp_62 = icmp ne i8 %p_Result_s_190, -98

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
to_float.exit_ifconv:14  %tmp_63 = sub i8 -114, %tmp_101

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="1">
<![CDATA[
to_float.exit_ifconv:15  %tmp_64 = zext i1 %tmp_62 to i8

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
to_float.exit_ifconv:16  %p_Repl2_32_trunc = add i8 %tmp_63, %tmp_64

]]></Node>
<StgValue><ssdm name="p_Repl2_32_trunc"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
to_float.exit_ifconv:17  %tmp_65 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg, i8 %p_Repl2_32_trunc)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
to_float.exit_ifconv:18  %p_Result_1 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V, i9 %tmp_65, i32 23, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32">
<![CDATA[
to_float.exit_ifconv:19  %f = bitcast i32 %p_Result_1 to float

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="7" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
to_float.exit_ifconv:20  %v_assign = fdiv float 1.000000e+00, %f

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="88" st_id="7" stage="6" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
to_float.exit_ifconv:20  %v_assign = fdiv float 1.000000e+00, %f

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="89" st_id="8" stage="5" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
to_float.exit_ifconv:20  %v_assign = fdiv float 1.000000e+00, %f

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="90" st_id="9" stage="4" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
to_float.exit_ifconv:20  %v_assign = fdiv float 1.000000e+00, %f

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="91" st_id="10" stage="3" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
to_float.exit_ifconv:20  %v_assign = fdiv float 1.000000e+00, %f

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="92" st_id="11" stage="2" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
to_float.exit_ifconv:20  %v_assign = fdiv float 1.000000e+00, %f

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="93" st_id="12" stage="1" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
to_float.exit_ifconv:20  %v_assign = fdiv float 1.000000e+00, %f

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="94" st_id="13" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="32">
<![CDATA[
to_float.exit_ifconv:21  %d_assign = fpext float %v_assign to double

]]></Node>
<StgValue><ssdm name="d_assign"/></StgValue>
</operation>

<operation id="95" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64">
<![CDATA[
to_float.exit_ifconv:22  %ireg_V = bitcast double %d_assign to i64

]]></Node>
<StgValue><ssdm name="ireg_V"/></StgValue>
</operation>

<operation id="96" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="63" op_0_bw="64">
<![CDATA[
to_float.exit_ifconv:23  %tmp_102 = trunc i64 %ireg_V to i63

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="97" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
to_float.exit_ifconv:24  %isneg = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)

]]></Node>
<StgValue><ssdm name="isneg"/></StgValue>
</operation>

<operation id="98" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
to_float.exit_ifconv:25  %exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V"/></StgValue>
</operation>

<operation id="99" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="12" op_0_bw="11">
<![CDATA[
to_float.exit_ifconv:26  %tmp_66 = zext i11 %exp_tmp_V to i12

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="100" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="52" op_0_bw="64">
<![CDATA[
to_float.exit_ifconv:27  %tmp_104 = trunc i64 %ireg_V to i52

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="101" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
to_float.exit_ifconv:28  %tmp_67 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_104)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="102" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="54" op_0_bw="53">
<![CDATA[
to_float.exit_ifconv:29  %p_Result_2 = zext i53 %tmp_67 to i54

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="103" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
to_float.exit_ifconv:30  %man_V_1 = sub i54 0, %p_Result_2

]]></Node>
<StgValue><ssdm name="man_V_1"/></StgValue>
</operation>

<operation id="104" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
to_float.exit_ifconv:31  %man_V_2 = select i1 %isneg, i54 %man_V_1, i54 %p_Result_2

]]></Node>
<StgValue><ssdm name="man_V_2"/></StgValue>
</operation>

<operation id="105" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
to_float.exit_ifconv:32  %tmp_68 = icmp eq i63 %tmp_102, 0

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="106" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
to_float.exit_ifconv:33  %F2 = sub i12 1075, %tmp_66

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="107" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
to_float.exit_ifconv:34  %tmp_69 = icmp sgt i12 %F2, 16

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="108" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
to_float.exit_ifconv:35  %tmp_70 = add i12 -16, %F2

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="109" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
to_float.exit_ifconv:36  %tmp_71 = sub i12 16, %F2

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="110" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
to_float.exit_ifconv:37  %sh_amt = select i1 %tmp_69, i12 %tmp_70, i12 %tmp_71

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="111" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
to_float.exit_ifconv:39  %tmp_72 = icmp eq i12 %F2, 16

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="112" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="54">
<![CDATA[
to_float.exit_ifconv:40  %tmp_105 = trunc i54 %man_V_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="113" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
to_float.exit_ifconv:42  %tmp_106 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="114" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
to_float.exit_ifconv:43  %icmp = icmp eq i7 %tmp_106, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="115" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
to_float.exit_ifconv:51  %sel_tmp87_demorgan = or i1 %tmp_68, %tmp_72

]]></Node>
<StgValue><ssdm name="sel_tmp87_demorgan"/></StgValue>
</operation>

<operation id="116" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
to_float.exit_ifconv:52  %sel_tmp62 = xor i1 %sel_tmp87_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp62"/></StgValue>
</operation>

<operation id="117" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
to_float.exit_ifconv:53  %sel_tmp63 = and i1 %tmp_69, %sel_tmp62

]]></Node>
<StgValue><ssdm name="sel_tmp63"/></StgValue>
</operation>

<operation id="118" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
to_float.exit_ifconv:57  %sel_tmp102_demorgan = or i1 %sel_tmp87_demorgan, %tmp_69

]]></Node>
<StgValue><ssdm name="sel_tmp102_demorgan"/></StgValue>
</operation>

<operation id="119" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
to_float.exit_ifconv:58  %sel_tmp67 = xor i1 %sel_tmp102_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp67"/></StgValue>
</operation>

<operation id="120" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
to_float.exit_ifconv:59  %sel_tmp68 = and i1 %icmp, %sel_tmp67

]]></Node>
<StgValue><ssdm name="sel_tmp68"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="121" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32">
<![CDATA[
to_float.exit_ifconv:0  %p_b_2_V_2_load = load i32* %p_b_2_V_2

]]></Node>
<StgValue><ssdm name="p_b_2_V_2_load"/></StgValue>
</operation>

<operation id="122" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32">
<![CDATA[
to_float.exit_ifconv:1  %p_b_1_V_load = load i32* %p_b_1_V

]]></Node>
<StgValue><ssdm name="p_b_1_V_load"/></StgValue>
</operation>

<operation id="123" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32">
<![CDATA[
to_float.exit_ifconv:2  %p_b_2_V_load = load i32* %p_b_2_V

]]></Node>
<StgValue><ssdm name="p_b_2_V_load"/></StgValue>
</operation>

<operation id="124" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="12">
<![CDATA[
to_float.exit_ifconv:38  %sh_amt_cast = sext i12 %sh_amt to i32

]]></Node>
<StgValue><ssdm name="sh_amt_cast"/></StgValue>
</operation>

<operation id="125" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
to_float.exit_ifconv:41  %tmp_73 = icmp ult i12 %sh_amt, 54

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="126" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="sel_tmp68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="54" op_0_bw="32">
<![CDATA[
to_float.exit_ifconv:44  %tmp_74 = zext i32 %sh_amt_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="127" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="sel_tmp68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
to_float.exit_ifconv:45  %tmp_75 = ashr i54 %man_V_2, %tmp_74

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="128" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="sel_tmp68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="54">
<![CDATA[
to_float.exit_ifconv:46  %tmp_107 = trunc i54 %tmp_75 to i32

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="129" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
to_float.exit_ifconv:47  %storemerge = select i1 %isneg, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="130" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="sel_tmp68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
to_float.exit_ifconv:48  %tmp_76 = shl i32 %tmp_105, %sh_amt_cast

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="131" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
to_float.exit_ifconv:49  %sel_tmp60 = xor i1 %tmp_68, true

]]></Node>
<StgValue><ssdm name="sel_tmp60"/></StgValue>
</operation>

<operation id="132" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
to_float.exit_ifconv:50  %sel_tmp61 = and i1 %tmp_72, %sel_tmp60

]]></Node>
<StgValue><ssdm name="sel_tmp61"/></StgValue>
</operation>

<operation id="133" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
to_float.exit_ifconv:54  %sel_tmp64 = xor i1 %tmp_73, true

]]></Node>
<StgValue><ssdm name="sel_tmp64"/></StgValue>
</operation>

<operation id="134" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
to_float.exit_ifconv:55  %sel_tmp65 = and i1 %sel_tmp63, %sel_tmp64

]]></Node>
<StgValue><ssdm name="sel_tmp65"/></StgValue>
</operation>

<operation id="135" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
to_float.exit_ifconv:56  %sel_tmp66 = and i1 %sel_tmp63, %tmp_73

]]></Node>
<StgValue><ssdm name="sel_tmp66"/></StgValue>
</operation>

<operation id="136" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
to_float.exit_ifconv:60  %newSel = select i1 %sel_tmp68, i32 %tmp_76, i32 %tmp_107

]]></Node>
<StgValue><ssdm name="newSel"/></StgValue>
</operation>

<operation id="137" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
to_float.exit_ifconv:61  %or_cond = or i1 %sel_tmp68, %sel_tmp66

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="138" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
to_float.exit_ifconv:62  %newSel1 = select i1 %sel_tmp65, i32 %storemerge, i32 %tmp_105

]]></Node>
<StgValue><ssdm name="newSel1"/></StgValue>
</operation>

<operation id="139" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
to_float.exit_ifconv:63  %or_cond1 = or i1 %sel_tmp65, %sel_tmp61

]]></Node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="140" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
to_float.exit_ifconv:64  %newSel2 = select i1 %or_cond, i32 %newSel, i32 %newSel1

]]></Node>
<StgValue><ssdm name="newSel2"/></StgValue>
</operation>

<operation id="141" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
to_float.exit_ifconv:65  %or_cond2 = or i1 %or_cond, %or_cond1

]]></Node>
<StgValue><ssdm name="or_cond2"/></StgValue>
</operation>

<operation id="142" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
to_float.exit_ifconv:66  %denom_V = select i1 %or_cond2, i32 %newSel2, i32 0

]]></Node>
<StgValue><ssdm name="denom_V"/></StgValue>
</operation>

<operation id="143" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
to_float.exit_ifconv:67  %tmp_77 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 %p_b_2_V_2_load, i32 %p_b_1_V_load, i32 %p_b_2_V_load, i2 %i5)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="144" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="48" op_0_bw="32">
<![CDATA[
to_float.exit_ifconv:68  %OP1_V_cast = sext i32 %tmp_77 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_cast"/></StgValue>
</operation>

<operation id="145" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="48" op_0_bw="32">
<![CDATA[
to_float.exit_ifconv:69  %OP2_V_cast = sext i32 %denom_V to i48

]]></Node>
<StgValue><ssdm name="OP2_V_cast"/></StgValue>
</operation>

<operation id="146" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
to_float.exit_ifconv:70  %p_Val2_3 = mul i48 %OP1_V_cast, %OP2_V_cast

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="147" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
to_float.exit_ifconv:71  %p_b_2_V_24 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_b_2_V_24"/></StgValue>
</operation>

<operation id="148" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
to_float.exit_ifconv:72  %sel_tmp69 = icmp eq i2 %i5, 1

]]></Node>
<StgValue><ssdm name="sel_tmp69"/></StgValue>
</operation>

<operation id="149" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
to_float.exit_ifconv:73  %p_b_2_V_4 = select i1 %sel_tmp69, i32 %p_b_2_V_load, i32 %p_b_2_V_24

]]></Node>
<StgValue><ssdm name="p_b_2_V_4"/></StgValue>
</operation>

<operation id="150" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
to_float.exit_ifconv:74  %sel_tmp70 = icmp eq i2 %i5, 0

]]></Node>
<StgValue><ssdm name="sel_tmp70"/></StgValue>
</operation>

<operation id="151" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
to_float.exit_ifconv:75  %p_b_2_V_1 = select i1 %sel_tmp70, i32 %p_b_2_V_load, i32 %p_b_2_V_4

]]></Node>
<StgValue><ssdm name="p_b_2_V_1"/></StgValue>
</operation>

<operation id="152" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
to_float.exit_ifconv:76  %p_b_2_V_5 = select i1 %sel_tmp69, i32 %p_b_2_V_24, i32 %p_b_1_V_load

]]></Node>
<StgValue><ssdm name="p_b_2_V_5"/></StgValue>
</operation>

<operation id="153" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
to_float.exit_ifconv:77  %p_b_2_V_6 = select i1 %sel_tmp70, i32 %p_b_1_V_load, i32 %p_b_2_V_5

]]></Node>
<StgValue><ssdm name="p_b_2_V_6"/></StgValue>
</operation>

<operation id="154" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
to_float.exit_ifconv:78  %p_b_2_V_8 = select i1 %sel_tmp70, i32 %p_b_2_V_24, i32 %p_b_2_V_2_load

]]></Node>
<StgValue><ssdm name="p_b_2_V_8"/></StgValue>
</operation>

<operation id="155" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
to_float.exit_ifconv:79  %p_b_2_V_9 = select i1 %sel_tmp69, i32 %x_V6_load, i32 %p_b_2_V_24

]]></Node>
<StgValue><ssdm name="p_b_2_V_9"/></StgValue>
</operation>

<operation id="156" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
to_float.exit_ifconv:80  %p_b_2_V_10 = select i1 %sel_tmp70, i32 %x_V6_load, i32 %p_b_2_V_9

]]></Node>
<StgValue><ssdm name="p_b_2_V_10"/></StgValue>
</operation>

<operation id="157" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
to_float.exit_ifconv:81  %p_b_2_V_11 = select i1 %sel_tmp69, i32 %p_b_2_V_24, i32 %x_V5_load

]]></Node>
<StgValue><ssdm name="p_b_2_V_11"/></StgValue>
</operation>

<operation id="158" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
to_float.exit_ifconv:82  %p_b_2_V_12 = select i1 %sel_tmp70, i32 %x_V5_load, i32 %p_b_2_V_11

]]></Node>
<StgValue><ssdm name="p_b_2_V_12"/></StgValue>
</operation>

<operation id="159" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
to_float.exit_ifconv:83  %p_b_2_V_14 = select i1 %sel_tmp70, i32 %p_b_2_V_24, i32 %p_b_2_V_13

]]></Node>
<StgValue><ssdm name="p_b_2_V_14"/></StgValue>
</operation>

<operation id="160" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
to_float.exit_ifconv:84  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="161" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %p_A_2_2_V_1 = phi i32 [ %p_A_2_2_V, %to_float.exit_ifconv ], [ %p_A_2_2_V_2, %branch9115 ]

]]></Node>
<StgValue><ssdm name="p_A_2_2_V_1"/></StgValue>
</operation>

<operation id="162" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %p_A_2_1_V_1 = phi i32 [ %p_A_2_1_V, %to_float.exit_ifconv ], [ %p_A_2_1_V_2, %branch9115 ]

]]></Node>
<StgValue><ssdm name="p_A_2_1_V_1"/></StgValue>
</operation>

<operation id="163" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %p_A_2_0_V_1 = phi i32 [ %p_A_2_0_V, %to_float.exit_ifconv ], [ %p_A_2_0_V_2, %branch9115 ]

]]></Node>
<StgValue><ssdm name="p_A_2_0_V_1"/></StgValue>
</operation>

<operation id="164" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %p_A_1_2_V_1 = phi i32 [ %p_A_1_2_V, %to_float.exit_ifconv ], [ %p_A_1_2_V_2, %branch9115 ]

]]></Node>
<StgValue><ssdm name="p_A_1_2_V_1"/></StgValue>
</operation>

<operation id="165" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:4  %p_A_1_1_V_1 = phi i32 [ %p_A_1_1_V, %to_float.exit_ifconv ], [ %p_A_1_1_V_2, %branch9115 ]

]]></Node>
<StgValue><ssdm name="p_A_1_1_V_1"/></StgValue>
</operation>

<operation id="166" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:5  %p_A_1_0_V_1 = phi i32 [ %p_A_1_0_V, %to_float.exit_ifconv ], [ %p_A_1_0_V_2, %branch9115 ]

]]></Node>
<StgValue><ssdm name="p_A_1_0_V_1"/></StgValue>
</operation>

<operation id="167" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:6  %p_A_0_2_V_1 = phi i32 [ %p_A_0_2_V, %to_float.exit_ifconv ], [ %p_A_0_2_V_2, %branch9115 ]

]]></Node>
<StgValue><ssdm name="p_A_0_2_V_1"/></StgValue>
</operation>

<operation id="168" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:7  %p_A_0_1_V_1 = phi i32 [ %p_A_0_1_V, %to_float.exit_ifconv ], [ %p_A_0_1_V_2, %branch9115 ]

]]></Node>
<StgValue><ssdm name="p_A_0_1_V_1"/></StgValue>
</operation>

<operation id="169" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:8  %p_A_0_0_V_1 = phi i32 [ %p_A_0_0_V, %to_float.exit_ifconv ], [ %p_A_0_0_V_2, %branch9115 ]

]]></Node>
<StgValue><ssdm name="p_A_0_0_V_1"/></StgValue>
</operation>

<operation id="170" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:9  %j6 = phi i2 [ 0, %to_float.exit_ifconv ], [ %j, %branch9115 ]

]]></Node>
<StgValue><ssdm name="j6"/></StgValue>
</operation>

<operation id="171" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:10  %exitcond4 = icmp eq i2 %j6, -1

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="172" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:12  %j = add i2 %j6, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="174" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %exitcond4, label %.preheader139.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_78 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str61)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="176" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="4" op_0_bw="2">
<![CDATA[
:2  %tmp_79 = zext i2 %j6 to i4

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="178" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %tmp_80 = add i4 %tmp_59, %tmp_79

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="179" st_id="15" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="4">
<![CDATA[
:4  %tmp_81 = call i32 @_ssdm_op_Mux.ap_auto.9i32.i4(i32 %p_A_0_0_V_1, i32 %p_A_0_1_V_1, i32 %p_A_0_2_V_1, i32 %p_A_1_0_V_1, i32 %p_A_1_1_V_1, i32 %p_A_1_2_V_1, i32 %p_A_2_0_V_1, i32 %p_A_2_1_V_1, i32 %p_A_2_2_V_1, i4 %tmp_80)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="180" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="48" op_0_bw="32">
<![CDATA[
:5  %OP1_V_11_cast = sext i32 %tmp_81 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_11_cast"/></StgValue>
</operation>

<operation id="181" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:6  %p_Val2_4 = mul i48 %OP2_V_cast, %OP1_V_11_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="182" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %p_A_2_0_V_11 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_A_2_0_V_11"/></StgValue>
</operation>

<operation id="183" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:8  switch i2 %i5, label %branch11 [
    i2 0, label %branch9
    i2 1, label %branch10
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="i5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch10:0  switch i2 %j6, label %branch23 [
    i2 0, label %branch9115
    i2 1, label %branch22
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="i5" val="1"/>
<literal name="j6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
branch22:0  br label %branch9115

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="i5" val="1"/>
<literal name="j6" val="!0"/>
<literal name="j6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
branch23:0  br label %branch9115

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="i5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch9:0  switch i2 %j6, label %branch20 [
    i2 0, label %branch9115
    i2 1, label %branch19
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="i5" val="0"/>
<literal name="j6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
branch19:0  br label %branch9115

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="i5" val="0"/>
<literal name="j6" val="!0"/>
<literal name="j6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
branch20:0  br label %branch9115

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="i5" val="!0"/>
<literal name="i5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch11:0  switch i2 %j6, label %branch26 [
    i2 0, label %branch9115
    i2 1, label %branch25
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="i5" val="!0"/>
<literal name="i5" val="!1"/>
<literal name="j6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
branch25:0  br label %branch9115

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="i5" val="!0"/>
<literal name="i5" val="!1"/>
<literal name="j6" val="!0"/>
<literal name="j6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
branch26:0  br label %branch9115

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32">
<![CDATA[
branch9115:0  %p_A_2_2_V_2 = phi i32 [ %p_A_2_2_V_1, %branch20 ], [ %p_A_2_2_V_1, %branch19 ], [ %p_A_2_2_V_1, %branch23 ], [ %p_A_2_2_V_1, %branch22 ], [ %p_A_2_0_V_11, %branch26 ], [ %p_A_2_2_V_1, %branch25 ], [ %p_A_2_2_V_1, %branch9 ], [ %p_A_2_2_V_1, %branch10 ], [ %p_A_2_2_V_1, %branch11 ]

]]></Node>
<StgValue><ssdm name="p_A_2_2_V_2"/></StgValue>
</operation>

<operation id="194" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32">
<![CDATA[
branch9115:1  %p_A_2_1_V_2 = phi i32 [ %p_A_2_1_V_1, %branch20 ], [ %p_A_2_1_V_1, %branch19 ], [ %p_A_2_1_V_1, %branch23 ], [ %p_A_2_1_V_1, %branch22 ], [ %p_A_2_1_V_1, %branch26 ], [ %p_A_2_0_V_11, %branch25 ], [ %p_A_2_1_V_1, %branch9 ], [ %p_A_2_1_V_1, %branch10 ], [ %p_A_2_1_V_1, %branch11 ]

]]></Node>
<StgValue><ssdm name="p_A_2_1_V_2"/></StgValue>
</operation>

<operation id="195" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32">
<![CDATA[
branch9115:2  %p_A_2_0_V_2 = phi i32 [ %p_A_2_0_V_1, %branch20 ], [ %p_A_2_0_V_1, %branch19 ], [ %p_A_2_0_V_1, %branch23 ], [ %p_A_2_0_V_1, %branch22 ], [ %p_A_2_0_V_1, %branch26 ], [ %p_A_2_0_V_1, %branch25 ], [ %p_A_2_0_V_1, %branch9 ], [ %p_A_2_0_V_1, %branch10 ], [ %p_A_2_0_V_11, %branch11 ]

]]></Node>
<StgValue><ssdm name="p_A_2_0_V_2"/></StgValue>
</operation>

<operation id="196" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32">
<![CDATA[
branch9115:3  %p_A_1_2_V_2 = phi i32 [ %p_A_1_2_V_1, %branch20 ], [ %p_A_1_2_V_1, %branch19 ], [ %p_A_2_0_V_11, %branch23 ], [ %p_A_1_2_V_1, %branch22 ], [ %p_A_1_2_V_1, %branch26 ], [ %p_A_1_2_V_1, %branch25 ], [ %p_A_1_2_V_1, %branch9 ], [ %p_A_1_2_V_1, %branch10 ], [ %p_A_1_2_V_1, %branch11 ]

]]></Node>
<StgValue><ssdm name="p_A_1_2_V_2"/></StgValue>
</operation>

<operation id="197" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32">
<![CDATA[
branch9115:4  %p_A_1_1_V_2 = phi i32 [ %p_A_1_1_V_1, %branch20 ], [ %p_A_1_1_V_1, %branch19 ], [ %p_A_1_1_V_1, %branch23 ], [ %p_A_2_0_V_11, %branch22 ], [ %p_A_1_1_V_1, %branch26 ], [ %p_A_1_1_V_1, %branch25 ], [ %p_A_1_1_V_1, %branch9 ], [ %p_A_1_1_V_1, %branch10 ], [ %p_A_1_1_V_1, %branch11 ]

]]></Node>
<StgValue><ssdm name="p_A_1_1_V_2"/></StgValue>
</operation>

<operation id="198" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32">
<![CDATA[
branch9115:5  %p_A_1_0_V_2 = phi i32 [ %p_A_1_0_V_1, %branch20 ], [ %p_A_1_0_V_1, %branch19 ], [ %p_A_1_0_V_1, %branch23 ], [ %p_A_1_0_V_1, %branch22 ], [ %p_A_1_0_V_1, %branch26 ], [ %p_A_1_0_V_1, %branch25 ], [ %p_A_1_0_V_1, %branch9 ], [ %p_A_2_0_V_11, %branch10 ], [ %p_A_1_0_V_1, %branch11 ]

]]></Node>
<StgValue><ssdm name="p_A_1_0_V_2"/></StgValue>
</operation>

<operation id="199" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32">
<![CDATA[
branch9115:6  %p_A_0_2_V_2 = phi i32 [ %p_A_2_0_V_11, %branch20 ], [ %p_A_0_2_V_1, %branch19 ], [ %p_A_0_2_V_1, %branch23 ], [ %p_A_0_2_V_1, %branch22 ], [ %p_A_0_2_V_1, %branch26 ], [ %p_A_0_2_V_1, %branch25 ], [ %p_A_0_2_V_1, %branch9 ], [ %p_A_0_2_V_1, %branch10 ], [ %p_A_0_2_V_1, %branch11 ]

]]></Node>
<StgValue><ssdm name="p_A_0_2_V_2"/></StgValue>
</operation>

<operation id="200" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32">
<![CDATA[
branch9115:7  %p_A_0_1_V_2 = phi i32 [ %p_A_0_1_V_1, %branch20 ], [ %p_A_2_0_V_11, %branch19 ], [ %p_A_0_1_V_1, %branch23 ], [ %p_A_0_1_V_1, %branch22 ], [ %p_A_0_1_V_1, %branch26 ], [ %p_A_0_1_V_1, %branch25 ], [ %p_A_0_1_V_1, %branch9 ], [ %p_A_0_1_V_1, %branch10 ], [ %p_A_0_1_V_1, %branch11 ]

]]></Node>
<StgValue><ssdm name="p_A_0_1_V_2"/></StgValue>
</operation>

<operation id="201" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32">
<![CDATA[
branch9115:8  %p_A_0_0_V_2 = phi i32 [ %p_A_0_0_V_1, %branch20 ], [ %p_A_0_0_V_1, %branch19 ], [ %p_A_0_0_V_1, %branch23 ], [ %p_A_0_0_V_1, %branch22 ], [ %p_A_0_0_V_1, %branch26 ], [ %p_A_0_0_V_1, %branch25 ], [ %p_A_2_0_V_11, %branch9 ], [ %p_A_0_0_V_1, %branch10 ], [ %p_A_0_0_V_1, %branch11 ]

]]></Node>
<StgValue><ssdm name="p_A_0_0_V_2"/></StgValue>
</operation>

<operation id="202" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
branch9115:9  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str61, i32 %tmp_78)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="203" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
branch9115:10  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="204" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader139.preheader:0  store i32 %p_b_2_V_10, i32* %x_V6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader139.preheader:1  store i32 %p_b_2_V_12, i32* %x_V5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader139.preheader:2  store i32 %p_b_2_V_14, i32* %p_b_2_V_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader139.preheader:3  store i32 %p_b_2_V_1, i32* %p_b_2_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader139.preheader:4  store i32 %p_b_2_V_6, i32* %p_b_1_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader139.preheader:5  store i32 %p_b_2_V_8, i32* %p_b_2_V_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
.preheader139.preheader:6  br label %.preheader139

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="211" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader139:0  %p_A_2_2_V_3 = phi i32 [ %p_A_2_2_V_7, %_ifconv ], [ %p_A_2_2_V_1, %.preheader139.preheader ]

]]></Node>
<StgValue><ssdm name="p_A_2_2_V_3"/></StgValue>
</operation>

<operation id="212" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader139:1  %p_A_2_1_V_3 = phi i32 [ %p_A_2_1_V_7, %_ifconv ], [ %p_A_2_1_V_1, %.preheader139.preheader ]

]]></Node>
<StgValue><ssdm name="p_A_2_1_V_3"/></StgValue>
</operation>

<operation id="213" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader139:2  %p_A_2_0_V_3 = phi i32 [ %p_A_2_0_V_8, %_ifconv ], [ %p_A_2_0_V_1, %.preheader139.preheader ]

]]></Node>
<StgValue><ssdm name="p_A_2_0_V_3"/></StgValue>
</operation>

<operation id="214" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader139:3  %p_A_1_2_V_3 = phi i32 [ %p_A_2_2_V_8, %_ifconv ], [ %p_A_1_2_V_1, %.preheader139.preheader ]

]]></Node>
<StgValue><ssdm name="p_A_1_2_V_3"/></StgValue>
</operation>

<operation id="215" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader139:4  %p_A_1_1_V_3 = phi i32 [ %p_A_2_1_V_8, %_ifconv ], [ %p_A_1_1_V_1, %.preheader139.preheader ]

]]></Node>
<StgValue><ssdm name="p_A_1_1_V_3"/></StgValue>
</operation>

<operation id="216" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader139:5  %p_A_1_0_V_3 = phi i32 [ %p_A_2_0_V_9, %_ifconv ], [ %p_A_1_0_V_1, %.preheader139.preheader ]

]]></Node>
<StgValue><ssdm name="p_A_1_0_V_3"/></StgValue>
</operation>

<operation id="217" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader139:6  %p_A_2_2_V_5 = phi i32 [ %p_A_2_2_V_9, %_ifconv ], [ %p_A_0_2_V_1, %.preheader139.preheader ]

]]></Node>
<StgValue><ssdm name="p_A_2_2_V_5"/></StgValue>
</operation>

<operation id="218" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader139:7  %p_A_2_1_V_5 = phi i32 [ %p_A_2_1_V_9, %_ifconv ], [ %p_A_0_1_V_1, %.preheader139.preheader ]

]]></Node>
<StgValue><ssdm name="p_A_2_1_V_5"/></StgValue>
</operation>

<operation id="219" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader139:8  %p_A_2_0_V_6 = phi i32 [ %p_A_2_0_V_10, %_ifconv ], [ %p_A_0_0_V_1, %.preheader139.preheader ]

]]></Node>
<StgValue><ssdm name="p_A_2_0_V_6"/></StgValue>
</operation>

<operation id="220" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader139:9  %k = phi i2 [ %k_1, %_ifconv ], [ 0, %.preheader139.preheader ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="221" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader139:10  %exitcond5 = icmp eq i2 %k, -1

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="222" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader139:11  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader139:12  %k_1 = add i2 %k, 1

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="224" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader139:13  br i1 %exitcond5, label %.preheader140.loopexit, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:0  %p_b_2_V_2_load_1 = load i32* %p_b_2_V_2

]]></Node>
<StgValue><ssdm name="p_b_2_V_2_load_1"/></StgValue>
</operation>

<operation id="226" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:1  %p_b_1_V_load_1 = load i32* %p_b_1_V

]]></Node>
<StgValue><ssdm name="p_b_1_V_load_1"/></StgValue>
</operation>

<operation id="227" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:2  %p_b_2_V_load_1 = load i32* %p_b_2_V

]]></Node>
<StgValue><ssdm name="p_b_2_V_load_1"/></StgValue>
</operation>

<operation id="228" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="4" op_0_bw="2">
<![CDATA[
_ifconv:9  %tmp_84 = zext i2 %k to i4

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="229" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv:10  %p_shl1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %k, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="230" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:11  %tmp_85 = sub i4 %p_shl1, %tmp_84

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="231" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:12  %tmp_86 = add i4 %tmp, %tmp_85

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="232" st_id="17" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="4">
<![CDATA[
_ifconv:13  %factor_V = call i32 @_ssdm_op_Mux.ap_auto.9i32.i4(i32 %p_A_2_0_V_6, i32 %p_A_2_1_V_5, i32 %p_A_2_2_V_5, i32 %p_A_1_0_V_3, i32 %p_A_1_1_V_3, i32 %p_A_1_2_V_3, i32 %p_A_2_0_V_3, i32 %p_A_2_1_V_3, i32 %p_A_2_2_V_3, i4 %tmp_86)

]]></Node>
<StgValue><ssdm name="factor_V"/></StgValue>
</operation>

<operation id="233" st_id="17" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
_ifconv:14  %tmp_87 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 %p_b_2_V_2_load_1, i32 %p_b_1_V_load_1, i32 %p_b_2_V_load_1, i2 %i5)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="234" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="48" op_0_bw="32">
<![CDATA[
_ifconv:15  %tmp_1 = sext i32 %factor_V to i48

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="235" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="48" op_0_bw="32">
<![CDATA[
_ifconv:16  %tmp_2 = sext i32 %tmp_87 to i48

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="236" st_id="17" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv:19  %tmp_225_cast = mul i48 %tmp_1, %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_225_cast"/></StgValue>
</operation>

<operation id="237" st_id="17" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
_ifconv:26  %tmp_89 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 %p_A_2_0_V_6, i32 %p_A_1_0_V_3, i32 %p_A_2_0_V_3, i2 %i5)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="238" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="48" op_0_bw="32">
<![CDATA[
_ifconv:27  %tmp_3 = sext i32 %tmp_89 to i48

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="239" st_id="17" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv:30  %tmp_4309_cast = mul i48 %tmp_3, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_4309_cast"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="240" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:3  %p_b_2_V_3_load = load i32* %p_b_2_V_3

]]></Node>
<StgValue><ssdm name="p_b_2_V_3_load"/></StgValue>
</operation>

<operation id="241" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:4  %x_V5_load_1 = load i32* %x_V5

]]></Node>
<StgValue><ssdm name="x_V5_load_1"/></StgValue>
</operation>

<operation id="242" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:5  %x_V6_load_1 = load i32* %x_V6

]]></Node>
<StgValue><ssdm name="x_V6_load_1"/></StgValue>
</operation>

<operation id="243" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv:6  %tmp_82 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str62)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="244" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv:7  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:8  %tmp_83 = icmp eq i2 %i5, %k

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="246" st_id="18" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
_ifconv:17  %p_Val2_5 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 %p_b_2_V_2_load_1, i32 %p_b_1_V_load_1, i32 %p_b_2_V_load_1, i2 %k)

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="247" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
_ifconv:18  %tmp_88 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_5, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="248" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv:20  %p_Val2_6 = sub i48 %tmp_88, %tmp_225_cast

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="249" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:21  %p_b_2_V_25 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_6, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_b_2_V_25"/></StgValue>
</operation>

<operation id="250" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:22  %sel_tmp = icmp eq i2 %k, 1

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="251" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:23  %sel_tmp8 = icmp eq i2 %k, 0

]]></Node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="252" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:24  %p_b_2_V_16 = select i1 %sel_tmp8, i32 %p_b_2_V_25, i32 %p_b_2_V_2_load_1

]]></Node>
<StgValue><ssdm name="p_b_2_V_16"/></StgValue>
</operation>

<operation id="253" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:25  %p_b_2_V_17 = select i1 %sel_tmp8, i32 %p_b_2_V_25, i32 %p_b_2_V_3_load

]]></Node>
<StgValue><ssdm name="p_b_2_V_17"/></StgValue>
</operation>

<operation id="254" st_id="18" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
_ifconv:28  %tmp_90 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 %p_A_2_0_V_6, i32 %p_A_1_0_V_3, i32 %p_A_2_0_V_3, i2 %k)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="255" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
_ifconv:29  %tmp_91 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_90, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="256" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv:31  %p_Val2_s_191 = sub i48 %tmp_91, %tmp_4309_cast

]]></Node>
<StgValue><ssdm name="p_Val2_s_191"/></StgValue>
</operation>

<operation id="257" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:32  %p_A_2_0_V_12 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_s_191, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_A_2_0_V_12"/></StgValue>
</operation>

<operation id="258" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:33  %p_A_2_0_V_7 = select i1 %sel_tmp8, i32 %p_A_2_0_V_12, i32 %p_A_2_0_V_6

]]></Node>
<StgValue><ssdm name="p_A_2_0_V_7"/></StgValue>
</operation>

<operation id="259" st_id="18" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
_ifconv:34  %tmp_92 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 %p_A_2_1_V_5, i32 %p_A_1_1_V_3, i32 %p_A_2_1_V_3, i2 %i5)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="260" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="48" op_0_bw="32">
<![CDATA[
_ifconv:35  %tmp_4 = sext i32 %tmp_92 to i48

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="261" st_id="18" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
_ifconv:36  %tmp_93 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 %p_A_2_1_V_5, i32 %p_A_1_1_V_3, i32 %p_A_2_1_V_3, i2 %k)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="262" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
_ifconv:37  %tmp_429_1 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_93, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_429_1"/></StgValue>
</operation>

<operation id="263" st_id="18" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv:38  %tmp_4309_1_cast = mul i48 %tmp_4, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_4309_1_cast"/></StgValue>
</operation>

<operation id="264" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv:39  %p_Val2_230_1 = sub i48 %tmp_429_1, %tmp_4309_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_230_1"/></StgValue>
</operation>

<operation id="265" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:40  %p_A_2_1_V_11 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_230_1, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_A_2_1_V_11"/></StgValue>
</operation>

<operation id="266" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:41  %p_A_2_1_V_6 = select i1 %sel_tmp8, i32 %p_A_2_1_V_11, i32 %p_A_2_1_V_5

]]></Node>
<StgValue><ssdm name="p_A_2_1_V_6"/></StgValue>
</operation>

<operation id="267" st_id="18" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
_ifconv:42  %tmp_94 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 %p_A_2_2_V_5, i32 %p_A_1_2_V_3, i32 %p_A_2_2_V_3, i2 %i5)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="268" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="48" op_0_bw="32">
<![CDATA[
_ifconv:43  %tmp_5 = sext i32 %tmp_94 to i48

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="269" st_id="18" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
_ifconv:44  %tmp_95 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 %p_A_2_2_V_5, i32 %p_A_1_2_V_3, i32 %p_A_2_2_V_3, i2 %k)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="270" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
_ifconv:45  %tmp_429_2 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_95, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_429_2"/></StgValue>
</operation>

<operation id="271" st_id="18" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv:46  %tmp_4309_2_cast = mul i48 %tmp_5, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_4309_2_cast"/></StgValue>
</operation>

<operation id="272" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv:47  %p_Val2_230_2 = sub i48 %tmp_429_2, %tmp_4309_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_230_2"/></StgValue>
</operation>

<operation id="273" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:48  %p_A_2_2_V_11 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_230_2, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_A_2_2_V_11"/></StgValue>
</operation>

<operation id="274" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:49  %p_A_2_2_V_6 = select i1 %sel_tmp8, i32 %p_A_2_2_V_11, i32 %p_A_2_2_V_5

]]></Node>
<StgValue><ssdm name="p_A_2_2_V_6"/></StgValue>
</operation>

<operation id="275" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:50  %or_cond3 = or i1 %tmp_83, %sel_tmp8

]]></Node>
<StgValue><ssdm name="or_cond3"/></StgValue>
</operation>

<operation id="276" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:51  %newSel4 = select i1 %sel_tmp, i32 %p_b_2_V_load_1, i32 %p_b_2_V_25

]]></Node>
<StgValue><ssdm name="newSel4"/></StgValue>
</operation>

<operation id="277" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:52  %p_b_2_V_18 = select i1 %or_cond3, i32 %p_b_2_V_load_1, i32 %newSel4

]]></Node>
<StgValue><ssdm name="p_b_2_V_18"/></StgValue>
</operation>

<operation id="278" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:53  %newSel6 = select i1 %sel_tmp, i32 %p_b_2_V_25, i32 %p_b_1_V_load_1

]]></Node>
<StgValue><ssdm name="newSel6"/></StgValue>
</operation>

<operation id="279" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:54  %p_b_2_V_19 = select i1 %or_cond3, i32 %p_b_1_V_load_1, i32 %newSel6

]]></Node>
<StgValue><ssdm name="p_b_2_V_19"/></StgValue>
</operation>

<operation id="280" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:55  %p_b_2_V_20 = select i1 %tmp_83, i32 %p_b_2_V_2_load_1, i32 %p_b_2_V_16

]]></Node>
<StgValue><ssdm name="p_b_2_V_20"/></StgValue>
</operation>

<operation id="281" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:56  %newSel8 = select i1 %sel_tmp, i32 %p_A_2_2_V_3, i32 %p_A_2_2_V_11

]]></Node>
<StgValue><ssdm name="newSel8"/></StgValue>
</operation>

<operation id="282" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:57  %p_A_2_2_V_7 = select i1 %or_cond3, i32 %p_A_2_2_V_3, i32 %newSel8

]]></Node>
<StgValue><ssdm name="p_A_2_2_V_7"/></StgValue>
</operation>

<operation id="283" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:58  %newSel3 = select i1 %sel_tmp, i32 %p_A_2_1_V_3, i32 %p_A_2_1_V_11

]]></Node>
<StgValue><ssdm name="newSel3"/></StgValue>
</operation>

<operation id="284" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:59  %p_A_2_1_V_7 = select i1 %or_cond3, i32 %p_A_2_1_V_3, i32 %newSel3

]]></Node>
<StgValue><ssdm name="p_A_2_1_V_7"/></StgValue>
</operation>

<operation id="285" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:60  %newSel5 = select i1 %sel_tmp, i32 %p_A_2_0_V_3, i32 %p_A_2_0_V_12

]]></Node>
<StgValue><ssdm name="newSel5"/></StgValue>
</operation>

<operation id="286" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:61  %p_A_2_0_V_8 = select i1 %or_cond3, i32 %p_A_2_0_V_3, i32 %newSel5

]]></Node>
<StgValue><ssdm name="p_A_2_0_V_8"/></StgValue>
</operation>

<operation id="287" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:62  %newSel7 = select i1 %sel_tmp, i32 %p_A_2_2_V_11, i32 %p_A_1_2_V_3

]]></Node>
<StgValue><ssdm name="newSel7"/></StgValue>
</operation>

<operation id="288" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:63  %p_A_2_2_V_8 = select i1 %or_cond3, i32 %p_A_1_2_V_3, i32 %newSel7

]]></Node>
<StgValue><ssdm name="p_A_2_2_V_8"/></StgValue>
</operation>

<operation id="289" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:64  %newSel9 = select i1 %sel_tmp, i32 %p_A_2_1_V_11, i32 %p_A_1_1_V_3

]]></Node>
<StgValue><ssdm name="newSel9"/></StgValue>
</operation>

<operation id="290" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:65  %p_A_2_1_V_8 = select i1 %or_cond3, i32 %p_A_1_1_V_3, i32 %newSel9

]]></Node>
<StgValue><ssdm name="p_A_2_1_V_8"/></StgValue>
</operation>

<operation id="291" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:66  %newSel10 = select i1 %sel_tmp, i32 %p_A_2_0_V_12, i32 %p_A_1_0_V_3

]]></Node>
<StgValue><ssdm name="newSel10"/></StgValue>
</operation>

<operation id="292" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:67  %p_A_2_0_V_9 = select i1 %or_cond3, i32 %p_A_1_0_V_3, i32 %newSel10

]]></Node>
<StgValue><ssdm name="p_A_2_0_V_9"/></StgValue>
</operation>

<operation id="293" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:68  %p_A_2_2_V_9 = select i1 %tmp_83, i32 %p_A_2_2_V_5, i32 %p_A_2_2_V_6

]]></Node>
<StgValue><ssdm name="p_A_2_2_V_9"/></StgValue>
</operation>

<operation id="294" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:69  %p_A_2_1_V_9 = select i1 %tmp_83, i32 %p_A_2_1_V_5, i32 %p_A_2_1_V_6

]]></Node>
<StgValue><ssdm name="p_A_2_1_V_9"/></StgValue>
</operation>

<operation id="295" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:70  %p_A_2_0_V_10 = select i1 %tmp_83, i32 %p_A_2_0_V_6, i32 %p_A_2_0_V_7

]]></Node>
<StgValue><ssdm name="p_A_2_0_V_10"/></StgValue>
</operation>

<operation id="296" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:71  %newSel11 = select i1 %sel_tmp, i32 %x_V6_load_1, i32 %p_b_2_V_25

]]></Node>
<StgValue><ssdm name="newSel11"/></StgValue>
</operation>

<operation id="297" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:72  %p_b_2_V_21 = select i1 %or_cond3, i32 %x_V6_load_1, i32 %newSel11

]]></Node>
<StgValue><ssdm name="p_b_2_V_21"/></StgValue>
</operation>

<operation id="298" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:73  %newSel12 = select i1 %sel_tmp, i32 %p_b_2_V_25, i32 %x_V5_load_1

]]></Node>
<StgValue><ssdm name="newSel12"/></StgValue>
</operation>

<operation id="299" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:74  %p_b_2_V_22 = select i1 %or_cond3, i32 %x_V5_load_1, i32 %newSel12

]]></Node>
<StgValue><ssdm name="p_b_2_V_22"/></StgValue>
</operation>

<operation id="300" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:75  %p_b_2_V_23 = select i1 %tmp_83, i32 %p_b_2_V_3_load, i32 %p_b_2_V_17

]]></Node>
<StgValue><ssdm name="p_b_2_V_23"/></StgValue>
</operation>

<operation id="301" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv:76  %empty_192 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str62, i32 %tmp_82)

]]></Node>
<StgValue><ssdm name="empty_192"/></StgValue>
</operation>

<operation id="302" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:77  store i32 %p_b_2_V_21, i32* %x_V6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="303" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:78  store i32 %p_b_2_V_22, i32* %x_V5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="304" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:79  store i32 %p_b_2_V_23, i32* %p_b_2_V_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="305" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:80  store i32 %p_b_2_V_18, i32* %p_b_2_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="306" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:81  store i32 %p_b_2_V_19, i32* %p_b_1_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="307" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:82  store i32 %p_b_2_V_20, i32* %p_b_2_V_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="308" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:83  br label %.preheader139

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="309" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0">
<![CDATA[
.preheader140.loopexit:0  br label %.preheader140

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="310" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit:0  %x_1_V_write_assign = phi i32 [ %x_1_V_read_1, %0 ], [ %x_V5_load, %.preheader140 ]

]]></Node>
<StgValue><ssdm name="x_1_V_write_assign"/></StgValue>
</operation>

<operation id="311" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit:1  %x_2_V_write_assign = phi i32 [ %x_2_V_read_1, %0 ], [ %x_V6_load, %.preheader140 ]

]]></Node>
<StgValue><ssdm name="x_2_V_write_assign"/></StgValue>
</operation>

<operation id="312" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit:2  %x_0_V_write_assign = phi i32 [ %x_0_V_read_1, %0 ], [ %p_b_2_V_13, %.preheader140 ]

]]></Node>
<StgValue><ssdm name="x_0_V_write_assign"/></StgValue>
</operation>

<operation id="313" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.loopexit:3  %p_s = phi i1 [ false, %0 ], [ true, %.preheader140 ]

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="314" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="97" op_0_bw="97" op_1_bw="1">
<![CDATA[
.loopexit:4  %mrv = insertvalue { i1, i32, i32, i32 } undef, i1 %p_s, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="315" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="97" op_0_bw="97" op_1_bw="32">
<![CDATA[
.loopexit:5  %mrv_1 = insertvalue { i1, i32, i32, i32 } %mrv, i32 %x_0_V_write_assign, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="316" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="97" op_0_bw="97" op_1_bw="32">
<![CDATA[
.loopexit:6  %mrv_2 = insertvalue { i1, i32, i32, i32 } %mrv_1, i32 %x_1_V_write_assign, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="317" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="97" op_0_bw="97" op_1_bw="32">
<![CDATA[
.loopexit:7  %mrv_3 = insertvalue { i1, i32, i32, i32 } %mrv_2, i32 %x_2_V_write_assign, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="318" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="97">
<![CDATA[
.loopexit:8  ret { i1, i32, i32, i32 } %mrv_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
