DMA_COMPLETE,VAR_0
DMA_CTRL_ACK,VAR_1
DMA_MEM_TO_DEV,VAR_2
DMA_PREP_INTERRUPT,VAR_3
EINPROGRESS,VAR_4
ENOMEM,VAR_5
ETIMEDOUT,VAR_6
HASH_CR,VAR_7
HASH_CR_DMAE,VAR_8
HASH_CR_MDMAT,VAR_9
HASH_FLAGS_DMA_ACTIVE,VAR_10
HASH_FLAGS_FINAL,VAR_11
dev_err,FUNC_0
dma_async_is_tx_complete,FUNC_1
dma_async_issue_pending,FUNC_2
dma_submit_error,FUNC_3
dmaengine_prep_slave_sg,FUNC_4
dmaengine_submit,FUNC_5
dmaengine_terminate_all,FUNC_6
msecs_to_jiffies,FUNC_7
reinit_completion,FUNC_8
stm32_hash_dma_callback,VAR_12
stm32_hash_read,FUNC_9
stm32_hash_set_nblw,FUNC_10
stm32_hash_write,FUNC_11
wait_for_completion_timeout,FUNC_12
stm32_hash_xmit_dma,FUNC_13
hdev,VAR_13
sg,VAR_14
length,VAR_15
mdma,VAR_16
in_desc,VAR_17
cookie,VAR_18
reg,VAR_19
err,VAR_20
