
<html><head><title>Import Tools in the Virtuoso Design Environment</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="rgirdhar" />
<meta name="CreateDate" content="2020-09-19" />
<meta name="CreateTime" content="1600543787" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes how to use the Virtuoso import tools." />
<meta name="DocTitle" content="Virtuoso Import Tools User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Import Tools in the Virtuoso Design Environment" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-3.2.1" />
<meta name="Keyword" content="virtuosoImportTools" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2020-09-19" />
<meta name="ModifiedTime" content="1600543787" />
<meta name="NextFile" content="cdsTextTo5x.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design,Custom IC Design" />
<meta name="PrevFile" content="preface.html" />
<meta name="c_product" content="Virtuoso Analog Design Environment,Virtuoso Schematic Editor" />
<meta name="Product" content="Virtuoso Analog Design Environment,Virtuoso Schematic Editor" />
<meta name="ProductFamily" content="Virtuoso Analog Design Environment,Virtuoso Schematic Editor" />
<meta name="ProductVersion" content="ICADVM20.1" />
<meta name="RightsManagement" content="Copyright 2012-2020 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso Import Tools User Guide -- Import Tools in the Virtuoso Design Environment" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="ICADVM20.1" />
<meta name="SpaceKey" content="virtuosoImportToolsICADVM201" />
<meta name="webflare-version" content="2.0" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" /></head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="virtuosoImportToolsTOC.html">Contents</a></li><li><a class="prev" href="preface.html" title="Preface">Preface</a></li><li style="float: right;"><a class="viewPrint" href="virtuosoImportTools.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="cdsTextTo5x.html" title="Importing Design Data by Using cdsTextTo5x">Importing Design Data by Using ...</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso Import Tools User Guide<br />Product Version ICADVM20.1, October 2020</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<h1>1
<a id="pgfId-1092279"></a></h1>
<h1>
<a id="pgfId-1092280"></a><hr />
<a id="13087"></a>Import Tools in the Virtuoso Design Environment<hr />
</h1>

<p>
<a id="pgfId-1106249"></a>Import tools in the Virtuoso Design Environment let you import analog, digital, and mixed-signal netlists into the Virtuoso Design Environment. Importing a file includes converting the information it contains to a syntax that Virtuoso can understand. </p>
<p>
<a id="pgfId-1106416"></a>Import tools can be classified on the basis of the language used to describe the design information:</p>
<ul><li>
<a id="pgfId-1106520"></a>Analog import tools &#8211; spiceIn, Virtuoso Text Editor, cdsTextTo5x<br />
<a id="pgfId-1106783"></a>Used for designs written in languages such as SPICE, HSPICE, PSPICE, SPECTRE, and CDL</li><li>
<a id="pgfId-1106907"></a>Digital import tools &#8211; Verilog In, VHDL In, Virtuoso Text Editor, cdsTextTo5x <br />
<a id="pgfId-1106908"></a>Used for designs written in languages such as Verilog, SystemVerilog, and VHDL. Here, Verilog In and VHDL In are language dependent. </li><li>
<a id="pgfId-1112762"></a>Mixed-Signal import tools &#8211; Text Editor, cdsTextTo5x<br />
<a id="pgfId-1112763"></a>Used for designs written in languages such as Verilog AMS and VHDL AMS.</li></ul>











<p>
<a id="pgfId-1107144"></a>All import tools generate the following elements: </p>
<ul><li>
<a id="pgfId-1108623"></a>The 5x library structure &#8211; The library, cell, and view structure is generated to import the netlist file of the design, for example <code>verilog.v</code>, into the Virtuoso Design Environment environment without the need to launch Virtuoso.</li><li>
<a id="pgfId-1108629"></a>A symbol view of the specified cell &#8211; The symbol representation of the cell interface can then be instantiated as a place master in a schematic.</li><li>
<a id="pgfId-1108635"></a>A shadow database of netlist files &#8211; These tools save OpenAccess connectivity information in the <code>netlist.oa</code> file. Shadow-based netlisters need the <code>netlist.oa</code> file to ensure that the same connectivity information exists in the place master and the switch master.</li><li>
<a id="pgfId-1108641"></a>A schematic view &#8211; These tools generate a schematic view of the design. <br /><div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1109010"></a>cdsTextTo5x does not support creation of schematic views. </div></li><li>
<a id="pgfId-1112841"></a>A blackbox of a cell &#8211; These tools optionally allow importing only the interface information of a design cell while ignoring the instance information. This improves the temporal performance when you import large designs. </li><li>
<a id="pgfId-1112877"></a>A single cell &#8211; These tools allow importing a specific cell or set of cells from a netlist file. This functionality eliminates the need to import the complete netlist. </li></ul>








<p>
<a id="pgfId-1106412"></a>The following illustration shows the import tools hierarchy with the Virtuoso import tools shown in green:</p>
<p>
<a id="pgfId-1114873"></a></p>

<div class="webflare-div-image">
<img width="676" height="434" src="images/overview-2.gif" /></div>

<p>
<a id="pgfId-1117358"></a>The import tools and the languages that they support are as follows: </p>
<ul><li>
<a id="pgfId-1108565"></a>Analog design files which are written using SPICE, PSPICE, SPECTRE, DSPF, or CDL are imported into the DFII environment by using the spiceIn, Text Editor, or cdsTextTo5x tools. </li><li>
<a id="pgfId-1108006"></a>Digital design files which are written using Verilog and VHDL, are imported using Verilog In and VHDL In, respectively, because these tools are language dependent. These files can also be imported using the Text Editor and cdsTextTo5x tools. </li><li>
<a id="pgfId-1115185"></a>Digital design files which are written using SystemVerilog and the mixed-signal design files written using Verilog AMS and VHDL AMS are imported using the Test Editor and cdsTextTo5x tools. </li></ul>


<p>
<a id="pgfId-1115486"></a>Most import tools generate schematics, symbols, and the OpenAccess database. The exception is cdsTextTo5x, which generates only symbols and the OpenAccess database. </p>
<p>
<a id="pgfId-1100604"></a>For more information, see:</p>
<ul><li>
<a id="pgfId-1116260"></a><em><a actuate="user" class="URL" href="../verinuser/verinuserTOC.html#firstpage" show="replace" xml:link="simple">Verilog In for Virtuoso Design Environment User Guide and Reference</a></em></li><li>
<a id="pgfId-1116304"></a><em><a actuate="user" class="URL" href="../vhdlinuser/vhdlinuserTOC.html#firstpage" show="replace" xml:link="simple">VHDL In for Virtuoso Design Environment User Guide and Reference</a></em></li><li>
<a id="pgfId-1116319"></a><em><a actuate="user" class="URL" href="../conn2schuser/conn2schuserTOC.html#firstpage" show="replace" xml:link="simple">Connectivity to Schematic User Guide</a></em></li><li>
<a id="pgfId-1116334"></a><em><a actuate="user" class="URL" href="../verinuser/verinuserTOC.html#firstpage" show="replace" xml:link="simple">HDL Import and Netlist-to-Schematic Conversion SKILL Reference</a></em></li><li>
<a id="pgfId-1116388"></a>Virtuoso Text Editor Us<em><a href="../verinuser/verinuserTOC.html#firstpage"></a></em>er Guide</li></ul>





<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="preface.html" id="prev" title="Preface">Preface</a></em></b><b><em><a href="cdsTextTo5x.html" id="nex" title="Importing Design Data by Using cdsTextTo5x">Importing Design Data by Using ...</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2020, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
</body></html>