--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

H:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1 -n 3
-fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc7k160t,ffg676,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10224 paths analyzed, 731 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.377ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_36 (SLICE_X47Y78.C5), 98 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_36 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.284ns (Levels of Logic = 7)
  Clock Path Skew:      -0.058ns (0.650 - 0.708)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO12 Trcko_DOA             2.080   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X50Y64.B1      net (fanout=1)        0.841   ram_data_out<12>
    SLICE_X50Y64.B       Tilo                  0.053   U1/MY_DR/MDRout_o1<14>
                                                       U4/Mmux_Cpu_data4bus41
    SLICE_X45Y60.C2      net (fanout=1)        0.740   Data_in<12>
    SLICE_X45Y60.CMUX    Tilo                  0.296   U1/MY_IR/IRout_o1<12>
                                                       U5/MUX1_DispData/Mmux_o_33
                                                       U5/MUX1_DispData/Mmux_o_2_f7_2
    SLICE_X46Y76.A1      net (fanout=13)       1.308   Disp_num<12>
    SLICE_X46Y76.A       Tilo                  0.053   U6/SM1/HTS4/MSEG/XLXN_26
                                                       U6/SM1/HTS4/MSEG/XLXI_6
    SLICE_X47Y75.B2      net (fanout=2)        0.558   U6/SM1/HTS4/MSEG/XLXN_26
    SLICE_X47Y75.B       Tilo                  0.053   U6/XLXN_390<34>
                                                       U6/SM1/HTS4/MSEG/XLXI_29
    SLICE_X47Y75.A4      net (fanout=1)        0.302   U6/SM1/HTS4/MSEG/XLXN_211
    SLICE_X47Y75.A       Tilo                  0.053   U6/XLXN_390<34>
                                                       U6/SM1/HTS4/MSEG/XLXI_50
    SLICE_X47Y78.D1      net (fanout=1)        0.682   U6/XLXN_390<36>
    SLICE_X47Y78.D       Tilo                  0.053   U6/M2/buffer<36>
                                                       U6/M2/mux9311
    SLICE_X47Y78.C5      net (fanout=1)        0.194   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<36>
    SLICE_X47Y78.CLK     Tas                   0.018   U6/M2/buffer<36>
                                                       U6/M2/buffer_36_rstpot
                                                       U6/M2/buffer_36
    -------------------------------------------------  ---------------------------
    Total                                      7.284ns (2.659ns logic, 4.625ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_36 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.051ns (Levels of Logic = 7)
  Clock Path Skew:      -0.058ns (0.650 - 0.708)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO15 Trcko_DOA             2.080   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X45Y62.A1      net (fanout=1)        1.032   ram_data_out<15>
    SLICE_X45Y62.A       Tilo                  0.053   U1/MY_DR/MDRout_o1<16>
                                                       U4/Mmux_Cpu_data4bus71
    SLICE_X42Y62.C6      net (fanout=1)        0.350   Data_in<15>
    SLICE_X42Y62.CMUX    Tilo                  0.290   U1/MY_IR/IRout_o1<15>
                                                       U5/MUX1_DispData/Mmux_o_36
                                                       U5/MUX1_DispData/Mmux_o_2_f7_5
    SLICE_X46Y76.A2      net (fanout=13)       1.280   Disp_num<15>
    SLICE_X46Y76.A       Tilo                  0.053   U6/SM1/HTS4/MSEG/XLXN_26
                                                       U6/SM1/HTS4/MSEG/XLXI_6
    SLICE_X47Y75.B2      net (fanout=2)        0.558   U6/SM1/HTS4/MSEG/XLXN_26
    SLICE_X47Y75.B       Tilo                  0.053   U6/XLXN_390<34>
                                                       U6/SM1/HTS4/MSEG/XLXI_29
    SLICE_X47Y75.A4      net (fanout=1)        0.302   U6/SM1/HTS4/MSEG/XLXN_211
    SLICE_X47Y75.A       Tilo                  0.053   U6/XLXN_390<34>
                                                       U6/SM1/HTS4/MSEG/XLXI_50
    SLICE_X47Y78.D1      net (fanout=1)        0.682   U6/XLXN_390<36>
    SLICE_X47Y78.D       Tilo                  0.053   U6/M2/buffer<36>
                                                       U6/M2/mux9311
    SLICE_X47Y78.C5      net (fanout=1)        0.194   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<36>
    SLICE_X47Y78.CLK     Tas                   0.018   U6/M2/buffer<36>
                                                       U6/M2/buffer_36_rstpot
                                                       U6/M2/buffer_36
    -------------------------------------------------  ---------------------------
    Total                                      7.051ns (2.653ns logic, 4.398ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_36 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.918ns (Levels of Logic = 7)
  Clock Path Skew:      -0.058ns (0.650 - 0.708)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO14 Trcko_DOA             2.080   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X50Y64.D1      net (fanout=1)        0.880   ram_data_out<14>
    SLICE_X50Y64.D       Tilo                  0.053   U1/MY_DR/MDRout_o1<14>
                                                       U4/Mmux_Cpu_data4bus61
    SLICE_X45Y61.C4      net (fanout=1)        0.699   Data_in<14>
    SLICE_X45Y61.CMUX    Tilo                  0.296   U1/MY_IR/IRout_o1<26>
                                                       U5/MUX1_DispData/Mmux_o_35
                                                       U5/MUX1_DispData/Mmux_o_2_f7_4
    SLICE_X46Y76.A5      net (fanout=13)       0.944   Disp_num<14>
    SLICE_X46Y76.A       Tilo                  0.053   U6/SM1/HTS4/MSEG/XLXN_26
                                                       U6/SM1/HTS4/MSEG/XLXI_6
    SLICE_X47Y75.B2      net (fanout=2)        0.558   U6/SM1/HTS4/MSEG/XLXN_26
    SLICE_X47Y75.B       Tilo                  0.053   U6/XLXN_390<34>
                                                       U6/SM1/HTS4/MSEG/XLXI_29
    SLICE_X47Y75.A4      net (fanout=1)        0.302   U6/SM1/HTS4/MSEG/XLXN_211
    SLICE_X47Y75.A       Tilo                  0.053   U6/XLXN_390<34>
                                                       U6/SM1/HTS4/MSEG/XLXI_50
    SLICE_X47Y78.D1      net (fanout=1)        0.682   U6/XLXN_390<36>
    SLICE_X47Y78.D       Tilo                  0.053   U6/M2/buffer<36>
                                                       U6/M2/mux9311
    SLICE_X47Y78.C5      net (fanout=1)        0.194   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<36>
    SLICE_X47Y78.CLK     Tas                   0.018   U6/M2/buffer<36>
                                                       U6/M2/buffer_36_rstpot
                                                       U6/M2/buffer_36
    -------------------------------------------------  ---------------------------
    Total                                      6.918ns (2.659ns logic, 4.259ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_47 (SLICE_X48Y84.A4), 127 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_47 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.964ns (Levels of Logic = 6)
  Clock Path Skew:      -0.057ns (0.651 - 0.708)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO10 Trcko_DOA             2.080   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y65.D4      net (fanout=1)        0.622   ram_data_out<10>
    SLICE_X47Y65.D       Tilo                  0.053   U1/MY_DR/MDRout_o1<10>
                                                       U4/Mmux_Cpu_data4bus21
    SLICE_X44Y64.C5      net (fanout=1)        0.336   Data_in<10>
    SLICE_X44Y64.CMUX    Tilo                  0.290   U1/MY_IR/IRout_o1<10>
                                                       U5/MUX1_DispData/Mmux_o_31
                                                       U5/MUX1_DispData/Mmux_o_2_f7_0
    SLICE_X49Y81.A6      net (fanout=13)       1.856   Disp_num<10>
    SLICE_X49Y81.A       Tilo                  0.053   U6/XLXN_390<41>
                                                       U6/SM1/HTS5/MSEG/XLXI_6
    SLICE_X49Y80.B2      net (fanout=2)        0.561   U6/SM1/HTS5/MSEG/XLXN_26
    SLICE_X49Y80.B       Tilo                  0.053   U6/XLXN_390<47>
                                                       U6/SM1/HTS5/MSEG/XLXI_47
    SLICE_X48Y84.B2      net (fanout=1)        0.680   U6/XLXN_390<47>
    SLICE_X48Y84.B       Tilo                  0.053   U6/M2/buffer<48>
                                                       U6/M2/mux10511
    SLICE_X48Y84.A4      net (fanout=1)        0.309   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<47>
    SLICE_X48Y84.CLK     Tas                   0.018   U6/M2/buffer<48>
                                                       U6/M2/buffer_47_rstpot
                                                       U6/M2/buffer_47
    -------------------------------------------------  ---------------------------
    Total                                      6.964ns (2.600ns logic, 4.364ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_47 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.847ns (Levels of Logic = 6)
  Clock Path Skew:      -0.057ns (0.651 - 0.708)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO11 Trcko_DOA             2.080   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X50Y64.A2      net (fanout=1)        0.852   ram_data_out<11>
    SLICE_X50Y64.A       Tilo                  0.053   U1/MY_DR/MDRout_o1<14>
                                                       U4/Mmux_Cpu_data4bus31
    SLICE_X46Y65.C1      net (fanout=1)        0.715   Data_in<11>
    SLICE_X46Y65.CMUX    Tilo                  0.290   U1/MY_IR/IRout_o1<11>
                                                       U5/MUX1_DispData/Mmux_o_32
                                                       U5/MUX1_DispData/Mmux_o_2_f7_1
    SLICE_X49Y81.A1      net (fanout=13)       1.130   Disp_num<11>
    SLICE_X49Y81.A       Tilo                  0.053   U6/XLXN_390<41>
                                                       U6/SM1/HTS5/MSEG/XLXI_6
    SLICE_X49Y80.B2      net (fanout=2)        0.561   U6/SM1/HTS5/MSEG/XLXN_26
    SLICE_X49Y80.B       Tilo                  0.053   U6/XLXN_390<47>
                                                       U6/SM1/HTS5/MSEG/XLXI_47
    SLICE_X48Y84.B2      net (fanout=1)        0.680   U6/XLXN_390<47>
    SLICE_X48Y84.B       Tilo                  0.053   U6/M2/buffer<48>
                                                       U6/M2/mux10511
    SLICE_X48Y84.A4      net (fanout=1)        0.309   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<47>
    SLICE_X48Y84.CLK     Tas                   0.018   U6/M2/buffer<48>
                                                       U6/M2/buffer_47_rstpot
                                                       U6/M2/buffer_47
    -------------------------------------------------  ---------------------------
    Total                                      6.847ns (2.600ns logic, 4.247ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_47 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.715ns (Levels of Logic = 6)
  Clock Path Skew:      -0.057ns (0.651 - 0.708)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO10 Trcko_DOA             2.080   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y65.D4      net (fanout=1)        0.622   ram_data_out<10>
    SLICE_X47Y65.D       Tilo                  0.053   U1/MY_DR/MDRout_o1<10>
                                                       U4/Mmux_Cpu_data4bus21
    SLICE_X44Y64.C5      net (fanout=1)        0.336   Data_in<10>
    SLICE_X44Y64.CMUX    Tilo                  0.290   U1/MY_IR/IRout_o1<10>
                                                       U5/MUX1_DispData/Mmux_o_31
                                                       U5/MUX1_DispData/Mmux_o_2_f7_0
    SLICE_X50Y80.A4      net (fanout=13)       1.752   Disp_num<10>
    SLICE_X50Y80.A       Tilo                  0.053   U6/SM1/HTS5/MSEG/XLXN_28
                                                       U6/SM1/HTS5/MSEG/XLXI_8
    SLICE_X49Y80.B4      net (fanout=1)        0.416   U6/SM1/HTS5/MSEG/XLXN_28
    SLICE_X49Y80.B       Tilo                  0.053   U6/XLXN_390<47>
                                                       U6/SM1/HTS5/MSEG/XLXI_47
    SLICE_X48Y84.B2      net (fanout=1)        0.680   U6/XLXN_390<47>
    SLICE_X48Y84.B       Tilo                  0.053   U6/M2/buffer<48>
                                                       U6/M2/mux10511
    SLICE_X48Y84.A4      net (fanout=1)        0.309   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<47>
    SLICE_X48Y84.CLK     Tas                   0.018   U6/M2/buffer<48>
                                                       U6/M2/buffer_47_rstpot
                                                       U6/M2/buffer_47
    -------------------------------------------------  ---------------------------
    Total                                      6.715ns (2.600ns logic, 4.115ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_39 (SLICE_X46Y81.A4), 127 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_39 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.921ns (Levels of Logic = 6)
  Clock Path Skew:      -0.055ns (0.653 - 0.708)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO12 Trcko_DOA             2.080   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X50Y64.B1      net (fanout=1)        0.841   ram_data_out<12>
    SLICE_X50Y64.B       Tilo                  0.053   U1/MY_DR/MDRout_o1<14>
                                                       U4/Mmux_Cpu_data4bus41
    SLICE_X45Y60.C2      net (fanout=1)        0.740   Data_in<12>
    SLICE_X45Y60.CMUX    Tilo                  0.296   U1/MY_IR/IRout_o1<12>
                                                       U5/MUX1_DispData/Mmux_o_33
                                                       U5/MUX1_DispData/Mmux_o_2_f7_2
    SLICE_X46Y76.A1      net (fanout=13)       1.308   Disp_num<12>
    SLICE_X46Y76.A       Tilo                  0.053   U6/SM1/HTS4/MSEG/XLXN_26
                                                       U6/SM1/HTS4/MSEG/XLXI_6
    SLICE_X46Y75.B4      net (fanout=2)        0.428   U6/SM1/HTS4/MSEG/XLXN_26
    SLICE_X46Y75.B       Tilo                  0.053   U6/XLXN_390<39>
                                                       U6/SM1/HTS4/MSEG/XLXI_47
    SLICE_X46Y81.B1      net (fanout=1)        0.715   U6/XLXN_390<39>
    SLICE_X46Y81.B       Tilo                  0.053   U6/M2/buffer<40>
                                                       U6/M2/mux9611
    SLICE_X46Y81.A4      net (fanout=1)        0.319   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<39>
    SLICE_X46Y81.CLK     Tas                  -0.018   U6/M2/buffer<40>
                                                       U6/M2/buffer_39_rstpot
                                                       U6/M2/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      6.921ns (2.570ns logic, 4.351ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_39 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.756ns (Levels of Logic = 6)
  Clock Path Skew:      -0.055ns (0.653 - 0.708)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO14 Trcko_DOA             2.080   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X50Y64.D1      net (fanout=1)        0.880   ram_data_out<14>
    SLICE_X50Y64.D       Tilo                  0.053   U1/MY_DR/MDRout_o1<14>
                                                       U4/Mmux_Cpu_data4bus61
    SLICE_X45Y61.C4      net (fanout=1)        0.699   Data_in<14>
    SLICE_X45Y61.CMUX    Tilo                  0.296   U1/MY_IR/IRout_o1<26>
                                                       U5/MUX1_DispData/Mmux_o_35
                                                       U5/MUX1_DispData/Mmux_o_2_f7_4
    SLICE_X47Y75.C1      net (fanout=13)       1.091   Disp_num<14>
    SLICE_X47Y75.C       Tilo                  0.053   U6/XLXN_390<34>
                                                       U6/SM1/HTS4/MSEG/XLXI_7
    SLICE_X46Y75.B3      net (fanout=2)        0.482   U6/SM1/HTS4/MSEG/XLXN_27
    SLICE_X46Y75.B       Tilo                  0.053   U6/XLXN_390<39>
                                                       U6/SM1/HTS4/MSEG/XLXI_47
    SLICE_X46Y81.B1      net (fanout=1)        0.715   U6/XLXN_390<39>
    SLICE_X46Y81.B       Tilo                  0.053   U6/M2/buffer<40>
                                                       U6/M2/mux9611
    SLICE_X46Y81.A4      net (fanout=1)        0.319   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<39>
    SLICE_X46Y81.CLK     Tas                  -0.018   U6/M2/buffer<40>
                                                       U6/M2/buffer_39_rstpot
                                                       U6/M2/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      6.756ns (2.570ns logic, 4.186ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_39 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.688ns (Levels of Logic = 6)
  Clock Path Skew:      -0.055ns (0.653 - 0.708)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO15 Trcko_DOA             2.080   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X45Y62.A1      net (fanout=1)        1.032   ram_data_out<15>
    SLICE_X45Y62.A       Tilo                  0.053   U1/MY_DR/MDRout_o1<16>
                                                       U4/Mmux_Cpu_data4bus71
    SLICE_X42Y62.C6      net (fanout=1)        0.350   Data_in<15>
    SLICE_X42Y62.CMUX    Tilo                  0.290   U1/MY_IR/IRout_o1<15>
                                                       U5/MUX1_DispData/Mmux_o_36
                                                       U5/MUX1_DispData/Mmux_o_2_f7_5
    SLICE_X46Y76.A2      net (fanout=13)       1.280   Disp_num<15>
    SLICE_X46Y76.A       Tilo                  0.053   U6/SM1/HTS4/MSEG/XLXN_26
                                                       U6/SM1/HTS4/MSEG/XLXI_6
    SLICE_X46Y75.B4      net (fanout=2)        0.428   U6/SM1/HTS4/MSEG/XLXN_26
    SLICE_X46Y75.B       Tilo                  0.053   U6/XLXN_390<39>
                                                       U6/SM1/HTS4/MSEG/XLXI_47
    SLICE_X46Y81.B1      net (fanout=1)        0.715   U6/XLXN_390<39>
    SLICE_X46Y81.B       Tilo                  0.053   U6/M2/buffer<40>
                                                       U6/M2/mux9611
    SLICE_X46Y81.A4      net (fanout=1)        0.319   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<39>
    SLICE_X46Y81.CLK     Tas                  -0.018   U6/M2/buffer<40>
                                                       U6/M2/buffer_39_rstpot
                                                       U6/M2/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      6.688ns (2.564ns logic, 4.124ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/M2/state_FSM_FFd1 (SLICE_X23Y82.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.174ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/shift_count_5 (FF)
  Destination:          U6/M2/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.204ns (Levels of Logic = 1)
  Clock Path Skew:      0.030ns (0.350 - 0.320)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/shift_count_5 to U6/M2/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y81.CQ      Tcko                  0.100   U6/M2/shift_count<5>
                                                       U6/M2/shift_count_5
    SLICE_X23Y82.A6      net (fanout=4)        0.136   U6/M2/shift_count<5>
    SLICE_X23Y82.CLK     Tah         (-Th)     0.032   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd1-In11
                                                       U6/M2/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.204ns (0.068ns logic, 0.136ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/shift_count_2 (SLICE_X21Y81.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.191ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/shift_count_1 (FF)
  Destination:          U6/M2/shift_count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.221ns (Levels of Logic = 1)
  Clock Path Skew:      0.030ns (0.350 - 0.320)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/shift_count_1 to U6/M2/shift_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y81.DQ      Tcko                  0.118   U6/M2/shift_count<1>
                                                       U6/M2/shift_count_1
    SLICE_X21Y81.A6      net (fanout=5)        0.135   U6/M2/shift_count<1>
    SLICE_X21Y81.CLK     Tah         (-Th)     0.032   U6/M2/shift_count<5>
                                                       U6/M2/shift_count_2_rstpot
                                                       U6/M2/shift_count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.221ns (0.086ns logic, 0.135ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/shift_count_3 (SLICE_X21Y81.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.195ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/shift_count_3 (FF)
  Destination:          U6/M2/shift_count_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.195ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/shift_count_3 to U6/M2/shift_count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y81.BQ      Tcko                  0.100   U6/M2/shift_count<5>
                                                       U6/M2/shift_count_3
    SLICE_X21Y81.B6      net (fanout=5)        0.127   U6/M2/shift_count<3>
    SLICE_X21Y81.CLK     Tah         (-Th)     0.032   U6/M2/shift_count<5>
                                                       U6/M2/shift_count_3_rstpot
                                                       U6/M2/shift_count_3
    -------------------------------------------------  ---------------------------
    Total                                      0.195ns (0.068ns logic, 0.127ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X2Y13.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X2Y13.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y13.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    7.377|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10224 paths, 0 nets, and 2174 connections

Design statistics:
   Minimum period:   7.377ns{1}   (Maximum frequency: 135.556MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr 23 19:17:26 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5104 MB



