[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 50000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2577442 heartbeat IPC: 3.88 cumulative IPC: 3.88 (Simulation time: 00 hr 04 min 15 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5128766 heartbeat IPC: 3.92 cumulative IPC: 3.9 (Simulation time: 00 hr 08 min 27 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 7679113 heartbeat IPC: 3.921 cumulative IPC: 3.907 (Simulation time: 00 hr 12 min 26 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 10187484 heartbeat IPC: 3.987 cumulative IPC: 3.926 (Simulation time: 00 hr 16 min 24 sec)
Warmup finished CPU 0 instructions: 50000001 cycles: 12690904 cumulative IPC: 3.94 (Simulation time: 00 hr 20 min 29 sec)
Warmup complete CPU 0 instructions: 50000001 cycles: 12690904 cumulative IPC: 3.94 (Simulation time: 00 hr 20 min 29 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 12690906 heartbeat IPC: 3.995 cumulative IPC: 5 (Simulation time: 00 hr 20 min 29 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 17381207 heartbeat IPC: 2.132 cumulative IPC: 2.132 (Simulation time: 00 hr 26 min 20 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 22425461 heartbeat IPC: 1.982 cumulative IPC: 2.055 (Simulation time: 00 hr 32 min 40 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 27495418 heartbeat IPC: 1.972 cumulative IPC: 2.026 (Simulation time: 00 hr 38 min 53 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 32609742 heartbeat IPC: 1.955 cumulative IPC: 2.008 (Simulation time: 00 hr 45 min 05 sec)
Heartbeat CPU 0 instructions: 100000014 cycles: 37713006 heartbeat IPC: 1.96 cumulative IPC: 1.998 (Simulation time: 00 hr 51 min 25 sec)
Heartbeat CPU 0 instructions: 110000017 cycles: 42820014 heartbeat IPC: 1.958 cumulative IPC: 1.991 (Simulation time: 00 hr 57 min 23 sec)
Heartbeat CPU 0 instructions: 120000019 cycles: 47937964 heartbeat IPC: 1.954 cumulative IPC: 1.986 (Simulation time: 01 hr 03 min 21 sec)
Heartbeat CPU 0 instructions: 130000023 cycles: 53042253 heartbeat IPC: 1.959 cumulative IPC: 1.983 (Simulation time: 01 hr 09 min 27 sec)
Heartbeat CPU 0 instructions: 140000026 cycles: 58159489 heartbeat IPC: 1.954 cumulative IPC: 1.979 (Simulation time: 01 hr 15 min 39 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 50576274 cumulative IPC: 1.977 (Simulation time: 01 hr 21 min 02 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 50576274 cumulative IPC: 1.977 (Simulation time: 01 hr 21 min 02 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ./traces/456.hmmer-88B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.977 instructions: 100000004 cycles: 50576274
CPU 0 Branch Prediction Accuracy: 99.39% MPKI: 0.27 Average ROB Occupancy at Mispredict: 106.7
Branch type MPKI
BRANCH_DIRECT_JUMP: 4e-05
BRANCH_INDIRECT: 0.00048
BRANCH_CONDITIONAL: 0.2694
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 6e-05
BRANCH_RETURN: 2e-05

cpu0->cpu0_STLB TOTAL        ACCESS:       6795 HIT:       6790 MISS:          5 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:       6795 HIT:       6790 MISS:          5 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 665.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     670492 HIT:     338794 MISS:     331698 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     137310 HIT:      72418 MISS:      64892 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     266226 HIT:        159 MISS:     266067 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     266946 HIT:     266217 MISS:        729 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:         10 HIT:          0 MISS:         10 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 63.4 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   19916119 HIT:   19916111 MISS:          8 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   19916119 HIT:   19916111 MISS:          8 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 207 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   44729681 HIT:   42381886 MISS:    2347795 MSHR_MERGE:    1944255
cpu0->cpu0_L1D LOAD         ACCESS:   31898558 HIT:   31750554 MISS:     148004 MSHR_MERGE:      10701
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12831113 HIT:   10631332 MISS:    2199781 MSHR_MERGE:    1933554
cpu0->cpu0_L1D TRANSLATION  ACCESS:         10 HIT:          0 MISS:         10 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 60.94 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   18540293 HIT:   18540293 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:   18540293 HIT:   18540293 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   42653721 HIT:   42642306 MISS:      11415 MSHR_MERGE:       4620
cpu0->cpu0_DTLB LOAD         ACCESS:   42653721 HIT:   42642306 MISS:      11415 MSHR_MERGE:       4620
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.5 cycles
cpu0->LLC TOTAL        ACCESS:     597633 HIT:     518326 MISS:      79307 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      64892 HIT:      63334 MISS:       1558 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     266067 HIT:     188330 MISS:      77737 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     266664 HIT:     266661 MISS:          3 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:         10 HIT:          1 MISS:          9 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 201.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         14
  ROW_BUFFER_MISS:      79290
  AVG DBUS CONGESTED CYCLE: 7.452
Channel 0 WQ ROW_BUFFER_HIT:       2803
  ROW_BUFFER_MISS:      75396
  FULL:          0
Channel 0 REFRESHES ISSUED:       4215
