Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Apr  9 18:53:02 2023
| Host         : LAPTOP-0QHGE09O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    256         
TIMING-18  Warning           Missing input or output delay  42          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (256)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (599)
5. checking no_input_delay (4)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (256)
--------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: debugger/capture_scan/TCK (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: debugger/config_scan/TCK (HIGH)

 There are 162 register/latch pins with no clock driven by root clock pin: debugger/data_scan/TCK (HIGH)

 There are 77 register/latch pins with no clock driven by root clock pin: debugger/info_scan/TCK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (599)
--------------------------------------------------
 There are 599 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.103        0.000                      0                 2017        0.060        0.000                      0                 2017        4.020        0.000                       0                   938  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.103        0.000                      0                 2017        0.060        0.000                      0                 2017        4.020        0.000                       0                   938  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (required time - arrival time)
  Source:                 man/FSM_onehot_M_phase_two_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.340ns  (logic 2.687ns (28.770%)  route 6.653ns (71.230%))
  Logic Levels:           13  (CARRY4=3 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.564     5.148    man/clk_IBUF_BUFG
    SLICE_X50Y34         FDRE                                         r  man/FSM_onehot_M_phase_two_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  man/FSM_onehot_M_phase_two_q_reg[9]/Q
                         net (fo=62, routed)          0.959     6.625    man/FSM_onehot_M_phase_two_q_reg_n_0_[9]
    SLICE_X50Y33         LUT5 (Prop_lut5_I0_O)        0.124     6.749 r  man/mem_reg_1_i_2/O
                         net (fo=19, routed)          0.689     7.438    man/regfile/mem_reg_1_0
    SLICE_X51Y34         LUT5 (Prop_lut5_I2_O)        0.124     7.562 r  man/regfile/M_reg_temp_q[6]_i_3/O
                         net (fo=2, routed)           0.590     8.151    man/regfile/M_reg_temp_q[6]_i_3_n_0
    SLICE_X51Y34         LUT5 (Prop_lut5_I4_O)        0.124     8.275 r  man/regfile/i__carry__0_i_2/O
                         net (fo=8, routed)           0.609     8.884    man/regfile/M_man_debug__[102]
    SLICE_X49Y35         LUT6 (Prop_lut6_I0_O)        0.124     9.008 r  man/regfile/s0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.008    man/alu16/add/M_reg_current_position_q_reg[7]_0[2]
    SLICE_X49Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.406 r  man/alu16/add/s0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.406    man/alu16/add/s0_carry__0_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.520 r  man/alu16/add/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.520    man/alu16/add/s0_carry__1_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.759 r  man/alu16/add/s0_carry__2/O[2]
                         net (fo=1, routed)           0.553    10.312    man/regfile/M_reg_current_position_q_reg[14]_0[11]
    SLICE_X49Y40         LUT6 (Prop_lut6_I1_O)        0.302    10.614 r  man/regfile/M_reg_temp_q[14]_i_1/O
                         net (fo=10, routed)          0.471    11.085    debugger/ram/D[102]
    SLICE_X49Y40         LUT6 (Prop_lut6_I1_O)        0.124    11.209 f  debugger/ram/mem_reg_0_i_136/O
                         net (fo=2, routed)           0.312    11.521    debugger/ram/M_data_old_q_reg[106]
    SLICE_X48Y39         LUT4 (Prop_lut4_I3_O)        0.124    11.645 f  debugger/ram/mem_reg_0_i_51/O
                         net (fo=1, routed)           0.442    12.087    debugger/ram/mem_reg_0_i_51_n_0
    SLICE_X48Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.211 f  debugger/ram/mem_reg_0_i_28/O
                         net (fo=1, routed)           0.655    12.866    debugger/ram/mem_reg_0_i_28_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I1_O)        0.124    12.990 f  debugger/ram/mem_reg_0_i_19/O
                         net (fo=2, routed)           0.569    13.559    debugger/force_sync/mem_reg_0_1
    SLICE_X48Y40         LUT6 (Prop_lut6_I1_O)        0.124    13.683 r  debugger/force_sync/mem_reg_0_i_10/O
                         net (fo=16, routed)          0.805    14.488    debugger/ram/write_en
    RAMB36_X1Y9          RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.494    14.898    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y9          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    14.591    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -14.488    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (required time - arrival time)
  Source:                 man/FSM_onehot_M_phase_two_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.340ns  (logic 2.687ns (28.770%)  route 6.653ns (71.230%))
  Logic Levels:           13  (CARRY4=3 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.564     5.148    man/clk_IBUF_BUFG
    SLICE_X50Y34         FDRE                                         r  man/FSM_onehot_M_phase_two_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  man/FSM_onehot_M_phase_two_q_reg[9]/Q
                         net (fo=62, routed)          0.959     6.625    man/FSM_onehot_M_phase_two_q_reg_n_0_[9]
    SLICE_X50Y33         LUT5 (Prop_lut5_I0_O)        0.124     6.749 r  man/mem_reg_1_i_2/O
                         net (fo=19, routed)          0.689     7.438    man/regfile/mem_reg_1_0
    SLICE_X51Y34         LUT5 (Prop_lut5_I2_O)        0.124     7.562 r  man/regfile/M_reg_temp_q[6]_i_3/O
                         net (fo=2, routed)           0.590     8.151    man/regfile/M_reg_temp_q[6]_i_3_n_0
    SLICE_X51Y34         LUT5 (Prop_lut5_I4_O)        0.124     8.275 r  man/regfile/i__carry__0_i_2/O
                         net (fo=8, routed)           0.609     8.884    man/regfile/M_man_debug__[102]
    SLICE_X49Y35         LUT6 (Prop_lut6_I0_O)        0.124     9.008 r  man/regfile/s0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.008    man/alu16/add/M_reg_current_position_q_reg[7]_0[2]
    SLICE_X49Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.406 r  man/alu16/add/s0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.406    man/alu16/add/s0_carry__0_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.520 r  man/alu16/add/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.520    man/alu16/add/s0_carry__1_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.759 r  man/alu16/add/s0_carry__2/O[2]
                         net (fo=1, routed)           0.553    10.312    man/regfile/M_reg_current_position_q_reg[14]_0[11]
    SLICE_X49Y40         LUT6 (Prop_lut6_I1_O)        0.302    10.614 r  man/regfile/M_reg_temp_q[14]_i_1/O
                         net (fo=10, routed)          0.471    11.085    debugger/ram/D[102]
    SLICE_X49Y40         LUT6 (Prop_lut6_I1_O)        0.124    11.209 f  debugger/ram/mem_reg_0_i_136/O
                         net (fo=2, routed)           0.312    11.521    debugger/ram/M_data_old_q_reg[106]
    SLICE_X48Y39         LUT4 (Prop_lut4_I3_O)        0.124    11.645 f  debugger/ram/mem_reg_0_i_51/O
                         net (fo=1, routed)           0.442    12.087    debugger/ram/mem_reg_0_i_51_n_0
    SLICE_X48Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.211 f  debugger/ram/mem_reg_0_i_28/O
                         net (fo=1, routed)           0.655    12.866    debugger/ram/mem_reg_0_i_28_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I1_O)        0.124    12.990 f  debugger/ram/mem_reg_0_i_19/O
                         net (fo=2, routed)           0.569    13.559    debugger/force_sync/mem_reg_0_1
    SLICE_X48Y40         LUT6 (Prop_lut6_I1_O)        0.124    13.683 r  debugger/force_sync/mem_reg_0_i_10/O
                         net (fo=16, routed)          0.805    14.488    debugger/ram/write_en
    RAMB36_X1Y9          RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.494    14.898    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y9          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    14.591    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -14.488    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (required time - arrival time)
  Source:                 man/FSM_onehot_M_phase_two_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.340ns  (logic 2.687ns (28.770%)  route 6.653ns (71.230%))
  Logic Levels:           13  (CARRY4=3 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.564     5.148    man/clk_IBUF_BUFG
    SLICE_X50Y34         FDRE                                         r  man/FSM_onehot_M_phase_two_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  man/FSM_onehot_M_phase_two_q_reg[9]/Q
                         net (fo=62, routed)          0.959     6.625    man/FSM_onehot_M_phase_two_q_reg_n_0_[9]
    SLICE_X50Y33         LUT5 (Prop_lut5_I0_O)        0.124     6.749 r  man/mem_reg_1_i_2/O
                         net (fo=19, routed)          0.689     7.438    man/regfile/mem_reg_1_0
    SLICE_X51Y34         LUT5 (Prop_lut5_I2_O)        0.124     7.562 r  man/regfile/M_reg_temp_q[6]_i_3/O
                         net (fo=2, routed)           0.590     8.151    man/regfile/M_reg_temp_q[6]_i_3_n_0
    SLICE_X51Y34         LUT5 (Prop_lut5_I4_O)        0.124     8.275 r  man/regfile/i__carry__0_i_2/O
                         net (fo=8, routed)           0.609     8.884    man/regfile/M_man_debug__[102]
    SLICE_X49Y35         LUT6 (Prop_lut6_I0_O)        0.124     9.008 r  man/regfile/s0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.008    man/alu16/add/M_reg_current_position_q_reg[7]_0[2]
    SLICE_X49Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.406 r  man/alu16/add/s0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.406    man/alu16/add/s0_carry__0_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.520 r  man/alu16/add/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.520    man/alu16/add/s0_carry__1_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.759 r  man/alu16/add/s0_carry__2/O[2]
                         net (fo=1, routed)           0.553    10.312    man/regfile/M_reg_current_position_q_reg[14]_0[11]
    SLICE_X49Y40         LUT6 (Prop_lut6_I1_O)        0.302    10.614 r  man/regfile/M_reg_temp_q[14]_i_1/O
                         net (fo=10, routed)          0.471    11.085    debugger/ram/D[102]
    SLICE_X49Y40         LUT6 (Prop_lut6_I1_O)        0.124    11.209 f  debugger/ram/mem_reg_0_i_136/O
                         net (fo=2, routed)           0.312    11.521    debugger/ram/M_data_old_q_reg[106]
    SLICE_X48Y39         LUT4 (Prop_lut4_I3_O)        0.124    11.645 f  debugger/ram/mem_reg_0_i_51/O
                         net (fo=1, routed)           0.442    12.087    debugger/ram/mem_reg_0_i_51_n_0
    SLICE_X48Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.211 f  debugger/ram/mem_reg_0_i_28/O
                         net (fo=1, routed)           0.655    12.866    debugger/ram/mem_reg_0_i_28_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I1_O)        0.124    12.990 f  debugger/ram/mem_reg_0_i_19/O
                         net (fo=2, routed)           0.569    13.559    debugger/force_sync/mem_reg_0_1
    SLICE_X48Y40         LUT6 (Prop_lut6_I1_O)        0.124    13.683 r  debugger/force_sync/mem_reg_0_i_10/O
                         net (fo=16, routed)          0.805    14.488    debugger/ram/write_en
    RAMB36_X1Y9          RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.494    14.898    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y9          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[4])
                                                     -0.532    14.591    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -14.488    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (required time - arrival time)
  Source:                 man/FSM_onehot_M_phase_two_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.340ns  (logic 2.687ns (28.770%)  route 6.653ns (71.230%))
  Logic Levels:           13  (CARRY4=3 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.564     5.148    man/clk_IBUF_BUFG
    SLICE_X50Y34         FDRE                                         r  man/FSM_onehot_M_phase_two_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  man/FSM_onehot_M_phase_two_q_reg[9]/Q
                         net (fo=62, routed)          0.959     6.625    man/FSM_onehot_M_phase_two_q_reg_n_0_[9]
    SLICE_X50Y33         LUT5 (Prop_lut5_I0_O)        0.124     6.749 r  man/mem_reg_1_i_2/O
                         net (fo=19, routed)          0.689     7.438    man/regfile/mem_reg_1_0
    SLICE_X51Y34         LUT5 (Prop_lut5_I2_O)        0.124     7.562 r  man/regfile/M_reg_temp_q[6]_i_3/O
                         net (fo=2, routed)           0.590     8.151    man/regfile/M_reg_temp_q[6]_i_3_n_0
    SLICE_X51Y34         LUT5 (Prop_lut5_I4_O)        0.124     8.275 r  man/regfile/i__carry__0_i_2/O
                         net (fo=8, routed)           0.609     8.884    man/regfile/M_man_debug__[102]
    SLICE_X49Y35         LUT6 (Prop_lut6_I0_O)        0.124     9.008 r  man/regfile/s0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.008    man/alu16/add/M_reg_current_position_q_reg[7]_0[2]
    SLICE_X49Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.406 r  man/alu16/add/s0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.406    man/alu16/add/s0_carry__0_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.520 r  man/alu16/add/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.520    man/alu16/add/s0_carry__1_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.759 r  man/alu16/add/s0_carry__2/O[2]
                         net (fo=1, routed)           0.553    10.312    man/regfile/M_reg_current_position_q_reg[14]_0[11]
    SLICE_X49Y40         LUT6 (Prop_lut6_I1_O)        0.302    10.614 r  man/regfile/M_reg_temp_q[14]_i_1/O
                         net (fo=10, routed)          0.471    11.085    debugger/ram/D[102]
    SLICE_X49Y40         LUT6 (Prop_lut6_I1_O)        0.124    11.209 f  debugger/ram/mem_reg_0_i_136/O
                         net (fo=2, routed)           0.312    11.521    debugger/ram/M_data_old_q_reg[106]
    SLICE_X48Y39         LUT4 (Prop_lut4_I3_O)        0.124    11.645 f  debugger/ram/mem_reg_0_i_51/O
                         net (fo=1, routed)           0.442    12.087    debugger/ram/mem_reg_0_i_51_n_0
    SLICE_X48Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.211 f  debugger/ram/mem_reg_0_i_28/O
                         net (fo=1, routed)           0.655    12.866    debugger/ram/mem_reg_0_i_28_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I1_O)        0.124    12.990 f  debugger/ram/mem_reg_0_i_19/O
                         net (fo=2, routed)           0.569    13.559    debugger/force_sync/mem_reg_0_1
    SLICE_X48Y40         LUT6 (Prop_lut6_I1_O)        0.124    13.683 r  debugger/force_sync/mem_reg_0_i_10/O
                         net (fo=16, routed)          0.805    14.488    debugger/ram/write_en
    RAMB36_X1Y9          RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.494    14.898    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y9          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[7])
                                                     -0.532    14.591    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -14.488    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 man/FSM_onehot_M_phase_two_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.243ns  (logic 2.687ns (29.070%)  route 6.556ns (70.930%))
  Logic Levels:           13  (CARRY4=3 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.564     5.148    man/clk_IBUF_BUFG
    SLICE_X50Y34         FDRE                                         r  man/FSM_onehot_M_phase_two_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  man/FSM_onehot_M_phase_two_q_reg[9]/Q
                         net (fo=62, routed)          0.959     6.625    man/FSM_onehot_M_phase_two_q_reg_n_0_[9]
    SLICE_X50Y33         LUT5 (Prop_lut5_I0_O)        0.124     6.749 r  man/mem_reg_1_i_2/O
                         net (fo=19, routed)          0.689     7.438    man/regfile/mem_reg_1_0
    SLICE_X51Y34         LUT5 (Prop_lut5_I2_O)        0.124     7.562 r  man/regfile/M_reg_temp_q[6]_i_3/O
                         net (fo=2, routed)           0.590     8.151    man/regfile/M_reg_temp_q[6]_i_3_n_0
    SLICE_X51Y34         LUT5 (Prop_lut5_I4_O)        0.124     8.275 r  man/regfile/i__carry__0_i_2/O
                         net (fo=8, routed)           0.609     8.884    man/regfile/M_man_debug__[102]
    SLICE_X49Y35         LUT6 (Prop_lut6_I0_O)        0.124     9.008 r  man/regfile/s0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.008    man/alu16/add/M_reg_current_position_q_reg[7]_0[2]
    SLICE_X49Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.406 r  man/alu16/add/s0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.406    man/alu16/add/s0_carry__0_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.520 r  man/alu16/add/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.520    man/alu16/add/s0_carry__1_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.759 r  man/alu16/add/s0_carry__2/O[2]
                         net (fo=1, routed)           0.553    10.312    man/regfile/M_reg_current_position_q_reg[14]_0[11]
    SLICE_X49Y40         LUT6 (Prop_lut6_I1_O)        0.302    10.614 r  man/regfile/M_reg_temp_q[14]_i_1/O
                         net (fo=10, routed)          0.471    11.085    debugger/ram/D[102]
    SLICE_X49Y40         LUT6 (Prop_lut6_I1_O)        0.124    11.209 f  debugger/ram/mem_reg_0_i_136/O
                         net (fo=2, routed)           0.312    11.521    debugger/ram/M_data_old_q_reg[106]
    SLICE_X48Y39         LUT4 (Prop_lut4_I3_O)        0.124    11.645 f  debugger/ram/mem_reg_0_i_51/O
                         net (fo=1, routed)           0.442    12.087    debugger/ram/mem_reg_0_i_51_n_0
    SLICE_X48Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.211 f  debugger/ram/mem_reg_0_i_28/O
                         net (fo=1, routed)           0.655    12.866    debugger/ram/mem_reg_0_i_28_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I1_O)        0.124    12.990 f  debugger/ram/mem_reg_0_i_19/O
                         net (fo=2, routed)           0.569    13.559    debugger/force_sync/mem_reg_0_1
    SLICE_X48Y40         LUT6 (Prop_lut6_I1_O)        0.124    13.683 r  debugger/force_sync/mem_reg_0_i_10/O
                         net (fo=16, routed)          0.709    14.392    debugger/ram/write_en
    RAMB36_X1Y9          RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.494    14.898    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y9          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    14.591    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -14.392    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 man/FSM_onehot_M_phase_two_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.243ns  (logic 2.687ns (29.070%)  route 6.556ns (70.930%))
  Logic Levels:           13  (CARRY4=3 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.564     5.148    man/clk_IBUF_BUFG
    SLICE_X50Y34         FDRE                                         r  man/FSM_onehot_M_phase_two_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  man/FSM_onehot_M_phase_two_q_reg[9]/Q
                         net (fo=62, routed)          0.959     6.625    man/FSM_onehot_M_phase_two_q_reg_n_0_[9]
    SLICE_X50Y33         LUT5 (Prop_lut5_I0_O)        0.124     6.749 r  man/mem_reg_1_i_2/O
                         net (fo=19, routed)          0.689     7.438    man/regfile/mem_reg_1_0
    SLICE_X51Y34         LUT5 (Prop_lut5_I2_O)        0.124     7.562 r  man/regfile/M_reg_temp_q[6]_i_3/O
                         net (fo=2, routed)           0.590     8.151    man/regfile/M_reg_temp_q[6]_i_3_n_0
    SLICE_X51Y34         LUT5 (Prop_lut5_I4_O)        0.124     8.275 r  man/regfile/i__carry__0_i_2/O
                         net (fo=8, routed)           0.609     8.884    man/regfile/M_man_debug__[102]
    SLICE_X49Y35         LUT6 (Prop_lut6_I0_O)        0.124     9.008 r  man/regfile/s0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.008    man/alu16/add/M_reg_current_position_q_reg[7]_0[2]
    SLICE_X49Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.406 r  man/alu16/add/s0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.406    man/alu16/add/s0_carry__0_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.520 r  man/alu16/add/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.520    man/alu16/add/s0_carry__1_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.759 r  man/alu16/add/s0_carry__2/O[2]
                         net (fo=1, routed)           0.553    10.312    man/regfile/M_reg_current_position_q_reg[14]_0[11]
    SLICE_X49Y40         LUT6 (Prop_lut6_I1_O)        0.302    10.614 r  man/regfile/M_reg_temp_q[14]_i_1/O
                         net (fo=10, routed)          0.471    11.085    debugger/ram/D[102]
    SLICE_X49Y40         LUT6 (Prop_lut6_I1_O)        0.124    11.209 f  debugger/ram/mem_reg_0_i_136/O
                         net (fo=2, routed)           0.312    11.521    debugger/ram/M_data_old_q_reg[106]
    SLICE_X48Y39         LUT4 (Prop_lut4_I3_O)        0.124    11.645 f  debugger/ram/mem_reg_0_i_51/O
                         net (fo=1, routed)           0.442    12.087    debugger/ram/mem_reg_0_i_51_n_0
    SLICE_X48Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.211 f  debugger/ram/mem_reg_0_i_28/O
                         net (fo=1, routed)           0.655    12.866    debugger/ram/mem_reg_0_i_28_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I1_O)        0.124    12.990 f  debugger/ram/mem_reg_0_i_19/O
                         net (fo=2, routed)           0.569    13.559    debugger/force_sync/mem_reg_0_1
    SLICE_X48Y40         LUT6 (Prop_lut6_I1_O)        0.124    13.683 r  debugger/force_sync/mem_reg_0_i_10/O
                         net (fo=16, routed)          0.709    14.392    debugger/ram/write_en
    RAMB36_X1Y9          RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.494    14.898    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y9          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532    14.591    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -14.392    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 man/FSM_onehot_M_phase_two_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.243ns  (logic 2.687ns (29.070%)  route 6.556ns (70.930%))
  Logic Levels:           13  (CARRY4=3 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.564     5.148    man/clk_IBUF_BUFG
    SLICE_X50Y34         FDRE                                         r  man/FSM_onehot_M_phase_two_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  man/FSM_onehot_M_phase_two_q_reg[9]/Q
                         net (fo=62, routed)          0.959     6.625    man/FSM_onehot_M_phase_two_q_reg_n_0_[9]
    SLICE_X50Y33         LUT5 (Prop_lut5_I0_O)        0.124     6.749 r  man/mem_reg_1_i_2/O
                         net (fo=19, routed)          0.689     7.438    man/regfile/mem_reg_1_0
    SLICE_X51Y34         LUT5 (Prop_lut5_I2_O)        0.124     7.562 r  man/regfile/M_reg_temp_q[6]_i_3/O
                         net (fo=2, routed)           0.590     8.151    man/regfile/M_reg_temp_q[6]_i_3_n_0
    SLICE_X51Y34         LUT5 (Prop_lut5_I4_O)        0.124     8.275 r  man/regfile/i__carry__0_i_2/O
                         net (fo=8, routed)           0.609     8.884    man/regfile/M_man_debug__[102]
    SLICE_X49Y35         LUT6 (Prop_lut6_I0_O)        0.124     9.008 r  man/regfile/s0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.008    man/alu16/add/M_reg_current_position_q_reg[7]_0[2]
    SLICE_X49Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.406 r  man/alu16/add/s0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.406    man/alu16/add/s0_carry__0_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.520 r  man/alu16/add/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.520    man/alu16/add/s0_carry__1_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.759 r  man/alu16/add/s0_carry__2/O[2]
                         net (fo=1, routed)           0.553    10.312    man/regfile/M_reg_current_position_q_reg[14]_0[11]
    SLICE_X49Y40         LUT6 (Prop_lut6_I1_O)        0.302    10.614 r  man/regfile/M_reg_temp_q[14]_i_1/O
                         net (fo=10, routed)          0.471    11.085    debugger/ram/D[102]
    SLICE_X49Y40         LUT6 (Prop_lut6_I1_O)        0.124    11.209 f  debugger/ram/mem_reg_0_i_136/O
                         net (fo=2, routed)           0.312    11.521    debugger/ram/M_data_old_q_reg[106]
    SLICE_X48Y39         LUT4 (Prop_lut4_I3_O)        0.124    11.645 f  debugger/ram/mem_reg_0_i_51/O
                         net (fo=1, routed)           0.442    12.087    debugger/ram/mem_reg_0_i_51_n_0
    SLICE_X48Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.211 f  debugger/ram/mem_reg_0_i_28/O
                         net (fo=1, routed)           0.655    12.866    debugger/ram/mem_reg_0_i_28_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I1_O)        0.124    12.990 f  debugger/ram/mem_reg_0_i_19/O
                         net (fo=2, routed)           0.569    13.559    debugger/force_sync/mem_reg_0_1
    SLICE_X48Y40         LUT6 (Prop_lut6_I1_O)        0.124    13.683 r  debugger/force_sync/mem_reg_0_i_10/O
                         net (fo=16, routed)          0.709    14.392    debugger/ram/write_en
    RAMB36_X1Y9          RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.494    14.898    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y9          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    14.591    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -14.392    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 man/FSM_onehot_M_phase_two_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.243ns  (logic 2.687ns (29.070%)  route 6.556ns (70.930%))
  Logic Levels:           13  (CARRY4=3 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.564     5.148    man/clk_IBUF_BUFG
    SLICE_X50Y34         FDRE                                         r  man/FSM_onehot_M_phase_two_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  man/FSM_onehot_M_phase_two_q_reg[9]/Q
                         net (fo=62, routed)          0.959     6.625    man/FSM_onehot_M_phase_two_q_reg_n_0_[9]
    SLICE_X50Y33         LUT5 (Prop_lut5_I0_O)        0.124     6.749 r  man/mem_reg_1_i_2/O
                         net (fo=19, routed)          0.689     7.438    man/regfile/mem_reg_1_0
    SLICE_X51Y34         LUT5 (Prop_lut5_I2_O)        0.124     7.562 r  man/regfile/M_reg_temp_q[6]_i_3/O
                         net (fo=2, routed)           0.590     8.151    man/regfile/M_reg_temp_q[6]_i_3_n_0
    SLICE_X51Y34         LUT5 (Prop_lut5_I4_O)        0.124     8.275 r  man/regfile/i__carry__0_i_2/O
                         net (fo=8, routed)           0.609     8.884    man/regfile/M_man_debug__[102]
    SLICE_X49Y35         LUT6 (Prop_lut6_I0_O)        0.124     9.008 r  man/regfile/s0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.008    man/alu16/add/M_reg_current_position_q_reg[7]_0[2]
    SLICE_X49Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.406 r  man/alu16/add/s0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.406    man/alu16/add/s0_carry__0_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.520 r  man/alu16/add/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.520    man/alu16/add/s0_carry__1_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.759 r  man/alu16/add/s0_carry__2/O[2]
                         net (fo=1, routed)           0.553    10.312    man/regfile/M_reg_current_position_q_reg[14]_0[11]
    SLICE_X49Y40         LUT6 (Prop_lut6_I1_O)        0.302    10.614 r  man/regfile/M_reg_temp_q[14]_i_1/O
                         net (fo=10, routed)          0.471    11.085    debugger/ram/D[102]
    SLICE_X49Y40         LUT6 (Prop_lut6_I1_O)        0.124    11.209 f  debugger/ram/mem_reg_0_i_136/O
                         net (fo=2, routed)           0.312    11.521    debugger/ram/M_data_old_q_reg[106]
    SLICE_X48Y39         LUT4 (Prop_lut4_I3_O)        0.124    11.645 f  debugger/ram/mem_reg_0_i_51/O
                         net (fo=1, routed)           0.442    12.087    debugger/ram/mem_reg_0_i_51_n_0
    SLICE_X48Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.211 f  debugger/ram/mem_reg_0_i_28/O
                         net (fo=1, routed)           0.655    12.866    debugger/ram/mem_reg_0_i_28_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I1_O)        0.124    12.990 f  debugger/ram/mem_reg_0_i_19/O
                         net (fo=2, routed)           0.569    13.559    debugger/force_sync/mem_reg_0_1
    SLICE_X48Y40         LUT6 (Prop_lut6_I1_O)        0.124    13.683 r  debugger/force_sync/mem_reg_0_i_10/O
                         net (fo=16, routed)          0.709    14.392    debugger/ram/write_en
    RAMB36_X1Y9          RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.494    14.898    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y9          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[6])
                                                     -0.532    14.591    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -14.392    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 man/FSM_onehot_M_phase_two_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_0/WEBWE[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.222ns  (logic 2.687ns (29.136%)  route 6.535ns (70.864%))
  Logic Levels:           13  (CARRY4=3 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 14.897 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.564     5.148    man/clk_IBUF_BUFG
    SLICE_X50Y34         FDRE                                         r  man/FSM_onehot_M_phase_two_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  man/FSM_onehot_M_phase_two_q_reg[9]/Q
                         net (fo=62, routed)          0.959     6.625    man/FSM_onehot_M_phase_two_q_reg_n_0_[9]
    SLICE_X50Y33         LUT5 (Prop_lut5_I0_O)        0.124     6.749 r  man/mem_reg_1_i_2/O
                         net (fo=19, routed)          0.689     7.438    man/regfile/mem_reg_1_0
    SLICE_X51Y34         LUT5 (Prop_lut5_I2_O)        0.124     7.562 r  man/regfile/M_reg_temp_q[6]_i_3/O
                         net (fo=2, routed)           0.590     8.151    man/regfile/M_reg_temp_q[6]_i_3_n_0
    SLICE_X51Y34         LUT5 (Prop_lut5_I4_O)        0.124     8.275 r  man/regfile/i__carry__0_i_2/O
                         net (fo=8, routed)           0.609     8.884    man/regfile/M_man_debug__[102]
    SLICE_X49Y35         LUT6 (Prop_lut6_I0_O)        0.124     9.008 r  man/regfile/s0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.008    man/alu16/add/M_reg_current_position_q_reg[7]_0[2]
    SLICE_X49Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.406 r  man/alu16/add/s0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.406    man/alu16/add/s0_carry__0_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.520 r  man/alu16/add/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.520    man/alu16/add/s0_carry__1_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.759 r  man/alu16/add/s0_carry__2/O[2]
                         net (fo=1, routed)           0.553    10.312    man/regfile/M_reg_current_position_q_reg[14]_0[11]
    SLICE_X49Y40         LUT6 (Prop_lut6_I1_O)        0.302    10.614 r  man/regfile/M_reg_temp_q[14]_i_1/O
                         net (fo=10, routed)          0.471    11.085    debugger/ram/D[102]
    SLICE_X49Y40         LUT6 (Prop_lut6_I1_O)        0.124    11.209 f  debugger/ram/mem_reg_0_i_136/O
                         net (fo=2, routed)           0.312    11.521    debugger/ram/M_data_old_q_reg[106]
    SLICE_X48Y39         LUT4 (Prop_lut4_I3_O)        0.124    11.645 f  debugger/ram/mem_reg_0_i_51/O
                         net (fo=1, routed)           0.442    12.087    debugger/ram/mem_reg_0_i_51_n_0
    SLICE_X48Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.211 f  debugger/ram/mem_reg_0_i_28/O
                         net (fo=1, routed)           0.655    12.866    debugger/ram/mem_reg_0_i_28_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I1_O)        0.124    12.990 f  debugger/ram/mem_reg_0_i_19/O
                         net (fo=2, routed)           0.569    13.559    debugger/force_sync/mem_reg_0_1
    SLICE_X48Y40         LUT6 (Prop_lut6_I1_O)        0.124    13.683 r  debugger/force_sync/mem_reg_0_i_10/O
                         net (fo=16, routed)          0.688    14.371    debugger/ram/write_en
    RAMB36_X1Y8          RAMB36E1                                     r  debugger/ram/mem_reg_0/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.493    14.897    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y8          RAMB36E1                                     r  debugger/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.259    15.157    
                         clock uncertainty           -0.035    15.122    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    14.590    debugger/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -14.371    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 man/FSM_onehot_M_phase_two_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_0/WEBWE[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.222ns  (logic 2.687ns (29.136%)  route 6.535ns (70.864%))
  Logic Levels:           13  (CARRY4=3 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 14.897 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.564     5.148    man/clk_IBUF_BUFG
    SLICE_X50Y34         FDRE                                         r  man/FSM_onehot_M_phase_two_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  man/FSM_onehot_M_phase_two_q_reg[9]/Q
                         net (fo=62, routed)          0.959     6.625    man/FSM_onehot_M_phase_two_q_reg_n_0_[9]
    SLICE_X50Y33         LUT5 (Prop_lut5_I0_O)        0.124     6.749 r  man/mem_reg_1_i_2/O
                         net (fo=19, routed)          0.689     7.438    man/regfile/mem_reg_1_0
    SLICE_X51Y34         LUT5 (Prop_lut5_I2_O)        0.124     7.562 r  man/regfile/M_reg_temp_q[6]_i_3/O
                         net (fo=2, routed)           0.590     8.151    man/regfile/M_reg_temp_q[6]_i_3_n_0
    SLICE_X51Y34         LUT5 (Prop_lut5_I4_O)        0.124     8.275 r  man/regfile/i__carry__0_i_2/O
                         net (fo=8, routed)           0.609     8.884    man/regfile/M_man_debug__[102]
    SLICE_X49Y35         LUT6 (Prop_lut6_I0_O)        0.124     9.008 r  man/regfile/s0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.008    man/alu16/add/M_reg_current_position_q_reg[7]_0[2]
    SLICE_X49Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.406 r  man/alu16/add/s0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.406    man/alu16/add/s0_carry__0_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.520 r  man/alu16/add/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.520    man/alu16/add/s0_carry__1_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.759 r  man/alu16/add/s0_carry__2/O[2]
                         net (fo=1, routed)           0.553    10.312    man/regfile/M_reg_current_position_q_reg[14]_0[11]
    SLICE_X49Y40         LUT6 (Prop_lut6_I1_O)        0.302    10.614 r  man/regfile/M_reg_temp_q[14]_i_1/O
                         net (fo=10, routed)          0.471    11.085    debugger/ram/D[102]
    SLICE_X49Y40         LUT6 (Prop_lut6_I1_O)        0.124    11.209 f  debugger/ram/mem_reg_0_i_136/O
                         net (fo=2, routed)           0.312    11.521    debugger/ram/M_data_old_q_reg[106]
    SLICE_X48Y39         LUT4 (Prop_lut4_I3_O)        0.124    11.645 f  debugger/ram/mem_reg_0_i_51/O
                         net (fo=1, routed)           0.442    12.087    debugger/ram/mem_reg_0_i_51_n_0
    SLICE_X48Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.211 f  debugger/ram/mem_reg_0_i_28/O
                         net (fo=1, routed)           0.655    12.866    debugger/ram/mem_reg_0_i_28_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I1_O)        0.124    12.990 f  debugger/ram/mem_reg_0_i_19/O
                         net (fo=2, routed)           0.569    13.559    debugger/force_sync/mem_reg_0_1
    SLICE_X48Y40         LUT6 (Prop_lut6_I1_O)        0.124    13.683 r  debugger/force_sync/mem_reg_0_i_10/O
                         net (fo=16, routed)          0.688    14.371    debugger/ram/write_en
    RAMB36_X1Y8          RAMB36E1                                     r  debugger/ram/mem_reg_0/WEBWE[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.493    14.897    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y8          RAMB36E1                                     r  debugger/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.259    15.157    
                         clock uncertainty           -0.035    15.122    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[7])
                                                     -0.532    14.590    debugger/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -14.371    
  -------------------------------------------------------------------
                         slack                                  0.219    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 man/regfile/M_reg_guess_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_0/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.773%)  route 0.276ns (66.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.562     1.506    man/regfile/clk_IBUF_BUFG
    SLICE_X49Y34         FDRE                                         r  man/regfile/M_reg_guess_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  man/regfile/M_reg_guess_q_reg[2]/Q
                         net (fo=5, routed)           0.276     1.923    debugger/ram/D[18]
    RAMB36_X1Y8          RAMB36E1                                     r  debugger/ram/mem_reg_0/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.877     2.067    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y8          RAMB36E1                                     r  debugger/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.500     1.567    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[18])
                                                      0.296     1.863    debugger/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 debugger/arm_sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/arm_sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.634%)  route 0.305ns (68.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.561     1.505    debugger/arm_sync/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE                                         r  debugger/arm_sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  debugger/arm_sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.305     1.950    debugger/arm_sync/M_pipe_q_reg_n_0_[0]
    SLICE_X40Y39         FDRE                                         r  debugger/arm_sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.831     2.021    debugger/arm_sync/clk_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  debugger/arm_sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.251     1.770    
    SLICE_X40Y39         FDRE (Hold_fdre_C_D)         0.072     1.842    debugger/arm_sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 man/regfile/M_reg_temp_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_0/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.141ns (28.823%)  route 0.348ns (71.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.562     1.506    man/regfile/clk_IBUF_BUFG
    SLICE_X51Y34         FDRE                                         r  man/regfile/M_reg_temp_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y34         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  man/regfile/M_reg_temp_q_reg[3]/Q
                         net (fo=6, routed)           0.348     1.995    debugger/ram/D[3]
    RAMB36_X1Y8          RAMB36E1                                     r  debugger/ram/mem_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.877     2.067    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y8          RAMB36E1                                     r  debugger/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.480     1.587    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[3])
                                                      0.296     1.883    debugger/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 man/regfile/M_reg_guess_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_0/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.141ns (28.173%)  route 0.359ns (71.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.562     1.506    man/regfile/clk_IBUF_BUFG
    SLICE_X55Y34         FDRE                                         r  man/regfile/M_reg_guess_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  man/regfile/M_reg_guess_q_reg[8]/Q
                         net (fo=4, routed)           0.359     2.006    debugger/ram/D[24]
    RAMB36_X1Y8          RAMB36E1                                     r  debugger/ram/mem_reg_0/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.877     2.067    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y8          RAMB36E1                                     r  debugger/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.480     1.587    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[24])
                                                      0.296     1.883    debugger/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 man/regfile/M_reg_current_colour_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_0/DIBDI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.141ns (28.114%)  route 0.361ns (71.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.562     1.506    man/regfile/clk_IBUF_BUFG
    SLICE_X51Y35         FDRE                                         r  man/regfile/M_reg_current_colour_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  man/regfile/M_reg_current_colour_q_reg[13]/Q
                         net (fo=10, routed)          0.361     2.007    debugger/ram/D[45]
    RAMB36_X1Y8          RAMB36E1                                     r  debugger/ram/mem_reg_0/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.877     2.067    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y8          RAMB36E1                                     r  debugger/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.480     1.587    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[13])
                                                      0.296     1.883    debugger/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 man/regfile/M_reg_current_position_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_0/DIBDI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.164ns (32.221%)  route 0.345ns (67.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.563     1.507    man/regfile/clk_IBUF_BUFG
    SLICE_X50Y37         FDRE                                         r  man/regfile/M_reg_current_position_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  man/regfile/M_reg_current_position_q_reg[12]/Q
                         net (fo=5, routed)           0.345     2.016    debugger/ram/D[60]
    RAMB36_X1Y8          RAMB36E1                                     r  debugger/ram/mem_reg_0/DIBDI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.877     2.067    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y8          RAMB36E1                                     r  debugger/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.480     1.587    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[28])
                                                      0.296     1.883    debugger/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 man/regfile/M_reg_temp_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_0/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.164ns (31.885%)  route 0.350ns (68.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.562     1.506    man/regfile/clk_IBUF_BUFG
    SLICE_X50Y35         FDRE                                         r  man/regfile/M_reg_temp_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  man/regfile/M_reg_temp_q_reg[9]/Q
                         net (fo=6, routed)           0.350     2.020    debugger/ram/D[9]
    RAMB36_X1Y8          RAMB36E1                                     r  debugger/ram/mem_reg_0/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.877     2.067    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y8          RAMB36E1                                     r  debugger/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.480     1.587    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[9])
                                                      0.296     1.883    debugger/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 man/regfile/M_reg_guess_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_0/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.141ns (27.340%)  route 0.375ns (72.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.562     1.506    man/regfile/clk_IBUF_BUFG
    SLICE_X55Y34         FDSE                                         r  man/regfile/M_reg_guess_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDSE (Prop_fdse_C_Q)         0.141     1.647 r  man/regfile/M_reg_guess_q_reg[7]/Q
                         net (fo=4, routed)           0.375     2.021    debugger/ram/D[23]
    RAMB36_X1Y8          RAMB36E1                                     r  debugger/ram/mem_reg_0/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.877     2.067    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y8          RAMB36E1                                     r  debugger/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.480     1.587    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[23])
                                                      0.296     1.883    debugger/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 man/regfile/M_reg_guess_q_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_0/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.164ns (30.779%)  route 0.369ns (69.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.560     1.504    man/regfile/clk_IBUF_BUFG
    SLICE_X46Y36         FDSE                                         r  man/regfile/M_reg_guess_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDSE (Prop_fdse_C_Q)         0.164     1.668 r  man/regfile/M_reg_guess_q_reg[10]/Q
                         net (fo=4, routed)           0.369     2.037    debugger/ram/D[26]
    RAMB36_X1Y8          RAMB36E1                                     r  debugger/ram/mem_reg_0/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.877     2.067    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y8          RAMB36E1                                     r  debugger/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.480     1.587    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[26])
                                                      0.296     1.883    debugger/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 man/regfile/M_reg_guess_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_0/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.141ns (26.336%)  route 0.394ns (73.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.562     1.506    man/regfile/clk_IBUF_BUFG
    SLICE_X45Y38         FDRE                                         r  man/regfile/M_reg_guess_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y38         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  man/regfile/M_reg_guess_q_reg[14]/Q
                         net (fo=4, routed)           0.394     2.041    debugger/ram/D[30]
    RAMB36_X1Y8          RAMB36E1                                     r  debugger/ram/mem_reg_0/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.877     2.067    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y8          RAMB36E1                                     r  debugger/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.480     1.587    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[30])
                                                      0.296     1.883    debugger/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8    debugger/ram/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9    debugger/ram/mem_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y44   M_test_mode_q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y41   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y43   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y43   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y44   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y44   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y44   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y46   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y46   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y46   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y46   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y46   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y46   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y44   M_test_mode_q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y44   M_test_mode_q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y41   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y41   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y46   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y46   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y46   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y46   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y46   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y46   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y44   M_test_mode_q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y44   M_test_mode_q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y41   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y41   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           612 Endpoints
Min Delay           612 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[15]
                            (input port)
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.047ns  (logic 5.533ns (30.660%)  route 12.514ns (69.340%))
  Logic Levels:           6  (IBUF=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 f  io_dip[15] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[15]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 f  io_dip_IBUF[15]_inst/O
                         net (fo=1, routed)           4.878     6.412    io_dip_IBUF[15]
    SLICE_X65Y67         LUT6 (Prop_lut6_I1_O)        0.124     6.536 f  io_led_OBUF[15]_inst_i_13/O
                         net (fo=1, routed)           0.433     6.969    io_led_OBUF[15]_inst_i_13_n_0
    SLICE_X65Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.093 f  io_led_OBUF[15]_inst_i_12/O
                         net (fo=1, routed)           1.970     9.063    man/io_led_OBUF[1]_inst_i_1
    SLICE_X55Y36         LUT6 (Prop_lut6_I5_O)        0.124     9.187 r  man/io_led_OBUF[15]_inst_i_5/O
                         net (fo=16, routed)          1.358    10.545    man/regfile/io_led[0]_0
    SLICE_X58Y38         LUT6 (Prop_lut6_I5_O)        0.124    10.669 r  man/regfile/io_led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.875    14.544    io_led_OBUF[14]
    E6                   OBUF (Prop_obuf_I_O)         3.503    18.047 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    18.047    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[15]
                            (input port)
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.950ns  (logic 5.581ns (31.089%)  route 12.370ns (68.911%))
  Logic Levels:           6  (IBUF=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 f  io_dip[15] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[15]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 f  io_dip_IBUF[15]_inst/O
                         net (fo=1, routed)           4.878     6.412    io_dip_IBUF[15]
    SLICE_X65Y67         LUT6 (Prop_lut6_I1_O)        0.124     6.536 f  io_led_OBUF[15]_inst_i_13/O
                         net (fo=1, routed)           0.433     6.969    io_led_OBUF[15]_inst_i_13_n_0
    SLICE_X65Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.093 f  io_led_OBUF[15]_inst_i_12/O
                         net (fo=1, routed)           1.970     9.063    man/io_led_OBUF[1]_inst_i_1
    SLICE_X55Y36         LUT6 (Prop_lut6_I5_O)        0.124     9.187 r  man/io_led_OBUF[15]_inst_i_5/O
                         net (fo=16, routed)          1.569    10.756    man/regfile/io_led[0]_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I5_O)        0.124    10.880 r  man/regfile/io_led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.520    14.400    io_led_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         3.550    17.950 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.950    io_led[4]
    B4                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[15]
                            (input port)
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.764ns  (logic 5.580ns (31.410%)  route 12.184ns (68.590%))
  Logic Levels:           6  (IBUF=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 f  io_dip[15] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[15]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 f  io_dip_IBUF[15]_inst/O
                         net (fo=1, routed)           4.878     6.412    io_dip_IBUF[15]
    SLICE_X65Y67         LUT6 (Prop_lut6_I1_O)        0.124     6.536 f  io_led_OBUF[15]_inst_i_13/O
                         net (fo=1, routed)           0.433     6.969    io_led_OBUF[15]_inst_i_13_n_0
    SLICE_X65Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.093 f  io_led_OBUF[15]_inst_i_12/O
                         net (fo=1, routed)           1.970     9.063    man/io_led_OBUF[1]_inst_i_1
    SLICE_X55Y36         LUT6 (Prop_lut6_I5_O)        0.124     9.187 r  man/io_led_OBUF[15]_inst_i_5/O
                         net (fo=16, routed)          1.360    10.547    man/regfile/io_led[0]_0
    SLICE_X60Y37         LUT6 (Prop_lut6_I5_O)        0.124    10.671 r  man/regfile/io_led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.543    14.215    io_led_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.549    17.764 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.764    io_led[3]
    A4                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[15]
                            (input port)
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.751ns  (logic 5.589ns (31.485%)  route 12.162ns (68.515%))
  Logic Levels:           6  (IBUF=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 f  io_dip[15] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[15]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 f  io_dip_IBUF[15]_inst/O
                         net (fo=1, routed)           4.878     6.412    io_dip_IBUF[15]
    SLICE_X65Y67         LUT6 (Prop_lut6_I1_O)        0.124     6.536 f  io_led_OBUF[15]_inst_i_13/O
                         net (fo=1, routed)           0.433     6.969    io_led_OBUF[15]_inst_i_13_n_0
    SLICE_X65Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.093 f  io_led_OBUF[15]_inst_i_12/O
                         net (fo=1, routed)           1.970     9.063    man/io_led_OBUF[1]_inst_i_1
    SLICE_X55Y36         LUT6 (Prop_lut6_I5_O)        0.124     9.187 r  man/io_led_OBUF[15]_inst_i_5/O
                         net (fo=16, routed)          1.739    10.927    man/regfile/io_led[0]_0
    SLICE_X60Y39         LUT6 (Prop_lut6_I5_O)        0.124    11.051 r  man/regfile/io_led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.142    14.192    io_led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         3.559    17.751 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    17.751    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[15]
                            (input port)
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.655ns  (logic 5.579ns (31.597%)  route 12.077ns (68.403%))
  Logic Levels:           6  (IBUF=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 f  io_dip[15] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[15]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 f  io_dip_IBUF[15]_inst/O
                         net (fo=1, routed)           4.878     6.412    io_dip_IBUF[15]
    SLICE_X65Y67         LUT6 (Prop_lut6_I1_O)        0.124     6.536 f  io_led_OBUF[15]_inst_i_13/O
                         net (fo=1, routed)           0.433     6.969    io_led_OBUF[15]_inst_i_13_n_0
    SLICE_X65Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.093 f  io_led_OBUF[15]_inst_i_12/O
                         net (fo=1, routed)           1.970     9.063    man/io_led_OBUF[1]_inst_i_1
    SLICE_X55Y36         LUT6 (Prop_lut6_I5_O)        0.124     9.187 r  man/io_led_OBUF[15]_inst_i_5/O
                         net (fo=16, routed)          1.555    10.742    man/regfile/io_led[0]_0
    SLICE_X57Y39         LUT6 (Prop_lut6_I5_O)        0.124    10.866 r  man/regfile/io_led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.241    14.107    io_led_OBUF[5]
    A3                   OBUF (Prop_obuf_I_O)         3.548    17.655 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.655    io_led[5]
    A3                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[15]
                            (input port)
  Destination:            io_led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.390ns  (logic 5.580ns (32.088%)  route 11.810ns (67.912%))
  Logic Levels:           6  (IBUF=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 f  io_dip[15] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[15]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 f  io_dip_IBUF[15]_inst/O
                         net (fo=1, routed)           4.878     6.412    io_dip_IBUF[15]
    SLICE_X65Y67         LUT6 (Prop_lut6_I1_O)        0.124     6.536 f  io_led_OBUF[15]_inst_i_13/O
                         net (fo=1, routed)           0.433     6.969    io_led_OBUF[15]_inst_i_13_n_0
    SLICE_X65Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.093 f  io_led_OBUF[15]_inst_i_12/O
                         net (fo=1, routed)           1.970     9.063    man/io_led_OBUF[1]_inst_i_1
    SLICE_X55Y36         LUT6 (Prop_lut6_I5_O)        0.124     9.187 r  man/io_led_OBUF[15]_inst_i_5/O
                         net (fo=16, routed)          1.414    10.602    man/regfile/io_led[0]_0
    SLICE_X58Y39         LUT6 (Prop_lut6_I5_O)        0.124    10.726 r  man/regfile/io_led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.114    13.840    io_led_OBUF[10]
    B2                   OBUF (Prop_obuf_I_O)         3.550    17.390 r  io_led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    17.390    io_led[10]
    B2                                                                r  io_led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[15]
                            (input port)
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.365ns  (logic 5.576ns (32.111%)  route 11.789ns (67.889%))
  Logic Levels:           6  (IBUF=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 f  io_dip[15] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[15]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 f  io_dip_IBUF[15]_inst/O
                         net (fo=1, routed)           4.878     6.412    io_dip_IBUF[15]
    SLICE_X65Y67         LUT6 (Prop_lut6_I1_O)        0.124     6.536 f  io_led_OBUF[15]_inst_i_13/O
                         net (fo=1, routed)           0.433     6.969    io_led_OBUF[15]_inst_i_13_n_0
    SLICE_X65Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.093 f  io_led_OBUF[15]_inst_i_12/O
                         net (fo=1, routed)           1.970     9.063    man/io_led_OBUF[1]_inst_i_1
    SLICE_X55Y36         LUT6 (Prop_lut6_I5_O)        0.124     9.187 r  man/io_led_OBUF[15]_inst_i_5/O
                         net (fo=16, routed)          0.844    10.032    man/regfile/io_led[0]_0
    SLICE_X61Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.156 r  man/regfile/io_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.663    13.819    io_led_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    17.365 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.365    io_led[0]
    B6                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[15]
                            (input port)
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.283ns  (logic 5.576ns (32.264%)  route 11.707ns (67.736%))
  Logic Levels:           6  (IBUF=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 f  io_dip[15] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[15]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 f  io_dip_IBUF[15]_inst/O
                         net (fo=1, routed)           4.878     6.412    io_dip_IBUF[15]
    SLICE_X65Y67         LUT6 (Prop_lut6_I1_O)        0.124     6.536 f  io_led_OBUF[15]_inst_i_13/O
                         net (fo=1, routed)           0.433     6.969    io_led_OBUF[15]_inst_i_13_n_0
    SLICE_X65Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.093 f  io_led_OBUF[15]_inst_i_12/O
                         net (fo=1, routed)           1.970     9.063    man/io_led_OBUF[1]_inst_i_1
    SLICE_X55Y36         LUT6 (Prop_lut6_I5_O)        0.124     9.187 r  man/io_led_OBUF[15]_inst_i_5/O
                         net (fo=16, routed)          1.072    10.259    man/regfile/io_led[0]_0
    SLICE_X59Y35         LUT6 (Prop_lut6_I5_O)        0.124    10.383 r  man/regfile/io_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.354    13.737    io_led_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         3.546    17.283 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.283    io_led[1]
    B5                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[15]
                            (input port)
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.202ns  (logic 5.578ns (32.426%)  route 11.624ns (67.574%))
  Logic Levels:           6  (IBUF=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 f  io_dip[15] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[15]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 f  io_dip_IBUF[15]_inst/O
                         net (fo=1, routed)           4.878     6.412    io_dip_IBUF[15]
    SLICE_X65Y67         LUT6 (Prop_lut6_I1_O)        0.124     6.536 f  io_led_OBUF[15]_inst_i_13/O
                         net (fo=1, routed)           0.433     6.969    io_led_OBUF[15]_inst_i_13_n_0
    SLICE_X65Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.093 f  io_led_OBUF[15]_inst_i_12/O
                         net (fo=1, routed)           1.970     9.063    man/io_led_OBUF[1]_inst_i_1
    SLICE_X55Y36         LUT6 (Prop_lut6_I5_O)        0.124     9.187 r  man/io_led_OBUF[15]_inst_i_5/O
                         net (fo=16, routed)          1.632    10.819    man/regfile/io_led[0]_0
    SLICE_X60Y38         LUT6 (Prop_lut6_I5_O)        0.124    10.943 r  man/regfile/io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.711    13.654    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         3.547    17.202 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    17.202    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[15]
                            (input port)
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.138ns  (logic 5.581ns (32.566%)  route 11.557ns (67.434%))
  Logic Levels:           6  (IBUF=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 f  io_dip[15] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[15]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 f  io_dip_IBUF[15]_inst/O
                         net (fo=1, routed)           4.878     6.412    io_dip_IBUF[15]
    SLICE_X65Y67         LUT6 (Prop_lut6_I1_O)        0.124     6.536 f  io_led_OBUF[15]_inst_i_13/O
                         net (fo=1, routed)           0.433     6.969    io_led_OBUF[15]_inst_i_13_n_0
    SLICE_X65Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.093 f  io_led_OBUF[15]_inst_i_12/O
                         net (fo=1, routed)           1.970     9.063    man/io_led_OBUF[1]_inst_i_1
    SLICE_X55Y36         LUT6 (Prop_lut6_I5_O)        0.124     9.187 r  man/io_led_OBUF[15]_inst_i_5/O
                         net (fo=16, routed)          0.834    10.022    man/regfile/io_led[0]_0
    SLICE_X56Y35         LUT6 (Prop_lut6_I5_O)        0.124    10.146 r  man/regfile/io_led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.442    13.587    io_led_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.551    17.138 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.138    io_led[2]
    A5                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debugger/M_status_q_reg_r_17/C
                            (rising edge-triggered cell FDRE)
  Destination:            debugger/M_status_q_reg_r_18/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE                         0.000     0.000 r  debugger/M_status_q_reg_r_17/C
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debugger/M_status_q_reg_r_17/Q
                         net (fo=1, routed)           0.054     0.195    debugger/M_status_q_reg_r_17_n_0
    SLICE_X34Y26         FDRE                                         r  debugger/M_status_q_reg_r_18/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debugger/status_sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debugger/status_sync/M_pipe_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE                         0.000     0.000 r  debugger/status_sync/M_pipe_q_reg[0]/C
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debugger/status_sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.197    debugger/status_sync/M_pipe_q_reg_n_0_[0]
    SLICE_X37Y39         FDRE                                         r  debugger/status_sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debugger/M_status_q_reg[73]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debugger/M_status_q_reg[72]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE                         0.000     0.000 r  debugger/M_status_q_reg[73]/C
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  debugger/M_status_q_reg[73]/Q
                         net (fo=1, routed)           0.056     0.220    debugger/M_status_q_reg_n_0_[73]
    SLICE_X34Y26         FDSE                                         r  debugger/M_status_q_reg[72]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debugger/M_rdata_q_reg[43]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debugger/M_rdata_q_reg[42]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDRE                         0.000     0.000 r  debugger/M_rdata_q_reg[43]/C
    SLICE_X51Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debugger/M_rdata_q_reg[43]/Q
                         net (fo=1, routed)           0.052     0.193    debugger/ram/M_rdata_q_reg[42]
    SLICE_X50Y31         LUT4 (Prop_lut4_I2_O)        0.045     0.238 r  debugger/ram/M_rdata_q[42]_i_1/O
                         net (fo=1, routed)           0.000     0.238    debugger/p_1_in__0[42]
    SLICE_X50Y31         FDRE                                         r  debugger/M_rdata_q_reg[42]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debugger/M_status_q_reg_r_15/C
                            (rising edge-triggered cell FDRE)
  Destination:            debugger/M_status_q_reg_r_16/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE                         0.000     0.000 r  debugger/M_status_q_reg_r_15/C
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debugger/M_status_q_reg_r_15/Q
                         net (fo=1, routed)           0.104     0.245    debugger/M_status_q_reg_r_15_n_0
    SLICE_X35Y26         FDRE                                         r  debugger/M_status_q_reg_r_16/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debugger/M_status_q_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debugger/M_status_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.141ns (57.277%)  route 0.105ns (42.723%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDRE                         0.000     0.000 r  debugger/M_status_q_reg[5]/C
    SLICE_X31Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debugger/M_status_q_reg[5]/Q
                         net (fo=1, routed)           0.105     0.246    debugger/M_status_q_reg_n_0_[5]
    SLICE_X31Y25         FDSE                                         r  debugger/M_status_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debugger/M_status_q_reg_r_25/C
                            (rising edge-triggered cell FDRE)
  Destination:            debugger/M_status_q_reg_r_26/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE                         0.000     0.000 r  debugger/M_status_q_reg_r_25/C
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  debugger/M_status_q_reg_r_25/Q
                         net (fo=1, routed)           0.119     0.247    debugger/M_status_q_reg_r_25_n_0
    SLICE_X35Y26         FDRE                                         r  debugger/M_status_q_reg_r_26/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debugger/M_status_q_reg[40]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debugger/M_status_q_reg[39]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDRE                         0.000     0.000 r  debugger/M_status_q_reg[40]/C
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debugger/M_status_q_reg[40]/Q
                         net (fo=1, routed)           0.112     0.253    debugger/M_status_q_reg_n_0_[40]
    SLICE_X33Y25         FDSE                                         r  debugger/M_status_q_reg[39]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debugger/M_status_q_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            debugger/M_status_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (54.978%)  route 0.115ns (45.022%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDSE                         0.000     0.000 r  debugger/M_status_q_reg[4]/C
    SLICE_X31Y25         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  debugger/M_status_q_reg[4]/Q
                         net (fo=1, routed)           0.115     0.256    debugger/M_status_q_reg_n_0_[4]
    SLICE_X28Y25         FDRE                                         r  debugger/M_status_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debugger/M_rdata_q_reg[74]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debugger/M_rdata_q_reg[73]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDRE                         0.000     0.000 r  debugger/M_rdata_q_reg[74]/C
    SLICE_X50Y41         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  debugger/M_rdata_q_reg[74]/Q
                         net (fo=1, routed)           0.049     0.213    debugger/ram/M_rdata_q_reg[73]
    SLICE_X51Y41         LUT4 (Prop_lut4_I2_O)        0.045     0.258 r  debugger/ram/M_rdata_q[73]_i_1/O
                         net (fo=1, routed)           0.000     0.258    debugger/p_1_in__0[73]
    SLICE_X51Y41         FDRE                                         r  debugger/M_rdata_q_reg[73]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 man/FSM_onehot_M_phase_two_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.633ns  (logic 6.205ns (37.304%)  route 10.428ns (62.696%))
  Logic Levels:           13  (CARRY4=3 LUT4=1 LUT5=3 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.564     5.148    man/clk_IBUF_BUFG
    SLICE_X50Y34         FDRE                                         r  man/FSM_onehot_M_phase_two_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  man/FSM_onehot_M_phase_two_q_reg[9]/Q
                         net (fo=62, routed)          0.959     6.625    man/FSM_onehot_M_phase_two_q_reg_n_0_[9]
    SLICE_X50Y33         LUT5 (Prop_lut5_I0_O)        0.124     6.749 r  man/mem_reg_1_i_2/O
                         net (fo=19, routed)          0.689     7.438    man/regfile/mem_reg_1_0
    SLICE_X51Y34         LUT5 (Prop_lut5_I2_O)        0.124     7.562 r  man/regfile/M_reg_temp_q[6]_i_3/O
                         net (fo=2, routed)           0.590     8.151    man/regfile/M_reg_temp_q[6]_i_3_n_0
    SLICE_X51Y34         LUT5 (Prop_lut5_I4_O)        0.124     8.275 r  man/regfile/i__carry__0_i_2/O
                         net (fo=8, routed)           0.831     9.106    man/regfile/M_man_debug__[102]
    SLICE_X51Y36         LUT6 (Prop_lut6_I5_O)        0.124     9.230 r  man/regfile/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.230    man/alu16/add/M_reg_temp_q[0]_i_6_1[2]
    SLICE_X51Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.628 r  man/alu16/add/s0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.628    man/alu16/add/s0_inferred__0/i__carry__0_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.742 r  man/alu16/add/s0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.742    man/alu16/add/s0_inferred__0/i__carry__1_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.076 f  man/alu16/add/s0_inferred__0/i__carry__2/O[1]
                         net (fo=1, routed)           0.583    10.659    man/alu16/add/s00_in[13]
    SLICE_X52Y36         LUT4 (Prop_lut4_I1_O)        0.303    10.962 f  man/alu16/add/M_reg_temp_q[0]_i_6/O
                         net (fo=2, routed)           0.464    11.426    man/alu16/add/M_reg_temp_q[0]_i_6_n_0
    SLICE_X52Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.550 f  man/alu16/add/M_reg_temp_q[0]_i_3/O
                         net (fo=1, routed)           0.429    11.979    man/alu16/add/M_reg_temp_q[0]_i_3_n_0
    SLICE_X52Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.103 r  man/alu16/add/M_reg_temp_q[0]_i_2/O
                         net (fo=10, routed)          1.205    13.308    man/regfile/io_led_OBUF[0]_inst_i_1_1
    SLICE_X56Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.432 f  man/regfile/io_led_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           1.016    14.448    man/regfile/io_led_OBUF[0]_inst_i_2_n_0
    SLICE_X61Y36         LUT6 (Prop_lut6_I1_O)        0.124    14.572 r  man/regfile/io_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.663    18.235    io_led_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    21.781 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.781    io_led[0]
    B6                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_test_mode_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.892ns  (logic 4.579ns (30.748%)  route 10.313ns (69.252%))
  Logic Levels:           6  (LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.571     5.155    clk_IBUF_BUFG
    SLICE_X53Y44         FDRE                                         r  M_test_mode_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDRE (Prop_fdre_C_Q)         0.456     5.611 f  M_test_mode_q_reg/Q
                         net (fo=54, routed)          2.526     8.137    M_test_mode_q
    SLICE_X65Y67         LUT5 (Prop_lut5_I2_O)        0.124     8.261 f  io_led_OBUF[15]_inst_i_14/O
                         net (fo=1, routed)           0.151     8.412    io_led_OBUF[15]_inst_i_14_n_0
    SLICE_X65Y67         LUT6 (Prop_lut6_I5_O)        0.124     8.536 f  io_led_OBUF[15]_inst_i_13/O
                         net (fo=1, routed)           0.433     8.969    io_led_OBUF[15]_inst_i_13_n_0
    SLICE_X65Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.093 f  io_led_OBUF[15]_inst_i_12/O
                         net (fo=1, routed)           1.970    11.064    man/io_led_OBUF[1]_inst_i_1
    SLICE_X55Y36         LUT6 (Prop_lut6_I5_O)        0.124    11.188 r  man/io_led_OBUF[15]_inst_i_5/O
                         net (fo=16, routed)          1.358    12.546    man/regfile/io_led[0]_0
    SLICE_X58Y38         LUT6 (Prop_lut6_I5_O)        0.124    12.670 r  man/regfile/io_led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.875    16.544    io_led_OBUF[14]
    E6                   OBUF (Prop_obuf_I_O)         3.503    20.047 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    20.047    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_test_mode_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.795ns  (logic 4.626ns (31.269%)  route 10.169ns (68.731%))
  Logic Levels:           6  (LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.571     5.155    clk_IBUF_BUFG
    SLICE_X53Y44         FDRE                                         r  M_test_mode_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDRE (Prop_fdre_C_Q)         0.456     5.611 f  M_test_mode_q_reg/Q
                         net (fo=54, routed)          2.526     8.137    M_test_mode_q
    SLICE_X65Y67         LUT5 (Prop_lut5_I2_O)        0.124     8.261 f  io_led_OBUF[15]_inst_i_14/O
                         net (fo=1, routed)           0.151     8.412    io_led_OBUF[15]_inst_i_14_n_0
    SLICE_X65Y67         LUT6 (Prop_lut6_I5_O)        0.124     8.536 f  io_led_OBUF[15]_inst_i_13/O
                         net (fo=1, routed)           0.433     8.969    io_led_OBUF[15]_inst_i_13_n_0
    SLICE_X65Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.093 f  io_led_OBUF[15]_inst_i_12/O
                         net (fo=1, routed)           1.970    11.064    man/io_led_OBUF[1]_inst_i_1
    SLICE_X55Y36         LUT6 (Prop_lut6_I5_O)        0.124    11.188 r  man/io_led_OBUF[15]_inst_i_5/O
                         net (fo=16, routed)          1.569    12.756    man/regfile/io_led[0]_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.880 r  man/regfile/io_led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.520    16.400    io_led_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         3.550    19.951 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    19.951    io_led[4]
    B4                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/FSM_onehot_M_phase_two_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.660ns  (logic 5.728ns (39.075%)  route 8.932ns (60.925%))
  Logic Levels:           10  (CARRY4=2 LUT5=3 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.564     5.148    man/clk_IBUF_BUFG
    SLICE_X50Y34         FDRE                                         r  man/FSM_onehot_M_phase_two_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  man/FSM_onehot_M_phase_two_q_reg[9]/Q
                         net (fo=62, routed)          0.959     6.625    man/FSM_onehot_M_phase_two_q_reg_n_0_[9]
    SLICE_X50Y33         LUT5 (Prop_lut5_I0_O)        0.124     6.749 r  man/mem_reg_1_i_2/O
                         net (fo=19, routed)          0.689     7.438    man/regfile/mem_reg_1_0
    SLICE_X51Y34         LUT5 (Prop_lut5_I2_O)        0.124     7.562 r  man/regfile/M_reg_temp_q[6]_i_3/O
                         net (fo=2, routed)           0.590     8.151    man/regfile/M_reg_temp_q[6]_i_3_n_0
    SLICE_X51Y34         LUT5 (Prop_lut5_I4_O)        0.124     8.275 r  man/regfile/i__carry__0_i_2/O
                         net (fo=8, routed)           0.609     8.884    man/regfile/M_man_debug__[102]
    SLICE_X49Y35         LUT6 (Prop_lut6_I0_O)        0.124     9.008 r  man/regfile/s0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.008    man/alu16/add/M_reg_current_position_q_reg[7]_0[2]
    SLICE_X49Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.406 r  man/alu16/add/s0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.406    man/alu16/add/s0_carry__0_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.628 r  man/alu16/add/s0_carry__1/O[0]
                         net (fo=1, routed)           0.430    10.058    man/regfile/M_reg_current_position_q_reg[14]_0[6]
    SLICE_X48Y36         LUT6 (Prop_lut6_I1_O)        0.299    10.357 r  man/regfile/M_reg_temp_q[8]_i_1/O
                         net (fo=10, routed)          1.912    12.269    man/regfile/D[6]
    SLICE_X56Y38         LUT6 (Prop_lut6_I1_O)        0.124    12.393 f  man/regfile/io_led_OBUF[8]_inst_i_2/O
                         net (fo=1, routed)           1.033    13.426    man/regfile/io_led_OBUF[8]_inst_i_2_n_0
    SLICE_X60Y38         LUT6 (Prop_lut6_I0_O)        0.124    13.550 r  man/regfile/io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.711    16.261    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         3.547    19.809 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    19.809    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/FSM_onehot_M_phase_two_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.625ns  (logic 5.208ns (35.608%)  route 9.417ns (64.392%))
  Logic Levels:           6  (LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.566     5.150    man/clk_IBUF_BUFG
    SLICE_X53Y35         FDRE                                         r  man/FSM_onehot_M_phase_two_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.419     5.569 r  man/FSM_onehot_M_phase_two_q_reg[4]/Q
                         net (fo=32, routed)          2.064     7.634    man/FSM_onehot_M_phase_two_q_reg_n_0_[4]
    SLICE_X55Y36         LUT5 (Prop_lut5_I2_O)        0.293     7.927 f  man/io_led_OBUF[15]_inst_i_10/O
                         net (fo=12, routed)          1.306     9.232    man/io_led_OBUF[15]_inst_i_10_n_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I1_O)        0.326     9.558 r  man/g0_b0_i_18/O
                         net (fo=1, routed)           0.433     9.992    man/g0_b0_i_18_n_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.116 r  man/g0_b0_i_6/O
                         net (fo=1, routed)           1.119    11.235    man/g0_b0_i_6_n_0
    SLICE_X44Y32         LUT6 (Prop_lut6_I0_O)        0.124    11.359 r  man/g0_b0_i_1/O
                         net (fo=7, routed)           0.989    12.348    man/g0_b0_i_1_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I0_O)        0.152    12.500 r  man/g0_b0/O
                         net (fo=1, routed)           3.506    16.006    io_seg_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.770    19.776 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.776    io_seg[0]
    T5                                                                r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_test_mode_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.609ns  (logic 4.625ns (31.661%)  route 9.984ns (68.339%))
  Logic Levels:           6  (LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.571     5.155    clk_IBUF_BUFG
    SLICE_X53Y44         FDRE                                         r  M_test_mode_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDRE (Prop_fdre_C_Q)         0.456     5.611 f  M_test_mode_q_reg/Q
                         net (fo=54, routed)          2.526     8.137    M_test_mode_q
    SLICE_X65Y67         LUT5 (Prop_lut5_I2_O)        0.124     8.261 f  io_led_OBUF[15]_inst_i_14/O
                         net (fo=1, routed)           0.151     8.412    io_led_OBUF[15]_inst_i_14_n_0
    SLICE_X65Y67         LUT6 (Prop_lut6_I5_O)        0.124     8.536 f  io_led_OBUF[15]_inst_i_13/O
                         net (fo=1, routed)           0.433     8.969    io_led_OBUF[15]_inst_i_13_n_0
    SLICE_X65Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.093 f  io_led_OBUF[15]_inst_i_12/O
                         net (fo=1, routed)           1.970    11.064    man/io_led_OBUF[1]_inst_i_1
    SLICE_X55Y36         LUT6 (Prop_lut6_I5_O)        0.124    11.188 r  man/io_led_OBUF[15]_inst_i_5/O
                         net (fo=16, routed)          1.360    12.548    man/regfile/io_led[0]_0
    SLICE_X60Y37         LUT6 (Prop_lut6_I5_O)        0.124    12.672 r  man/regfile/io_led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.543    16.215    io_led_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.549    19.765 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.765    io_led[3]
    A4                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_test_mode_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.596ns  (logic 4.635ns (31.753%)  route 9.961ns (68.247%))
  Logic Levels:           6  (LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.571     5.155    clk_IBUF_BUFG
    SLICE_X53Y44         FDRE                                         r  M_test_mode_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDRE (Prop_fdre_C_Q)         0.456     5.611 f  M_test_mode_q_reg/Q
                         net (fo=54, routed)          2.526     8.137    M_test_mode_q
    SLICE_X65Y67         LUT5 (Prop_lut5_I2_O)        0.124     8.261 f  io_led_OBUF[15]_inst_i_14/O
                         net (fo=1, routed)           0.151     8.412    io_led_OBUF[15]_inst_i_14_n_0
    SLICE_X65Y67         LUT6 (Prop_lut6_I5_O)        0.124     8.536 f  io_led_OBUF[15]_inst_i_13/O
                         net (fo=1, routed)           0.433     8.969    io_led_OBUF[15]_inst_i_13_n_0
    SLICE_X65Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.093 f  io_led_OBUF[15]_inst_i_12/O
                         net (fo=1, routed)           1.970    11.064    man/io_led_OBUF[1]_inst_i_1
    SLICE_X55Y36         LUT6 (Prop_lut6_I5_O)        0.124    11.188 r  man/io_led_OBUF[15]_inst_i_5/O
                         net (fo=16, routed)          1.739    12.927    man/regfile/io_led[0]_0
    SLICE_X60Y39         LUT6 (Prop_lut6_I5_O)        0.124    13.051 r  man/regfile/io_led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.142    16.193    io_led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         3.559    19.751 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    19.751    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/FSM_onehot_M_phase_two_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.534ns  (logic 5.225ns (35.949%)  route 9.309ns (64.051%))
  Logic Levels:           6  (LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.566     5.150    man/clk_IBUF_BUFG
    SLICE_X53Y35         FDRE                                         r  man/FSM_onehot_M_phase_two_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.419     5.569 r  man/FSM_onehot_M_phase_two_q_reg[4]/Q
                         net (fo=32, routed)          2.064     7.634    man/FSM_onehot_M_phase_two_q_reg_n_0_[4]
    SLICE_X55Y36         LUT5 (Prop_lut5_I2_O)        0.293     7.927 f  man/io_led_OBUF[15]_inst_i_10/O
                         net (fo=12, routed)          1.306     9.232    man/io_led_OBUF[15]_inst_i_10_n_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I1_O)        0.326     9.558 r  man/g0_b0_i_18/O
                         net (fo=1, routed)           0.433     9.992    man/g0_b0_i_18_n_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.116 r  man/g0_b0_i_6/O
                         net (fo=1, routed)           1.119    11.235    man/g0_b0_i_6_n_0
    SLICE_X44Y32         LUT6 (Prop_lut6_I0_O)        0.124    11.359 r  man/g0_b0_i_1/O
                         net (fo=7, routed)           0.991    12.350    man/g0_b0_i_1_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I0_O)        0.152    12.502 r  man/g0_b3/O
                         net (fo=1, routed)           3.396    15.898    io_seg_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.787    19.684 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.684    io_seg[3]
    R6                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_test_mode_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.500ns  (logic 4.624ns (31.891%)  route 9.876ns (68.109%))
  Logic Levels:           6  (LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.571     5.155    clk_IBUF_BUFG
    SLICE_X53Y44         FDRE                                         r  M_test_mode_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDRE (Prop_fdre_C_Q)         0.456     5.611 f  M_test_mode_q_reg/Q
                         net (fo=54, routed)          2.526     8.137    M_test_mode_q
    SLICE_X65Y67         LUT5 (Prop_lut5_I2_O)        0.124     8.261 f  io_led_OBUF[15]_inst_i_14/O
                         net (fo=1, routed)           0.151     8.412    io_led_OBUF[15]_inst_i_14_n_0
    SLICE_X65Y67         LUT6 (Prop_lut6_I5_O)        0.124     8.536 f  io_led_OBUF[15]_inst_i_13/O
                         net (fo=1, routed)           0.433     8.969    io_led_OBUF[15]_inst_i_13_n_0
    SLICE_X65Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.093 f  io_led_OBUF[15]_inst_i_12/O
                         net (fo=1, routed)           1.970    11.064    man/io_led_OBUF[1]_inst_i_1
    SLICE_X55Y36         LUT6 (Prop_lut6_I5_O)        0.124    11.188 r  man/io_led_OBUF[15]_inst_i_5/O
                         net (fo=16, routed)          1.555    12.742    man/regfile/io_led[0]_0
    SLICE_X57Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.866 r  man/regfile/io_led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.241    16.107    io_led_OBUF[5]
    A3                   OBUF (Prop_obuf_I_O)         3.548    19.655 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    19.655    io_led[5]
    A3                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/FSM_onehot_M_phase_two_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.343ns  (logic 4.974ns (34.679%)  route 9.369ns (65.321%))
  Logic Levels:           6  (LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.566     5.150    man/clk_IBUF_BUFG
    SLICE_X53Y35         FDRE                                         r  man/FSM_onehot_M_phase_two_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.419     5.569 r  man/FSM_onehot_M_phase_two_q_reg[4]/Q
                         net (fo=32, routed)          2.064     7.634    man/FSM_onehot_M_phase_two_q_reg_n_0_[4]
    SLICE_X55Y36         LUT5 (Prop_lut5_I2_O)        0.293     7.927 f  man/io_led_OBUF[15]_inst_i_10/O
                         net (fo=12, routed)          1.306     9.232    man/io_led_OBUF[15]_inst_i_10_n_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I1_O)        0.326     9.558 r  man/g0_b0_i_18/O
                         net (fo=1, routed)           0.433     9.992    man/g0_b0_i_18_n_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.116 r  man/g0_b0_i_6/O
                         net (fo=1, routed)           1.119    11.235    man/g0_b0_i_6_n_0
    SLICE_X44Y32         LUT6 (Prop_lut6_I0_O)        0.124    11.359 r  man/g0_b0_i_1/O
                         net (fo=7, routed)           0.989    12.348    man/g0_b0_i_1_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I0_O)        0.124    12.472 r  man/g0_b1/O
                         net (fo=1, routed)           3.458    15.930    io_seg_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.564    19.494 r  io_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.494    io_seg[1]
    R5                                                                r  io_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debugger/config_fifo/M_grsync_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/config_fifo/M_wsync_q_reg[4]_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.811%)  route 0.119ns (48.189%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.564     1.508    debugger/config_fifo/clk_IBUF_BUFG
    SLICE_X44Y45         FDRE                                         r  debugger/config_fifo/M_grsync_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.128     1.636 r  debugger/config_fifo/M_grsync_q_reg[1]/Q
                         net (fo=1, routed)           0.119     1.755    debugger/config_fifo/M_wsync_d[1]
    SLICE_X42Y45         SRL16E                                       r  debugger/config_fifo/M_wsync_q_reg[4]_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debugger/config_fifo/M_grsync_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/config_fifo/M_wsync_q_reg[5]_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.128ns (50.845%)  route 0.124ns (49.155%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.564     1.508    debugger/config_fifo/clk_IBUF_BUFG
    SLICE_X44Y45         FDRE                                         r  debugger/config_fifo/M_grsync_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.128     1.636 r  debugger/config_fifo/M_grsync_q_reg[2]/Q
                         net (fo=1, routed)           0.124     1.759    debugger/config_fifo/M_wsync_d[2]
    SLICE_X42Y45         SRL16E                                       r  debugger/config_fifo/M_wsync_q_reg[5]_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debugger/config_fifo/M_grsync_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/config_fifo/M_wsync_q_reg[3]_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.141ns (44.676%)  route 0.175ns (55.324%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.564     1.508    debugger/config_fifo/clk_IBUF_BUFG
    SLICE_X44Y45         FDRE                                         r  debugger/config_fifo/M_grsync_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  debugger/config_fifo/M_grsync_q_reg[0]/Q
                         net (fo=1, routed)           0.175     1.823    debugger/config_fifo/M_wsync_d[0]
    SLICE_X42Y45         SRL16E                                       r  debugger/config_fifo/M_wsync_q_reg[3]_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debugger/M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/status_sync/M_pipe_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.556ns  (logic 0.186ns (33.440%)  route 0.370ns (66.560%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.560     1.504    debugger/clk_IBUF_BUFG
    SLICE_X47Y36         FDRE                                         r  debugger/M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  debugger/M_state_q_reg[0]/Q
                         net (fo=14, routed)          0.370     2.015    debugger/status_sync/M_state_q[0]
    SLICE_X37Y39         LUT2 (Prop_lut2_I1_O)        0.045     2.060 r  debugger/status_sync/M_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.060    debugger/status_sync/M_status_sync_in
    SLICE_X37Y39         FDRE                                         r  debugger/status_sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_test_mode_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.535ns  (logic 1.388ns (54.747%)  route 1.147ns (45.253%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.566     1.510    clk_IBUF_BUFG
    SLICE_X53Y44         FDRE                                         r  M_test_mode_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  M_test_mode_q_reg/Q
                         net (fo=54, routed)          0.658     2.308    man/regfile/M_test_mode_q
    SLICE_X59Y39         LUT6 (Prop_lut6_I2_O)        0.045     2.353 r  man/regfile/io_led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.489     2.843    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         1.202     4.044 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.044    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/regfile/M_reg_current_colour_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.800ns  (logic 1.479ns (52.836%)  route 1.320ns (47.164%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.564     1.508    man/regfile/clk_IBUF_BUFG
    SLICE_X53Y38         FDRE                                         r  man/regfile/M_reg_current_colour_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y38         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  man/regfile/M_reg_current_colour_q_reg[8]/Q
                         net (fo=10, routed)          0.455     2.104    man/regfile/M_man_debug__[40]
    SLICE_X60Y38         LUT6 (Prop_lut6_I1_O)        0.045     2.149 f  man/regfile/io_led_OBUF[8]_inst_i_3/O
                         net (fo=1, routed)           0.089     2.238    man/regfile/io_led_OBUF[8]_inst_i_3_n_0
    SLICE_X60Y38         LUT6 (Prop_lut6_I3_O)        0.045     2.283 r  man/regfile/io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.776     3.059    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         1.248     4.307 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.307    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/regfile/M_reg_current_colour_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.803ns  (logic 1.481ns (52.838%)  route 1.322ns (47.162%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.562     1.506    man/regfile/clk_IBUF_BUFG
    SLICE_X53Y34         FDRE                                         r  man/regfile/M_reg_current_colour_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y34         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  man/regfile/M_reg_current_colour_q_reg[9]/Q
                         net (fo=10, routed)          0.427     2.074    man/regfile/M_man_debug__[41]
    SLICE_X59Y38         LUT6 (Prop_lut6_I1_O)        0.045     2.119 f  man/regfile/io_led_OBUF[9]_inst_i_3/O
                         net (fo=1, routed)           0.155     2.274    man/regfile/io_led_OBUF[9]_inst_i_3_n_0
    SLICE_X59Y38         LUT6 (Prop_lut6_I3_O)        0.045     2.319 r  man/regfile/io_led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.739     3.058    io_led_OBUF[9]
    E1                   OBUF (Prop_obuf_I_O)         1.250     4.308 r  io_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.308    io_led[9]
    E1                                                                r  io_led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.819ns  (logic 1.452ns (51.514%)  route 1.367ns (48.486%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.558     1.502    seg/ctr/clk_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  seg/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  seg/ctr/M_ctr_q_reg[16]/Q
                         net (fo=15, routed)          0.281     1.924    seg/ctr/S[0]
    SLICE_X43Y31         LUT2 (Prop_lut2_I0_O)        0.045     1.969 r  seg/ctr/io_sel_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.086     3.055    io_sel_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         1.266     4.321 r  io_sel_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.321    io_sel[2]
    N9                                                                r  io_sel[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_test_mode_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.888ns  (logic 1.428ns (49.446%)  route 1.460ns (50.554%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.566     1.510    clk_IBUF_BUFG
    SLICE_X53Y44         FDRE                                         r  M_test_mode_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  M_test_mode_q_reg/Q
                         net (fo=54, routed)          0.629     2.280    man/regfile/M_test_mode_q
    SLICE_X61Y37         LUT6 (Prop_lut6_I2_O)        0.045     2.325 r  man/regfile/io_led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.831     3.155    io_led_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         1.242     4.397 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.397    io_led[6]
    F4                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.941ns  (logic 1.519ns (51.653%)  route 1.422ns (48.347%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.558     1.502    seg/ctr/clk_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  seg/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141     1.643 f  seg/ctr/M_ctr_q_reg[16]/Q
                         net (fo=15, routed)          0.401     2.044    seg/ctr/S[0]
    SLICE_X45Y31         LUT2 (Prop_lut2_I0_O)        0.045     2.089 r  seg/ctr/io_sel_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.021     3.110    io_sel_OBUF[3]
    P9                   OBUF (Prop_obuf_I_O)         1.333     4.443 r  io_sel_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.443    io_sel[3]
    P9                                                                r  io_sel[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.734ns  (logic 1.634ns (28.496%)  route 4.100ns (71.504%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.776     4.286    reset_cond/rst_n_IBUF
    SLICE_X35Y26         LUT1 (Prop_lut1_I0_O)        0.124     4.410 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.323     5.734    reset_cond/M_reset_cond_in
    SLICE_X44Y34         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.442     4.847    reset_cond/clk_IBUF_BUFG
    SLICE_X44Y34         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.390ns  (logic 1.634ns (30.313%)  route 3.756ns (69.687%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.776     4.286    reset_cond/rst_n_IBUF
    SLICE_X35Y26         LUT1 (Prop_lut1_I0_O)        0.124     4.410 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.980     5.390    reset_cond/M_reset_cond_in
    SLICE_X44Y31         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.438     4.843    reset_cond/clk_IBUF_BUFG
    SLICE_X44Y31         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.390ns  (logic 1.634ns (30.313%)  route 3.756ns (69.687%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.776     4.286    reset_cond/rst_n_IBUF
    SLICE_X35Y26         LUT1 (Prop_lut1_I0_O)        0.124     4.410 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.980     5.390    reset_cond/M_reset_cond_in
    SLICE_X44Y31         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.438     4.843    reset_cond/clk_IBUF_BUFG
    SLICE_X44Y31         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.390ns  (logic 1.634ns (30.313%)  route 3.756ns (69.687%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.776     4.286    reset_cond/rst_n_IBUF
    SLICE_X35Y26         LUT1 (Prop_lut1_I0_O)        0.124     4.410 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.980     5.390    reset_cond/M_reset_cond_in
    SLICE_X44Y31         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.438     4.843    reset_cond/clk_IBUF_BUFG
    SLICE_X44Y31         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.167ns  (logic 1.501ns (36.012%)  route 2.667ns (63.988%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=1, routed)           2.667     4.167    buttoncond_gen_0[2].buttoncond/sync/D[0]
    SLICE_X54Y30         FDRE                                         r  buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.441     4.846    buttoncond_gen_0[2].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X54Y30         FDRE                                         r  buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.724ns  (logic 1.492ns (40.067%)  route 2.232ns (59.933%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           2.232     3.724    buttoncond_gen_0[0].buttoncond/sync/D[0]
    SLICE_X56Y46         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.453     4.858    buttoncond_gen_0[0].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X56Y46         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.714ns  (logic 1.489ns (40.086%)  route 2.225ns (59.914%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           2.225     3.714    buttoncond_gen_0[1].buttoncond/sync/D[0]
    SLICE_X56Y46         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.453     4.858    buttoncond_gen_0[1].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X56Y46         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 debugger/config_fifo/ram/mem_reg_0_7_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            debugger/config_fifo/ram/read_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.656ns  (logic 1.314ns (79.370%)  route 0.342ns (20.630%))
  Logic Levels:           1  (RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         RAMD32                       0.000     0.000 r  debugger/config_fifo/ram/mem_reg_0_7_0_0/DP/CLK
    SLICE_X42Y46         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     1.314 r  debugger/config_fifo/ram/mem_reg_0_7_0_0/DP/O
                         net (fo=1, routed)           0.342     1.656    debugger/config_fifo/ram/read_data0
    SLICE_X44Y46         FDRE                                         r  debugger/config_fifo/ram/read_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.448     4.853    debugger/config_fifo/ram/clk_IBUF_BUFG
    SLICE_X44Y46         FDRE                                         r  debugger/config_fifo/ram/read_data_reg[0]/C

Slack:                    inf
  Source:                 debugger/info_scan/RESET
                            (internal pin)
  Destination:            debugger/reset_conditioner/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.483ns  (logic 0.000ns (0.000%)  route 1.483ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  debugger/info_scan/RESET
                         net (fo=4, routed)           1.483     1.483    debugger/reset_conditioner/SS[0]
    SLICE_X47Y32         FDSE                                         r  debugger/reset_conditioner/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.440     4.845    debugger/reset_conditioner/clk_IBUF_BUFG
    SLICE_X47Y32         FDSE                                         r  debugger/reset_conditioner/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 debugger/info_scan/RESET
                            (internal pin)
  Destination:            debugger/reset_conditioner/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.483ns  (logic 0.000ns (0.000%)  route 1.483ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  debugger/info_scan/RESET
                         net (fo=4, routed)           1.483     1.483    debugger/reset_conditioner/SS[0]
    SLICE_X47Y32         FDSE                                         r  debugger/reset_conditioner/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.440     4.845    debugger/reset_conditioner/clk_IBUF_BUFG
    SLICE_X47Y32         FDSE                                         r  debugger/reset_conditioner/M_stage_q_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debugger/config_fifo/M_gwsync_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debugger/config_fifo/M_rsync_q_reg[4]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.233ns  (logic 0.128ns (55.026%)  route 0.105ns (44.974%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDRE                         0.000     0.000 r  debugger/config_fifo/M_gwsync_q_reg[1]/C
    SLICE_X45Y46         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  debugger/config_fifo/M_gwsync_q_reg[1]/Q
                         net (fo=1, routed)           0.105     0.233    debugger/config_fifo/M_rsync_d[1]
    SLICE_X46Y46         SRL16E                                       r  debugger/config_fifo/M_rsync_q_reg[4]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.834     2.024    debugger/config_fifo/clk_IBUF_BUFG
    SLICE_X46Y46         SRL16E                                       r  debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK

Slack:                    inf
  Source:                 debugger/config_fifo/M_gwsync_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debugger/config_fifo/M_rsync_q_reg[5]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDRE                         0.000     0.000 r  debugger/config_fifo/M_gwsync_q_reg[2]/C
    SLICE_X45Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debugger/config_fifo/M_gwsync_q_reg[2]/Q
                         net (fo=1, routed)           0.102     0.243    debugger/config_fifo/M_rsync_d[2]
    SLICE_X46Y46         SRL16E                                       r  debugger/config_fifo/M_rsync_q_reg[5]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.834     2.024    debugger/config_fifo/clk_IBUF_BUFG
    SLICE_X46Y46         SRL16E                                       r  debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK

Slack:                    inf
  Source:                 debugger/M_force_q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            debugger/force_sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.823%)  route 0.253ns (64.177%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE                         0.000     0.000 r  debugger/M_force_q_reg/C
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debugger/M_force_q_reg/Q
                         net (fo=2, routed)           0.253     0.394    debugger/force_sync/D[0]
    SLICE_X36Y39         FDRE                                         r  debugger/force_sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.830     2.020    debugger/force_sync/clk_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  debugger/force_sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 debugger/capture_scan/SHIFT
                            (internal pin)
  Destination:            debugger/arm_sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.404ns  (logic 0.045ns (11.129%)  route 0.359ns (88.871%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  debugger/capture_scan/SHIFT
                         net (fo=2, routed)           0.359     0.359    debugger/arm_sync/M_capture_scan_SHIFT
    SLICE_X29Y39         LUT3 (Prop_lut3_I2_O)        0.045     0.404 r  debugger/arm_sync/M_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.404    debugger/arm_sync/M_arm_sync_in
    SLICE_X29Y39         FDRE                                         r  debugger/arm_sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.831     2.021    debugger/arm_sync/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE                                         r  debugger/arm_sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 debugger/config_fifo/M_gwsync_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debugger/config_fifo/M_rsync_q_reg[3]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.476ns  (logic 0.141ns (29.618%)  route 0.335ns (70.382%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDRE                         0.000     0.000 r  debugger/config_fifo/M_gwsync_q_reg[0]/C
    SLICE_X45Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debugger/config_fifo/M_gwsync_q_reg[0]/Q
                         net (fo=1, routed)           0.335     0.476    debugger/config_fifo/M_rsync_d[0]
    SLICE_X46Y46         SRL16E                                       r  debugger/config_fifo/M_rsync_q_reg[3]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.834     2.024    debugger/config_fifo/clk_IBUF_BUFG
    SLICE_X46Y46         SRL16E                                       r  debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK

Slack:                    inf
  Source:                 debugger/config_fifo/ram/mem_reg_0_7_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            debugger/config_fifo/ram/read_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.505ns  (logic 0.386ns (76.506%)  route 0.119ns (23.494%))
  Logic Levels:           1  (RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         RAMD32                       0.000     0.000 r  debugger/config_fifo/ram/mem_reg_0_7_0_0/DP/CLK
    SLICE_X42Y46         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     0.386 r  debugger/config_fifo/ram/mem_reg_0_7_0_0/DP/O
                         net (fo=1, routed)           0.119     0.505    debugger/config_fifo/ram/read_data0
    SLICE_X44Y46         FDRE                                         r  debugger/config_fifo/ram/read_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.834     2.024    debugger/config_fifo/ram/clk_IBUF_BUFG
    SLICE_X44Y46         FDRE                                         r  debugger/config_fifo/ram/read_data_reg[0]/C

Slack:                    inf
  Source:                 debugger/info_scan/RESET
                            (internal pin)
  Destination:            debugger/reset_conditioner/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.555ns  (logic 0.000ns (0.000%)  route 0.555ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  debugger/info_scan/RESET
                         net (fo=4, routed)           0.555     0.555    debugger/reset_conditioner/SS[0]
    SLICE_X47Y32         FDSE                                         r  debugger/reset_conditioner/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.826     2.016    debugger/reset_conditioner/clk_IBUF_BUFG
    SLICE_X47Y32         FDSE                                         r  debugger/reset_conditioner/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 debugger/info_scan/RESET
                            (internal pin)
  Destination:            debugger/reset_conditioner/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.555ns  (logic 0.000ns (0.000%)  route 0.555ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  debugger/info_scan/RESET
                         net (fo=4, routed)           0.555     0.555    debugger/reset_conditioner/SS[0]
    SLICE_X47Y32         FDSE                                         r  debugger/reset_conditioner/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.826     2.016    debugger/reset_conditioner/clk_IBUF_BUFG
    SLICE_X47Y32         FDSE                                         r  debugger/reset_conditioner/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 debugger/info_scan/RESET
                            (internal pin)
  Destination:            debugger/reset_conditioner/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.555ns  (logic 0.000ns (0.000%)  route 0.555ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  debugger/info_scan/RESET
                         net (fo=4, routed)           0.555     0.555    debugger/reset_conditioner/SS[0]
    SLICE_X47Y32         FDSE                                         r  debugger/reset_conditioner/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.826     2.016    debugger/reset_conditioner/clk_IBUF_BUFG
    SLICE_X47Y32         FDSE                                         r  debugger/reset_conditioner/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 debugger/info_scan/RESET
                            (internal pin)
  Destination:            debugger/reset_conditioner/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.555ns  (logic 0.000ns (0.000%)  route 0.555ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  debugger/info_scan/RESET
                         net (fo=4, routed)           0.555     0.555    debugger/reset_conditioner/SS[0]
    SLICE_X47Y32         FDSE                                         r  debugger/reset_conditioner/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.826     2.016    debugger/reset_conditioner/clk_IBUF_BUFG
    SLICE_X47Y32         FDSE                                         r  debugger/reset_conditioner/M_stage_q_reg[3]/C





