INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tejas/Desktop/Design_and_Verification/10_RISC_V_Processor/Projects/0_TANU/tanu_1_0/tanu_1_0.srcs/sources_1/new/Adder.v" into library work
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tejas/Desktop/Design_and_Verification/10_RISC_V_Processor/Projects/0_TANU/tanu_1_0/tanu_1_0.srcs/sources_1/new/ALU_Control.v" into library work
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tejas/Desktop/Design_and_Verification/10_RISC_V_Processor/Projects/0_TANU/tanu_1_0/tanu_1_0.srcs/sources_1/new/ALU.v" into library work
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tejas/Desktop/Design_and_Verification/10_RISC_V_Processor/Projects/0_TANU/tanu_1_0/tanu_1_0.srcs/sources_1/new/AND_logic.v" into library work
INFO: [VRFC 10-311] analyzing module AND_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tejas/Desktop/Design_and_Verification/10_RISC_V_Processor/Projects/0_TANU/tanu_1_0/tanu_1_0.srcs/sources_1/new/control_unit.v" into library work
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tejas/Desktop/Design_and_Verification/10_RISC_V_Processor/Projects/0_TANU/tanu_1_0/tanu_1_0.srcs/sources_1/new/Data_Memory.v" into library work
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tejas/Desktop/Design_and_Verification/10_RISC_V_Processor/Projects/0_TANU/tanu_1_0/tanu_1_0.srcs/sources_1/new/Immediate_generator.v" into library work
INFO: [VRFC 10-311] analyzing module Immediate_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tejas/Desktop/Design_and_Verification/10_RISC_V_Processor/Projects/0_TANU/tanu_1_0/tanu_1_0.srcs/sources_1/new/instruction_memory.v" into library work
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tejas/Desktop/Design_and_Verification/10_RISC_V_Processor/Projects/0_TANU/tanu_1_0/tanu_1_0.srcs/sources_1/new/Mux_1.v" into library work
INFO: [VRFC 10-311] analyzing module Mux_12
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tejas/Desktop/Design_and_Verification/10_RISC_V_Processor/Projects/0_TANU/tanu_1_0/tanu_1_0.srcs/sources_1/new/pc_plus_4.v" into library work
INFO: [VRFC 10-311] analyzing module pc_plus_4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tejas/Desktop/Design_and_Verification/10_RISC_V_Processor/Projects/0_TANU/tanu_1_0/tanu_1_0.srcs/sources_1/new/program_counter.v" into library work
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tejas/Desktop/Design_and_Verification/10_RISC_V_Processor/Projects/0_TANU/tanu_1_0/tanu_1_0.srcs/sources_1/new/Reg_file.v" into library work
INFO: [VRFC 10-311] analyzing module Reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tejas/Desktop/Design_and_Verification/10_RISC_V_Processor/Projects/0_TANU/tanu_1_0/tanu_1_0.srcs/sources_1/new/top.v" into library work
INFO: [VRFC 10-311] analyzing module top
