{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1513045635920 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1513045635920 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 20:27:15 2017 " "Processing started: Mon Dec 11 20:27:15 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1513045635920 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1513045635920 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IFE_Display_2017 -c IFE_Display_2017 " "Command: quartus_map --read_settings_files=on --write_settings_files=off IFE_Display_2017 -c IFE_Display_2017" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1513045635920 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1513045636526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disp_render.sv 1 1 " "Found 1 design units, including 1 entities, in source file disp_render.sv" { { "Info" "ISGN_ENTITY_NAME" "1 disp_main " "Found entity 1: disp_main" {  } { { "disp_render.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/disp_render.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513045636619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513045636619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_controller " "Found entity 1: sprite_controller" {  } { { "sprite_controller.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/sprite_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513045636622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513045636622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "color_mapper.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/color_mapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513045636625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513045636625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513045636627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513045636627 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "registers.sv(15) " "Verilog HDL Event Control warning at registers.sv(15): Event Control contains a complex event expression" {  } { { "registers.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/registers.sv" 15 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1513045636629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.sv 1 1 " "Found 1 design units, including 1 entities, in source file registers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "registers.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/registers.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513045636630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513045636630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprites.sv" { { "Info" "ISGN_ENTITY_NAME" "1 background " "Found entity 1: background" {  } { { "sprites.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/sprites.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513045636672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513045636672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file display_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display_controller " "Found entity 1: display_controller" {  } { { "display_controller.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/display_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513045636676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513045636676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_bench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display_tb " "Found entity 1: display_tb" {  } { { "test_bench.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/test_bench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513045636679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513045636679 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1513045636725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_controller sprite_controller:sc " "Elaborating entity \"sprite_controller\" for hierarchy \"sprite_controller:sc\"" {  } { { "main.sv" "sc" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513045636727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper sprite_controller:sc\|color_mapper:cm " "Elaborating entity \"color_mapper\" for hierarchy \"sprite_controller:sc\|color_mapper:cm\"" {  } { { "sprite_controller.sv" "cm" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/sprite_controller.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513045636729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disp_main sprite_controller:sc\|disp_main:bg " "Elaborating entity \"disp_main\" for hierarchy \"sprite_controller:sc\|disp_main:bg\"" {  } { { "sprite_controller.sv" "bg" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/sprite_controller.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513045636731 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "bg " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"bg\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1513045640715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_controller display_controller:display " "Elaborating entity \"display_controller\" for hierarchy \"display_controller:display\"" {  } { { "main.sv" "display" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513045640939 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led_1 GND " "Pin \"led_1\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513045647853 "|top|led_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_2 GND " "Pin \"led_2\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513045647853 "|top|led_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "VSYNC GND " "Pin \"VSYNC\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513045647853 "|top|VSYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSYNC GND " "Pin \"HSYNC\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513045647853 "|top|HSYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP_EN VCC " "Pin \"DISP_EN\" is stuck at VCC" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513045647853 "|top|DISP_EN"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1513045647853 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1513045653537 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1513045653886 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513045653886 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_port_in\[0\] " "No output dependent on input pin \"fpga_port_in\[0\]\"" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513045654014 "|top|fpga_port_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_port_in\[1\] " "No output dependent on input pin \"fpga_port_in\[1\]\"" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513045654014 "|top|fpga_port_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_port_in\[2\] " "No output dependent on input pin \"fpga_port_in\[2\]\"" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513045654014 "|top|fpga_port_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_port_in\[3\] " "No output dependent on input pin \"fpga_port_in\[3\]\"" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513045654014 "|top|fpga_port_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_port_in\[4\] " "No output dependent on input pin \"fpga_port_in\[4\]\"" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513045654014 "|top|fpga_port_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_port_in\[5\] " "No output dependent on input pin \"fpga_port_in\[5\]\"" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513045654014 "|top|fpga_port_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_port_in\[6\] " "No output dependent on input pin \"fpga_port_in\[6\]\"" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513045654014 "|top|fpga_port_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_port_in\[7\] " "No output dependent on input pin \"fpga_port_in\[7\]\"" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513045654014 "|top|fpga_port_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_rsel " "No output dependent on input pin \"fpga_rsel\"" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513045654014 "|top|fpga_rsel"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_write " "No output dependent on input pin \"fpga_write\"" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513045654014 "|top|fpga_write"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1513045654014 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1340 " "Implemented 1340 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1513045654015 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1513045654015 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1297 " "Implemented 1297 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1513045654015 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1513045654015 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "697 " "Peak virtual memory: 697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1513045654070 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 20:27:34 2017 " "Processing ended: Mon Dec 11 20:27:34 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1513045654070 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1513045654070 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1513045654070 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1513045654070 ""}
