#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Thu May 25 16:31:38 2017
# Process ID: 23251
# Current directory: /homes/palmiero/Desktop/DHT11_Controller
# Command line: vivado -mode batch -source /homes/palmiero/Desktop/DHT11_Controller/dht11_sa_top-syn.tcl -notrace
# Log file: /homes/palmiero/Desktop/DHT11_Controller/vivado.log
# Journal file: /homes/palmiero/Desktop/DHT11_Controller/vivado.jou
#-----------------------------------------------------------
source /homes/palmiero/Desktop/DHT11_Controller/dht11_sa_top-syn.tcl -notrace
*********************************************
Summary of build parameters
*********************************************
Board: digilentinc.com:zybo:part0:1.0
Part: xc7z010clg400-1
Frequency: 125 MHz
*********************************************
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/packages/LabSoC/Xilinx/Vivado/2016.3/data/ip'.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst' as interface 'rst'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /homes/palmiero/Desktop/DHT11_Controller/dht11_sa_top/dht11_sa_top.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] '/homes/palmiero/Desktop/DHT11_Controller/dht11_sa_top/dht11_sa_top.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Thu May 25 16:31:54 2017. For additional details about this file, please refer to the WebTalk help file at /packages/LabSoC/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu May 25 16:31:54 2017...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/homes/palmiero/Desktop/DHT11_Controller/dht11_sa_top'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/packages/LabSoC/Xilinx/Vivado/2016.3/data/ip'.
Wrote  : </homes/palmiero/Desktop/DHT11_Controller/top.srcs/sources_1/bd/top/top.bd> 
INFO: [BD 41-1662] The design 'top.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /homes/palmiero/Desktop/DHT11_Controller/top.srcs/sources_1/bd/top/hdl/top.v
Verilog Output written to : /homes/palmiero/Desktop/DHT11_Controller/top.srcs/sources_1/bd/top/hdl/top_wrapper.v
Wrote  : </homes/palmiero/Desktop/DHT11_Controller/top.srcs/sources_1/bd/top/top.bd> 
WARNING: [xilinx.com:ip:processing_system7:5.5-1] top_ps7_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dht11_sa_top .
Exporting to file /homes/palmiero/Desktop/DHT11_Controller/top.srcs/sources_1/bd/top/hw_handoff/top.hwh
Generated Block Design Tcl file /homes/palmiero/Desktop/DHT11_Controller/top.srcs/sources_1/bd/top/hw_handoff/top_bd.tcl
Generated Hardware Definition File /homes/palmiero/Desktop/DHT11_Controller/top.srcs/sources_1/bd/top/hdl/top.hwdef
generate_target: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1280.309 ; gain = 104.734 ; free physical = 9848 ; free virtual = 31354
[Thu May 25 16:32:20 2017] Launched top_ps7_0_synth_1, top_dht11_sa_top_0_synth_1...
Run output will be captured here:
top_ps7_0_synth_1: /homes/palmiero/Desktop/DHT11_Controller/top.runs/top_ps7_0_synth_1/runme.log
top_dht11_sa_top_0_synth_1: /homes/palmiero/Desktop/DHT11_Controller/top.runs/top_dht11_sa_top_0_synth_1/runme.log
[Thu May 25 16:32:20 2017] Launched synth_1...
Run output will be captured here: /homes/palmiero/Desktop/DHT11_Controller/top.runs/synth_1/runme.log
[Thu May 25 16:32:20 2017] Waiting for synth_1 to finish...
