//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-31833905
// Cuda compilation tools, release 11.8, V11.8.89
// Based on NVVM 7.0.1
//

.version 7.8
.target sm_52
.address_size 64

	// .globl	_Z4gpu1PKhPKfPhiiiii
.const .align 4 .b8 imageKernel_c[36];
// _ZZ4gpu2PKhPhiiiiiE4tile has been demoted

.visible .entry _Z4gpu1PKhPKfPhiiiii(
	.param .u64 _Z4gpu1PKhPKfPhiiiii_param_0,
	.param .u64 _Z4gpu1PKhPKfPhiiiii_param_1,
	.param .u64 _Z4gpu1PKhPKfPhiiiii_param_2,
	.param .u32 _Z4gpu1PKhPKfPhiiiii_param_3,
	.param .u32 _Z4gpu1PKhPKfPhiiiii_param_4,
	.param .u32 _Z4gpu1PKhPKfPhiiiii_param_5,
	.param .u32 _Z4gpu1PKhPKfPhiiiii_param_6,
	.param .u32 _Z4gpu1PKhPKfPhiiiii_param_7
)
{
	.reg .pred 	%p<54>;
	.reg .b16 	%rs<10>;
	.reg .f32 	%f<51>;
	.reg .b32 	%r<111>;
	.reg .b64 	%rd<32>;


	ld.param.u64 	%rd7, [_Z4gpu1PKhPKfPhiiiii_param_0];
	ld.param.u64 	%rd8, [_Z4gpu1PKhPKfPhiiiii_param_1];
	ld.param.u64 	%rd9, [_Z4gpu1PKhPKfPhiiiii_param_2];
	ld.param.u32 	%r43, [_Z4gpu1PKhPKfPhiiiii_param_3];
	ld.param.u32 	%r44, [_Z4gpu1PKhPKfPhiiiii_param_4];
	ld.param.u32 	%r45, [_Z4gpu1PKhPKfPhiiiii_param_5];
	ld.param.u32 	%r46, [_Z4gpu1PKhPKfPhiiiii_param_6];
	ld.param.u32 	%r47, [_Z4gpu1PKhPKfPhiiiii_param_7];
	cvta.to.global.u64 	%rd1, %rd8;
	cvta.to.global.u64 	%rd2, %rd7;
	cvta.to.global.u64 	%rd3, %rd9;
	mov.u32 	%r48, %ntid.x;
	mov.u32 	%r49, %ctaid.x;
	mov.u32 	%r50, %tid.x;
	mad.lo.s32 	%r1, %r49, %r48, %r50;
	mov.u32 	%r51, %ntid.y;
	mov.u32 	%r52, %ctaid.y;
	mov.u32 	%r53, %tid.y;
	mad.lo.s32 	%r2, %r52, %r51, %r53;
	setp.ge.s32 	%p1, %r2, %r46;
	setp.ge.s32 	%p2, %r1, %r45;
	or.pred  	%p3, %p2, %p1;
	setp.lt.s32 	%p4, %r47, 1;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	$L__BB0_33;

	setp.gt.s32 	%p6, %r44, 0;
	mad.lo.s32 	%r54, %r2, %r45, %r1;
	mul.lo.s32 	%r3, %r54, %r47;
	shr.u32 	%r55, %r43, 31;
	add.s32 	%r56, %r43, %r55;
	shr.s32 	%r57, %r56, 1;
	sub.s32 	%r4, %r1, %r57;
	@%p6 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_2;

$L__BB0_8:
	add.s32 	%r16, %r43, -1;
	and.b32  	%r17, %r43, 3;
	sub.s32 	%r18, %r43, %r17;
	mul.lo.s32 	%r19, %r44, %r43;
	neg.s32 	%r20, %r43;
	mov.u32 	%r105, 0;
	add.s64 	%rd4, %rd1, -16;
	shr.u32 	%r66, %r44, 31;
	add.s32 	%r67, %r44, %r66;
	shr.s32 	%r68, %r67, 1;
	sub.s32 	%r21, %r2, %r68;

$L__BB0_9:
	setp.lt.s32 	%p11, %r43, 1;
	mov.f32 	%f41, 0f00000000;
	@%p11 bra 	$L__BB0_32;

	mov.u32 	%r69, 0;
	mov.u32 	%r106, %r69;

$L__BB0_11:
	mad.lo.s32 	%r24, %r20, %r106, %r19;
	add.s32 	%r25, %r21, %r106;
	mul.lo.s32 	%r26, %r25, %r45;
	setp.lt.u32 	%p12, %r16, 3;
	mov.u32 	%r110, %r69;
	@%p12 bra 	$L__BB0_22;

	mov.u32 	%r107, 0;
	mov.u32 	%r110, %r107;
	mov.u32 	%r109, %r18;

$L__BB0_13:
	mad.lo.s32 	%r73, %r107, -4, %r24;
	mul.wide.s32 	%rd14, %r73, 4;
	add.s64 	%rd5, %rd4, %rd14;
	add.s32 	%r30, %r4, %r110;
	or.b32  	%r74, %r30, %r25;
	setp.lt.s32 	%p13, %r74, 0;
	setp.ge.s32 	%p14, %r25, %r46;
	or.pred  	%p15, %p14, %p13;
	setp.ge.s32 	%p16, %r30, %r45;
	or.pred  	%p17, %p16, %p15;
	@%p17 bra 	$L__BB0_15;

	add.s32 	%r75, %r30, %r26;
	mad.lo.s32 	%r76, %r75, %r47, %r105;
	cvt.s64.s32 	%rd15, %r76;
	add.s64 	%rd16, %rd2, %rd15;
	ld.global.u8 	%rs3, [%rd16];
	cvt.rn.f32.u16 	%f25, %rs3;
	ld.global.f32 	%f26, [%rd5+12];
	fma.rn.f32 	%f41, %f26, %f25, %f41;

$L__BB0_15:
	add.s32 	%r31, %r30, 1;
	or.b32  	%r77, %r31, %r25;
	setp.lt.s32 	%p18, %r77, 0;
	or.pred  	%p20, %p14, %p18;
	setp.ge.s32 	%p21, %r31, %r45;
	or.pred  	%p22, %p21, %p20;
	@%p22 bra 	$L__BB0_17;

	add.s32 	%r78, %r31, %r26;
	mad.lo.s32 	%r79, %r78, %r47, %r105;
	cvt.s64.s32 	%rd17, %r79;
	add.s64 	%rd18, %rd2, %rd17;
	ld.global.u8 	%rs4, [%rd18];
	cvt.rn.f32.u16 	%f27, %rs4;
	ld.global.f32 	%f28, [%rd5+8];
	fma.rn.f32 	%f41, %f28, %f27, %f41;

$L__BB0_17:
	add.s32 	%r32, %r30, 2;
	or.b32  	%r80, %r32, %r25;
	setp.lt.s32 	%p23, %r80, 0;
	or.pred  	%p25, %p14, %p23;
	setp.ge.s32 	%p26, %r32, %r45;
	or.pred  	%p27, %p26, %p25;
	@%p27 bra 	$L__BB0_19;

	add.s32 	%r81, %r32, %r26;
	mad.lo.s32 	%r82, %r81, %r47, %r105;
	cvt.s64.s32 	%rd19, %r82;
	add.s64 	%rd20, %rd2, %rd19;
	ld.global.u8 	%rs5, [%rd20];
	cvt.rn.f32.u16 	%f29, %rs5;
	ld.global.f32 	%f30, [%rd5+4];
	fma.rn.f32 	%f41, %f30, %f29, %f41;

$L__BB0_19:
	add.s32 	%r33, %r30, 3;
	or.b32  	%r83, %r33, %r25;
	setp.lt.s32 	%p28, %r83, 0;
	or.pred  	%p30, %p14, %p28;
	setp.ge.s32 	%p31, %r33, %r45;
	or.pred  	%p32, %p31, %p30;
	@%p32 bra 	$L__BB0_21;

	add.s32 	%r84, %r33, %r26;
	mad.lo.s32 	%r85, %r84, %r47, %r105;
	cvt.s64.s32 	%rd21, %r85;
	add.s64 	%rd22, %rd2, %rd21;
	ld.global.u8 	%rs6, [%rd22];
	cvt.rn.f32.u16 	%f31, %rs6;
	ld.global.f32 	%f32, [%rd5];
	fma.rn.f32 	%f41, %f32, %f31, %f41;

$L__BB0_21:
	add.s32 	%r110, %r110, 4;
	add.s32 	%r109, %r109, -4;
	setp.ne.s32 	%p33, %r109, 0;
	add.s32 	%r107, %r107, 1;
	@%p33 bra 	$L__BB0_13;

$L__BB0_22:
	setp.eq.s32 	%p34, %r17, 0;
	@%p34 bra 	$L__BB0_31;

	setp.ge.s32 	%p35, %r25, %r46;
	add.s32 	%r38, %r4, %r110;
	or.b32  	%r86, %r38, %r25;
	setp.lt.s32 	%p36, %r86, 0;
	or.pred  	%p37, %p35, %p36;
	setp.ge.s32 	%p38, %r38, %r45;
	mov.u32 	%r87, -3;
	sub.s32 	%r88, %r87, %r110;
	add.s32 	%r89, %r24, %r88;
	mul.wide.s32 	%rd23, %r89, 4;
	add.s64 	%rd6, %rd1, %rd23;
	or.pred  	%p39, %p38, %p37;
	@%p39 bra 	$L__BB0_25;

	add.s32 	%r90, %r38, %r26;
	mad.lo.s32 	%r91, %r90, %r47, %r105;
	cvt.s64.s32 	%rd24, %r91;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.u8 	%rs7, [%rd25];
	cvt.rn.f32.u16 	%f33, %rs7;
	ld.global.f32 	%f34, [%rd6+8];
	fma.rn.f32 	%f41, %f34, %f33, %f41;

$L__BB0_25:
	setp.eq.s32 	%p40, %r17, 1;
	@%p40 bra 	$L__BB0_31;

	add.s32 	%r39, %r38, 1;
	or.b32  	%r92, %r39, %r25;
	setp.lt.s32 	%p42, %r92, 0;
	or.pred  	%p43, %p35, %p42;
	setp.ge.s32 	%p44, %r39, %r45;
	or.pred  	%p45, %p44, %p43;
	@%p45 bra 	$L__BB0_28;

	add.s32 	%r93, %r39, %r26;
	mad.lo.s32 	%r94, %r93, %r47, %r105;
	cvt.s64.s32 	%rd26, %r94;
	add.s64 	%rd27, %rd2, %rd26;
	ld.global.u8 	%rs8, [%rd27];
	cvt.rn.f32.u16 	%f35, %rs8;
	ld.global.f32 	%f36, [%rd6+4];
	fma.rn.f32 	%f41, %f36, %f35, %f41;

$L__BB0_28:
	setp.eq.s32 	%p46, %r17, 2;
	@%p46 bra 	$L__BB0_31;

	add.s32 	%r40, %r38, 2;
	or.b32  	%r95, %r40, %r25;
	setp.lt.s32 	%p48, %r95, 0;
	or.pred  	%p49, %p35, %p48;
	setp.ge.s32 	%p50, %r40, %r45;
	or.pred  	%p51, %p50, %p49;
	@%p51 bra 	$L__BB0_31;

	add.s32 	%r96, %r40, %r26;
	mad.lo.s32 	%r97, %r96, %r47, %r105;
	cvt.s64.s32 	%rd28, %r97;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.u8 	%rs9, [%rd29];
	cvt.rn.f32.u16 	%f37, %rs9;
	ld.global.f32 	%f38, [%rd6];
	fma.rn.f32 	%f41, %f38, %f37, %f41;

$L__BB0_31:
	add.s32 	%r106, %r106, 1;
	setp.lt.s32 	%p52, %r106, %r44;
	@%p52 bra 	$L__BB0_11;

$L__BB0_32:
	cvt.rzi.u32.f32 	%r98, %f41;
	add.s32 	%r99, %r105, %r3;
	cvt.s64.s32 	%rd30, %r99;
	add.s64 	%rd31, %rd3, %rd30;
	st.global.u8 	[%rd31], %r98;
	add.s32 	%r105, %r105, 1;
	setp.lt.s32 	%p53, %r105, %r47;
	@%p53 bra 	$L__BB0_9;
	bra.uni 	$L__BB0_33;

$L__BB0_2:
	add.s32 	%r59, %r47, -1;
	and.b32  	%r104, %r47, 3;
	setp.lt.u32 	%p7, %r59, 3;
	mov.u32 	%r102, 0;
	@%p7 bra 	$L__BB0_5;

	sub.s32 	%r101, %r47, %r104;
	mov.f32 	%f20, 0f00000000;
	cvt.rzi.u32.f32 	%r61, %f20;
	cvt.u16.u32 	%rs1, %r61;

$L__BB0_4:
	add.s32 	%r62, %r102, %r3;
	cvt.s64.s32 	%rd10, %r62;
	add.s64 	%rd11, %rd3, %rd10;
	st.global.u8 	[%rd11], %rs1;
	st.global.u8 	[%rd11+1], %rs1;
	st.global.u8 	[%rd11+2], %rs1;
	st.global.u8 	[%rd11+3], %rs1;
	add.s32 	%r102, %r102, 4;
	add.s32 	%r101, %r101, -4;
	setp.ne.s32 	%p8, %r101, 0;
	@%p8 bra 	$L__BB0_4;

$L__BB0_5:
	setp.eq.s32 	%p9, %r104, 0;
	@%p9 bra 	$L__BB0_33;

	mov.f32 	%f21, 0f00000000;
	cvt.rzi.u32.f32 	%r63, %f21;
	cvt.u16.u32 	%rs2, %r63;

$L__BB0_7:
	.pragma "nounroll";
	add.s32 	%r64, %r102, %r3;
	cvt.s64.s32 	%rd12, %r64;
	add.s64 	%rd13, %rd3, %rd12;
	st.global.u8 	[%rd13], %rs2;
	add.s32 	%r102, %r102, 1;
	add.s32 	%r104, %r104, -1;
	setp.eq.s32 	%p10, %r104, 0;
	@%p10 bra 	$L__BB0_33;
	bra.uni 	$L__BB0_7;

$L__BB0_33:
	ret;

}
	// .globl	_Z4gpu2PKhPhiiiii
.visible .entry _Z4gpu2PKhPhiiiii(
	.param .u64 _Z4gpu2PKhPhiiiii_param_0,
	.param .u64 _Z4gpu2PKhPhiiiii_param_1,
	.param .u32 _Z4gpu2PKhPhiiiii_param_2,
	.param .u32 _Z4gpu2PKhPhiiiii_param_3,
	.param .u32 _Z4gpu2PKhPhiiiii_param_4,
	.param .u32 _Z4gpu2PKhPhiiiii_param_5,
	.param .u32 _Z4gpu2PKhPhiiiii_param_6
)
{
	.reg .pred 	%p<100>;
	.reg .b16 	%rs<38>;
	.reg .f32 	%f<51>;
	.reg .b32 	%r<194>;
	.reg .b64 	%rd<35>;
	// demoted variable
	.shared .align 1 .b8 _ZZ4gpu2PKhPhiiiiiE4tile[1024];

	ld.param.u64 	%rd7, [_Z4gpu2PKhPhiiiii_param_0];
	ld.param.u64 	%rd8, [_Z4gpu2PKhPhiiiii_param_1];
	ld.param.u32 	%r71, [_Z4gpu2PKhPhiiiii_param_4];
	ld.param.u32 	%r72, [_Z4gpu2PKhPhiiiii_param_5];
	ld.param.u32 	%r73, [_Z4gpu2PKhPhiiiii_param_6];
	ld.param.u32 	%r70, [_Z4gpu2PKhPhiiiii_param_3];
	ld.param.u32 	%r69, [_Z4gpu2PKhPhiiiii_param_2];
	cvta.to.global.u64 	%rd1, %rd7;
	cvta.to.global.u64 	%rd2, %rd8;
	mov.u32 	%r74, %ntid.x;
	mov.u32 	%r75, %ctaid.x;
	mul.lo.s32 	%r1, %r75, %r74;
	mov.u32 	%r2, %tid.x;
	add.s32 	%r3, %r1, %r2;
	mov.u32 	%r76, %ntid.y;
	mov.u32 	%r77, %ctaid.y;
	mov.u32 	%r4, %tid.y;
	mad.lo.s32 	%r5, %r77, %r76, %r4;
	shr.u32 	%r78, %r69, 31;
	add.s32 	%r79, %r69, %r78;
	shr.s32 	%r80, %r79, 1;
	neg.s32 	%r6, %r80;
	shr.u32 	%r81, %r70, 31;
	add.s32 	%r82, %r70, %r81;
	shr.s32 	%r83, %r82, 1;
	neg.s32 	%r7, %r83;
	setp.lt.s32 	%p3, %r73, 1;
	mov.pred 	%p99, 0;
	@%p3 bra 	$L__BB1_28;

	setp.lt.s32 	%p5, %r70, 1;
	add.s32 	%r8, %r6, %r3;
	mov.pred 	%p99, -1;
	@%p5 bra 	$L__BB1_28;

	add.s32 	%r9, %r69, -1;
	and.b32  	%r10, %r69, 3;
	sub.s32 	%r11, %r69, %r10;
	add.s32 	%r12, %r7, %r5;
	mov.u32 	%r179, 0;

$L__BB1_3:
	setp.lt.s32 	%p6, %r69, 1;
	@%p6 bra 	$L__BB1_27;

	mov.u32 	%r85, 0;
	mov.u32 	%r180, %r85;

$L__BB1_5:
	add.s32 	%r15, %r180, %r4;
	add.s32 	%r16, %r12, %r180;
	mul.lo.s32 	%r17, %r16, %r71;
	setp.lt.u32 	%p7, %r9, 3;
	mov.u32 	%r183, %r85;
	@%p7 bra 	$L__BB1_16;

	mov.u32 	%r183, 0;
	mov.u32 	%r182, %r11;

$L__BB1_7:
	add.s32 	%r20, %r8, %r183;
	or.b32  	%r88, %r20, %r16;
	setp.lt.s32 	%p8, %r88, 0;
	setp.ge.s32 	%p9, %r16, %r72;
	or.pred  	%p10, %p9, %p8;
	setp.ge.s32 	%p11, %r20, %r71;
	mov.u16 	%rs32, 0;
	or.pred  	%p12, %p11, %p10;
	mov.u16 	%rs31, %rs32;
	@%p12 bra 	$L__BB1_9;

	add.s32 	%r89, %r20, %r17;
	mad.lo.s32 	%r90, %r89, %r73, %r179;
	cvt.s64.s32 	%rd9, %r90;
	add.s64 	%rd10, %rd1, %rd9;
	ld.global.u8 	%rs31, [%rd10];

$L__BB1_9:
	add.s32 	%r91, %r183, %r2;
	shl.b32 	%r92, %r15, 5;
	mov.u32 	%r93, _ZZ4gpu2PKhPhiiiiiE4tile;
	add.s32 	%r94, %r93, %r92;
	add.s32 	%r95, %r94, %r91;
	add.s32 	%r21, %r95, %r179;
	st.shared.u8 	[%r21], %rs31;
	add.s32 	%r22, %r20, 1;
	or.b32  	%r97, %r22, %r16;
	setp.lt.s32 	%p13, %r97, 0;
	or.pred  	%p15, %p9, %p13;
	setp.ge.s32 	%p16, %r22, %r71;
	or.pred  	%p17, %p16, %p15;
	@%p17 bra 	$L__BB1_11;

	add.s32 	%r98, %r22, %r17;
	mad.lo.s32 	%r99, %r98, %r73, %r179;
	cvt.s64.s32 	%rd11, %r99;
	add.s64 	%rd12, %rd1, %rd11;
	ld.global.u8 	%rs32, [%rd12];

$L__BB1_11:
	st.shared.u8 	[%r21+1], %rs32;
	add.s32 	%r23, %r20, 2;
	or.b32  	%r101, %r23, %r16;
	setp.lt.s32 	%p18, %r101, 0;
	or.pred  	%p20, %p9, %p18;
	setp.ge.s32 	%p21, %r23, %r71;
	mov.u16 	%rs34, 0;
	or.pred  	%p22, %p21, %p20;
	mov.u16 	%rs33, %rs34;
	@%p22 bra 	$L__BB1_13;

	add.s32 	%r102, %r23, %r17;
	mad.lo.s32 	%r103, %r102, %r73, %r179;
	cvt.s64.s32 	%rd13, %r103;
	add.s64 	%rd14, %rd1, %rd13;
	ld.global.u8 	%rs33, [%rd14];

$L__BB1_13:
	st.shared.u8 	[%r21+2], %rs33;
	add.s32 	%r24, %r20, 3;
	or.b32  	%r105, %r24, %r16;
	setp.lt.s32 	%p23, %r105, 0;
	or.pred  	%p25, %p9, %p23;
	setp.ge.s32 	%p26, %r24, %r71;
	or.pred  	%p27, %p26, %p25;
	@%p27 bra 	$L__BB1_15;

	add.s32 	%r106, %r24, %r17;
	mad.lo.s32 	%r107, %r106, %r73, %r179;
	cvt.s64.s32 	%rd15, %r107;
	add.s64 	%rd16, %rd1, %rd15;
	ld.global.u8 	%rs34, [%rd16];

$L__BB1_15:
	st.shared.u8 	[%r21+3], %rs34;
	add.s32 	%r183, %r183, 4;
	add.s32 	%r182, %r182, -4;
	setp.ne.s32 	%p28, %r182, 0;
	@%p28 bra 	$L__BB1_7;

$L__BB1_16:
	setp.eq.s32 	%p29, %r10, 0;
	@%p29 bra 	$L__BB1_26;

	setp.ge.s32 	%p30, %r16, %r72;
	add.s32 	%r28, %r8, %r183;
	or.b32  	%r108, %r28, %r16;
	setp.lt.s32 	%p31, %r108, 0;
	or.pred  	%p32, %p30, %p31;
	setp.ge.s32 	%p33, %r28, %r71;
	mov.u16 	%rs35, 0;
	or.pred  	%p34, %p33, %p32;
	@%p34 bra 	$L__BB1_19;

	add.s32 	%r109, %r28, %r17;
	mad.lo.s32 	%r110, %r109, %r73, %r179;
	cvt.s64.s32 	%rd17, %r110;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.u8 	%rs35, [%rd18];

$L__BB1_19:
	add.s32 	%r111, %r183, %r2;
	shl.b32 	%r112, %r15, 5;
	mov.u32 	%r113, _ZZ4gpu2PKhPhiiiiiE4tile;
	add.s32 	%r114, %r113, %r112;
	add.s32 	%r115, %r114, %r111;
	add.s32 	%r29, %r115, %r179;
	st.shared.u8 	[%r29], %rs35;
	setp.eq.s32 	%p35, %r10, 1;
	@%p35 bra 	$L__BB1_26;

	add.s32 	%r30, %r28, 1;
	or.b32  	%r117, %r30, %r16;
	setp.lt.s32 	%p37, %r117, 0;
	or.pred  	%p38, %p30, %p37;
	setp.ge.s32 	%p39, %r30, %r71;
	mov.u16 	%rs36, 0;
	or.pred  	%p40, %p39, %p38;
	@%p40 bra 	$L__BB1_22;

	add.s32 	%r118, %r30, %r17;
	mad.lo.s32 	%r119, %r118, %r73, %r179;
	cvt.s64.s32 	%rd19, %r119;
	add.s64 	%rd20, %rd1, %rd19;
	ld.global.u8 	%rs36, [%rd20];

$L__BB1_22:
	st.shared.u8 	[%r29+1], %rs36;
	setp.eq.s32 	%p41, %r10, 2;
	@%p41 bra 	$L__BB1_26;

	add.s32 	%r31, %r28, 2;
	or.b32  	%r121, %r31, %r16;
	setp.lt.s32 	%p43, %r121, 0;
	or.pred  	%p44, %p30, %p43;
	setp.ge.s32 	%p45, %r31, %r71;
	mov.u16 	%rs37, 0;
	or.pred  	%p46, %p45, %p44;
	@%p46 bra 	$L__BB1_25;

	add.s32 	%r122, %r31, %r17;
	mad.lo.s32 	%r123, %r122, %r73, %r179;
	cvt.s64.s32 	%rd21, %r123;
	add.s64 	%rd22, %rd1, %rd21;
	ld.global.u8 	%rs37, [%rd22];

$L__BB1_25:
	st.shared.u8 	[%r29+2], %rs37;

$L__BB1_26:
	add.s32 	%r180, %r180, 1;
	setp.lt.s32 	%p47, %r180, %r70;
	@%p47 bra 	$L__BB1_5;

$L__BB1_27:
	add.s32 	%r179, %r179, 1;
	setp.lt.s32 	%p49, %r179, %r73;
	@%p49 bra 	$L__BB1_3;

$L__BB1_28:
	bar.sync 	0;
	not.pred 	%p50, %p99;
	@%p50 bra 	$L__BB1_61;

	setp.gt.s32 	%p51, %r70, 0;
	mad.lo.s32 	%r124, %r5, %r71, %r3;
	mul.lo.s32 	%r34, %r124, %r73;
	add.s32 	%r35, %r7, %r5;
	add.s32 	%r36, %r6, %r3;
	@%p51 bra 	$L__BB1_36;
	bra.uni 	$L__BB1_30;

$L__BB1_36:
	add.s32 	%r48, %r69, -1;
	and.b32  	%r49, %r69, 3;
	sub.s32 	%r50, %r49, %r69;
	add.s32 	%r133, %r2, %r6;
	add.s32 	%r134, %r133, %r1;
	add.s32 	%r51, %r134, 3;
	shl.b32 	%r135, %r4, 5;
	mov.u32 	%r136, _ZZ4gpu2PKhPhiiiiiE4tile;
	add.s32 	%r137, %r136, %r135;
	add.s32 	%r138, %r137, %r2;
	add.s32 	%r52, %r138, 1;
	mul.lo.s32 	%r53, %r70, %r69;
	neg.s32 	%r54, %r69;
	mov.u32 	%r189, 0;
	mov.u64 	%rd31, imageKernel_c;

$L__BB1_37:
	setp.lt.s32 	%p56, %r69, 1;
	mov.f32 	%f41, 0f00000000;
	@%p56 bra 	$L__BB1_60;

	add.s32 	%r56, %r52, %r189;
	mov.u32 	%r139, 0;
	mov.u32 	%r190, %r139;

$L__BB1_39:
	add.s32 	%r58, %r35, %r190;
	setp.lt.u32 	%p57, %r48, 3;
	mov.u32 	%r193, %r139;
	@%p57 bra 	$L__BB1_50;

	shl.b32 	%r142, %r190, 5;
	add.s32 	%r59, %r56, %r142;
	mad.lo.s32 	%r143, %r54, %r190, %r53;
	mul.wide.s32 	%rd27, %r143, 4;
	add.s64 	%rd29, %rd31, %rd27;
	add.s64 	%rd34, %rd29, -4;
	mov.u32 	%r193, 0;
	mov.u32 	%r191, %r51;

$L__BB1_41:
	add.s32 	%r144, %r191, -3;
	or.b32  	%r145, %r144, %r58;
	setp.lt.s32 	%p58, %r145, 0;
	setp.ge.s32 	%p59, %r58, %r72;
	or.pred  	%p60, %p59, %p58;
	setp.ge.s32 	%p61, %r144, %r71;
	add.s32 	%r146, %r59, %r193;
	or.pred  	%p62, %p61, %p60;
	@%p62 bra 	$L__BB1_43;

	add.s32 	%r175, %r146, -1;
	ld.shared.u8 	%rs24, [%r175];
	cvt.rn.f32.u16 	%f25, %rs24;
	ld.const.f32 	%f26, [%rd34];
	fma.rn.f32 	%f41, %f26, %f25, %f41;

$L__BB1_43:
	add.s32 	%r147, %r191, -2;
	or.b32  	%r148, %r147, %r58;
	setp.lt.s32 	%p63, %r148, 0;
	or.pred  	%p65, %p59, %p63;
	setp.ge.s32 	%p66, %r147, %r71;
	or.pred  	%p67, %p66, %p65;
	@%p67 bra 	$L__BB1_45;

	add.s32 	%r176, %r146, -1;
	ld.shared.u8 	%rs25, [%r176+1];
	cvt.rn.f32.u16 	%f27, %rs25;
	ld.const.f32 	%f28, [%rd34+-4];
	fma.rn.f32 	%f41, %f28, %f27, %f41;

$L__BB1_45:
	add.s32 	%r149, %r191, -1;
	or.b32  	%r150, %r149, %r58;
	setp.lt.s32 	%p68, %r150, 0;
	or.pred  	%p70, %p59, %p68;
	setp.ge.s32 	%p71, %r149, %r71;
	or.pred  	%p72, %p71, %p70;
	@%p72 bra 	$L__BB1_47;

	add.s32 	%r177, %r146, -1;
	ld.shared.u8 	%rs26, [%r177+2];
	cvt.rn.f32.u16 	%f29, %rs26;
	ld.const.f32 	%f30, [%rd34+-8];
	fma.rn.f32 	%f41, %f30, %f29, %f41;

$L__BB1_47:
	or.b32  	%r151, %r191, %r58;
	setp.lt.s32 	%p73, %r151, 0;
	or.pred  	%p75, %p59, %p73;
	setp.ge.s32 	%p76, %r191, %r71;
	or.pred  	%p77, %p76, %p75;
	@%p77 bra 	$L__BB1_49;

	add.s32 	%r178, %r146, -1;
	ld.shared.u8 	%rs27, [%r178+3];
	cvt.rn.f32.u16 	%f31, %rs27;
	ld.const.f32 	%f32, [%rd34+-12];
	fma.rn.f32 	%f41, %f32, %f31, %f41;

$L__BB1_49:
	add.s32 	%r193, %r193, 4;
	add.s32 	%r152, %r50, %r193;
	add.s32 	%r191, %r191, 4;
	setp.ne.s32 	%p78, %r152, 0;
	add.s64 	%rd34, %rd34, -16;
	@%p78 bra 	$L__BB1_41;

$L__BB1_50:
	setp.eq.s32 	%p79, %r49, 0;
	@%p79 bra 	$L__BB1_59;

	setp.ge.s32 	%p80, %r58, %r72;
	add.s32 	%r153, %r36, %r193;
	or.b32  	%r154, %r153, %r58;
	setp.lt.s32 	%p81, %r154, 0;
	or.pred  	%p82, %p80, %p81;
	setp.ge.s32 	%p83, %r153, %r71;
	add.s32 	%r155, %r193, %r2;
	add.s32 	%r156, %r190, %r4;
	shl.b32 	%r157, %r156, 5;
	add.s32 	%r159, %r136, %r157;
	add.s32 	%r160, %r159, %r155;
	add.s32 	%r66, %r160, %r189;
	mov.u32 	%r161, -3;
	sub.s32 	%r162, %r161, %r193;
	not.b32 	%r163, %r190;
	add.s32 	%r164, %r163, %r70;
	mad.lo.s32 	%r165, %r164, %r69, %r69;
	add.s32 	%r166, %r165, %r162;
	mul.wide.s32 	%rd30, %r166, 4;
	add.s64 	%rd6, %rd31, %rd30;
	or.pred  	%p84, %p83, %p82;
	@%p84 bra 	$L__BB1_53;

	ld.shared.u8 	%rs28, [%r66];
	cvt.rn.f32.u16 	%f33, %rs28;
	ld.const.f32 	%f34, [%rd6+8];
	fma.rn.f32 	%f41, %f34, %f33, %f41;

$L__BB1_53:
	setp.eq.s32 	%p85, %r49, 1;
	@%p85 bra 	$L__BB1_59;

	add.s32 	%r168, %r153, 1;
	or.b32  	%r169, %r168, %r58;
	setp.lt.s32 	%p87, %r169, 0;
	or.pred  	%p88, %p80, %p87;
	setp.ge.s32 	%p89, %r168, %r71;
	or.pred  	%p90, %p89, %p88;
	@%p90 bra 	$L__BB1_56;

	ld.shared.u8 	%rs29, [%r66+1];
	cvt.rn.f32.u16 	%f35, %rs29;
	ld.const.f32 	%f36, [%rd6+4];
	fma.rn.f32 	%f41, %f36, %f35, %f41;

$L__BB1_56:
	setp.eq.s32 	%p91, %r49, 2;
	@%p91 bra 	$L__BB1_59;

	add.s32 	%r171, %r153, 2;
	or.b32  	%r172, %r171, %r58;
	setp.lt.s32 	%p93, %r172, 0;
	or.pred  	%p94, %p80, %p93;
	setp.ge.s32 	%p95, %r171, %r71;
	or.pred  	%p96, %p95, %p94;
	@%p96 bra 	$L__BB1_59;

	ld.shared.u8 	%rs30, [%r66+2];
	cvt.rn.f32.u16 	%f37, %rs30;
	ld.const.f32 	%f38, [%rd6];
	fma.rn.f32 	%f41, %f38, %f37, %f41;

$L__BB1_59:
	add.s32 	%r190, %r190, 1;
	setp.lt.s32 	%p97, %r190, %r70;
	@%p97 bra 	$L__BB1_39;

$L__BB1_60:
	cvt.rzi.u32.f32 	%r173, %f41;
	add.s32 	%r174, %r189, %r34;
	cvt.s64.s32 	%rd32, %r174;
	add.s64 	%rd33, %rd2, %rd32;
	st.global.u8 	[%rd33], %r173;
	add.s32 	%r189, %r189, 1;
	setp.lt.s32 	%p98, %r189, %r73;
	@%p98 bra 	$L__BB1_37;
	bra.uni 	$L__BB1_61;

$L__BB1_30:
	add.s32 	%r126, %r73, -1;
	and.b32  	%r188, %r73, 3;
	setp.lt.u32 	%p52, %r126, 3;
	mov.u32 	%r186, 0;
	@%p52 bra 	$L__BB1_33;

	sub.s32 	%r185, %r73, %r188;
	mov.f32 	%f20, 0f00000000;
	cvt.rzi.u32.f32 	%r128, %f20;
	cvt.u16.u32 	%rs15, %r128;

$L__BB1_32:
	add.s32 	%r129, %r186, %r34;
	cvt.s64.s32 	%rd23, %r129;
	add.s64 	%rd24, %rd2, %rd23;
	st.global.u8 	[%rd24], %rs15;
	st.global.u8 	[%rd24+1], %rs15;
	st.global.u8 	[%rd24+2], %rs15;
	st.global.u8 	[%rd24+3], %rs15;
	add.s32 	%r186, %r186, 4;
	add.s32 	%r185, %r185, -4;
	setp.ne.s32 	%p53, %r185, 0;
	@%p53 bra 	$L__BB1_32;

$L__BB1_33:
	setp.eq.s32 	%p54, %r188, 0;
	@%p54 bra 	$L__BB1_61;

	mov.f32 	%f21, 0f00000000;
	cvt.rzi.u32.f32 	%r130, %f21;
	cvt.u16.u32 	%rs16, %r130;

$L__BB1_35:
	.pragma "nounroll";
	add.s32 	%r131, %r186, %r34;
	cvt.s64.s32 	%rd25, %r131;
	add.s64 	%rd26, %rd2, %rd25;
	st.global.u8 	[%rd26], %rs16;
	add.s32 	%r186, %r186, 1;
	add.s32 	%r188, %r188, -1;
	setp.eq.s32 	%p55, %r188, 0;
	@%p55 bra 	$L__BB1_61;
	bra.uni 	$L__BB1_35;

$L__BB1_61:
	ret;

}

