#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Feb 17 18:39:21 2020
# Process ID: 6860
# Current directory: C:/Users/fuhu/Desktop/bridge
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9068 C:\Users\fuhu\Desktop\bridge\bridge.xpr
# Log file: C:/Users/fuhu/Desktop/bridge/vivado.log
# Journal file: C:/Users/fuhu/Desktop/bridge\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/fuhu/Desktop/bridge/bridge.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 923.957 ; gain = 272.996
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb 17 18:40:04 2020...
ching behavioral simulation in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'bridge_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj bridge_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fuhu/Desktop/bridge/bridge_buffer.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bridge_buffer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fuhu/Desktop/bridge/bridge_top.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bridge_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fuhu/Desktop/bridge/bridge_tb.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bridge_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
"xelab -wto 7cfeeb501efe49fe9ff9f40469ca71ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bridge_tb_behav xil_defaultlib.bridge_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7cfeeb501efe49fe9ff9f40469ca71ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bridge_tb_behav xil_defaultlib.bridge_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture rtl of entity xil_defaultlib.bridge_fake_enc [bridge_fake_enc_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_buffer [bridge_buffer_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_fake_rob [bridge_fake_rob_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_top [bridge_top_default]
Compiling architecture behav of entity xil_defaultlib.bridge_tb
Built simulation snapshot bridge_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim/xsim.dir/bridge_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim/xsim.dir/bridge_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Feb 17 18:39:58 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 17 18:39:58 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bridge_tb_behav -key {Behavioral:sim_1:Functional:bridge_tb} -tclbatch {bridge_tb.tcl} -view {C:/Users/fuhu/Desktop/bridge/bridge_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/fuhu/Desktop/bridge/bridge_tb_behav.wcfg
source bridge_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bridge_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 983.160 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'bridge_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj bridge_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fuhu/Desktop/bridge/bridge_top.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bridge_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fuhu/Desktop/bridge/bridge_tb.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bridge_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
"xelab -wto 7cfeeb501efe49fe9ff9f40469ca71ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bridge_tb_behav xil_defaultlib.bridge_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7cfeeb501efe49fe9ff9f40469ca71ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bridge_tb_behav xil_defaultlib.bridge_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture rtl of entity xil_defaultlib.bridge_fake_enc [bridge_fake_enc_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_buffer [bridge_buffer_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_fake_rob [bridge_fake_rob_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_top [bridge_top_default]
Compiling architecture behav of entity xil_defaultlib.bridge_tb
Built simulation snapshot bridge_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bridge_tb_behav -key {Behavioral:sim_1:Functional:bridge_tb} -tclbatch {bridge_tb.tcl} -view {C:/Users/fuhu/Desktop/bridge/bridge_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/fuhu/Desktop/bridge/bridge_tb_behav.wcfg
source bridge_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bridge_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 996.844 ; gain = 0.000
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'bridge_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj bridge_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fuhu/Desktop/bridge/bridge_top.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bridge_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fuhu/Desktop/bridge/bridge_tb.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bridge_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
"xelab -wto 7cfeeb501efe49fe9ff9f40469ca71ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bridge_tb_behav xil_defaultlib.bridge_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7cfeeb501efe49fe9ff9f40469ca71ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bridge_tb_behav xil_defaultlib.bridge_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture rtl of entity xil_defaultlib.bridge_fake_enc [bridge_fake_enc_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_buffer [bridge_buffer_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_fake_rob [bridge_fake_rob_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_top [bridge_top_default]
Compiling architecture behav of entity xil_defaultlib.bridge_tb
Built simulation snapshot bridge_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bridge_tb_behav -key {Behavioral:sim_1:Functional:bridge_tb} -tclbatch {bridge_tb.tcl} -view {C:/Users/fuhu/Desktop/bridge/bridge_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/fuhu/Desktop/bridge/bridge_tb_behav.wcfg
source bridge_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bridge_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1001.539 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'bridge_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj bridge_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fuhu/Desktop/bridge/bridge_top.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bridge_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fuhu/Desktop/bridge/bridge_tb.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bridge_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
"xelab -wto 7cfeeb501efe49fe9ff9f40469ca71ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bridge_tb_behav xil_defaultlib.bridge_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7cfeeb501efe49fe9ff9f40469ca71ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bridge_tb_behav xil_defaultlib.bridge_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture rtl of entity xil_defaultlib.bridge_fake_enc [bridge_fake_enc_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_buffer [bridge_buffer_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_fake_rob [bridge_fake_rob_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_top [bridge_top_default]
Compiling architecture behav of entity xil_defaultlib.bridge_tb
Built simulation snapshot bridge_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bridge_tb_behav -key {Behavioral:sim_1:Functional:bridge_tb} -tclbatch {bridge_tb.tcl} -view {C:/Users/fuhu/Desktop/bridge/bridge_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/fuhu/Desktop/bridge/bridge_tb_behav.wcfg
source bridge_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bridge_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1001.539 ; gain = 0.000
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'bridge_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj bridge_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fuhu/Desktop/bridge/bridge_top.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bridge_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fuhu/Desktop/bridge/bridge_tb.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bridge_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
"xelab -wto 7cfeeb501efe49fe9ff9f40469ca71ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bridge_tb_behav xil_defaultlib.bridge_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7cfeeb501efe49fe9ff9f40469ca71ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bridge_tb_behav xil_defaultlib.bridge_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3354] formal port 'data_out' of mode inout cannot be associated with actual port 'data_out' of mode out [C:/Users/fuhu/Desktop/bridge/bridge_tb.vhdl:13]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit bridge_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'bridge_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj bridge_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fuhu/Desktop/bridge/bridge_tb.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bridge_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
"xelab -wto 7cfeeb501efe49fe9ff9f40469ca71ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bridge_tb_behav xil_defaultlib.bridge_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7cfeeb501efe49fe9ff9f40469ca71ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bridge_tb_behav xil_defaultlib.bridge_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3354] formal port 'data_out' of mode inout cannot be associated with actual port 'data_out' of mode out [C:/Users/fuhu/Desktop/bridge/bridge_tb.vhdl:13]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit bridge_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'bridge_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj bridge_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fuhu/Desktop/bridge/bridge_top.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bridge_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fuhu/Desktop/bridge/bridge_tb.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bridge_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
"xelab -wto 7cfeeb501efe49fe9ff9f40469ca71ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bridge_tb_behav xil_defaultlib.bridge_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7cfeeb501efe49fe9ff9f40469ca71ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bridge_tb_behav xil_defaultlib.bridge_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture rtl of entity xil_defaultlib.bridge_fake_enc [bridge_fake_enc_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_buffer [bridge_buffer_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_fake_rob [bridge_fake_rob_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_top [bridge_top_default]
Compiling architecture behav of entity xil_defaultlib.bridge_tb
Built simulation snapshot bridge_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bridge_tb_behav -key {Behavioral:sim_1:Functional:bridge_tb} -tclbatch {bridge_tb.tcl} -view {C:/Users/fuhu/Desktop/bridge/bridge_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/fuhu/Desktop/bridge/bridge_tb_behav.wcfg
source bridge_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bridge_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1012.902 ; gain = 0.000
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
save_wave_config {C:/Users/fuhu/Desktop/bridge/bridge_tb_behav.wcfg}
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/fuhu/Desktop/bridge/bridge.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Feb 17 18:52:00 2020] Launched synth_1...
Run output will be captured here: C:/Users/fuhu/Desktop/bridge/bridge.runs/synth_1/runme.log
[Mon Feb 17 18:52:00 2020] Launched impl_1...
Run output will be captured here: C:/Users/fuhu/Desktop/bridge/bridge.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-00:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1033.570 ; gain = 11.777
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210328AB7DC1A
set_property PROGRAM.FILE {C:/Users/fuhu/Desktop/bridge/bridge.runs/impl_1/bridge_top.bit} [get_hw_devices xc7a15t_0]
current_hw_device [get_hw_devices xc7a15t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a15t_0] 0]
INFO: [Labtools 27-1434] Device xc7a15t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a15t_0] -mem_dev [lindex [get_cfgmem_parts {n25q32-3.3v-spi-x1_x2_x4}] 0]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.FILES [list "C:/Users/fuhu/Desktop/bridge/bridge.runs/impl_1/bridge_top.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a15t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a15t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a15t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a15t_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7a15t (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
Mfg ID : 20   Memory Type : ba   Memory Capacity : 16   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:03 ; elapsed = 00:01:09 . Memory (MB): peak = 2321.727 ; gain = 2.176
endgroup
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210328AB7DC1A
