---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/classes/llvm/targetinstrinfo
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - class
toc_max_heading_level: 3

---

import CodeBlock from '@theme/CodeBlock'

import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import IncludesList from '@xpack/docusaurus-plugin-doxygen/components/IncludesList'
import IncludesListItem from '@xpack/docusaurus-plugin-doxygen/components/IncludesListItem'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import ParametersList from '@xpack/docusaurus-plugin-doxygen/components/ParametersList'
import ParametersListItem from '@xpack/docusaurus-plugin-doxygen/components/ParametersListItem'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'
import SectionUser from '@xpack/docusaurus-plugin-doxygen/components/SectionUser'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `TargetInstrInfo` Class Reference

<DoxygenPage pluginConfig={pluginConfig}>

<a href="/docs/api/classes/llvm/targetinstrinfo">TargetInstrInfo</a> - Interface to description of machine instruction set. <a href="#details">More...</a>

## Declaration

<CodeBlock>class llvm::TargetInstrInfo</CodeBlock>

## Included Headers

<IncludesList>
<IncludesListItem
  filePath="llvm/CodeGen/TargetInstrInfo.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h"
  isLocal="true" />
</IncludesList>

## Base class

<MembersIndex>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mcinstrinfo">MCInstrInfo</a></>}>
Interface to description of machine instruction set. <a href="/docs/api/classes/llvm/mcinstrinfo/#details">More...</a>
</MembersIndexItem>

</MembersIndex>

## Public Constructors Index

<MembersIndex>

<MembersIndexItem
  name={<><a href="#ab0ea1fe6f61d0e861ed2be7632a270bb">TargetInstrInfo</a> (unsigned CFSetupOpcode=~0u, unsigned CFDestroyOpcode=~0u, unsigned CatchRetOpcode=~0u, unsigned ReturnOpcode=~0u)</>}>
</MembersIndexItem>

<MembersIndexItem
  name={<><a href="#abfc72b67ab4a799ac5472bb3ca3250fc">TargetInstrInfo</a> (const TargetInstrInfo &amp;)=delete</>}>
</MembersIndexItem>

</MembersIndex>

## Public Destructor Index

<MembersIndex>

<MembersIndexItem
  name={<><a href="#ac2c402f5f405a15e3356949d3d1900c3">~TargetInstrInfo</a> ()</>}>
</MembersIndexItem>

</MembersIndex>

## Public Operators Index

<MembersIndex>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/targetinstrinfo">TargetInstrInfo</a> &amp;</>}
  name={<><a href="#a82b4dd0611f4e9b708e1940a945581e9">operator=</a> (const TargetInstrInfo &amp;)=delete</>}>
</MembersIndexItem>

</MembersIndex>

## Public Member Functions Index

<MembersIndex>

<MembersIndexItem
  type="bool"
  name={<><a href="#acd6b72b3ba59a29cb680b5f00831a7b6">accumulateInstrSeqToRootLatency</a> (MachineInstr &amp;Root) const</>}>
When calculate the latency of the root instruction, accumulate the latency of the sequence to the root latency. <a href="#acd6b72b3ba59a29cb680b5f00831a7b6">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a0dfb0c744373d4b6112eb343a5b07fc7">analyzeBranch</a> (MachineBasicBlock &amp;MBB, MachineBasicBlock &#42;&amp;TBB, MachineBasicBlock &#42;&amp;FBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, bool AllowModify=false) const</>}>
Analyze the branching code at the end of MBB, returning true if it cannot be understood (e.g. <a href="#a0dfb0c744373d4b6112eb343a5b07fc7">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a2b3f813a206819029043906eedccc502">analyzeBranchPredicate</a> (MachineBasicBlock &amp;MBB, MachineBranchPredicate &amp;MBP, bool AllowModify=false) const</>}>
Analyze the branching code at the end of MBB and parse it into the <a href="/docs/api/structs/llvm/targetinstrinfo/machinebranchpredicate">MachineBranchPredicate</a> structure if possible. <a href="#a2b3f813a206819029043906eedccc502">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#af90a0ce256d5ae1e1181b032da5d2779">analyzeCompare</a> (const MachineInstr &amp;MI, Register &amp;SrcReg, Register &amp;SrcReg2, int64&#95;t &amp;Mask, int64&#95;t &amp;Value) const</>}>
For a comparison instruction, return the source registers in SrcReg and SrcReg2 if having two register operands, and the value it compares against in CmpValue. <a href="#af90a0ce256d5ae1e1181b032da5d2779">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a951ed5729e865521d99c1b7bf2e4e4a2">analyzeLoop</a> (MachineLoop &amp;L, MachineInstr &#42;&amp;IndVarInst, MachineInstr &#42;&amp;CmpInst) const</>}>
Analyze the loop code, return true if it cannot be understood. <a href="#a951ed5729e865521d99c1b7bf2e4e4a2">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::unique&#95;ptr&lt; <a href="/docs/api/classes/llvm/targetinstrinfo/pipelinerloopinfo">PipelinerLoopInfo</a> &gt;</>}
  name={<><a href="#a047bd8fdcc19cf2047e947ca565ff8fc">analyzeLoopForPipelining</a> (MachineBasicBlock &#42;LoopBB) const</>}>
Analyze loop L, which must be a single-basic-block loop, and if the conditions can be understood enough produce a <a href="/docs/api/classes/llvm/targetinstrinfo/pipelinerloopinfo">PipelinerLoopInfo</a> object. <a href="#a047bd8fdcc19cf2047e947ca565ff8fc">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ad0e13c52b664b67847a458ba5e6f9009">analyzeSelect</a> (const MachineInstr &amp;MI, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, unsigned &amp;TrueOp, unsigned &amp;FalseOp, bool &amp;Optimizable) const</>}>
Analyze the given select instruction, returning true if it cannot be understood. <a href="#ad0e13c52b664b67847a458ba5e6f9009">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#af6ae1d6ce8dc191d8300c25b3e287961">areLoadsFromSameBasePtr</a> (SDNode &#42;Load1, SDNode &#42;Load2, int64&#95;t &amp;Offset1, int64&#95;t &amp;Offset2) const</>}>
This is used by the pre-regalloc scheduler to determine if two loads are loading from the same base address. <a href="#af6ae1d6ce8dc191d8300c25b3e287961">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a5f8ea6535c262fbc8a16177783020314">areMemAccessesTriviallyDisjoint</a> (const MachineInstr &amp;MIa, const MachineInstr &amp;MIb) const</>}>
Sometimes, it is possible for the target to tell, even without aliasing information, that two MIs access different memory addresses. <a href="#a5f8ea6535c262fbc8a16177783020314">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a29e545675db8b534aec8eccb7bedb2ee">areOpcodesEqualOrInverse</a> (unsigned Opcode1, unsigned Opcode2) const</>}>
Return true when \\P Opcode1 or its inversion is equal to \\P Opcode2. <a href="#a29e545675db8b534aec8eccb7bedb2ee">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a525a9aaabc1362deb245b0099ea5538e">breakPartialRegDependency</a> (MachineInstr &amp;MI, unsigned OpNum, const TargetRegisterInfo &#42;TRI) const</>}>
Insert a dependency-breaking instruction before MI to eliminate an unwanted dependency on OpNum. <a href="#a525a9aaabc1362deb245b0099ea5538e">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a0c5b9f0e5e1e90caa9c8def3d230ddbf">buildClearRegister</a> (Register Reg, MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator Iter, DebugLoc &amp;DL, bool AllowSideEffects=true) const</>}>
Insert an architecture-specific instruction to clear a register. <a href="#a0c5b9f0e5e1e90caa9c8def3d230ddbf">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a73e2b33837925c6898584bc1118f2f2a">buildOutlinedFrame</a> (MachineBasicBlock &amp;MBB, MachineFunction &amp;MF, const outliner::OutlinedFunction &amp;OF) const</>}>
Insert a custom frame for outlined functions. <a href="#a73e2b33837925c6898584bc1118f2f2a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a7b8003a932104a6adf3ddbf4435a49f0">canCopyGluedNodeDuringSchedule</a> (SDNode &#42;N) const</>}>
Return true if the given <a href="/docs/api/classes/llvm/sdnode">SDNode</a> can be copied during scheduling even if it has glue. <a href="#a7b8003a932104a6adf3ddbf4435a49f0">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a32583e70bd8c1b6ccb45a21129efac24">canFoldIntoAddrMode</a> (const MachineInstr &amp;MemI, Register Reg, const MachineInstr &amp;AddrI, ExtAddrMode &amp;AM) const</>}>
<a href="/docs/api/namespaces/llvm/check">Check</a> if it&#39;s possible and beneficial to fold the addressing computation <code>AddrI</code> into the addressing mode of the load/store instruction <code>MemI</code>. <a href="#a32583e70bd8c1b6ccb45a21129efac24">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ae0990ac346653cb1c820f391ffbf5ed5">canInsertSelect</a> (const MachineBasicBlock &amp;MBB, ArrayRef&lt; MachineOperand &gt; Cond, Register DstReg, Register TrueReg, Register FalseReg, int &amp;CondCycles, int &amp;TrueCycles, int &amp;FalseCycles) const</>}>
Return true if it is possible to insert a select instruction that chooses between TrueReg and FalseReg based on the condition code in Cond. <a href="#ae0990ac346653cb1c820f391ffbf5ed5">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a163e14d44765e368d3a79ceea6d00eaa">canMakeTailCallConditional</a> (SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, const MachineInstr &amp;TailCall) const</>}>
Returns true if the tail call can be made conditional on BranchCond. <a href="#a163e14d44765e368d3a79ceea6d00eaa">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a0a593a2fa65858fcd920bd782108c999">canPredicatePredicatedInstr</a> (const MachineInstr &amp;MI) const</>}>
Assumes the instruction is already predicated and returns true if the instruction can be predicated again. <a href="#a0a593a2fa65858fcd920bd782108c999">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a0695148f396023fb3cf404a5447a2412">ClobbersPredicate</a> (MachineInstr &amp;MI, std::vector&lt; MachineOperand &gt; &amp;Pred, bool SkipDead) const</>}>
If the specified instruction defines any predicate or condition code register(s) used for predication, returns true as well as the definition predicate(s) by reference. <a href="#a0695148f396023fb3cf404a5447a2412">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;</>}
  name={<><a href="#aa41720cc33b0511709c92abcb164a59d">commuteInstruction</a> (MachineInstr &amp;MI, bool NewMI=false, unsigned OpIdx1=CommuteAnyOperandIndex, unsigned OpIdx2=CommuteAnyOperandIndex) const</>}>
This method commutes the operands of the given machine instruction MI. <a href="#aa41720cc33b0511709c92abcb164a59d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;</>}
  name={<><a href="#ada0a8cb9a764d058a63b77d50e9c0787">convertToThreeAddress</a> (MachineInstr &amp;MI, LiveVariables &#42;LV, LiveIntervals &#42;LIS) const</>}>
This method must be implemented by targets that set the M&#95;CONVERTIBLE&#95;TO&#95;3&#95;ADDR flag. <a href="#ada0a8cb9a764d058a63b77d50e9c0787">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#ad61db491bd5855c30926453db6401958">copyPhysReg</a> (MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, const DebugLoc &amp;DL, MCRegister DestReg, MCRegister SrcReg, bool KillSrc, bool RenamableDest=false, bool RenamableSrc=false) const</>}>
Emit instructions to copy a pair of physical registers. <a href="#ad61db491bd5855c30926453db6401958">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="std::string"
  name={<><a href="#aea7fb8b18a37883f51af73238e47dea4">createMIROperandComment</a> (const MachineInstr &amp;MI, const MachineOperand &amp;Op, unsigned OpIdx, const TargetRegisterInfo &#42;TRI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;</>}
  name={<><a href="#a804530332064e8450f5c01c1291e3ec8">createPHIDestinationCopy</a> (MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator InsPt, const DebugLoc &amp;DL, Register Src, Register Dst) const</>}>
During PHI eleimination lets target to make necessary checks and insert the copy to the PHI destination register in a target specific manner. <a href="#a804530332064e8450f5c01c1291e3ec8">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;</>}
  name={<><a href="#aaf9cd5e2258e984d377933b695ccf39b">createPHISourceCopy</a> (MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator InsPt, const DebugLoc &amp;DL, Register Src, unsigned SrcSubReg, Register Dst) const</>}>
During PHI eleimination lets target to make necessary checks and insert the copy to the PHI destination register in a target specific manner. <a href="#aaf9cd5e2258e984d377933b695ccf39b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/schedulehazardrecognizer">ScheduleHazardRecognizer</a> &#42;</>}
  name={<><a href="#a7242b69b2f705111801d717e2ea243b5">CreateTargetHazardRecognizer</a> (const TargetSubtargetInfo &#42;STI, const ScheduleDAG &#42;DAG) const</>}>
Allocate and return a hazard recognizer to use for this target when scheduling the machine instructions before register allocation. <a href="#a7242b69b2f705111801d717e2ea243b5">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/schedulehazardrecognizer">ScheduleHazardRecognizer</a> &#42;</>}
  name={<><a href="#a5da941cb7cfe3ae9b3dae1f5caac8b78">CreateTargetMIHazardRecognizer</a> (const InstrItineraryData &#42;, const ScheduleDAGMI &#42;DAG) const</>}>
Allocate and return a hazard recognizer to use for this target when scheduling the machine instructions before register allocation. <a href="#a5da941cb7cfe3ae9b3dae1f5caac8b78">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/schedulehazardrecognizer">ScheduleHazardRecognizer</a> &#42;</>}
  name={<><a href="#a000bd55721d30de4fee9eb3d812714ea">CreateTargetPostRAHazardRecognizer</a> (const InstrItineraryData &#42;, const ScheduleDAG &#42;DAG) const</>}>
Allocate and return a hazard recognizer to use for this target when scheduling the machine instructions after register allocation. <a href="#a000bd55721d30de4fee9eb3d812714ea">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/schedulehazardrecognizer">ScheduleHazardRecognizer</a> &#42;</>}
  name={<><a href="#a55d2e824f1b036f45b51519f2844720b">CreateTargetPostRAHazardRecognizer</a> (const MachineFunction &amp;MF) const</>}>
Allocate and return a hazard recognizer to use for by non-scheduling passes. <a href="#a55d2e824f1b036f45b51519f2844720b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/dfapacketizer">DFAPacketizer</a> &#42;</>}
  name={<><a href="#a186f383639b8c8fe141b55411d1121a9">CreateTargetScheduleState</a> (const TargetSubtargetInfo &amp;) const</>}>
Create machine specific model for scheduling. <a href="#a186f383639b8c8fe141b55411d1121a9">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::pair&lt; unsigned, unsigned &gt;</>}
  name={<><a href="#adf55430291b4f35540c9c7dfc28fedaa">decomposeMachineOperandsTargetFlags</a> (unsigned) const</>}>
Decompose the machine operand&#39;s target flags into two values - the direct target flag value and any of bit flags that are applied. <a href="#adf55430291b4f35540c9c7dfc28fedaa">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#ae5424d7c9e608bd5b2087f1021908a08">defaultDefLatency</a> (const MCSchedModel &amp;SchedModel, const MachineInstr &amp;DefMI) const</>}>
Return the default expected latency for a def based on its opcode. <a href="#ae5424d7c9e608bd5b2087f1021908a08">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::optional&lt; <a href="/docs/api/namespaces/llvm/#ad81cebfbef0742380b0227ae7000e0a3">ParamLoadedValue</a> &gt;</>}
  name={<><a href="#a6885e40448874565521daac98e11f50d">describeLoadedValue</a> (const MachineInstr &amp;MI, Register Reg) const</>}>
Produce the expression describing the <code>MI</code> loading a value into the physical register <code>Reg</code>. <a href="#a6885e40448874565521daac98e11f50d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;</>}
  name={<><a href="#a8d5210bd68a86582390a6fbf1f57e319">duplicate</a> (MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator InsertBefore, const MachineInstr &amp;Orig) const</>}>
Clones instruction or the whole instruction bundle <code>Orig</code> and insert into <code>MBB</code> before <code>InsertBefore</code>. <a href="#a8d5210bd68a86582390a6fbf1f57e319">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;</>}
  name={<><a href="#aed830dc2b930795e75691f1efa942b12">emitLdStWithAddr</a> (MachineInstr &amp;MemI, const ExtAddrMode &amp;AM) const</>}>
Emit a load/store instruction with the same value register as <code>MemI</code>, but using the address from <code>AM</code>. <a href="#aed830dc2b930795e75691f1efa942b12">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aeeb52dce7ed6b6e3abc562031782d77d">expandPostRAPseudo</a> (MachineInstr &amp;MI) const</>}>
This function is called for all pseudo instructions that remain after register allocation. <a href="#aeeb52dce7ed6b6e3abc562031782d77d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#acc1d5ead030ed9216dedce5a9cc304ec">extraSizeToPredicateInstructions</a> (const MachineFunction &amp;MF, unsigned NumInsts) const</>}>
Return the increase in code size needed to predicate a contiguous run of NumInsts instructions. <a href="#acc1d5ead030ed9216dedce5a9cc304ec">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a494876c94cb3dba51694356488a996dd">finalizeInsInstrs</a> (MachineInstr &amp;Root, unsigned &amp;Pattern, SmallVectorImpl&lt; MachineInstr &#42; &gt; &amp;InsInstrs) const</>}>
Fix up the placeholder we may add in <a href="#a6875e5a149ffdf299b10e8f969d379d4">genAlternativeCodeSequence()</a>. <a href="#a494876c94cb3dba51694356488a996dd">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a422b844cc7e3db360908c008cb651f96">findCommutedOpIndices</a> (const MachineInstr &amp;MI, unsigned &amp;SrcOpIdx1, unsigned &amp;SrcOpIdx2) const</>}>
Returns true iff the routine could find two commutable operands in the given machine instruction. <a href="#a422b844cc7e3db360908c008cb651f96">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aa41c45a69f227ee71e5ced4e6e3fde18">foldImmediate</a> (MachineInstr &amp;UseMI, MachineInstr &amp;DefMI, Register Reg, MachineRegisterInfo &#42;MRI) const</>}>
&#39;Reg&#39; is known to be defined by a move immediate instruction, try to fold the immediate into the use instruction. <a href="#aa41c45a69f227ee71e5ced4e6e3fde18">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;</>}
  name={<><a href="#a6a733ae5364b0de2225af33223f383a5">foldMemoryOperand</a> (MachineInstr &amp;MI, ArrayRef&lt; unsigned &gt; Ops, int FI, LiveIntervals &#42;LIS=nullptr, VirtRegMap &#42;VRM=nullptr) const</>}>
Attempt to fold a load or store of the specified stack slot into the specified machine instruction for the specified operand(s). <a href="#a6a733ae5364b0de2225af33223f383a5">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;</>}
  name={<><a href="#a2432d0bb09d9fe3b6bb004d8dbf77a99">foldMemoryOperand</a> (MachineInstr &amp;MI, ArrayRef&lt; unsigned &gt; Ops, MachineInstr &amp;LoadMI, LiveIntervals &#42;LIS=nullptr) const</>}>
Same as the previous version except it allows folding of any load and store from / to any address, not just from a specific stack slot. <a href="#a2432d0bb09d9fe3b6bb004d8dbf77a99">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a6875e5a149ffdf299b10e8f969d379d4">genAlternativeCodeSequence</a> (MachineInstr &amp;Root, unsigned Pattern, SmallVectorImpl&lt; MachineInstr &#42; &gt; &amp;InsInstrs, SmallVectorImpl&lt; MachineInstr &#42; &gt; &amp;DelInstrs, DenseMap&lt; unsigned, unsigned &gt; &amp;InstIdxForVirtReg) const</>}>
When <a href="#a861381cad67866e249c6330631ac0742">getMachineCombinerPatterns()</a> finds patterns, this function generates the instructions that could replace the original code sequence. <a href="#a6875e5a149ffdf299b10e8f969d379d4">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::optional&lt; <a href="/docs/api/structs/llvm/extaddrmode">ExtAddrMode</a> &gt;</>}
  name={<><a href="#a7ea0602dc926bed4a92bc63ae99e7cc9">getAddrModeFromMemoryOp</a> (const MachineInstr &amp;MemI, const TargetRegisterInfo &#42;TRI) const</>}>
<a href="/docs/api/classes/llvm/target">Target</a> dependent implementation to get the values constituting the address <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> that is accessing memory. <a href="#a7ea0602dc926bed4a92bc63ae99e7cc9">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a28d18d91f58682d65e97e9c386064b5b">getBaseAndOffsetPosition</a> (const MachineInstr &amp;MI, unsigned &amp;BasePos, unsigned &amp;OffsetPos) const</>}>
Return true if the instruction contains a base register and offset. <a href="#a28d18d91f58682d65e97e9c386064b5b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42;</>}
  name={<><a href="#ab8ab946af55bc208ded5c21c11ff71c2">getBranchDestBlock</a> (const MachineInstr &amp;MI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp;</>}
  name={<><a href="#a9e8b374c12bde7a8aa400ae5e34e6956">getCalleeOperand</a> (const MachineInstr &amp;MI) const</>}>
Returns the callee operand from the given <code>MI</code>. <a href="#a9e8b374c12bde7a8aa400ae5e34e6956">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#ab5a18bb895aa0c46d5de27c4ad046aee">getCallFrameDestroyOpcode</a> () const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a83870b05e73f275887a1e20baa621475">getCallFrameSetupOpcode</a> () const</>}>
These methods return the opcode of the frame setup/destroy instructions if they exist (-1 otherwise). <a href="#a83870b05e73f275887a1e20baa621475">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a89e324da740d76918b3f2b2ecf807e49">getCallFrameSizeAt</a> (MachineInstr &amp;MI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a98a831626be0c6e512d6d95246891c84">getCatchReturnOpcode</a> () const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/namespaces/llvm/#a878ef42ed9660dc3a739a37e056f845d">CombinerObjective</a></>}
  name={<><a href="#adcf4712d0ec5fc344aa14efa9e5392b2">getCombinerObjective</a> (unsigned Pattern) const</>}>
Return the objective of a combiner pattern. <a href="#adcf4712d0ec5fc344aa14efa9e5392b2">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a820eea71d5b67cf63757e49e3c55736d">getConstValDefinedInReg</a> (const MachineInstr &amp;MI, const Register Reg, int64&#95;t &amp;ImmVal) const</>}>
Returns true if MI is an instruction that defines Reg to have a constant value and the value is recorded in ImmVal. <a href="#a820eea71d5b67cf63757e49e3c55736d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::pair&lt; uint16&#95;t, uint16&#95;t &gt;</>}
  name={<><a href="#a907019eb40cf2db5f3a35cb0bc456347">getExecutionDomain</a> (const MachineInstr &amp;MI) const</>}>
Return the current execution domain and bit mask of possible domains for instruction. <a href="#a907019eb40cf2db5f3a35cb0bc456347">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="int"
  name={<><a href="#a55912dd5bde1306ca2642c4aebca197b">getExtendResourceLenLimit</a> () const</>}>
The limit on resource length extension we accept in MachineCombiner <a href="/docs/api/classes/llvm/pass">Pass</a>. <a href="#a55912dd5bde1306ca2642c4aebca197b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#af1743a67877bf4ba56d53b235d3573e0">getExtractSubregInputs</a> (const MachineInstr &amp;MI, unsigned DefIdx, RegSubRegPairAndIdx &amp;InputReg) const</>}>
Build the equivalent inputs of a EXTRACT&#95;SUBREG for the given <code>MI</code> and <code>DefIdx</code>. <a href="#af1743a67877bf4ba56d53b235d3573e0">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a0d10b938465726d85e01bbb669e184d0">getFrameIndexOperands</a> (SmallVectorImpl&lt; MachineOperand &gt; &amp;Ops, int FI) const</>}>
Fills in the necessary MachineOperands to refer to a frame index. <a href="#a0d10b938465726d85e01bbb669e184d0">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<>int64&#95;t</>}
  name={<><a href="#ab5c5ed9e614110e7cbdd8a4ab957ec06">getFrameSize</a> (const MachineInstr &amp;I) const</>}>
Returns size of the frame associated with the given frame instruction. <a href="#ab5c5ed9e614110e7cbdd8a4ab957ec06">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<>int64&#95;t</>}
  name={<><a href="#aa0b59f9d1912a25fc5c03ae9b2ff960d">getFrameTotalSize</a> (const MachineInstr &amp;I) const</>}>
Returns the total frame size, which is made up of the space set up inside the pair of frame start-stop instructions and the space that is set up prior to the pair. <a href="#aa0b59f9d1912a25fc5c03ae9b2ff960d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#af454ffcb2775e8a8abf663da93a0a438">getIncrementValue</a> (const MachineInstr &amp;MI, int &amp;Value) const</>}>
If the instruction is an increment of a constant value, return the amount. <a href="#af454ffcb2775e8a8abf663da93a0a438">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a65168b27efceb92102521e2bc82b8d49">getInlineAsmLength</a> (const char &#42;Str, const MCAsmInfo &amp;MAI, const TargetSubtargetInfo &#42;STI=nullptr) const</>}>
Measure the specified inline asm to determine an approximation of its length. <a href="#a65168b27efceb92102521e2bc82b8d49">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#abea536f043de7994bc9b67c634a7c879">getInsertSubregInputs</a> (const MachineInstr &amp;MI, unsigned DefIdx, RegSubRegPair &amp;BaseReg, RegSubRegPairAndIdx &amp;InsertedReg) const</>}>
Build the equivalent inputs of a INSERT&#95;SUBREG for the given <code>MI</code> and <code>DefIdx</code>. <a href="#abea536f043de7994bc9b67c634a7c879">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#ac45af359a246cde99ce09578e3998985">getInstrLatency</a> (const InstrItineraryData &#42;ItinData, const MachineInstr &amp;MI, unsigned &#42;PredCost=nullptr) const</>}>
Compute the instruction latency of a given instruction. <a href="#ac45af359a246cde99ce09578e3998985">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a86ea143f1ea40632ba851badcf377101">getInstrLatency</a> (const InstrItineraryData &#42;ItinData, SDNode &#42;Node) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/namespaces/llvm/#ae58c751054b01f206f9b9e34e461d25f">InstructionUniformity</a></>}
  name={<><a href="#a9b400bea2e0c5c1d17478053b5acdd3e">getInstructionUniformity</a> (const MachineInstr &amp;MI) const</>}>
Return the uniformity behavior of the given instruction. <a href="#a9b400bea2e0c5c1d17478053b5acdd3e">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#ad5c95e145de31fbd3c6269ebe1b615f7">getInstSizeInBytes</a> (const MachineInstr &amp;MI) const</>}>
Returns the size in bytes of the specified <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a>, or ~0U when this function is not implemented by a target. <a href="#ad5c95e145de31fbd3c6269ebe1b615f7">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::optional&lt; unsigned &gt;</>}
  name={<><a href="#ab0568ec903d0544ec11e0fb013d2fbe2">getInverseOpcode</a> (unsigned Opcode) const</>}>
Return the inverse operation opcode if it exists for \\P Opcode (e.g. <a href="#ab0568ec903d0544ec11e0fb013d2fbe2">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="int"
  name={<><a href="#aa67b6d0847ff336198e7b56ecf022a3a">getJumpTableIndex</a> (const MachineInstr &amp;MI) const</>}>
Return an index for <a href="/docs/api/classes/llvm/machinejumptableinfo">MachineJumpTableInfo</a> if <code>insn</code> is an indirect jump using a jump table, otherwise -1. <a href="#aa67b6d0847ff336198e7b56ecf022a3a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a6cf855363122e65fd4e6f2df1d16aba0">getLiveRangeSplitOpcode</a> (Register Reg, const MachineFunction &amp;MF) const</>}>
Allows targets to use appropriate copy instruction while spilitting live range of a register in register allocation. <a href="#a6cf855363122e65fd4e6f2df1d16aba0">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a861381cad67866e249c6330631ac0742">getMachineCombinerPatterns</a> (MachineInstr &amp;Root, SmallVectorImpl&lt; unsigned &gt; &amp;Patterns, bool DoRegPressureReduce) const</>}>
Return true when there is potentially a faster code sequence for an instruction chain ending in <code>Root</code>. <a href="#a861381cad67866e249c6330631ac0742">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/namespaces/llvm/#a08fc515218c080e73909645fecb41ed0">MachineTraceStrategy</a></>}
  name={<><a href="#ae1778172912b443f67ccb9ee1af22776">getMachineCombinerTraceStrategy</a> () const</>}>
Return a strategy that MachineCombiner must use when creating traces. <a href="#ae1778172912b443f67ccb9ee1af22776">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#afa3c5e05e3b2eb5e8dd9c763efbdca4b">getMachineCSELookAheadLimit</a> () const</>}>
Return the value to use for the MachineCSE&#39;s LookAheadLimit, which is a heuristic used for CSE&#39;ing phys reg defs. <a href="#afa3c5e05e3b2eb5e8dd9c763efbdca4b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a6f67bce035b491e5e6d95286ffe20da1">getMemOperandAACheckLimit</a> () const</>}>
Return the maximal number of alias checks on memory operands. <a href="#a6f67bce035b491e5e6d95286ffe20da1">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ad562f15f35ef21a4965d1b9f522a360c">getMemOperandsWithOffsetWidth</a> (const MachineInstr &amp;MI, SmallVectorImpl&lt; const MachineOperand &#42; &gt; &amp;BaseOps, int64&#95;t &amp;Offset, bool &amp;OffsetIsScalable, LocationSize &amp;Width, const TargetRegisterInfo &#42;TRI) const</>}>
Get zero or more base operands and the byte offset of an instruction that reads/writes memory. <a href="#ad562f15f35ef21a4965d1b9f522a360c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#afbbc2492f83b9a1b2b2b850283240272">getMemOperandWithOffset</a> (const MachineInstr &amp;MI, const MachineOperand &#42;&amp;BaseOp, int64&#95;t &amp;Offset, bool &amp;OffsetIsScalable, const TargetRegisterInfo &#42;TRI) const</>}>
Get the base operand and byte offset of an instruction that reads/writes memory. <a href="#afbbc2492f83b9a1b2b2b850283240272">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mirformatter">MIRFormatter</a> &#42;</>}
  name={<><a href="#a3492aff3468d2d229f1a093379fbdcf7">getMIRFormatter</a> () const</>}>
Return MIR formatter to format/parse MIR operands. <a href="#a3492aff3468d2d229f1a093379fbdcf7">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcinst">MCInst</a></>}
  name={<><a href="#a8999c1de8a33ab1a9029e4852342e579">getNop</a> () const</>}>
Return the noop instruction to use for a noop. <a href="#a8999c1de8a33ab1a9029e4852342e579">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a16bf43322793449e23ced7810ac16ecb">getNumMicroOps</a> (const InstrItineraryData &#42;ItinData, const MachineInstr &amp;MI) const</>}>
Return the number of u-operations the given machine instruction will be decoded to on the target cpu. <a href="#a16bf43322793449e23ced7810ac16ecb">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a29b6d3fde7f1a20c72a6a7b4eeb4164f">getOpcodeAfterMemoryUnfold</a> (unsigned Opc, bool UnfoldLoad, bool UnfoldStore, unsigned &#42;LoadRegIndex=nullptr) const</>}>
Returns the opcode of the would be new instruction after load / store are unfolded from an instruction of the specified opcode. <a href="#a29b6d3fde7f1a20c72a6a7b4eeb4164f">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::optional&lt; unsigned &gt;</>}
  name={<><a href="#aa65c4a19ddc8ce7ddec084e5a1a4a62a">getOperandLatency</a> (const InstrItineraryData &#42;ItinData, SDNode &#42;DefNode, unsigned DefIdx, SDNode &#42;UseNode, unsigned UseIdx) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::optional&lt; unsigned &gt;</>}
  name={<><a href="#a9b1e693dee703f46fd28221e99d4acff">getOperandLatency</a> (const InstrItineraryData &#42;ItinData, const MachineInstr &amp;DefMI, unsigned DefIdx, const MachineInstr &amp;UseMI, unsigned UseIdx) const</>}>
Compute and return the use operand latency of a given pair of def and use. <a href="#a9b1e693dee703f46fd28221e99d4acff">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/smallvector">SmallVector</a>&lt; std::pair&lt; <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>, <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &gt; &gt;</>}
  name={<><a href="#a0028f0ee9f737ba5290254b7924accbb">getOutlinableRanges</a> (MachineBasicBlock &amp;MBB, unsigned &amp;Flags) const</>}>
Optional target hook which partitions <code>MBB</code> into outlinable ranges for instruction mapping purposes. <a href="#a0028f0ee9f737ba5290254b7924accbb">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::optional&lt; std::unique&#95;ptr&lt; <a href="/docs/api/structs/llvm/outliner/outlinedfunction">outliner::OutlinedFunction</a> &gt; &gt;</>}
  name={<><a href="#aae4e1b8b82113ab0848fe7e4e3a2574f">getOutliningCandidateInfo</a> (const MachineModuleInfo &amp;MMI, std::vector&lt; outliner::Candidate &gt; &amp;RepeatedSequenceLocs, unsigned MinRepeats) const</>}>
Returns a <code><a href="/docs/api/structs/llvm/outliner/outlinedfunction">outliner::OutlinedFunction</a></code> struct containing target-specific information for a set of outlining candidates. <a href="#aae4e1b8b82113ab0848fe7e4e3a2574f">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/namespaces/llvm/outliner/#a0765e098fe7aae0f01b60ec890ac1b52">outliner::InstrType</a></>}
  name={<><a href="#a3034fb1c96df7c2c8f52f11c8fc82467">getOutliningType</a> (const MachineModuleInfo &amp;MMI, MachineBasicBlock::iterator &amp;MIT, unsigned Flags) const</>}>
Returns how or if <code>MIT</code> should be outlined. <a href="#a3034fb1c96df7c2c8f52f11c8fc82467">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a14308e147ea57526f7fd1198ab551a9a">getPartialRegUpdateClearance</a> (const MachineInstr &amp;MI, unsigned OpNum, const TargetRegisterInfo &#42;TRI) const</>}>
Returns the preferred minimum clearance before an instruction with an unwanted partial register update. <a href="#a14308e147ea57526f7fd1198ab551a9a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::pair&lt; unsigned, unsigned &gt;</>}
  name={<><a href="#a34a028c45f323009b51ef27c5f5814a2">getPatchpointUnfoldableRange</a> (const MachineInstr &amp;MI) const</>}>
For a patchpoint, stackmap, or statepoint intrinsic, return the range of operands which can&#39;t be folded into stack references. <a href="#a34a028c45f323009b51ef27c5f5814a2">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#ad89d6efd5d16c7e44f26ef26296e13aa">getPredicationCost</a> (const MachineInstr &amp;MI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a99ccb406a2c930b241430e6b7b3d1a4f">getReassociateOperandIndices</a> (const MachineInstr &amp;Root, unsigned Pattern, std::array&lt; unsigned, 5 &gt; &amp;OperandIndices) const</>}>
The returned array encodes the operand index for each parameter because the operands may be commuted; the operand indices for associative operations might also be target-specific. <a href="#a99ccb406a2c930b241430e6b7b3d1a4f">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::pair&lt; unsigned, unsigned &gt;</>}
  name={<><a href="#a903e4ccbdb00b36a08f5e84a8010c3cd">getReassociationOpcodes</a> (unsigned Pattern, const MachineInstr &amp;Root, const MachineInstr &amp;Prev) const</>}>
Reassociation of some instructions requires inverse operations (e.g. <a href="#a903e4ccbdb00b36a08f5e84a8010c3cd">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42;</>}
  name={<><a href="#af81ceec76ff4ca95f29b037c28a54ba7">getRegClass</a> (const MCInstrDesc &amp;MCID, unsigned OpNum, const TargetRegisterInfo &#42;TRI, const MachineFunction &amp;MF) const</>}>
Given a machine instruction descriptor, returns the register class constraint for OpNum, or NULL. <a href="#af81ceec76ff4ca95f29b037c28a54ba7">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ae26cac7943070f09b4d7fa667d1adf95">getRegSequenceInputs</a> (const MachineInstr &amp;MI, unsigned DefIdx, SmallVectorImpl&lt; RegSubRegPairAndIdx &gt; &amp;InputRegs) const</>}>
Build the equivalent inputs of a REG&#95;SEQUENCE for the given <code>MI</code> and <code>DefIdx</code>. <a href="#ae26cac7943070f09b4d7fa667d1adf95">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a6150cd07e9535b7e02d53953a1a54cdb">getReturnOpcode</a> () const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; std::pair&lt; unsigned, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> char &#42; &gt; &gt;</>}
  name={<><a href="#a82ef2aeaba3f310827d58a0a3b16cfd8">getSerializableBitmaskMachineOperandTargetFlags</a> () const</>}>
Return an array that contains the bitmask target flag values and their names. <a href="#a82ef2aeaba3f310827d58a0a3b16cfd8">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; std::pair&lt; unsigned, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> char &#42; &gt; &gt;</>}
  name={<><a href="#aefb630da1cbdfc0d8425933e20b37a73">getSerializableDirectMachineOperandTargetFlags</a> () const</>}>
Return an array that contains the direct target flag values and their names. <a href="#aefb630da1cbdfc0d8425933e20b37a73">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; std::pair&lt; <a href="/docs/api/classes/llvm/machinememoperand/#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a>, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> char &#42; &gt; &gt;</>}
  name={<><a href="#a27e0bf9b6a35f938342ed56dfcfe7786">getSerializableMachineMemOperandTargetFlags</a> () const</>}>
Return an array that contains the MMO target flag values and their names. <a href="#a27e0bf9b6a35f938342ed56dfcfe7786">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; std::pair&lt; int, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> char &#42; &gt; &gt;</>}
  name={<><a href="#a3d3166a8e59fbea4a6f27fefd6a8fea1">getSerializableTargetIndices</a> () const</>}>
Return an array that contains the ids of the target indices (used for the TargetIndex machine operand) and their names. <a href="#a3d3166a8e59fbea4a6f27fefd6a8fea1">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="int"
  name={<><a href="#a1e4f8b28a8543924e7e3e566a847e691">getSPAdjust</a> (const MachineInstr &amp;MI) const</>}>
Returns the actual stack pointer adjustment made by an instruction as part of a call sequence. <a href="#a1e4f8b28a8543924e7e3e566a847e691">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a5cf58df95b00905950bdfee515cd5e9d">getStackSlotRange</a> (const TargetRegisterClass &#42;RC, unsigned SubIdx, unsigned &amp;Size, unsigned &amp;Offset, const MachineFunction &amp;MF) const</>}>
Compute the size in bytes and offset within a stack slot of a spilled register or subregister. <a href="#a5cf58df95b00905950bdfee515cd5e9d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#af1fbe2cfd4ac1e373cdaba16ec4a70b4">getTailDuplicateSize</a> (CodeGenOptLevel OptLevel) const</>}>
Returns the target-specific default value for tail duplication. <a href="#af1fbe2cfd4ac1e373cdaba16ec4a70b4">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a9acee94fe64ebb7dc672f6e5697fbe6b">getTailMergeSize</a> (const MachineFunction &amp;MF) const</>}>
Returns the target-specific default value for tail merging. <a href="#a9acee94fe64ebb7dc672f6e5697fbe6b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a4159fd0062dd97fe920f738c776a7356">getUndefRegClearance</a> (const MachineInstr &amp;MI, unsigned OpNum, const TargetRegisterInfo &#42;TRI) const</>}>
Return the minimum clearance before an instruction that reads an unused register. <a href="#a4159fd0062dd97fe920f738c776a7356">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ae698a81cf1a8b23582f2964f57581dc2">hasCommutePreference</a> (MachineInstr &amp;MI, bool &amp;Commute) const</>}>
Returns true if the target has a preference on the operands order of the given machine instruction. <a href="#ae698a81cf1a8b23582f2964f57581dc2">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a4993bfe73a55f4fcc5d02d09c410ddaf">hasHighOperandLatency</a> (const TargetSchedModel &amp;SchedModel, const MachineRegisterInfo &#42;MRI, const MachineInstr &amp;DefMI, unsigned DefIdx, const MachineInstr &amp;UseMI, unsigned UseIdx) const</>}>
Compute operand latency between a def of &#39;Reg&#39; and a use in the current loop. <a href="#a4993bfe73a55f4fcc5d02d09c410ddaf">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ae3c237cad94f54f0d82a18a131709d41">hasLoadFromStackSlot</a> (const MachineInstr &amp;MI, SmallVectorImpl&lt; const MachineMemOperand &#42; &gt; &amp;Accesses) const</>}>
If the specified machine instruction has a load from a stack slot, return true along with the FrameIndices of the loaded stack slot and the machine mem operands containing the reference. <a href="#ae3c237cad94f54f0d82a18a131709d41">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a0aa73253579dd1c4acde85953454e838">hasLowDefLatency</a> (const TargetSchedModel &amp;SchedModel, const MachineInstr &amp;DefMI, unsigned DefIdx) const</>}>
Compute operand latency of a def of &#39;Reg&#39;. <a href="#a0aa73253579dd1c4acde85953454e838">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a6034cfb230c4698caa60bdc3a9bf209b">hasReassociableOperands</a> (const MachineInstr &amp;Inst, const MachineBasicBlock &#42;MBB) const</>}>
Return true when \\P Inst has reassociable operands in the same \\P MBB. <a href="#a6034cfb230c4698caa60bdc3a9bf209b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aea784a4f9e9aba7792c23484e2498e8d">hasReassociableSibling</a> (const MachineInstr &amp;Inst, bool &amp;Commuted) const</>}>
Return true when \\P Inst has reassociable sibling. <a href="#aea784a4f9e9aba7792c23484e2498e8d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a5df2834716ee814af9f2555897ecb932">hasStoreToStackSlot</a> (const MachineInstr &amp;MI, SmallVectorImpl&lt; const MachineMemOperand &#42; &gt; &amp;Accesses) const</>}>
If the specified machine instruction has a store to a stack slot, return true along with the FrameIndices of the loaded stack slot and the machine mem operands containing the reference. <a href="#a5df2834716ee814af9f2555897ecb932">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a762db1f75e789783b689f22cda71bad4">insertBranch</a> (MachineBasicBlock &amp;MBB, MachineBasicBlock &#42;TBB, MachineBasicBlock &#42;FBB, ArrayRef&lt; MachineOperand &gt; Cond, const DebugLoc &amp;DL, int &#42;BytesAdded=nullptr) const</>}>
Insert branch code into the end of the specified <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a>. <a href="#a762db1f75e789783b689f22cda71bad4">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a25b07e0819e160f78c33a67838dea35c">insertIndirectBranch</a> (MachineBasicBlock &amp;MBB, MachineBasicBlock &amp;NewDestBB, MachineBasicBlock &amp;RestoreBB, const DebugLoc &amp;DL, int64&#95;t BrOffset=0, RegScavenger &#42;RS=nullptr) const</>}>
Insert an unconditional indirect branch at the end of <code>MBB</code> to <code>NewDestBB</code>. <a href="#a25b07e0819e160f78c33a67838dea35c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a4ee57d5d6295dfeb44f3b55301b20020">insertNoop</a> (MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI) const</>}>
Insert a noop into the instruction stream at the specified point. <a href="#a4ee57d5d6295dfeb44f3b55301b20020">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#ab2c15ac4d0e9521ba7225f100f657639">insertNoops</a> (MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, unsigned Quantity) const</>}>
Insert noops into the instruction stream at the specified point. <a href="#ab2c15ac4d0e9521ba7225f100f657639">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></>}
  name={<><a href="#ab00242d76e808398358fa1e46e9a6885">insertOutlinedCall</a> (Module &amp;M, MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator &amp;It, MachineFunction &amp;MF, outliner::Candidate &amp;C) const</>}>
Insert a call to an outlined function into the program. <a href="#ab00242d76e808398358fa1e46e9a6885">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a57cd943142f3f93cebdab2134714793b">insertSelect</a> (MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, const DebugLoc &amp;DL, Register DstReg, ArrayRef&lt; MachineOperand &gt; Cond, Register TrueReg, Register FalseReg) const</>}>
Insert a select instruction into MBB before I that will copy TrueReg to DstReg when Cond is true, and FalseReg to DstReg when Cond is false. <a href="#a57cd943142f3f93cebdab2134714793b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#af382bec94f69d7c5fba1e67e62e6e6da">insertUnconditionalBranch</a> (MachineBasicBlock &amp;MBB, MachineBasicBlock &#42;DestBB, const DebugLoc &amp;DL, int &#42;BytesAdded=nullptr) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::optional&lt; <a href="/docs/api/structs/llvm/regimmpair">RegImmPair</a> &gt;</>}
  name={<><a href="#ae4ac5c3f21740cf8f3f63e50de016209">isAddImmediate</a> (const MachineInstr &amp;MI, Register Reg) const</>}>
If the specific machine instruction is an instruction that adds an immediate value and a register, and stores the result in the given register <code>Reg</code>, return a pair of the source register and the offset which has been added. <a href="#ae4ac5c3f21740cf8f3f63e50de016209">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a9c5e9ccab2a323465af64b3661172af2">isAsCheapAsAMove</a> (const MachineInstr &amp;MI) const</>}>
Return true if the instruction is as cheap as a move instruction. <a href="#a9c5e9ccab2a323465af64b3661172af2">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aa792b566fb2d8e29af95aea690e33201">isAssociativeAndCommutative</a> (const MachineInstr &amp;Inst, bool Invert=false) const</>}>
Return true when \\P Inst is both associative and commutative. <a href="#aa792b566fb2d8e29af95aea690e33201">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a0138c08492e75b8b22f8fe0764b95853">isBasicBlockPrologue</a> (const MachineInstr &amp;MI, Register Reg=Register()) const</>}>
True if the instruction is bound to the top of its basic block and no other instructions shall be inserted before it. <a href="#a0138c08492e75b8b22f8fe0764b95853">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a6073542a939859dd8831f4cf9d710393">isBranchOffsetInRange</a> (unsigned BranchOpc, int64&#95;t BrOffset) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a236fc00ef404f232dcd8b88bbf3a2251">isCoalescableExtInstr</a> (const MachineInstr &amp;MI, Register &amp;SrcReg, Register &amp;DstReg, unsigned &amp;SubIdx) const</>}>
Return true if the instruction is a &quot;coalescable&quot; extension instruction. <a href="#a236fc00ef404f232dcd8b88bbf3a2251">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::optional&lt; <a href="/docs/api/structs/llvm/destsourcepair">DestSourcePair</a> &gt;</>}
  name={<><a href="#ace5bb5eb8d13b5726f90e7f38df45d60">isCopyInstr</a> (const MachineInstr &amp;MI) const</>}>
If the specific machine instruction is a instruction that moves/copies value from one register to another register return destination and source registers as machine operands. <a href="#ace5bb5eb8d13b5726f90e7f38df45d60">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::optional&lt; <a href="/docs/api/structs/llvm/destsourcepair">DestSourcePair</a> &gt;</>}
  name={<><a href="#a82dd4c26bf1be527376323f5c9889fbd">isCopyLikeInstr</a> (const MachineInstr &amp;MI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aa87a4a6ef69b65a33d072718a8e0e25e">isExplicitTargetIndexDef</a> (const MachineInstr &amp;MI, int &amp;Index, int64&#95;t &amp;Offset) const</>}>
Returns true if the given <code>MI</code> defines a TargetIndex operand that can be tracked by their offset, can have values, and can have debug info associated with it. <a href="#aa87a4a6ef69b65a33d072718a8e0e25e">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a0ec0a63c3d6d45dd9fee9c1115816e0b">isExtendLikelyToBeFolded</a> (MachineInstr &amp;ExtMI, MachineRegisterInfo &amp;MRI) const</>}>
Given the generic extension instruction <code>ExtMI</code>, returns true if this extension is a likely candidate for being folded into an another instruction. <a href="#a0ec0a63c3d6d45dd9fee9c1115816e0b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a524001439888743cdddb9b79c45911d9">isFrameInstr</a> (const MachineInstr &amp;I) const</>}>
Returns true if the argument is a frame pseudo instruction. <a href="#a524001439888743cdddb9b79c45911d9">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ac9cc48fa5e52de97bef32acbb6f76ddc">isFrameSetup</a> (const MachineInstr &amp;I) const</>}>
Returns true if the argument is a frame setup pseudo instruction. <a href="#ac9cc48fa5e52de97bef32acbb6f76ddc">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a407338aee0ea958defdef5cb3993f1da">isFullCopyInstr</a> (const MachineInstr &amp;MI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a6fd9a0614742c8f6c8523b0c34b984ee">isFunctionSafeToOutlineFrom</a> (MachineFunction &amp;MF, bool OutlineFromLinkOnceODRs) const</>}>
Return true if the function can safely be outlined from. <a href="#a6fd9a0614742c8f6c8523b0c34b984ee">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ae0b0cbf92a3dd0f5cab9d5d3067c2003">isFunctionSafeToSplit</a> (const MachineFunction &amp;MF) const</>}>
Return true if the function is a viable candidate for machine function splitting. <a href="#ae0b0cbf92a3dd0f5cab9d5d3067c2003">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ae46a80302699b257d06337de4b804a17">isGlobalMemoryObject</a> (const MachineInstr &#42;MI) const</>}>
Returns true if MI is an instruction we are unable to reason about (like a call or something with unmodeled side effects). <a href="#ae46a80302699b257d06337de4b804a17">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aebbd8a676ca4d2926a87022815a5015d">isHighLatencyDef</a> (int opc) const</>}>
Return true if this opcode has high latency to its result. <a href="#aebbd8a676ca4d2926a87022815a5015d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a6832cbbc9c9e128eed4484026c539781">isIgnorableUse</a> (const MachineOperand &amp;MO) const</>}>
Given <code>MO</code> is a PhysReg use return if it can be ignored for the purpose of instruction rematerialization or sinking. <a href="#a6832cbbc9c9e128eed4484026c539781">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#afa8e907121203db549a15f70f615ef50">isLegalToSplitMBBAt</a> (MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI) const</>}>
Return true if it&#39;s legal to split the given basic block at the specified instruction (i.e. <a href="#afa8e907121203db549a15f70f615ef50">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/register">Register</a></>}
  name={<><a href="#a6922ec50633977be02ab221c2de2adc1">isLoadFromStackSlot</a> (const MachineInstr &amp;MI, int &amp;FrameIndex) const</>}>
If the specified machine instruction is a direct load from a stack slot, return the virtual or physical register number of the destination along with the FrameIndex of the loaded stack slot. <a href="#a6922ec50633977be02ab221c2de2adc1">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/register">Register</a></>}
  name={<><a href="#afb62c4d3c76506ef7a31dc75f98000db">isLoadFromStackSlot</a> (const MachineInstr &amp;MI, int &amp;FrameIndex, unsigned &amp;MemBytes) const</>}>
Optional extension of isLoadFromStackSlot that returns the number of bytes loaded from the stack. <a href="#afb62c4d3c76506ef7a31dc75f98000db">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/register">Register</a></>}
  name={<><a href="#a8dad862e186c4263edb6f7583754efcc">isLoadFromStackSlotPostFE</a> (const MachineInstr &amp;MI, int &amp;FrameIndex) const</>}>
<a href="/docs/api/namespaces/llvm/check">Check</a> for post-frame ptr elimination stack locations as well. <a href="#a8dad862e186c4263edb6f7583754efcc">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a952e245a616622682cd83b1291314660">isMBBSafeToOutlineFrom</a> (MachineBasicBlock &amp;MBB, unsigned &amp;Flags) const</>}>
Optional target hook that returns true if <code>MBB</code> is safe to outline from, and returns any target-specific information in <code>Flags</code>. <a href="#a952e245a616622682cd83b1291314660">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a726928467271e18f3d17b2942cd04984">isMBBSafeToSplitToCold</a> (const MachineBasicBlock &amp;MBB) const</>}>
Return true if the <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> can safely be split to the cold section. <a href="#a726928467271e18f3d17b2942cd04984">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aaccc261e5cc19c2d41a1ab9fb361cde8">isPCRelRegisterOperandLegal</a> (const MachineOperand &amp;MO) const</>}>
Allow targets to tell MachineVerifier whether a specific register <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> can be used as part of PC-relative addressing. <a href="#aaccc261e5cc19c2d41a1ab9fb361cde8">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a1cb223b29cc4acffa9ffd03d134b2a1e">isPostIncrement</a> (const MachineInstr &amp;MI) const</>}>
Return true for post-incremented instructions. <a href="#a1cb223b29cc4acffa9ffd03d134b2a1e">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#adf401885b0d39da5774814718bc889c8">isPredicable</a> (const MachineInstr &amp;MI) const</>}>
Return true if the specified instruction can be predicated. <a href="#adf401885b0d39da5774814718bc889c8">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#abda2e966ced4c77ce8a78e5e063e07cd">isPredicated</a> (const MachineInstr &amp;MI) const</>}>
Returns true if the instruction is already predicated. <a href="#abda2e966ced4c77ce8a78e5e063e07cd">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ad5db14e4eee47b5fb139bf333d7f1516">isProfitableToDupForIfCvt</a> (MachineBasicBlock &amp;MBB, unsigned NumCycles, BranchProbability Probability) const</>}>
Return true if it&#39;s profitable for if-converter to duplicate instructions of specified accumulated instruction latencies in the specified MBB to enable if-conversion. <a href="#ad5db14e4eee47b5fb139bf333d7f1516">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a00b5a36b4d498deae0da42cab63b6b65">isProfitableToIfCvt</a> (MachineBasicBlock &amp;MBB, unsigned NumCycles, unsigned ExtraPredCycles, BranchProbability Probability) const</>}>
Return true if it&#39;s profitable to predicate instructions with accumulated instruction latency of &quot;NumCycles&quot; of the specified basic block, where the probability of the instructions being executed is given by Probability, and Confidence is a measure of our confidence that it will be properly predicted. <a href="#a00b5a36b4d498deae0da42cab63b6b65">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a558a9e2bb84251c5a3dc6fbc2abf6b62">isProfitableToIfCvt</a> (MachineBasicBlock &amp;TMBB, unsigned NumTCycles, unsigned ExtraTCycles, MachineBasicBlock &amp;FMBB, unsigned NumFCycles, unsigned ExtraFCycles, BranchProbability Probability) const</>}>
Second variant of isProfitableToIfCvt. <a href="#a558a9e2bb84251c5a3dc6fbc2abf6b62">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a4c46c756d842143ad24a09a2723be290">isProfitableToUnpredicate</a> (MachineBasicBlock &amp;TMBB, MachineBasicBlock &amp;FMBB) const</>}>
Return true if it&#39;s profitable to unpredicate one side of a &#39;diamond&#39;, i.e. <a href="#a4c46c756d842143ad24a09a2723be290">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ace9f804c4f1407df72588bb00db16deb">isReassociationCandidate</a> (const MachineInstr &amp;Inst, bool &amp;Commuted) const</>}>
Return true if the input \\P Inst is part of a chain of dependent ops that are suitable for reassociation, otherwise return false. <a href="#ace9f804c4f1407df72588bb00db16deb">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#adf676347c6bf8157f319dac9e601f168">isSafeToMoveRegClassDefs</a> (const TargetRegisterClass &#42;RC) const</>}>
Return true if it&#39;s safe to move a machine instruction that defines the specified register class. <a href="#adf676347c6bf8157f319dac9e601f168">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a104cb332d459987fabfe9d7073150287">isSafeToSink</a> (MachineInstr &amp;MI, MachineBasicBlock &#42;SuccToSinkTo, MachineCycleInfo &#42;CI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ad071e937f4986e51fd3fd54b10888894">isSchedulingBoundary</a> (const MachineInstr &amp;MI, const MachineBasicBlock &#42;MBB, const MachineFunction &amp;MF) const</>}>
Test if the given instruction should be considered a scheduling boundary. <a href="#ad071e937f4986e51fd3fd54b10888894">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aa51770f677efd652c55498dc472bec14">isStackSlotCopy</a> (const MachineInstr &amp;MI, int &amp;DestFrameIndex, int &amp;SrcFrameIndex) const</>}>
Return true if the specified machine instruction is a copy of one stack slot to another and has no other effect. <a href="#aa51770f677efd652c55498dc472bec14">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/register">Register</a></>}
  name={<><a href="#aa095ffe13f7029e833f37e346f5fa5b0">isStoreToStackSlot</a> (const MachineInstr &amp;MI, int &amp;FrameIndex) const</>}>
If the specified machine instruction is a direct store to a stack slot, return the virtual or physical register number of the source reg along with the FrameIndex of the loaded stack slot. <a href="#aa095ffe13f7029e833f37e346f5fa5b0">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/register">Register</a></>}
  name={<><a href="#af4a5b1227d7622151c06029e84d67ade">isStoreToStackSlot</a> (const MachineInstr &amp;MI, int &amp;FrameIndex, unsigned &amp;MemBytes) const</>}>
Optional extension of isStoreToStackSlot that returns the number of bytes stored to the stack. <a href="#af4a5b1227d7622151c06029e84d67ade">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/register">Register</a></>}
  name={<><a href="#a8d4598ec7bb2753593259420bff01427">isStoreToStackSlotPostFE</a> (const MachineInstr &amp;MI, int &amp;FrameIndex) const</>}>
<a href="/docs/api/namespaces/llvm/check">Check</a> for post-frame ptr elimination stack locations as well. <a href="#a8d4598ec7bb2753593259420bff01427">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a838a9048864ddaea932c974de0e8ce1a">isSubregFoldable</a> () const</>}>
<a href="/docs/api/namespaces/llvm/check">Check</a> whether the target can fold a load that feeds a subreg operand (or a subreg operand that feeds a store). <a href="#a838a9048864ddaea932c974de0e8ce1a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a9d33681dd1899a420e4b30bf11f4b58e">isTailCall</a> (const MachineInstr &amp;Inst) const</>}>
Determines whether <code>Inst</code> is a tail call instruction. <a href="#a9d33681dd1899a420e4b30bf11f4b58e">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a321a2b25fab981c6d834e3d0df610921">isThroughputPattern</a> (unsigned Pattern) const</>}>
Return true when a code sequence can improve throughput. <a href="#a321a2b25fab981c6d834e3d0df610921">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a1d142d4718ca758481e0b49ad9d8ea97">isTriviallyReMaterializable</a> (const MachineInstr &amp;MI) const</>}>
Return true if the instruction is trivially rematerializable, meaning it has no side effects and requires no operands that aren&#39;t always available. <a href="#a1d142d4718ca758481e0b49ad9d8ea97">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a49711da0a9e246f5960bf2816b0d8aa3">isUnconditionalTailCall</a> (const MachineInstr &amp;MI) const</>}>
Returns true if MI is an unconditional tail call. <a href="#a49711da0a9e246f5960bf2816b0d8aa3">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a4993b49c4db728d9669c0f6a08daae2e">isUnpredicatedTerminator</a> (const MachineInstr &amp;MI) const</>}>
Returns true if the instruction is a terminator instruction that has not been predicated. <a href="#a4993b49c4db728d9669c0f6a08daae2e">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a4bdf5a92f1195b3543b9412758c58106">isUnspillableTerminator</a> (const MachineInstr &#42;MI) const</>}>
Return true if the given instruction is terminator that is unspillable, according to isUnspillableTerminatorImpl. <a href="#a4bdf5a92f1195b3543b9412758c58106">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a0ba282dba26451dcfbbc938444595d7e">isZeroCost</a> (unsigned Opcode) const</>}>
Return true for pseudo instructions that don&#39;t consume any machine resources in their current form. <a href="#a0ba282dba26451dcfbbc938444595d7e">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a9b1710394413e85110e485ec260c6a91">loadRegFromStackSlot</a> (MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, Register DestReg, int FrameIndex, const TargetRegisterClass &#42;RC, const TargetRegisterInfo &#42;TRI, Register VReg, MachineInstr::MIFlag Flags=MachineInstr::NoFlags) const</>}>
Load the specified register of the given register class from the specified stack frame index. <a href="#a9b1710394413e85110e485ec260c6a91">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a68b7b9c491045c788173e83be1ba5d2b">lowerCopy</a> (MachineInstr &#42;MI, const TargetRegisterInfo &#42;TRI) const</>}>
This function defines the logic to lower COPY instruction to target specific instruction(s). <a href="#a68b7b9c491045c788173e83be1ba5d2b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a4253df7a10e437a01d42c223e196c0b8">mergeOutliningCandidateAttributes</a> (Function &amp;F, std::vector&lt; outliner::Candidate &gt; &amp;Candidates) const</>}>
Optional target hook to create the LLVM IR attributes for the outlined function. <a href="#a4253df7a10e437a01d42c223e196c0b8">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a6d95382897959324602ecb63f7392fda">optimizeCompareInstr</a> (MachineInstr &amp;CmpInstr, Register SrcReg, Register SrcReg2, int64&#95;t Mask, int64&#95;t Value, const MachineRegisterInfo &#42;MRI) const</>}>
See if the comparison instruction can be converted into something more efficient. <a href="#a6d95382897959324602ecb63f7392fda">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a9414061830d845a2b79363614cf5b5db">optimizeCondBranch</a> (MachineInstr &amp;MI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;</>}
  name={<><a href="#a01961400ab1186ac9f849cf0e738447f">optimizeLoadInstr</a> (MachineInstr &amp;MI, const MachineRegisterInfo &#42;MRI, Register &amp;FoldAsLoadDefReg, MachineInstr &#42;&amp;DefMI) const</>}>
Try to remove the load by folding it to a register operand at the use. <a href="#a01961400ab1186ac9f849cf0e738447f">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;</>}
  name={<><a href="#a31b099a7de1dfef1561ec6f7df09da47">optimizeSelect</a> (MachineInstr &amp;MI, SmallPtrSetImpl&lt; MachineInstr &#42; &gt; &amp;NewMIs, bool PreferFalse=false) const</>}>
Given a select instruction that was understood by analyzeSelect and returned Optimizable = true, attempt to optimize MI by merging it with one of its operands. <a href="#a31b099a7de1dfef1561ec6f7df09da47">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a29513f18e551370b1b438f95403efc04">PredicateInstruction</a> (MachineInstr &amp;MI, ArrayRef&lt; MachineOperand &gt; Pred) const</>}>
Convert the instruction into a predicated instruction. <a href="#a29513f18e551370b1b438f95403efc04">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#ac0eb74bb20ce93168ed6fc663d997c30">predictBranchSizeForIfCvt</a> (MachineInstr &amp;MI) const</>}>
Return an estimate for the code size reduction (in bytes) which will be caused by removing the given branch instruction during if-conversion. <a href="#ac0eb74bb20ce93168ed6fc663d997c30">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a45aa2763f52ee7bb3f41393d1d4ba079">preservesZeroValueInReg</a> (const MachineInstr &#42;MI, const Register NullValueReg, const TargetRegisterInfo &#42;TRI) const</>}>
Returns true if MI&#39;s Def is NullValueReg, and the MI does not change the Zero value. <a href="#a45aa2763f52ee7bb3f41393d1d4ba079">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ac66abaa28810e0bb35ab77012a3ea997">produceSameValue</a> (const MachineInstr &amp;MI0, const MachineInstr &amp;MI1, const MachineRegisterInfo &#42;MRI=nullptr) const</>}>
Return true if two machine instructions would produce identical values. <a href="#ac66abaa28810e0bb35ab77012a3ea997">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#ae5e0c947b38bdebad23286c7764b5249">reassociateOps</a> (MachineInstr &amp;Root, MachineInstr &amp;Prev, unsigned Pattern, SmallVectorImpl&lt; MachineInstr &#42; &gt; &amp;InsInstrs, SmallVectorImpl&lt; MachineInstr &#42; &gt; &amp;DelInstrs, ArrayRef&lt; unsigned &gt; OperandIndices, DenseMap&lt; unsigned, unsigned &gt; &amp;InstrIdxForVirtReg) const</>}>
Attempt to reassociate \\P Root and \\P Prev according to \\P <a href="/docs/api/classes/llvm/pattern">Pattern</a> to reduce critical path length. <a href="#ae5e0c947b38bdebad23286c7764b5249">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a18927162b9131e79e1ee778c7ae4a4e2">reduceLoopCount</a> (MachineBasicBlock &amp;MBB, MachineBasicBlock &amp;PreHeader, MachineInstr &#42;IndVar, MachineInstr &amp;Cmp, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, SmallVectorImpl&lt; MachineInstr &#42; &gt; &amp;PrevInsts, unsigned Iter, unsigned MaxIter) const</>}>
Generate code to reduce the loop iteration by one and check if the loop is finished. <a href="#a18927162b9131e79e1ee778c7ae4a4e2">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#aadcfe8906a95ad57f3f7a7d433f47204">reMaterialize</a> (MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, Register DestReg, unsigned SubIdx, const MachineInstr &amp;Orig, const TargetRegisterInfo &amp;TRI) const</>}>
Re-issue the specified &#39;original&#39; instruction at the specific location targeting a new destination register. <a href="#aadcfe8906a95ad57f3f7a7d433f47204">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a0317b8d1d0eb9aaf9af9d636f5f66e8d">removeBranch</a> (MachineBasicBlock &amp;MBB, int &#42;BytesRemoved=nullptr) const</>}>
Remove the branching code at the end of the specific MBB. <a href="#a0317b8d1d0eb9aaf9af9d636f5f66e8d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#abee18da5b03753cdb0cd484b2a4e2c35">replaceBranchWithTailCall</a> (MachineBasicBlock &amp;MBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, const MachineInstr &amp;TailCall) const</>}>
Replace the conditional branch in MBB with a conditional tail call. <a href="#abee18da5b03753cdb0cd484b2a4e2c35">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a26e9655e762686aff18772a15139df27">ReplaceTailWithBranchTo</a> (MachineBasicBlock::iterator Tail, MachineBasicBlock &#42;NewDest) const</>}>
Delete the instruction OldInst and everything after it, replacing it with an unconditional branch to NewDest. <a href="#a26e9655e762686aff18772a15139df27">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a013a36a3a8a5acbdb9bcf1d3c6fede83">reverseBranchCondition</a> (SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const</>}>
Reverses the branch condition of the specified condition list, returning false on success and true if it cannot be reversed. <a href="#a013a36a3a8a5acbdb9bcf1d3c6fede83">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#adbcfa8a45f569feb4562cff3567163ef">setExecutionDomain</a> (MachineInstr &amp;MI, unsigned Domain) const</>}>
Change the opcode of MI to execute in <a href="/docs/api/files/lib/lib/transforms/lib/transforms/scalar/correlatedvaluepropagation-cpp/#aad75d6f4f14a7b791076c6785aa59be4">Domain</a>. <a href="#adbcfa8a45f569feb4562cff3567163ef">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a0b63f89d9653388354a58218932dc2f8">setSpecialOperandAttr</a> (MachineInstr &amp;OldMI1, MachineInstr &amp;OldMI2, MachineInstr &amp;NewMI1, MachineInstr &amp;NewMI2) const</>}>
This is an architecture-specific helper function of reassociateOps. <a href="#a0b63f89d9653388354a58218932dc2f8">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a5f8e648b771ac836d613da033447a78b">shouldBreakCriticalEdgeToSink</a> (MachineInstr &amp;MI) const</>}>
For a &quot;cheap&quot; instruction which doesn&#39;t enable additional sinking, should MachineSink break a critical edge to sink it anyways? <a href="#a5f8e648b771ac836d613da033447a78b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a6c56f769334913401fe67e9e123b3d59">shouldClusterMemOps</a> (ArrayRef&lt; const MachineOperand &#42; &gt; BaseOps1, int64&#95;t Offset1, bool OffsetIsScalable1, ArrayRef&lt; const MachineOperand &#42; &gt; BaseOps2, int64&#95;t Offset2, bool OffsetIsScalable2, unsigned ClusterSize, unsigned NumBytes) const</>}>
Returns true if the two given memory operations should be scheduled adjacent. <a href="#a6c56f769334913401fe67e9e123b3d59">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aefc848c0953b9a49b09c0ef3a577a34f">shouldHoist</a> (const MachineInstr &amp;MI, const MachineLoop &#42;FromLoop) const</>}>
Return false if the instruction should not be hoisted by MachineLICM. <a href="#aefc848c0953b9a49b09c0ef3a577a34f">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a2de90c613673f0815ee6aa406f67390a">shouldOutlineFromFunctionByDefault</a> (MachineFunction &amp;MF) const</>}>
Return true if the function should be outlined from by default. <a href="#a2de90c613673f0815ee6aa406f67390a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a3b8cfc1d0bd78872b33f4669f9a18927">shouldReduceRegisterPressure</a> (const MachineBasicBlock &#42;MBB, const RegisterClassInfo &#42;RegClassInfo) const</>}>
Return true if target supports reassociation of instructions in machine combiner pass to reduce register pressure for a given BB. <a href="#a3b8cfc1d0bd78872b33f4669f9a18927">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a7613f5f7e38ac5338a58172dd6429370">shouldScheduleLoadsNear</a> (SDNode &#42;Load1, SDNode &#42;Load2, int64&#95;t Offset1, int64&#95;t Offset2, unsigned NumLoads) const</>}>
This is a used by the pre-regalloc scheduler to determine (in conjunction with areLoadsFromSameBasePtr) if two loads should be scheduled together. <a href="#a7613f5f7e38ac5338a58172dd6429370">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ad9b2151fcd1d9e2cec1689aec6e5ed8a">shouldSink</a> (const MachineInstr &amp;MI) const</>}>
Return true if the instruction should be sunk by MachineSink. <a href="#ad9b2151fcd1d9e2cec1689aec6e5ed8a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a6d3df2a0837fb3b75b9a0ac8f0923843">storeRegToStackSlot</a> (MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, Register SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass &#42;RC, const TargetRegisterInfo &#42;TRI, Register VReg, MachineInstr::MIFlag Flags=MachineInstr::NoFlags) const</>}>
Store the specified register of the given register class to the specified stack frame index. <a href="#a6d3df2a0837fb3b75b9a0ac8f0923843">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a51ba312c2d730acd131fccc2cc787498">SubsumesPredicate</a> (ArrayRef&lt; MachineOperand &gt; Pred1, ArrayRef&lt; MachineOperand &gt; Pred2) const</>}>
Returns true if the first specified predicate subsumes the second, e.g. <a href="#a51ba312c2d730acd131fccc2cc787498">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aa44220d7a83b114a21ca2d23ffed03b2">unfoldMemoryOperand</a> (MachineFunction &amp;MF, MachineInstr &amp;MI, unsigned Reg, bool UnfoldLoad, bool UnfoldStore, SmallVectorImpl&lt; MachineInstr &#42; &gt; &amp;NewMIs) const</>}>
unfoldMemoryOperand - Separate a single instruction which folded a load or a store or a load and a store into two or more instruction. <a href="#aa44220d7a83b114a21ca2d23ffed03b2">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#af7a82bf89bd98729150cebde60be9dfd">unfoldMemoryOperand</a> (SelectionDAG &amp;DAG, SDNode &#42;N, SmallVectorImpl&lt; SDNode &#42; &gt; &amp;NewNodes) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a4cb5569c23b5e1ed52164d9ec0496c05">useMachineCombiner</a> () const</>}>
Return true when a target supports MachineCombiner. <a href="#a4cb5569c23b5e1ed52164d9ec0496c05">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#af286c176e38f876d4f56a34cb9ee319a">usePreRAHazardRecognizer</a> () const</>}>
Provide a global flag for disabling the PreRA hazard recognizer that targets may choose to honor. <a href="#af286c176e38f876d4f56a34cb9ee319a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a490afb5ecb8232428c7ce7b87ef24b43">verifyInstruction</a> (const MachineInstr &amp;MI, StringRef &amp;ErrInfo) const</>}>
Perform target-specific instruction verification. <a href="#a490afb5ecb8232428c7ce7b87ef24b43">More...</a>
</MembersIndexItem>

</MembersIndex>

## Protected Member Functions Index

<MembersIndex>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;</>}
  name={<><a href="#adf4d05c8ea2fc82ae12300ef5fb48951">commuteInstructionImpl</a> (MachineInstr &amp;MI, bool NewMI, unsigned OpIdx1, unsigned OpIdx2) const</>}>
This method commutes the operands of the given machine instruction MI. <a href="#adf4d05c8ea2fc82ae12300ef5fb48951">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;</>}
  name={<><a href="#a0a1e73b39957ad3da60cb9d3a690df89">foldMemoryOperandImpl</a> (MachineFunction &amp;MF, MachineInstr &amp;MI, ArrayRef&lt; unsigned &gt; Ops, MachineBasicBlock::iterator InsertPt, int FrameIndex, LiveIntervals &#42;LIS=nullptr, VirtRegMap &#42;VRM=nullptr) const</>}>
Target-dependent implementation for foldMemoryOperand. <a href="#a0a1e73b39957ad3da60cb9d3a690df89">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;</>}
  name={<><a href="#af4f87b0480bb0e4d689f7b3cf2aa88a1">foldMemoryOperandImpl</a> (MachineFunction &amp;MF, MachineInstr &amp;MI, ArrayRef&lt; unsigned &gt; Ops, MachineBasicBlock::iterator InsertPt, MachineInstr &amp;LoadMI, LiveIntervals &#42;LIS=nullptr) const</>}>
Target-dependent implementation for foldMemoryOperand. <a href="#af4f87b0480bb0e4d689f7b3cf2aa88a1">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#af1c44734f854fb7f620d16097f2af637">getExtractSubregLikeInputs</a> (const MachineInstr &amp;MI, unsigned DefIdx, RegSubRegPairAndIdx &amp;InputReg) const</>}>
Target-dependent implementation of getExtractSubregInputs. <a href="#af1c44734f854fb7f620d16097f2af637">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a2b51d2dd19b3859797509c03d5f451f1">getInsertSubregLikeInputs</a> (const MachineInstr &amp;MI, unsigned DefIdx, RegSubRegPair &amp;BaseReg, RegSubRegPairAndIdx &amp;InsertedReg) const</>}>
Target-dependent implementation of getInsertSubregInputs. <a href="#a2b51d2dd19b3859797509c03d5f451f1">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/namespaces/llvm/outliner/#a0765e098fe7aae0f01b60ec890ac1b52">outliner::InstrType</a></>}
  name={<><a href="#a2af67652d97de393fd3208c625cea6b1">getOutliningTypeImpl</a> (const MachineModuleInfo &amp;MMI, MachineBasicBlock::iterator &amp;MIT, unsigned Flags) const</>}>
Target-dependent implementation for getOutliningTypeImpl. <a href="#a2af67652d97de393fd3208c625cea6b1">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a52e026925b73de52f7a563693ebff007">getRegSequenceLikeInputs</a> (const MachineInstr &amp;MI, unsigned DefIdx, SmallVectorImpl&lt; RegSubRegPairAndIdx &gt; &amp;InputRegs) const</>}>
Target-dependent implementation of getRegSequenceInputs. <a href="#a52e026925b73de52f7a563693ebff007">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::optional&lt; <a href="/docs/api/structs/llvm/destsourcepair">DestSourcePair</a> &gt;</>}
  name={<><a href="#a7eb5f369839e0987506e72b0ffc1b982">isCopyInstrImpl</a> (const MachineInstr &amp;MI) const</>}>
Target-dependent implementation for IsCopyInstr. <a href="#a7eb5f369839e0987506e72b0ffc1b982">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::optional&lt; <a href="/docs/api/structs/llvm/destsourcepair">DestSourcePair</a> &gt;</>}
  name={<><a href="#a13cf72d93ee18d693c7a74f0c1307cea">isCopyLikeInstrImpl</a> (const MachineInstr &amp;MI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ab671544f7af287b25a5e612f6e919975">isReallyTriviallyReMaterializable</a> (const MachineInstr &amp;MI) const</>}>
For instructions with opcodes for which the M&#95;REMATERIALIZABLE flag is set, this hook lets the target specify whether the instruction is actually trivially rematerializable, taking into consideration its operands. <a href="#ab671544f7af287b25a5e612f6e919975">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ae47bacdac90d2744684f980e1ad40594">isUnspillableTerminatorImpl</a> (const MachineInstr &#42;MI) const</>}>
Return true if the given terminator MI is not expected to spill. <a href="#ae47bacdac90d2744684f980e1ad40594">More...</a>
</MembersIndexItem>

</MembersIndex>

## Private Member Attributes Index

<MembersIndex>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a78223000912a8a9aa3443a60a1d0e9e7">CallFrameDestroyOpcode</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a4029cf1b9edf2988c2fc5a0cc5b5f766">CallFrameSetupOpcode</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#aecc11af84e38e8e4c664c69ed7d6ab78">CatchRetOpcode</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::unique&#95;ptr&lt; <a href="/docs/api/classes/llvm/mirformatter">MIRFormatter</a> &gt;</>}
  name={<><a href="#ae021517c1f7eba6dbb68ae02eb5383e3">Formatter</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a8047b6543112b3c755cedc67707dc6db">ReturnOpcode</a></>}>
</MembersIndexItem>

</MembersIndex>

## Public Static Functions Index

<MembersIndex>

<MembersIndexItem
  type="bool"
  name={<><a href="#ae60fd4c7626ec53d75182d6f54743745">isGenericAtomicRMWOpcode</a> (unsigned Opc)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a82a499274493eca235e684f82ee54b70">isGenericOpcode</a> (unsigned Opc)</>}>
</MembersIndexItem>

</MembersIndex>

## Protected Static Functions Index

<MembersIndex>

<MembersIndexItem
  type="bool"
  name={<><a href="#aef5b8db7ddf8b00b66e4f64711a053cd">fixCommutedOpIndices</a> (unsigned &amp;ResultIdx1, unsigned &amp;ResultIdx2, unsigned CommutableOpIdx1, unsigned CommutableOpIdx2)</>}>
Assigns the (CommutableOpIdx1, CommutableOpIdx2) pair of commutable operand indices to (ResultIdx1, ResultIdx2). <a href="#aef5b8db7ddf8b00b66e4f64711a053cd">More...</a>
</MembersIndexItem>

</MembersIndex>

## Public Static Attributes Index

<MembersIndex>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> unsigned</>}
  name={<><a href="#ae73e2be2b66dc9e4f2f90d56076d7ea9">CommuteAnyOperandIndex</a> = ~0U</>}>
</MembersIndexItem>

</MembersIndex>

## Description {#details}

<a href="/docs/api/classes/llvm/targetinstrinfo">TargetInstrInfo</a> - Interface to description of machine instruction set.

Definition at line 112 of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.

<SectionDefinition>

## Public Constructors

### TargetInstrInfo() {#ab0ea1fe6f61d0e861ed2be7632a270bb}

<MemberDefinition
  prototype="llvm::TargetInstrInfo::TargetInstrInfo (unsigned CFSetupOpcode=~0u, unsigned CFDestroyOpcode=~0u, unsigned CatchRetOpcode=~0u, unsigned ReturnOpcode=~0u)"
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00114">114</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### TargetInstrInfo() {#abfc72b67ab4a799ac5472bb3ca3250fc}

<MemberDefinition
  prototype={<>llvm::TargetInstrInfo::TargetInstrInfo (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetinstrinfo">TargetInstrInfo</a> &amp;)</>}
  labels = {["delete"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00119">119</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Destructor

### ~TargetInstrInfo() {#ac2c402f5f405a15e3356949d3d1900c3}

<MemberDefinition
  prototype="TargetInstrInfo::~TargetInstrInfo ()"
  labels = {["virtual"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00121">121</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Operators

### operator=() {#a82b4dd0611f4e9b708e1940a945581e9}

<MemberDefinition
  prototype={<>TargetInstrInfo &amp; llvm::TargetInstrInfo::operator= (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetinstrinfo">TargetInstrInfo</a> &amp;)</>}
  labels = {["delete"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00120">120</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Member Functions

### accumulateInstrSeqToRootLatency() {#acd6b72b3ba59a29cb680b5f00831a7b6}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::accumulateInstrSeqToRootLatency (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; Root) const</>}
  labels = {["inline", "virtual"]}>
When calculate the latency of the root instruction, accumulate the latency of the sequence to the root latency.

<ParametersList title="Parameters">
<ParametersListItem name="Root">- <a href="/docs/api/classes/llvm/instruction">Instruction</a> that could be combined with one of its operands</ParametersListItem>
</ParametersList>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01314">1314</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### analyzeBranch() {#a0dfb0c744373d4b6112eb343a5b07fc7}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::analyzeBranch (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; MBB, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42;&amp; TBB, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42;&amp; FBB, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &gt; &amp; Cond, bool AllowModify=false) const</>}
  labels = {["inline", "virtual"]}>
Analyze the branching code at the end of MBB, returning true if it cannot be understood (e.g.

it&#39;s a switch dispatch or isn&#39;t implemented for a target). Upon success, this returns false and returns with the following information in various cases:


<ul>
<li>If this block ends with no branches (it just falls through to its succ) just return false, leaving TBB/FBB null.</li>
<li>If this block ends with only an unconditional branch, it sets TBB to be the destination block.</li>
<li>If this block ends with a conditional branch and it falls through to a successor block, it sets TBB to be the branch destination block and a list of operands that evaluate the condition. These operands can be passed to other <a href="/docs/api/classes/llvm/targetinstrinfo">TargetInstrInfo</a> methods to create new branches.</li>
<li>If this block ends with a conditional branch followed by an unconditional branch, it returns the &#39;true&#39; destination in TBB, the &#39;false&#39; destination in FBB, and a list of operands that evaluate the condition. These operands can be passed to other <a href="/docs/api/classes/llvm/targetinstrinfo">TargetInstrInfo</a> methods to create new branches.</li>
</ul>


Note that removeBranch and insertBranch must be implemented to support cases where this method returns success.

If AllowModify is true, then this routine is allowed to modify the basic block (e.g. delete instructions after the unconditional branch).

The CFG information in MBB.Predecessors and MBB.Successors must be valid before calling this function.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00661">661</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### analyzeBranchPredicate() {#a2b3f813a206819029043906eedccc502}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::analyzeBranchPredicate (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; MBB, <a href="/docs/api/structs/llvm/targetinstrinfo/machinebranchpredicate">MachineBranchPredicate</a> &amp; MBP, bool AllowModify=false) const</>}
  labels = {["inline", "virtual"]}>
Analyze the branching code at the end of MBB and parse it into the <a href="/docs/api/structs/llvm/targetinstrinfo/machinebranchpredicate">MachineBranchPredicate</a> structure if possible.

Returns false on success and true on failure.

If AllowModify is true, then this routine is allowed to modify the basic block (e.g. delete instructions after the unconditional branch).

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00703">703</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### analyzeCompare() {#af90a0ce256d5ae1e1181b032da5d2779}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::analyzeCompare (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/register">Register</a> &amp; SrcReg, <a href="/docs/api/classes/llvm/register">Register</a> &amp; SrcReg2, int64&#95;t &amp; Mask, int64&#95;t &amp; Value) const</>}
  labels = {["inline", "virtual"]}>
For a comparison instruction, return the source registers in SrcReg and SrcReg2 if having two register operands, and the value it compares against in CmpValue.

Return true if the comparison instruction can be analyzed.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01731">1731</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### analyzeLoop() {#a951ed5729e865521d99c1b7bf2e4e4a2}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::analyzeLoop (<a href="/docs/api/classes/llvm/machineloop">MachineLoop</a> &amp; L, <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;&amp; IndVarInst, <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;&amp; CmpInst) const</>}
  labels = {["inline", "virtual"]}>
Analyze the loop code, return true if it cannot be understood.

Upon success, this function returns false and returns information about the induction variable and compare instruction used at the end.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00830">830</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### analyzeLoopForPipelining() {#a047bd8fdcc19cf2047e947ca565ff8fc}

<MemberDefinition
  prototype={<>virtual std::unique&#95;ptr&lt; PipelinerLoopInfo &gt; llvm::TargetInstrInfo::analyzeLoopForPipelining (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; LoopBB) const</>}
  labels = {["inline", "virtual"]}>
Analyze loop L, which must be a single-basic-block loop, and if the conditions can be understood enough produce a <a href="/docs/api/classes/llvm/targetinstrinfo/pipelinerloopinfo">PipelinerLoopInfo</a> object.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00823">823</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### analyzeSelect() {#ad0e13c52b664b67847a458ba5e6f9009}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::analyzeSelect (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &gt; &amp; Cond, unsigned &amp; TrueOp, unsigned &amp; FalseOp, bool &amp; Optimizable) const</>}
  labels = {["inline", "virtual"]}>
Analyze the given select instruction, returning true if it cannot be understood.

It is assumed that MI-&gt;isSelect() is true.

When successful, return the controlling condition and the operands that determine the true and false result values.

Result = SELECT Cond, TrueOp, FalseOp

Some targets can optimize select instructions, for example by predicating the instruction defining one of the operands. Such targets should set Optimizable.


<ParametersList title="Parameters">
<ParametersListItem name="MI">Select instruction to analyze.</ParametersListItem>
<ParametersListItem name="Cond">Condition controlling the select.</ParametersListItem>
<ParametersListItem name="TrueOp">Operand number of the value selected when Cond is true.</ParametersListItem>
<ParametersListItem name="FalseOp">Operand number of the value selected when Cond is false.</ParametersListItem>
<ParametersListItem name="Optimizable">Returned as true if MI is optimizable.</ParametersListItem>
</ParametersList>

<SectionUser title="Returns">
False on success.
</SectionUser>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00993">993</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### areLoadsFromSameBasePtr() {#af6ae1d6ce8dc191d8300c25b3e287961}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::areLoadsFromSameBasePtr (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Load1, <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Load2, int64&#95;t &amp; Offset1, int64&#95;t &amp; Offset2) const</>}
  labels = {["inline", "virtual"]}>
This is used by the pre-regalloc scheduler to determine if two loads are loading from the same base address.

It should only return true if the base pointers are the same and the only differences between the two addresses are the offset. It also returns the offsets by reference.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01463">1463</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### areMemAccessesTriviallyDisjoint() {#a5f8ea6535c262fbc8a16177783020314}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::areMemAccessesTriviallyDisjoint (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MIa, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MIb) const</>}
  labels = {["inline", "virtual"]}>
Sometimes, it is possible for the target to tell, even without aliasing information, that two MIs access different memory addresses.

This function returns true if two MIs access different memory addresses and false otherwise.

Assumes any physical registers used to compute addresses have the same value for both instructions. (This is the most useful assumption for post-RA scheduling.)

See also <a href="/docs/api/classes/llvm/machineinstr/#a3da773a37ef4e3325379dd6718317b74">MachineInstr::mayAlias</a>, which is implemented on top of this function.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01983">1983</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### areOpcodesEqualOrInverse() {#a29e545675db8b534aec8eccb7bedb2ee}

<MemberDefinition
  prototype="bool TargetInstrInfo::areOpcodesEqualOrInverse (unsigned Opcode1, unsigned Opcode2) const">
Return true when \\P Opcode1 or its inversion is equal to \\P Opcode2.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01285">1285</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp/#l00854">854</a> of file <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp">TargetInstrInfo.cpp</a>.
</MemberDefinition>

### breakPartialRegDependency() {#a525a9aaabc1362deb245b0099ea5538e}

<MemberDefinition
  prototype={<>virtual void llvm::TargetInstrInfo::breakPartialRegDependency (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, unsigned OpNum, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterinfo">TargetRegisterInfo</a> &#42; TRI) const</>}
  labels = {["inline", "virtual"]}>
Insert a dependency-breaking instruction before MI to eliminate an unwanted dependency on OpNum.

If it wasn&#39;t possible to avoid a def in the last N instructions before MI (see getPartialRegUpdateClearance), this hook will be called to break the unwanted dependency.

On x86, an xorps instruction can be used as a dependency breaker:

addps xmm1, xmm0 movaps xmm0, (rax) xorps xmm0, xmm0 cvtsi2ss rbx, xmm0

An &lt;imp-kill&gt; operand should be added to MI if an instruction was inserted. This ties the instructions together in the post-ra scheduler.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01962">1962</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### buildClearRegister() {#a0c5b9f0e5e1e90caa9c8def3d230ddbf}

<MemberDefinition
  prototype={<>virtual void llvm::TargetInstrInfo::buildClearRegister (<a href="/docs/api/classes/llvm/register">Register</a> Reg, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; MBB, <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> Iter, <a href="/docs/api/classes/llvm/debugloc">DebugLoc</a> &amp; DL, bool AllowSideEffects=<a href="/docs/api/files/lib/lib/analysis/basicaliasanalysis-cpp/#af6d5cafbdfc5313e65d990120021a3ec">true</a>) const</>}
  labels = {["inline", "virtual"]}>
Insert an architecture-specific instruction to clear a register.

If you need to avoid sideeffects (e.g. avoid XOR on x86, which sets EFLAGS), set <code>AllowSideEffects</code> to <code>false</code>.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l02187">2187</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### buildOutlinedFrame() {#a73e2b33837925c6898584bc1118f2f2a}

<MemberDefinition
  prototype={<>virtual void llvm::TargetInstrInfo::buildOutlinedFrame (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; MBB, <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/outliner/outlinedfunction">outliner::OutlinedFunction</a> &amp; OF) const</>}
  labels = {["inline", "virtual"]}>
Insert a custom frame for outlined functions.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l02167">2167</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### canCopyGluedNodeDuringSchedule() {#a7b8003a932104a6adf3ddbf4435a49f0}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::canCopyGluedNodeDuringSchedule (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N) const</>}
  labels = {["inline", "virtual"]}>
Return true if the given <a href="/docs/api/classes/llvm/sdnode">SDNode</a> can be copied during scheduling even if it has glue.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01359">1359</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### canFoldIntoAddrMode() {#a32583e70bd8c1b6ccb45a21129efac24}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::canFoldIntoAddrMode (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MemI, <a href="/docs/api/classes/llvm/register">Register</a> Reg, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; AddrI, <a href="/docs/api/structs/llvm/extaddrmode">ExtAddrMode</a> &amp; AM) const</>}
  labels = {["inline", "virtual"]}>
<a href="/docs/api/namespaces/llvm/check">Check</a> if it&#39;s possible and beneficial to fold the addressing computation <code>AddrI</code> into the addressing mode of the load/store instruction <code>MemI</code>.

The memory instruction is a user of the virtual register <code>Reg</code>, which in turn is the ultimate destination of zero or more COPY instructions from the output register of <code>AddrI</code>. Return the adddressing mode after folding in <code>AM</code>.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01534">1534</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### canInsertSelect() {#ae0990ac346653cb1c820f391ffbf5ed5}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::canInsertSelect (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; MBB, <a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &gt; Cond, <a href="/docs/api/classes/llvm/register">Register</a> DstReg, <a href="/docs/api/classes/llvm/register">Register</a> TrueReg, <a href="/docs/api/classes/llvm/register">Register</a> FalseReg, int &amp; CondCycles, int &amp; TrueCycles, int &amp; FalseCycles) const</>}
  labels = {["inline", "virtual"]}>
Return true if it is possible to insert a select instruction that chooses between TrueReg and FalseReg based on the condition code in Cond.

When successful, also return the latency in cycles from TrueReg, FalseReg, and Cond to the destination register. In most cases, a select instruction will be 1 cycle, so CondCycles = TrueCycles = FalseCycles = 1

Some x86 implementations have 2-cycle cmov instructions.


<ParametersList title="Parameters">
<ParametersListItem name="MBB">Block where select instruction would be inserted.</ParametersListItem>
<ParametersListItem name="Cond">Condition returned by analyzeBranch.</ParametersListItem>
<ParametersListItem name="DstReg">Virtual dest register that the result should write to.</ParametersListItem>
<ParametersListItem name="TrueReg">Virtual register to select when Cond is true.</ParametersListItem>
<ParametersListItem name="FalseReg">Virtual register to select when Cond is false.</ParametersListItem>
<ParametersListItem name="CondCycles">Latency from Cond+Branch to select output.</ParametersListItem>
<ParametersListItem name="TrueCycles">Latency from TrueReg to select output.</ParametersListItem>
<ParametersListItem name="FalseCycles">Latency from FalseReg to select output.</ParametersListItem>
</ParametersList>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00945">945</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### canMakeTailCallConditional() {#a163e14d44765e368d3a79ceea6d00eaa}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::canMakeTailCallConditional (<a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &gt; &amp; Cond, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; TailCall) const</>}
  labels = {["inline", "virtual"]}>
Returns true if the tail call can be made conditional on BranchCond.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01636">1636</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### canPredicatePredicatedInstr() {#a0a593a2fa65858fcd920bd782108c999}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::canPredicatePredicatedInstr (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI) const</>}
  labels = {["inline", "virtual"]}>
Assumes the instruction is already predicated and returns true if the instruction can be predicated again.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01616">1616</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### ClobbersPredicate() {#a0695148f396023fb3cf404a5447a2412}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::ClobbersPredicate (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, std::vector&lt; <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &gt; &amp; Pred, bool SkipDead) const</>}
  labels = {["inline", "virtual"]}>
If the specified instruction defines any predicate or condition code register(s) used for predication, returns true as well as the definition predicate(s) by reference.

SkipDead should be set to false at any point that dead predicate instructions should be considered as being defined. A dead predicate instruction is one that is guaranteed to be removed after a call to PredicateInstruction.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01667">1667</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### commuteInstruction() {#aa41720cc33b0511709c92abcb164a59d}

<MemberDefinition
  prototype={<>MachineInstr &#42; TargetInstrInfo::commuteInstruction (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, bool NewMI=false, unsigned OpIdx1=<a href="#ae73e2be2b66dc9e4f2f90d56076d7ea9">CommuteAnyOperandIndex</a>, unsigned OpIdx2=<a href="#ae73e2be2b66dc9e4f2f90d56076d7ea9">CommuteAnyOperandIndex</a>) const</>}>
This method commutes the operands of the given machine instruction MI.

The operands to be commuted are specified by their indices OpIdx1 and OpIdx2. OpIdx1 and OpIdx2 arguments may be set to a special value &#39;CommuteAnyOperandIndex&#39;, which means that the method is free to choose any arbitrarily chosen commutable operand. If both arguments are set to &#39;CommuteAnyOperandIndex&#39; then the method looks for 2 different commutable operands; then commutes them if such operands could be found.

If NewMI is false, MI is modified in place and returned; otherwise, a new machine instruction is created and returned.

Do not call this method for a non-commutable instruction or for non-commuable operands. Even though the instruction is commutable, the method may still fail to commute the operands, null pointer is returned in such cases.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00480">480</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp/#l00249">249</a> of file <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp">TargetInstrInfo.cpp</a>.
</MemberDefinition>

### convertToThreeAddress() {#ada0a8cb9a764d058a63b77d50e9c0787}

<MemberDefinition
  prototype={<>virtual MachineInstr &#42; llvm::TargetInstrInfo::convertToThreeAddress (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/livevariables">LiveVariables</a> &#42; LV, <a href="/docs/api/classes/llvm/liveintervals">LiveIntervals</a> &#42; LIS) const</>}
  labels = {["inline", "virtual"]}>
This method must be implemented by targets that set the M&#95;CONVERTIBLE&#95;TO&#95;3&#95;ADDR flag.

When this flag is set, the target may be able to convert a two-address instruction into one or more true three-address instructions on demand. This allows the <a href="/docs/api/namespaces/llvm/x86">X86</a> target (for example) to convert ADD and SHL instructions into LEA instructions if they would require register copies due to two-addressness.

This method returns a null pointer if the transformation cannot be performed, otherwise it returns the last new instruction.

If <code>LIS</code> is not nullptr, the <a href="/docs/api/classes/llvm/liveintervals">LiveIntervals</a> info should be updated for replacing <code>MI</code> with new instructions, even though this function does not remove MI.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00451">451</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### copyPhysReg() {#ad61db491bd5855c30926453db6401958}

<MemberDefinition
  prototype={<>virtual void llvm::TargetInstrInfo::copyPhysReg (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; MBB, <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> MI, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/debugloc">DebugLoc</a> &amp; DL, <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> DestReg, <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> SrcReg, bool KillSrc, bool RenamableDest=false, bool RenamableSrc=false) const</>}
  labels = {["inline", "virtual"]}>
Emit instructions to copy a pair of physical registers.

This function should support copies within any legal register class as well as any cross-class copies created during instruction selection.

The source and destination registers may overlap, which may require a careful implementation when multiple copy instructions are required for large registers. See for example the <a href="/docs/api/namespaces/llvm/arm">ARM</a> target.

If RenamableDest is true, the copy instruction&#39;s destination operand is marked renamable. If RenamableSrc is true, the copy instruction&#39;s source operand is marked renamable.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01036">1036</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### createMIROperandComment() {#aea7fb8b18a37883f51af73238e47dea4}

<MemberDefinition
  prototype={<>std::string TargetInstrInfo::createMIROperandComment (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; Op, unsigned OpIdx, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterinfo">TargetRegisterInfo</a> &#42; TRI) const</>}
  labels = {["virtual"]}>

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01623">1623</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp/#l01734">1734</a> of file <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp">TargetInstrInfo.cpp</a>.
</MemberDefinition>

### createPHIDestinationCopy() {#a804530332064e8450f5c01c1291e3ec8}

<MemberDefinition
  prototype={<>virtual MachineInstr &#42; llvm::TargetInstrInfo::createPHIDestinationCopy (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; MBB, <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> InsPt, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/debugloc">DebugLoc</a> &amp; DL, <a href="/docs/api/classes/llvm/register">Register</a> Src, <a href="/docs/api/classes/llvm/register">Register</a> Dst) const</>}
  labels = {["inline", "virtual"]}>
During PHI eleimination lets target to make necessary checks and insert the copy to the PHI destination register in a target specific manner.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l02088">2088</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### createPHISourceCopy() {#aaf9cd5e2258e984d377933b695ccf39b}

<MemberDefinition
  prototype={<>virtual MachineInstr &#42; llvm::TargetInstrInfo::createPHISourceCopy (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; MBB, <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> InsPt, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/debugloc">DebugLoc</a> &amp; DL, <a href="/docs/api/classes/llvm/register">Register</a> Src, unsigned SrcSubReg, <a href="/docs/api/classes/llvm/register">Register</a> Dst) const</>}
  labels = {["inline", "virtual"]}>
During PHI eleimination lets target to make necessary checks and insert the copy to the PHI destination register in a target specific manner.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l02098">2098</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### CreateTargetHazardRecognizer() {#a7242b69b2f705111801d717e2ea243b5}

<MemberDefinition
  prototype={<>ScheduleHazardRecognizer &#42; TargetInstrInfo::CreateTargetHazardRecognizer (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetsubtargetinfo">TargetSubtargetInfo</a> &#42; STI, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/scheduledag">ScheduleDAG</a> &#42; DAG) const</>}
  labels = {["virtual"]}>
Allocate and return a hazard recognizer to use for this target when scheduling the machine instructions before register allocation.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01701">1701</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp/#l01406">1406</a> of file <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp">TargetInstrInfo.cpp</a>.
</MemberDefinition>

### CreateTargetMIHazardRecognizer() {#a5da941cb7cfe3ae9b3dae1f5caac8b78}

<MemberDefinition
  prototype={<>ScheduleHazardRecognizer &#42; TargetInstrInfo::CreateTargetMIHazardRecognizer (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/instritinerarydata">InstrItineraryData</a> &#42; II, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/scheduledagmi">ScheduleDAGMI</a> &#42; DAG) const</>}
  labels = {["virtual"]}>
Allocate and return a hazard recognizer to use for this target when scheduling the machine instructions before register allocation.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01707">1707</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp/#l01413">1413</a> of file <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp">TargetInstrInfo.cpp</a>.
</MemberDefinition>

### CreateTargetPostRAHazardRecognizer() {#a000bd55721d30de4fee9eb3d812714ea}

<MemberDefinition
  prototype={<>ScheduleHazardRecognizer &#42; TargetInstrInfo::CreateTargetPostRAHazardRecognizer (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/instritinerarydata">InstrItineraryData</a> &#42; II, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/scheduledag">ScheduleDAG</a> &#42; DAG) const</>}
  labels = {["virtual"]}>
Allocate and return a hazard recognizer to use for this target when scheduling the machine instructions after register allocation.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01713">1713</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp/#l01420">1420</a> of file <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp">TargetInstrInfo.cpp</a>.
</MemberDefinition>

### CreateTargetPostRAHazardRecognizer() {#a55d2e824f1b036f45b51519f2844720b}

<MemberDefinition
  prototype={<>virtual ScheduleHazardRecognizer &#42; llvm::TargetInstrInfo::CreateTargetPostRAHazardRecognizer (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}
  labels = {["inline", "virtual"]}>
Allocate and return a hazard recognizer to use for by non-scheduling passes.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01719">1719</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### CreateTargetScheduleState() {#a186f383639b8c8fe141b55411d1121a9}

<MemberDefinition
  prototype={<>virtual DFAPacketizer &#42; llvm::TargetInstrInfo::CreateTargetScheduleState (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetsubtargetinfo">TargetSubtargetInfo</a> &amp;) const</>}
  labels = {["inline", "virtual"]}>
Create machine specific model for scheduling.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01967">1967</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### decomposeMachineOperandsTargetFlags() {#adf55430291b4f35540c9c7dfc28fedaa}

<MemberDefinition
  prototype={<>virtual std::pair&lt; unsigned, unsigned &gt; llvm::TargetInstrInfo::decomposeMachineOperandsTargetFlags (unsigned) const</>}
  labels = {["inline", "virtual"]}>
Decompose the machine operand&#39;s target flags into two values - the direct target flag value and any of bit flags that are applied.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l02028">2028</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### defaultDefLatency() {#ae5424d7c9e608bd5b2087f1021908a08}

<MemberDefinition
  prototype={<>unsigned TargetInstrInfo::defaultDefLatency (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/mcschedmodel">MCSchedModel</a> &amp; SchedModel, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; DefMI) const</>}>
Return the default expected latency for a def based on its opcode.

Return the default expected latency for a def based on it&#39;s opcode.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01818">1818</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp/#l01491">1491</a> of file <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp">TargetInstrInfo.cpp</a>.
</MemberDefinition>

### describeLoadedValue() {#a6885e40448874565521daac98e11f50d}

<MemberDefinition
  prototype={<>std::optional&lt; ParamLoadedValue &gt; TargetInstrInfo::describeLoadedValue (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/register">Register</a> Reg) const</>}
  labels = {["virtual"]}>
Produce the expression describing the <code>MI</code> loading a value into the physical register <code>Reg</code>.

This hook should only be used with <code>MIs</code> belonging to VReg-less functions.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l02229">2229</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp/#l01550">1550</a> of file <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp">TargetInstrInfo.cpp</a>.
</MemberDefinition>

### duplicate() {#a8d5210bd68a86582390a6fbf1f57e319}

<MemberDefinition
  prototype={<>MachineInstr &amp; TargetInstrInfo::duplicate (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; MBB, <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> InsertBefore, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; Orig) const</>}
  labels = {["virtual"]}>
Clones instruction or the whole instruction bundle <code>Orig</code> and insert into <code>MBB</code> before <code>InsertBefore</code>.

The target may update operands that are required to be unique.

<code>Orig</code> must not return true for <a href="/docs/api/classes/llvm/machineinstr/#a7ffc14f594434308433335d6b62ded60">MachineInstr::isNotDuplicable()</a>.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00434">434</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp/#l00435">435</a> of file <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp">TargetInstrInfo.cpp</a>.
</MemberDefinition>

### emitLdStWithAddr() {#aed830dc2b930795e75691f1efa942b12}

<MemberDefinition
  prototype={<>virtual MachineInstr &#42; llvm::TargetInstrInfo::emitLdStWithAddr (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MemI, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/extaddrmode">ExtAddrMode</a> &amp; AM) const</>}
  labels = {["inline", "virtual"]}>
Emit a load/store instruction with the same value register as <code>MemI</code>, but using the address from <code>AM</code>.

The addressing mode must have been obtained from <code>canFoldIntoAddr</code> for the same memory instruction.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01543">1543</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### expandPostRAPseudo() {#aeeb52dce7ed6b6e3abc562031782d77d}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::expandPostRAPseudo (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI) const</>}
  labels = {["inline", "virtual"]}>
This function is called for all pseudo instructions that remain after register allocation.

Many pseudo instructions are created to help register allocation. This is the place to convert them into real instructions. The target can edit MI in place, or it can insert new instructions and erase MI. The function should return true if anything was changed.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01182">1182</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### extraSizeToPredicateInstructions() {#acc1d5ead030ed9216dedce5a9cc304ec}

<MemberDefinition
  prototype={<>virtual unsigned llvm::TargetInstrInfo::extraSizeToPredicateInstructions (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF, unsigned NumInsts) const</>}
  labels = {["inline", "virtual"]}>
Return the increase in code size needed to predicate a contiguous run of NumInsts instructions.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00900">900</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### finalizeInsInstrs() {#a494876c94cb3dba51694356488a996dd}

<MemberDefinition
  prototype={<>virtual void llvm::TargetInstrInfo::finalizeInsInstrs (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; Root, unsigned &amp; Pattern, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42; &gt; &amp; InsInstrs) const</>}
  labels = {["inline", "virtual"]}>
Fix up the placeholder we may add in <a href="#a6875e5a149ffdf299b10e8f969d379d4">genAlternativeCodeSequence()</a>.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01252">1252</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### findCommutedOpIndices() {#a422b844cc7e3db360908c008cb651f96}

<MemberDefinition
  prototype={<>bool TargetInstrInfo::findCommutedOpIndices (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, unsigned &amp; SrcOpIdx1, unsigned &amp; SrcOpIdx2) const</>}
  labels = {["virtual"]}>
Returns true iff the routine could find two commutable operands in the given machine instruction.

The &#39;SrcOpIdx1&#39; and &#39;SrcOpIdx2&#39; are INPUT and OUTPUT arguments. If any of the INPUT values is set to the special value &#39;CommuteAnyOperandIndex&#39; then the method arbitrarily picks a commutable operand, then returns its index in the corresponding argument. If both of INPUT values are set to &#39;CommuteAnyOperandIndex&#39; then method looks for 2 commutable operands. If INPUT values refer to some operands of MI, then the method simply returns true if the corresponding operands are commutable and returns false otherwise.

For example, calling this method this way: unsigned Op1 = 1, Op2 = CommuteAnyOperandIndex; findCommutedOpIndices(MI, Op1, Op2); can be interpreted as a query asking to find an operand that would be commutable with the operand#1.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00501">501</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp/#l00295">295</a> of file <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp">TargetInstrInfo.cpp</a>.
</MemberDefinition>

### foldImmediate() {#aa41c45a69f227ee71e5ced4e6e3fde18}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::foldImmediate (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; UseMI, <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; DefMI, <a href="/docs/api/classes/llvm/register">Register</a> Reg, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &#42; MRI) const</>}
  labels = {["inline", "virtual"]}>
&#39;Reg&#39; is known to be defined by a move immediate instruction, try to fold the immediate into the use instruction.

If MRI-&gt;hasOneNonDBGUse(Reg) is true, and this function returns true, then the caller may assume that DefMI has been erased from its parent block. The caller may assume that it will not be erased by this function otherwise.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01768">1768</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### foldMemoryOperand() {#a6a733ae5364b0de2225af33223f383a5}

<MemberDefinition
  prototype={<>MachineInstr &#42; TargetInstrInfo::foldMemoryOperand (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; unsigned &gt; Ops, int FI, <a href="/docs/api/classes/llvm/liveintervals">LiveIntervals</a> &#42; LIS=nullptr, <a href="/docs/api/classes/llvm/virtregmap">VirtRegMap</a> &#42; VRM=nullptr) const</>}>
Attempt to fold a load or store of the specified stack slot into the specified machine instruction for the specified operand(s).

If this is possible, a new instruction is returned with the specified operand folded, otherwise NULL is returned. The new instruction is inserted before MI, and the client is responsible for removing the old instruction. If VRM is passed, the assigned physregs can be inspected by target to decide on using an opcode (note that those assignments can still change).

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01216">1216</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp/#l00634">634</a> of file <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp">TargetInstrInfo.cpp</a>.
</MemberDefinition>

### foldMemoryOperand() {#a2432d0bb09d9fe3b6bb004d8dbf77a99}

<MemberDefinition
  prototype={<>MachineInstr &#42; TargetInstrInfo::foldMemoryOperand (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; unsigned &gt; Ops, <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; LoadMI, <a href="/docs/api/classes/llvm/liveintervals">LiveIntervals</a> &#42; LIS=nullptr) const</>}>
Same as the previous version except it allows folding of any load and store from / to any address, not just from a specific stack slot.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01223">1223</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp/#l00729">729</a> of file <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp">TargetInstrInfo.cpp</a>.
</MemberDefinition>

### genAlternativeCodeSequence() {#a6875e5a149ffdf299b10e8f969d379d4}

<MemberDefinition
  prototype={<>void TargetInstrInfo::genAlternativeCodeSequence (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; Root, unsigned Pattern, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42; &gt; &amp; InsInstrs, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42; &gt; &amp; DelInstrs, <a href="/docs/api/classes/llvm/densemap">DenseMap</a>&lt; unsigned, unsigned &gt; &amp; InstIdxForVirtReg) const</>}
  labels = {["virtual"]}>
When <a href="#a861381cad67866e249c6330631ac0742">getMachineCombinerPatterns()</a> finds patterns, this function generates the instructions that could replace the original code sequence.

The client has to decide whether the actual replacement is beneficial or not. 
<ParametersList title="Parameters">
<ParametersListItem name="Root">- <a href="/docs/api/classes/llvm/instruction">Instruction</a> that could be combined with one of its operands</ParametersListItem>
<ParametersListItem name="<a href=&quot;/docs/api/classes/llvm/pattern&quot;>Pattern</a>">- Combination pattern for Root</ParametersListItem>
<ParametersListItem name="InsInstrs">- Vector of new instructions that implement P</ParametersListItem>
<ParametersListItem name="DelInstrs">- Old instructions, including Root, that could be replaced by InsInstr</ParametersListItem>
<ParametersListItem name="InstIdxForVirtReg">- map of virtual register to instruction in InsInstr that defines it</ParametersListItem>
</ParametersList>

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01305">1305</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp/#l01249">1249</a> of file <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp">TargetInstrInfo.cpp</a>.
</MemberDefinition>

### getAddrModeFromMemoryOp() {#a7ea0602dc926bed4a92bc63ae99e7cc9}

<MemberDefinition
  prototype={<>virtual std::optional&lt; ExtAddrMode &gt; llvm::TargetInstrInfo::getAddrModeFromMemoryOp (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MemI, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterinfo">TargetRegisterInfo</a> &#42; TRI) const</>}
  labels = {["inline", "virtual"]}>
<a href="/docs/api/classes/llvm/target">Target</a> dependent implementation to get the values constituting the address <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> that is accessing memory.

These values are returned as a struct <a href="/docs/api/structs/llvm/extaddrmode">ExtAddrMode</a> which contains all relevant information to make up the address.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01523">1523</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### getBaseAndOffsetPosition() {#a28d18d91f58682d65e97e9c386064b5b}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::getBaseAndOffsetPosition (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, unsigned &amp; BasePos, unsigned &amp; OffsetPos) const</>}
  labels = {["inline", "virtual"]}>
Return true if the instruction contains a base register and offset.

If true, the function also sets the operand position in the instruction for the base register and offset.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01512">1512</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### getBranchDestBlock() {#ab8ab946af55bc208ded5c21c11ff71c2}

<MemberDefinition
  prototype={<>virtual MachineBasicBlock &#42; llvm::TargetInstrInfo::getBranchDestBlock (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI) const</>}
  labels = {["inline", "virtual"]}>

<SectionUser title="Returns">
The block that branch instruction <code>MI</code> jumps to.
</SectionUser>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00618">618</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### getCalleeOperand() {#a9e8b374c12bde7a8aa400ae5e34e6956}

<MemberDefinition
  prototype={<>virtual const MachineOperand &amp; llvm::TargetInstrInfo::getCalleeOperand (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI) const</>}
  labels = {["inline", "virtual"]}>
Returns the callee operand from the given <code>MI</code>.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l02261">2261</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### getCallFrameDestroyOpcode() {#ab5a18bb895aa0c46d5de27c4ad046aee}

<MemberDefinition
  prototype="unsigned llvm::TargetInstrInfo::getCallFrameDestroyOpcode () const"
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00222">222</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### getCallFrameSetupOpcode() {#a83870b05e73f275887a1e20baa621475}

<MemberDefinition
  prototype="unsigned llvm::TargetInstrInfo::getCallFrameSetupOpcode () const"
  labels = {["inline"]}>
These methods return the opcode of the frame setup/destroy instructions if they exist (-1 otherwise).

Some targets use pseudo instructions in order to abstract away the difference between operating with a frame pointer and operating without, through the use of these two instructions. A FrameSetup MI in MF implies MFI::AdjustsStack.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00221">221</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### getCallFrameSizeAt() {#a89e324da740d76918b3f2b2ecf807e49}

<MemberDefinition
  prototype={<>unsigned TargetInstrInfo::getCallFrameSizeAt (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI) const</>}>

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l02281">2281</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp/#l01628">1628</a> of file <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp">TargetInstrInfo.cpp</a>.
</MemberDefinition>

### getCatchReturnOpcode() {#a98a831626be0c6e512d6d95246891c84}

<MemberDefinition
  prototype="unsigned llvm::TargetInstrInfo::getCatchReturnOpcode () const"
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00261">261</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### getCombinerObjective() {#adcf4712d0ec5fc344aa14efa9e5392b2}

<MemberDefinition
  prototype="CombinerObjective TargetInstrInfo::getCombinerObjective (unsigned Pattern) const"
  labels = {["virtual"]}>
Return the objective of a combiner pattern.

<ParametersList title="Parameters">
<ParametersListItem name="<a href=&quot;/docs/api/classes/llvm/pattern&quot;>Pattern</a>">- combiner pattern</ParametersListItem>
</ParametersList>

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01262">1262</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp/#l00951">951</a> of file <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp">TargetInstrInfo.cpp</a>.
</MemberDefinition>

### getConstValDefinedInReg() {#a820eea71d5b67cf63757e49e3c55736d}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::getConstValDefinedInReg (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/register">Register</a> Reg, int64&#95;t &amp; ImmVal) const</>}
  labels = {["inline", "virtual"]}>
Returns true if MI is an instruction that defines Reg to have a constant value and the value is recorded in ImmVal.

The ImmVal is a result that should be interpreted as modulo size of Reg.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01131">1131</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### getExecutionDomain() {#a907019eb40cf2db5f3a35cb0bc456347}

<MemberDefinition
  prototype={<>virtual std::pair&lt; uint16&#95;t, uint16&#95;t &gt; llvm::TargetInstrInfo::getExecutionDomain (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI) const</>}
  labels = {["inline", "virtual"]}>
Return the current execution domain and bit mask of possible domains for instruction.

Some micro-architectures have multiple execution domains, and multiple opcodes that perform the same operation in different domains. For example, the x86 architecture provides the por, orps, and orpd instructions that all do the same thing. There is a latency penalty if a register is written in one domain and read in another.

This function returns a pair (domain, mask) containing the execution domain of MI, and a bit mask of possible domains. The setExecutionDomain function can be used to change the opcode to one of the domains in the bit mask. Instructions whose execution domain can&#39;t be changed should return a 0 mask.

The execution domain numbers don&#39;t have any special meaning except domain 0 is used for instructions that are not associated with any interesting execution domain.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01869">1869</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### getExtendResourceLenLimit() {#a55912dd5bde1306ca2642c4aebca197b}

<MemberDefinition
  prototype="virtual int llvm::TargetInstrInfo::getExtendResourceLenLimit () const"
  labels = {["inline", "virtual"]}>
The limit on resource length extension we accept in MachineCombiner <a href="/docs/api/classes/llvm/pass">Pass</a>.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01343">1343</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### getExtractSubregInputs() {#af1743a67877bf4ba56d53b235d3573e0}

<MemberDefinition
  prototype={<>bool TargetInstrInfo::getExtractSubregInputs (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, unsigned DefIdx, <a href="/docs/api/structs/llvm/targetinstrinfo/regsubregpairandidx">RegSubRegPairAndIdx</a> &amp; InputReg) const</>}>
Build the equivalent inputs of a EXTRACT&#95;SUBREG for the given <code>MI</code> and <code>DefIdx</code>.

<code></code>&#91;out&#93; InputReg of the equivalent EXTRACT&#95;SUBREG. E.g., EXTRACT&#95;SUBREG %1:sub1, sub0, sub1 would produce:
<ul>
<li>%1:sub1, sub0</li>
</ul>



<SectionUser title="Returns">
true if it is possible to build such an input sequence with the pair <code>MI</code>, <code>DefIdx</code> and the operand has no undef flag set. False otherwise.
</SectionUser>


<SectionUser title="Precondition">
MI.isExtractSubreg() or MI.isExtractSubregLike().
</SectionUser>


:::info
The generic implementation does not provide any support for MI.isExtractSubregLike(). In other words, one has to override getExtractSubregLikeInputs for target specific instructions.
:::

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00577">577</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp/#l01680">1680</a> of file <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp">TargetInstrInfo.cpp</a>.
</MemberDefinition>

### getFrameIndexOperands() {#a0d10b938465726d85e01bbb669e184d0}

<MemberDefinition
  prototype={<>virtual void llvm::TargetInstrInfo::getFrameIndexOperands (<a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &gt; &amp; Ops, int FI) const</>}
  labels = {["inline", "virtual"]}>
Fills in the necessary MachineOperands to refer to a frame index.

The best way to understand this is to print <code>asm(&quot;&quot;::&quot;m&quot;(x));</code> after finalize-isel. Example: INLINEASM ... 262190 /&#42; mem:m &#42;/, stack.0.x.addr, 1, $noreg, 0, $noreg we would add placeholders for: ^ ^ ^ ^

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l02288">2288</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### getFrameSize() {#ab5c5ed9e614110e7cbdd8a4ab957ec06}

<MemberDefinition
  prototype={<>int64&#95;t llvm::TargetInstrInfo::getFrameSize (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; I) const</>}
  labels = {["inline"]}>
Returns size of the frame associated with the given frame instruction.

For frame setup instruction this is frame that is set up space set up after the instruction. For frame destroy instruction this is the frame freed by the caller. Note, in some cases a call frame (or a part of it) may be prepared prior to the frame setup instruction. It occurs in the calls that involve inalloca arguments. This function reports only the size of the frame part that is set up between the frame setup and destroy pseudo instructions.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00243">243</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### getFrameTotalSize() {#aa0b59f9d1912a25fc5c03ae9b2ff960d}

<MemberDefinition
  prototype={<>int64&#95;t llvm::TargetInstrInfo::getFrameTotalSize (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; I) const</>}
  labels = {["inline"]}>
Returns the total frame size, which is made up of the space set up inside the pair of frame start-stop instructions and the space that is set up prior to the pair.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00252">252</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### getIncrementValue() {#af454ffcb2775e8a8abf663da93a0a438}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::getIncrementValue (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, int &amp; Value) const</>}
  labels = {["inline", "virtual"]}>
If the instruction is an increment of a constant value, return the amount.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01560">1560</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### getInlineAsmLength() {#a65168b27efceb92102521e2bc82b8d49}

<MemberDefinition
  prototype={<>unsigned TargetInstrInfo::getInlineAsmLength (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> char &#42; Str, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcasminfo">MCAsmInfo</a> &amp; MAI, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetsubtargetinfo">TargetSubtargetInfo</a> &#42; STI=nullptr) const</>}
  labels = {["virtual"]}>
Measure the specified inline asm to determine an approximation of its length.

Comments (which run till the next SeparatorString or newline) do not count as an instruction. <a href="/docs/api/classes/llvm/any">Any</a> other non-whitespace text is considered an instruction, with multiple instructions separated by SeparatorString or newlines. Variable-length instructions are not handled here; this function may be overloaded in the target code to do that. We implement a special case of the .space directive which takes only a single integer argument in base 10 that is the size in bytes. This is a restricted form of the GAS directive in that we only interpret simplei.e. not a logical or arithmetic expressionsize values without the optional fill value. This is primarily used for creating arbitrary sized inline asm blocks for testing purposes.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01694">1694</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp/#l00101">101</a> of file <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp">TargetInstrInfo.cpp</a>.
</MemberDefinition>

### getInsertSubregInputs() {#abea536f043de7994bc9b67c634a7c879}

<MemberDefinition
  prototype={<>bool TargetInstrInfo::getInsertSubregInputs (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, unsigned DefIdx, <a href="/docs/api/structs/llvm/targetinstrinfo/regsubregpair">RegSubRegPair</a> &amp; BaseReg, <a href="/docs/api/structs/llvm/targetinstrinfo/regsubregpairandidx">RegSubRegPairAndIdx</a> &amp; InsertedReg) const</>}>
Build the equivalent inputs of a INSERT&#95;SUBREG for the given <code>MI</code> and <code>DefIdx</code>.

<code></code>&#91;out&#93; BaseReg and <code></code>&#91;out&#93; InsertedReg contain the equivalent inputs of INSERT&#95;SUBREG. E.g., INSERT&#95;SUBREG %0:sub0, %1:sub1, sub3 would produce:
<ul>
<li>BaseReg: %0:sub0</li>
<li>InsertedReg: %1:sub1, sub3</li>
</ul>



<SectionUser title="Returns">
true if it is possible to build such an input sequence with the pair <code>MI</code>, <code>DefIdx</code> and the operand has no undef flag set. False otherwise.
</SectionUser>


<SectionUser title="Precondition">
MI.isInsertSubreg() or MI.isInsertSubregLike().
</SectionUser>


:::info
The generic implementation does not provide any support for MI.isInsertSubregLike(). In other words, one has to override getInsertSubregLikeInputs for target specific instructions.
:::

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00597">597</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp/#l01705">1705</a> of file <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp">TargetInstrInfo.cpp</a>.
</MemberDefinition>

### getInstrLatency() {#ac45af359a246cde99ce09578e3998985}

<MemberDefinition
  prototype={<>unsigned TargetInstrInfo::getInstrLatency (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/instritinerarydata">InstrItineraryData</a> &#42; ItinData, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, unsigned &#42; PredCost=nullptr) const</>}
  labels = {["virtual"]}>
Compute the instruction latency of a given instruction.

If the instruction has higher cost when predicated, it&#39;s returned via PredCost.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01808">1808</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp/#l01506">1506</a> of file <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp">TargetInstrInfo.cpp</a>.
</MemberDefinition>

### getInstrLatency() {#a86ea143f1ea40632ba851badcf377101}

<MemberDefinition
  prototype={<>unsigned TargetInstrInfo::getInstrLatency (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/instritinerarydata">InstrItineraryData</a> &#42; ItinData, <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Node) const</>}
  labels = {["virtual"]}>

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01814">1814</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp/#l01460">1460</a> of file <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp">TargetInstrInfo.cpp</a>.
</MemberDefinition>

### getInstructionUniformity() {#a9b400bea2e0c5c1d17478053b5acdd3e}

<MemberDefinition
  prototype={<>virtual InstructionUniformity llvm::TargetInstrInfo::getInstructionUniformity (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI) const</>}
  labels = {["inline", "virtual"]}>
Return the uniformity behavior of the given instruction.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l02267">2267</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### getInstSizeInBytes() {#ad5c95e145de31fbd3c6269ebe1b615f7}

<MemberDefinition
  prototype={<>virtual unsigned llvm::TargetInstrInfo::getInstSizeInBytes (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI) const</>}
  labels = {["inline", "virtual"]}>
Returns the size in bytes of the specified <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a>, or ~0U when this function is not implemented by a target.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00389">389</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### getInverseOpcode() {#ab0568ec903d0544ec11e0fb013d2fbe2}

<MemberDefinition
  prototype={<>virtual std::optional&lt; unsigned &gt; llvm::TargetInstrInfo::getInverseOpcode (unsigned Opcode) const</>}
  labels = {["inline", "virtual"]}>
Return the inverse operation opcode if it exists for \\P Opcode (e.g.

add for sub and vice versa).

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01280">1280</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### getJumpTableIndex() {#aa67b6d0847ff336198e7b56ecf022a3a}

<MemberDefinition
  prototype={<>virtual int llvm::TargetInstrInfo::getJumpTableIndex (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI) const</>}
  labels = {["inline", "virtual"]}>
Return an index for <a href="/docs/api/classes/llvm/machinejumptableinfo">MachineJumpTableInfo</a> if <code>insn</code> is an indirect jump using a jump table, otherwise -1.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01059">1059</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### getLiveRangeSplitOpcode() {#a6cf855363122e65fd4e6f2df1d16aba0}

<MemberDefinition
  prototype={<>virtual unsigned llvm::TargetInstrInfo::getLiveRangeSplitOpcode (<a href="/docs/api/classes/llvm/register">Register</a> Reg, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}
  labels = {["inline", "virtual"]}>
Allows targets to use appropriate copy instruction while spilitting live range of a register in register allocation.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l02080">2080</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### getMachineCombinerPatterns() {#a861381cad67866e249c6330631ac0742}

<MemberDefinition
  prototype={<>bool TargetInstrInfo::getMachineCombinerPatterns (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; Root, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; unsigned &gt; &amp; Patterns, bool DoRegPressureReduce) const</>}
  labels = {["virtual"]}>
Return true when there is potentially a faster code sequence for an instruction chain ending in <code>Root</code>.

All potential patterns are returned in the <code><a href="/docs/api/classes/llvm/pattern">Pattern</a></code> vector. <a href="/docs/api/classes/llvm/pattern">Pattern</a> should be sorted in priority order since the pattern evaluator stops checking as soon as it finds a faster sequence. 
<ParametersList title="Parameters">
<ParametersListItem name="Root">- <a href="/docs/api/classes/llvm/instruction">Instruction</a> that could be combined with one of its operands</ParametersListItem>
<ParametersListItem name="Patterns">- Vector of possible combination patterns</ParametersListItem>
</ParametersList>

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01238">1238</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp/#l00923">923</a> of file <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp">TargetInstrInfo.cpp</a>.
</MemberDefinition>

### getMachineCombinerTraceStrategy() {#ae1778172912b443f67ccb9ee1af22776}

<MemberDefinition
  prototype="MachineTraceStrategy TargetInstrInfo::getMachineCombinerTraceStrategy () const"
  labels = {["virtual"]}>
Return a strategy that MachineCombiner must use when creating traces.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01355">1355</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp/#l01270">1270</a> of file <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp">TargetInstrInfo.cpp</a>.
</MemberDefinition>

### getMachineCSELookAheadLimit() {#afa3c5e05e3b2eb5e8dd9c763efbdca4b}

<MemberDefinition
  prototype="virtual unsigned llvm::TargetInstrInfo::getMachineCSELookAheadLimit () const"
  labels = {["inline", "virtual"]}>
Return the value to use for the MachineCSE&#39;s LookAheadLimit, which is a heuristic used for CSE&#39;ing phys reg defs.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01994">1994</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### getMemOperandAACheckLimit() {#a6f67bce035b491e5e6d95286ffe20da1}

<MemberDefinition
  prototype="virtual unsigned llvm::TargetInstrInfo::getMemOperandAACheckLimit () const"
  labels = {["inline", "virtual"]}>
Return the maximal number of alias checks on memory operands.

For instructions with more than one memory operands, the alias check on a single <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> pair has quadratic overhead and results in unacceptable performance in the worst case. The limit here is to clamp that maximal checks performed. Usually, that&#39;s the product of memory operand numbers from that pair of <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> to be checked. For instance, with two MachineInstrs with 4 and 5 memory operands correspondingly, a total of 20 checks are required. With this limit set to 16, their alias check is skipped. We choose to limit the product instead of the individual instruction as targets may have special MachineInstrs with a considerably high number of memory operands, such as <code>ldm</code> in <a href="/docs/api/namespaces/llvm/arm">ARM</a>. Setting this limit per <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> would result in either too high overhead or too rigid restriction.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l02013">2013</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### getMemOperandsWithOffsetWidth() {#ad562f15f35ef21a4965d1b9f522a360c}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::getMemOperandsWithOffsetWidth (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &#42; &gt; &amp; BaseOps, int64&#95;t &amp; Offset, bool &amp; OffsetIsScalable, <a href="/docs/api/classes/llvm/locationsize">LocationSize</a> &amp; Width, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterinfo">TargetRegisterInfo</a> &#42; TRI) const</>}
  labels = {["inline", "virtual"]}>
Get zero or more base operands and the byte offset of an instruction that reads/writes memory.

Note that there may be zero base operands if the instruction accesses a constant address. It returns false if MI does not read/write memory. It returns false if base operands and offset could not be determined. It is not guaranteed to always recognize base operands and offsets in all cases. FIXME: Move Offset and OffsetIsScalable to some ElementCount-style abstraction that supports negative offsets.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01502">1502</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### getMemOperandWithOffset() {#afbbc2492f83b9a1b2b2b850283240272}

<MemberDefinition
  prototype={<>bool TargetInstrInfo::getMemOperandWithOffset (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &#42;&amp; BaseOp, int64&#95;t &amp; Offset, bool &amp; OffsetIsScalable, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterinfo">TargetRegisterInfo</a> &#42; TRI) const</>}>
Get the base operand and byte offset of an instruction that reads/writes memory.

This is a convenience function for callers that are only prepared to handle a single base operand. FIXME: Move Offset and OffsetIsScalable to some ElementCount-style abstraction that supports negative offsets.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01488">1488</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp/#l01426">1426</a> of file <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp">TargetInstrInfo.cpp</a>.
</MemberDefinition>

### getMIRFormatter() {#a3492aff3468d2d229f1a093379fbdcf7}

<MemberDefinition
  prototype={<>virtual const MIRFormatter &#42; llvm::TargetInstrInfo::getMIRFormatter () const</>}
  labels = {["inline", "virtual"]}>
Return MIR formatter to format/parse MIR operands.

<a href="/docs/api/classes/llvm/target">Target</a> can override this virtual function and return target specific MIR formatter.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l02241">2241</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### getNop() {#a8999c1de8a33ab1a9029e4852342e579}

<MemberDefinition
  prototype="MCInst TargetInstrInfo::getNop () const"
  labels = {["virtual"]}>
Return the noop instruction to use for a noop.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01606">1606</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp/#l00483">483</a> of file <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp">TargetInstrInfo.cpp</a>.
</MemberDefinition>

### getNumMicroOps() {#a16bf43322793449e23ced7810ac16ecb}

<MemberDefinition
  prototype={<>unsigned TargetInstrInfo::getNumMicroOps (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/instritinerarydata">InstrItineraryData</a> &#42; ItinData, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI) const</>}
  labels = {["virtual"]}>
Return the number of u-operations the given machine instruction will be decoded to on the target cpu.

The itinerary&#39;s IssueWidth is the number of microops that can be dispatched each cycle. An instruction with zero microops takes no dispatch resources.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01777">1777</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp/#l01475">1475</a> of file <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp">TargetInstrInfo.cpp</a>.
</MemberDefinition>

### getOpcodeAfterMemoryUnfold() {#a29b6d3fde7f1a20c72a6a7b4eeb4164f}

<MemberDefinition
  prototype={<>virtual unsigned llvm::TargetInstrInfo::getOpcodeAfterMemoryUnfold (unsigned Opc, bool UnfoldLoad, bool UnfoldStore, unsigned &#42; LoadRegIndex=nullptr) const</>}
  labels = {["inline", "virtual"]}>
Returns the opcode of the would be new instruction after load / store are unfolded from an instruction of the specified opcode.

It returns zero if the specified unfolding is not possible. If LoadRegIndex is non-null, it is filled in with the operand index of the operand which will hold the register holding the loaded value.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01454">1454</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### getOperandLatency() {#aa65c4a19ddc8ce7ddec084e5a1a4a62a}

<MemberDefinition
  prototype={<>std::optional&lt; unsigned &gt; TargetInstrInfo::getOperandLatency (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/instritinerarydata">InstrItineraryData</a> &#42; ItinData, <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; DefNode, unsigned DefIdx, <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; UseNode, unsigned UseIdx) const</>}
  labels = {["virtual"]}>

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01789">1789</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp/#l01444">1444</a> of file <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp">TargetInstrInfo.cpp</a>.
</MemberDefinition>

### getOperandLatency() {#a9b1e693dee703f46fd28221e99d4acff}

<MemberDefinition
  prototype={<>std::optional&lt; unsigned &gt; TargetInstrInfo::getOperandLatency (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/instritinerarydata">InstrItineraryData</a> &#42; ItinData, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; DefMI, unsigned DefIdx, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; UseMI, unsigned UseIdx) const</>}
  labels = {["virtual"]}>
Compute and return the use operand latency of a given pair of def and use.

Both DefMI and UseMI must be valid.

In most cases, the static scheduling itinerary was enough to determine the operand latency. But it may not be possible for instructions with variable number of defs / uses.

This is a raw interface to the itinerary that may be directly overridden by a target. <a href="/docs/api/classes/llvm/use">Use</a> computeOperandLatency to get the best estimate of latency.

By default, call directly to the itinerary. This may be overriden by the target.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01801">1801</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp/#l01645">1645</a> of file <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp">TargetInstrInfo.cpp</a>.
</MemberDefinition>

### getOutlinableRanges() {#a0028f0ee9f737ba5290254b7924accbb}

<MemberDefinition
  prototype={<>virtual SmallVector&lt; std::pair&lt; MachineBasicBlock::iterator, MachineBasicBlock::iterator &gt; &gt; llvm::TargetInstrInfo::getOutlinableRanges (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; MBB, unsigned &amp; Flags) const</>}
  labels = {["inline", "virtual"]}>
Optional target hook which partitions <code>MBB</code> into outlinable ranges for instruction mapping purposes.

Each range is defined by two iterators: &#91;start, end).

Ranges are expected to be ordered top-down. That is, ranges closer to the top of the block should come before ranges closer to the end of the block.

Ranges cannot overlap.

If an entire block is mappable, then its range is &#91;MBB.begin(), MBB.end())

All instructions not present in an outlinable range are considered illegal.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l02162">2162</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### getOutliningCandidateInfo() {#aae4e1b8b82113ab0848fe7e4e3a2574f}

<MemberDefinition
  prototype={<>virtual std::optional&lt; std::unique&#95;ptr&lt; outliner::OutlinedFunction &gt; &gt; llvm::TargetInstrInfo::getOutliningCandidateInfo (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinemoduleinfo">MachineModuleInfo</a> &amp; MMI, std::vector&lt; <a href="/docs/api/structs/llvm/outliner/candidate">outliner::Candidate</a> &gt; &amp; RepeatedSequenceLocs, unsigned MinRepeats) const</>}
  labels = {["inline", "virtual"]}>
Returns a <code><a href="/docs/api/structs/llvm/outliner/outlinedfunction">outliner::OutlinedFunction</a></code> struct containing target-specific information for a set of outlining candidates.

Returns std::nullopt if the candidates are not suitable for outlining. <code>MinRepeats</code> is the minimum number of times the instruction sequence must be repeated.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l02112">2112</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### getOutliningType() {#a3034fb1c96df7c2c8f52f11c8fc82467}

<MemberDefinition
  prototype={<>outliner::InstrType TargetInstrInfo::getOutliningType (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinemoduleinfo">MachineModuleInfo</a> &amp; MMI, <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp; MIT, unsigned Flags) const</>}>
Returns how or if <code>MIT</code> should be outlined.

<code>Flags</code> is the target-specific information returned by isMBBSafeToOutlineFrom.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l02138">2138</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp/#l01815">1815</a> of file <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp">TargetInstrInfo.cpp</a>.
</MemberDefinition>

### getPartialRegUpdateClearance() {#a14308e147ea57526f7fd1198ab551a9a}

<MemberDefinition
  prototype={<>virtual unsigned llvm::TargetInstrInfo::getPartialRegUpdateClearance (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, unsigned OpNum, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterinfo">TargetRegisterInfo</a> &#42; TRI) const</>}
  labels = {["inline", "virtual"]}>
Returns the preferred minimum clearance before an instruction with an unwanted partial register update.

Some instructions only write part of a register, and implicitly need to read the other parts of the register. This may cause unwanted stalls preventing otherwise unrelated instructions from executing in parallel in an out-of-order CPU.

For example, the x86 instruction cvtsi2ss writes its result to bits &#91;31:0&#93; of the destination xmm register. Bits &#91;127:32&#93; are unaffected, so the instruction needs to wait for the old value of the register to become available:

addps xmm1, xmm0 movaps xmm0, (rax) cvtsi2ss rbx, xmm0

In the code above, the cvtsi2ss instruction needs to wait for the addps instruction before it can issue, even though the high bits of xmm0 probably aren&#39;t needed.

This hook returns the preferred clearance before MI, measured in instructions. Other defs of MI&#39;s operand OpNum are avoided in the last N instructions before MI. It should only return a positive value for unwanted dependencies. If the old bits of the defined register have useful values, or if MI is determined to otherwise read the dependency, the hook should return 0.

The unwanted dependency may be handled by:


<ul>
<li>Allocating the same register for an MI def and use. That makes the unwanted dependency identical to a required dependency.</li>
<li>Allocating a register for the def that has no defs in the previous N instructions.</li>
<li>Calling <a href="#a525a9aaabc1362deb245b0099ea5538e">breakPartialRegDependency()</a> with the same arguments. This allows the target to insert a dependency breaking instruction.</li>
</ul>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01919">1919</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### getPatchpointUnfoldableRange() {#a34a028c45f323009b51ef27c5f5814a2}

<MemberDefinition
  prototype={<>std::pair&lt; unsigned, unsigned &gt; TargetInstrInfo::getPatchpointUnfoldableRange (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI) const</>}
  labels = {["virtual"]}>
For a patchpoint, stackmap, or statepoint intrinsic, return the range of operands which can&#39;t be folded into stack references.

Operands outside of the range are most likely foldable but it is not guaranteed. These instructions are unique in that stack references for some operands have the same execution cost (e.g. none) as the unfolded register forms. The ranged return is guaranteed to include all operands which can&#39;t be folded at zero cost.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01206">1206</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp/#l00486">486</a> of file <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp">TargetInstrInfo.cpp</a>.
</MemberDefinition>

### getPredicationCost() {#ad89d6efd5d16c7e44f26ef26296e13aa}

<MemberDefinition
  prototype={<>unsigned TargetInstrInfo::getPredicationCost (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI) const</>}
  labels = {["virtual"]}>

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01812">1812</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp/#l01502">1502</a> of file <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp">TargetInstrInfo.cpp</a>.
</MemberDefinition>

### getReassociateOperandIndices() {#a99ccb406a2c930b241430e6b7b3d1a4f}

<MemberDefinition
  prototype={<>void TargetInstrInfo::getReassociateOperandIndices (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; Root, unsigned Pattern, std::array&lt; unsigned, 5 &gt; &amp; OperandIndices) const</>}
  labels = {["virtual"]}>
The returned array encodes the operand index for each parameter because the operands may be commuted; the operand indices for associative operations might also be target-specific.

Each element specifies the index of &#123;Prev, A, B, X, Y&#125;.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01323">1323</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp/#l01060">1060</a> of file <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp">TargetInstrInfo.cpp</a>.
</MemberDefinition>

### getReassociationOpcodes() {#a903e4ccbdb00b36a08f5e84a8010c3cd}

<MemberDefinition
  prototype={<>std::pair&lt; unsigned, unsigned &gt; TargetInstrInfo::getReassociationOpcodes (unsigned Pattern, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; Root, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; Prev) const</>}>
Reassociation of some instructions requires inverse operations (e.g.

(X + A) - Y =&gt; (X - Y) + A). This method returns a pair of new opcodes (new root opcode, new prev opcode) that must be used to reassociate \\P Root and \\P Prev accoring to \\P <a href="/docs/api/classes/llvm/pattern">Pattern</a>.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01339">1339</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp/#l00956">956</a> of file <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp">TargetInstrInfo.cpp</a>.
</MemberDefinition>

### getRegClass() {#af81ceec76ff4ca95f29b037c28a54ba7}

<MemberDefinition
  prototype={<>const TargetRegisterClass &#42; TargetInstrInfo::getRegClass (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcinstrdesc">MCInstrDesc</a> &amp; MCID, unsigned OpNum, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterinfo">TargetRegisterInfo</a> &#42; TRI, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}
  labels = {["virtual"]}>
Given a machine instruction descriptor, returns the register class constraint for OpNum, or NULL.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00135">135</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp/#l00048">48</a> of file <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp">TargetInstrInfo.cpp</a>.
</MemberDefinition>

### getRegSequenceInputs() {#ae26cac7943070f09b4d7fa667d1adf95}

<MemberDefinition
  prototype={<>bool TargetInstrInfo::getRegSequenceInputs (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, unsigned DefIdx, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/structs/llvm/targetinstrinfo/regsubregpairandidx">RegSubRegPairAndIdx</a> &gt; &amp; InputRegs) const</>}>
Build the equivalent inputs of a REG&#95;SEQUENCE for the given <code>MI</code> and <code>DefIdx</code>.

<code></code>&#91;out&#93; InputRegs of the equivalent REG&#95;SEQUENCE. Each element of the list is modeled as &lt;Reg:SubReg, SubIdx&gt;. Operands with the undef flag are not added to this list. E.g., REG&#95;SEQUENCE %1:sub1, sub0, %2, sub1 would produce two elements:
<ul>
<li>%1:sub1, sub0</li>
<li>%2&lt;:0&gt;, sub1</li>
</ul>



<SectionUser title="Returns">
true if it is possible to build such an input sequence with the pair <code>MI</code>, <code>DefIdx</code>. False otherwise.
</SectionUser>


<SectionUser title="Precondition">
MI.isRegSequence() or MI.isRegSequenceLike().
</SectionUser>


:::info
The generic implementation does not provide any support for MI.isRegSequenceLike(). In other words, one has to override getRegSequenceLikeInputs for target specific instructions.
:::

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00559">559</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp/#l01653">1653</a> of file <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp">TargetInstrInfo.cpp</a>.
</MemberDefinition>

### getReturnOpcode() {#a6150cd07e9535b7e02d53953a1a54cdb}

<MemberDefinition
  prototype="unsigned llvm::TargetInstrInfo::getReturnOpcode () const"
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00262">262</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### getSerializableBitmaskMachineOperandTargetFlags() {#a82ef2aeaba3f310827d58a0a3b16cfd8}

<MemberDefinition
  prototype={<>virtual ArrayRef&lt; std::pair&lt; unsigned, const char &#42; &gt; &gt; llvm::TargetInstrInfo::getSerializableBitmaskMachineOperandTargetFlags () const</>}
  labels = {["inline", "virtual"]}>
Return an array that contains the bitmask target flag values and their names.

MIR Serialization is able to serialize only the target flags that are defined by this method.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l02048">2048</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### getSerializableDirectMachineOperandTargetFlags() {#aefb630da1cbdfc0d8425933e20b37a73}

<MemberDefinition
  prototype={<>virtual ArrayRef&lt; std::pair&lt; unsigned, const char &#42; &gt; &gt; llvm::TargetInstrInfo::getSerializableDirectMachineOperandTargetFlags () const</>}
  labels = {["inline", "virtual"]}>
Return an array that contains the direct target flag values and their names.

MIR Serialization is able to serialize only the target flags that are defined by this method.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l02038">2038</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### getSerializableMachineMemOperandTargetFlags() {#a27e0bf9b6a35f938342ed56dfcfe7786}

<MemberDefinition
  prototype={<>virtual ArrayRef&lt; std::pair&lt; MachineMemOperand::Flags, const char &#42; &gt; &gt; llvm::TargetInstrInfo::getSerializableMachineMemOperandTargetFlags () const</>}
  labels = {["inline", "virtual"]}>
Return an array that contains the MMO target flag values and their names.

MIR Serialization is able to serialize only the MMO target flags that are defined by this method.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l02058">2058</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### getSerializableTargetIndices() {#a3d3166a8e59fbea4a6f27fefd6a8fea1}

<MemberDefinition
  prototype={<>virtual ArrayRef&lt; std::pair&lt; int, const char &#42; &gt; &gt; llvm::TargetInstrInfo::getSerializableTargetIndices () const</>}
  labels = {["inline", "virtual"]}>
Return an array that contains the ids of the target indices (used for the TargetIndex machine operand) and their names.

MIR Serialization is able to serialize only the target indices that are defined by this method.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l02021">2021</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### getSPAdjust() {#a1e4f8b28a8543924e7e3e566a847e691}

<MemberDefinition
  prototype={<>int TargetInstrInfo::getSPAdjust (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI) const</>}
  labels = {["virtual"]}>
Returns the actual stack pointer adjustment made by an instruction as part of a call sequence.

By default, only call frame setup/destroy instructions adjust the stack, but targets may want to override this to enable more fine-grained adjustment, or adjust by a different value.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00268">268</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp/#l01353">1353</a> of file <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp">TargetInstrInfo.cpp</a>.
</MemberDefinition>

### getStackSlotRange() {#a5cf58df95b00905950bdfee515cd5e9d}

<MemberDefinition
  prototype={<>bool TargetInstrInfo::getStackSlotRange (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; RC, unsigned SubIdx, unsigned &amp; Size, unsigned &amp; Offset, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}
  labels = {["virtual"]}>
Compute the size in bytes and offset within a stack slot of a spilled register or subregister.

<ParametersList title="Parameters">
<ParametersListItem name="[out] Size">in bytes of the spilled value.</ParametersListItem>
<ParametersListItem name="[out] Offset">in bytes within the stack slot.</ParametersListItem>
</ParametersList>

<SectionUser title="Returns">
true if both Size and Offset are successfully computed.
</SectionUser>

Not all subregisters have computable spill slots. For example, subregisters registers may not be byte-sized, and a pair of discontiguous subregisters has no single offset.

Targets with nontrivial bigendian implementations may need to override this, particularly to support spilled vector registers.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00377">377</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp/#l00388">388</a> of file <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp">TargetInstrInfo.cpp</a>.
</MemberDefinition>

### getTailDuplicateSize() {#af1fbe2cfd4ac1e373cdaba16ec4a70b4}

<MemberDefinition
  prototype={<>virtual unsigned llvm::TargetInstrInfo::getTailDuplicateSize (<a href="/docs/api/namespaces/llvm/#a8ec1bf8d7b792ca9fac56f8514db18d2">CodeGenOptLevel</a> OptLevel) const</>}
  labels = {["inline", "virtual"]}>
Returns the target-specific default value for tail duplication.

This value will be used if the tail-dup-placement-threshold argument is not provided.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l02250">2250</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### getTailMergeSize() {#a9acee94fe64ebb7dc672f6e5697fbe6b}

<MemberDefinition
  prototype={<>virtual unsigned llvm::TargetInstrInfo::getTailMergeSize (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}
  labels = {["inline", "virtual"]}>
Returns the target-specific default value for tail merging.

This value will be used if the tail-merge-size argument is not provided.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l02256">2256</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### getUndefRegClearance() {#a4159fd0062dd97fe920f738c776a7356}

<MemberDefinition
  prototype={<>virtual unsigned llvm::TargetInstrInfo::getUndefRegClearance (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, unsigned OpNum, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterinfo">TargetRegisterInfo</a> &#42; TRI) const</>}
  labels = {["inline", "virtual"]}>
Return the minimum clearance before an instruction that reads an unused register.

For example, AVX instructions may copy part of a register operand into the unused high bits of the destination register.

vcvtsi2sdq rax, undef xmm0, xmm14

In the code above, vcvtsi2sdq copies xmm0&#91;127:64&#93; into xmm14 creating a false dependence on any previous write to xmm0.

This hook works similarly to getPartialRegUpdateClearance, except that it does not take an operand index. Instead sets <code>OpNum</code> to the index of the unused register.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01939">1939</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### hasCommutePreference() {#ae698a81cf1a8b23582f2964f57581dc2}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::hasCommutePreference (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, bool &amp; Commute) const</>}
  labels = {["inline", "virtual"]}>
Returns true if the target has a preference on the operands order of the given machine instruction.

And specify if <code>Commute</code> is required to get the desired operands order.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00508">508</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### hasHighOperandLatency() {#a4993bfe73a55f4fcc5d02d09c410ddaf}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::hasHighOperandLatency (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetschedmodel">TargetSchedModel</a> &amp; SchedModel, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &#42; MRI, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; DefMI, unsigned DefIdx, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; UseMI, unsigned UseIdx) const</>}
  labels = {["inline", "virtual"]}>
Compute operand latency between a def of &#39;Reg&#39; and a use in the current loop.

Return true if the target considered it &#39;high&#39;. This is used by optimization passes such as machine LICM to determine whether it makes sense to hoist an instruction out even in a high register pressure situation.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01829">1829</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### hasLoadFromStackSlot() {#ae3c237cad94f54f0d82a18a131709d41}

<MemberDefinition
  prototype={<>bool TargetInstrInfo::hasLoadFromStackSlot (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinememoperand">MachineMemOperand</a> &#42; &gt; &amp; Accesses) const</>}
  labels = {["virtual"]}>
If the specified machine instruction has a load from a stack slot, return true along with the FrameIndices of the loaded stack slot and the machine mem operands containing the reference.

If not, return false. Unlike isLoadFromStackSlot, this returns true for any instructions that loads from the stack. This is just a hint, as some cases may be missed.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00314">314</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp/#l00360">360</a> of file <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp">TargetInstrInfo.cpp</a>.
</MemberDefinition>

### hasLowDefLatency() {#a0aa73253579dd1c4acde85953454e838}

<MemberDefinition
  prototype={<>bool TargetInstrInfo::hasLowDefLatency (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetschedmodel">TargetSchedModel</a> &amp; SchedModel, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; DefMI, unsigned DefIdx) const</>}
  labels = {["virtual"]}>
Compute operand latency of a def of &#39;Reg&#39;.

Return true if the target considered it &#39;low&#39;.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01839">1839</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp/#l01517">1517</a> of file <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp">TargetInstrInfo.cpp</a>.
</MemberDefinition>

### hasReassociableOperands() {#a6034cfb230c4698caa60bdc3a9bf209b}

<MemberDefinition
  prototype={<>bool TargetInstrInfo::hasReassociableOperands (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; Inst, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; MBB) const</>}
  labels = {["virtual"]}>
Return true when \\P Inst has reassociable operands in the same \\P MBB.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01288">1288</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp/#l00835">835</a> of file <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp">TargetInstrInfo.cpp</a>.
</MemberDefinition>

### hasReassociableSibling() {#aea784a4f9e9aba7792c23484e2498e8d}

<MemberDefinition
  prototype={<>bool TargetInstrInfo::hasReassociableSibling (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; Inst, bool &amp; Commuted) const</>}
  labels = {["virtual"]}>
Return true when \\P Inst has reassociable sibling.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01292">1292</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp/#l00859">859</a> of file <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp">TargetInstrInfo.cpp</a>.
</MemberDefinition>

### hasStoreToStackSlot() {#a5df2834716ee814af9f2555897ecb932}

<MemberDefinition
  prototype={<>bool TargetInstrInfo::hasStoreToStackSlot (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinememoperand">MachineMemOperand</a> &#42; &gt; &amp; Accesses) const</>}
  labels = {["virtual"]}>
If the specified machine instruction has a store to a stack slot, return true along with the FrameIndices of the loaded stack slot and the machine mem operands containing the reference.

If not, return false. Unlike isStoreToStackSlot, this returns true for any instructions that stores to the stack. This is just a hint, as some cases may be missed.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00352">352</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp/#l00374">374</a> of file <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp">TargetInstrInfo.cpp</a>.
</MemberDefinition>

### insertBranch() {#a762db1f75e789783b689f22cda71bad4}

<MemberDefinition
  prototype={<>virtual unsigned llvm::TargetInstrInfo::insertBranch (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; MBB, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; TBB, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; FBB, <a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &gt; Cond, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/debugloc">DebugLoc</a> &amp; DL, int &#42; BytesAdded=nullptr) const</>}
  labels = {["inline", "virtual"]}>
Insert branch code into the end of the specified <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a>.

The operands to this method are the same as those returned by analyzeBranch. This is only invoked in cases where analyzeBranch returns success. It returns the number of instructions inserted. If <code>BytesAdded</code> is non-null, report the change in code size from the added instructions.

It is also invoked by tail merging to add unconditional branches in cases where analyzeBranch doesn&#39;t apply because there was no original branch to analyze. At least this much must be implemented, else tail merging needs to be disabled.

The CFG information in MBB.Predecessors and MBB.Successors must be valid before calling this function.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00732">732</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### insertIndirectBranch() {#a25b07e0819e160f78c33a67838dea35c}

<MemberDefinition
  prototype={<>virtual void llvm::TargetInstrInfo::insertIndirectBranch (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; MBB, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; NewDestBB, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; RestoreBB, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/debugloc">DebugLoc</a> &amp; DL, int64&#95;t BrOffset=0, <a href="/docs/api/classes/llvm/regscavenger">RegScavenger</a> &#42; RS=nullptr) const</>}
  labels = {["inline", "virtual"]}>
Insert an unconditional indirect branch at the end of <code>MBB</code> to <code>NewDestBB</code>.

Optionally, insert the clobbered register restoring in <code>RestoreBB</code>. <code>BrOffset</code> indicates the offset of <code>NewDestBB</code> relative to the offset of the position to insert the new branch.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00626">626</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### insertNoop() {#a4ee57d5d6295dfeb44f3b55301b20020}

<MemberDefinition
  prototype={<>void TargetInstrInfo::insertNoop (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; MBB, <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> MI) const</>}
  labels = {["virtual"]}>
Insert a noop into the instruction stream at the specified point.

insertNoop - Insert a noop into the instruction stream at the specified point.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01597">1597</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp/#l00068">68</a> of file <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp">TargetInstrInfo.cpp</a>.
</MemberDefinition>

### insertNoops() {#ab2c15ac4d0e9521ba7225f100f657639}

<MemberDefinition
  prototype={<>void TargetInstrInfo::insertNoops (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; MBB, <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> MI, unsigned Quantity) const</>}
  labels = {["virtual"]}>
Insert noops into the instruction stream at the specified point.

insertNoops - Insert noops into the instruction stream at the specified point.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01601">1601</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp/#l00075">75</a> of file <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp">TargetInstrInfo.cpp</a>.
</MemberDefinition>

### insertOutlinedCall() {#ab00242d76e808398358fa1e46e9a6885}

<MemberDefinition
  prototype={<>virtual MachineBasicBlock::iterator llvm::TargetInstrInfo::insertOutlinedCall (<a href="/docs/api/classes/llvm/module">Module</a> &amp; M, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; MBB, <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp; It, <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF, <a href="/docs/api/structs/llvm/outliner/candidate">outliner::Candidate</a> &amp; C) const</>}
  labels = {["inline", "virtual"]}>
Insert a call to an outlined function into the program.

Returns an iterator to the spot where we inserted the call. This must be implemented by the target.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l02177">2177</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### insertSelect() {#a57cd943142f3f93cebdab2134714793b}

<MemberDefinition
  prototype={<>virtual void llvm::TargetInstrInfo::insertSelect (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; MBB, <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> I, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/debugloc">DebugLoc</a> &amp; DL, <a href="/docs/api/classes/llvm/register">Register</a> DstReg, <a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &gt; Cond, <a href="/docs/api/classes/llvm/register">Register</a> TrueReg, <a href="/docs/api/classes/llvm/register">Register</a> FalseReg) const</>}
  labels = {["inline", "virtual"]}>
Insert a select instruction into MBB before I that will copy TrueReg to DstReg when Cond is true, and FalseReg to DstReg when Cond is false.

This function can only be called after <a href="#ae0990ac346653cb1c820f391ffbf5ed5">canInsertSelect()</a> returned true. The condition in Cond comes from analyzeBranch, and it can be assumed that the same flags or registers required by Cond are available at the insertion point.


<ParametersList title="Parameters">
<ParametersListItem name="MBB">Block where select instruction should be inserted.</ParametersListItem>
<ParametersListItem name="I">Insertion point.</ParametersListItem>
<ParametersListItem name="DL">Source location for debugging.</ParametersListItem>
<ParametersListItem name="DstReg">Virtual register to be defined by select instruction.</ParametersListItem>
<ParametersListItem name="Cond">Condition as computed by analyzeBranch.</ParametersListItem>
<ParametersListItem name="TrueReg">Virtual register to copy when Cond is true.</ParametersListItem>
<ParametersListItem name="FalseReg">Virtual register to copy when Cons is false.</ParametersListItem>
</ParametersList>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00968">968</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### insertUnconditionalBranch() {#af382bec94f69d7c5fba1e67e62e6e6da}

<MemberDefinition
  prototype={<>unsigned llvm::TargetInstrInfo::insertUnconditionalBranch (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; MBB, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; DestBB, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/debugloc">DebugLoc</a> &amp; DL, int &#42; BytesAdded=nullptr) const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00740">740</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### isAddImmediate() {#ae4ac5c3f21740cf8f3f63e50de016209}

<MemberDefinition
  prototype={<>virtual std::optional&lt; RegImmPair &gt; llvm::TargetInstrInfo::isAddImmediate (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/register">Register</a> Reg) const</>}
  labels = {["inline", "virtual"]}>
If the specific machine instruction is an instruction that adds an immediate value and a register, and stores the result in the given register <code>Reg</code>, return a pair of the source register and the offset which has been added.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01123">1123</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### isAsCheapAsAMove() {#a9c5e9ccab2a323465af64b3661172af2}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::isAsCheapAsAMove (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI) const</>}
  labels = {["inline", "virtual"]}>
Return true if the instruction is as cheap as a move instruction.

Targets for different archs need to override this, and different micro-architectures can also be finely tuned inside.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00397">397</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### isAssociativeAndCommutative() {#aa792b566fb2d8e29af95aea690e33201}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::isAssociativeAndCommutative (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; Inst, bool Invert=false) const</>}
  labels = {["inline", "virtual"]}>
Return true when \\P Inst is both associative and commutative.

If \\P Invert is true, then the inverse of \\P Inst operation must be tested.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01273">1273</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### isBasicBlockPrologue() {#a0138c08492e75b8b22f8fe0764b95853}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::isBasicBlockPrologue (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/register">Register</a> Reg=<a href="/docs/api/classes/llvm/register">Register</a>()) const</>}
  labels = {["inline", "virtual"]}>
True if the instruction is bound to the top of its basic block and no other instructions shall be inserted before it.

This can be implemented to prevent register allocator to insert spills for <code>Reg</code> before such instructions.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l02073">2073</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### isBranchOffsetInRange() {#a6073542a939859dd8831f4cf9d710393}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::isBranchOffsetInRange (unsigned BranchOpc, int64&#95;t BrOffset) const</>}
  labels = {["inline", "virtual"]}>

<SectionUser title="Returns">
true if a branch from an instruction with opcode <code>BranchOpc</code> bytes is capable of jumping to a position <code>BrOffset</code> bytes away.
</SectionUser>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00612">612</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### isCoalescableExtInstr() {#a236fc00ef404f232dcd8b88bbf3a2251}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::isCoalescableExtInstr (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/register">Register</a> &amp; SrcReg, <a href="/docs/api/classes/llvm/register">Register</a> &amp; DstReg, unsigned &amp; SubIdx) const</>}
  labels = {["inline", "virtual"]}>
Return true if the instruction is a &quot;coalescable&quot; extension instruction.

That is, it&#39;s like a copy where it&#39;s legal for the source to overlap the destination. e.g. X86::MOVSX64rr32. If this returns true, then it&#39;s expected the pre-extension value is available as a subreg of the result register. This also returns the sub-register index in SubIdx.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00275">275</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### isCopyInstr() {#ace5bb5eb8d13b5726f90e7f38df45d60}

<MemberDefinition
  prototype={<>std::optional&lt; DestSourcePair &gt; llvm::TargetInstrInfo::isCopyInstr (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI) const</>}
  labels = {["inline"]}>
If the specific machine instruction is a instruction that moves/copies value from one register to another register return destination and source registers as machine operands.

For COPY-instruction the method naturally returns destination and source registers as machine operands, for all other instructions the method calls target-dependent implementation.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01094">1094</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### isCopyLikeInstr() {#a82dd4c26bf1be527376323f5c9889fbd}

<MemberDefinition
  prototype={<>std::optional&lt; DestSourcePair &gt; llvm::TargetInstrInfo::isCopyLikeInstr (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI) const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01103">1103</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### isExplicitTargetIndexDef() {#aa87a4a6ef69b65a33d072718a8e0e25e}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::isExplicitTargetIndexDef (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, int &amp; Index, int64&#95;t &amp; Offset) const</>}
  labels = {["inline", "virtual"]}>
Returns true if the given <code>MI</code> defines a TargetIndex operand that can be tracked by their offset, can have values, and can have debug info associated with it.

If so, sets <code>Index</code> and <code>Offset</code> of the target index operand.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l02275">2275</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### isExtendLikelyToBeFolded() {#a0ec0a63c3d6d45dd9fee9c1115816e0b}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::isExtendLikelyToBeFolded (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; ExtMI, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI) const</>}
  labels = {["inline", "virtual"]}>
Given the generic extension instruction <code>ExtMI</code>, returns true if this extension is a likely candidate for being folded into an another instruction.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l02234">2234</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### isFrameInstr() {#a524001439888743cdddb9b79c45911d9}

<MemberDefinition
  prototype={<>bool llvm::TargetInstrInfo::isFrameInstr (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; I) const</>}
  labels = {["inline"]}>
Returns true if the argument is a frame pseudo instruction.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00225">225</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### isFrameSetup() {#ac9cc48fa5e52de97bef32acbb6f76ddc}

<MemberDefinition
  prototype={<>bool llvm::TargetInstrInfo::isFrameSetup (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; I) const</>}
  labels = {["inline"]}>
Returns true if the argument is a frame setup pseudo instruction.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00231">231</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### isFullCopyInstr() {#a407338aee0ea958defdef5cb3993f1da}

<MemberDefinition
  prototype={<>bool llvm::TargetInstrInfo::isFullCopyInstr (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI) const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01109">1109</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### isFunctionSafeToOutlineFrom() {#a6fd9a0614742c8f6c8523b0c34b984ee}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::isFunctionSafeToOutlineFrom (<a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF, bool OutlineFromLinkOnceODRs) const</>}
  labels = {["inline", "virtual"]}>
Return true if the function can safely be outlined from.

A function <code>MF</code> is considered safe for outlining if an outlined function produced from instructions in F will produce a program which produces the same output for any set of given inputs.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l02203">2203</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### isFunctionSafeToSplit() {#ae0b0cbf92a3dd0f5cab9d5d3067c2003}

<MemberDefinition
  prototype={<>bool TargetInstrInfo::isFunctionSafeToSplit (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}
  labels = {["virtual"]}>
Return true if the function is a viable candidate for machine function splitting.

The criteria for if a function can be split may vary by target.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l02216">2216</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp/#l01530">1530</a> of file <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp">TargetInstrInfo.cpp</a>.
</MemberDefinition>

### isGlobalMemoryObject() {#ae46a80302699b257d06337de4b804a17}

<MemberDefinition
  prototype={<>bool TargetInstrInfo::isGlobalMemoryObject (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42; MI) const</>}
  labels = {["virtual"]}>
Returns true if MI is an instruction we are unable to reason about (like a call or something with unmodeled side effects).

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00141">141</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp/#l01921">1921</a> of file <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp">TargetInstrInfo.cpp</a>.
</MemberDefinition>

### isHighLatencyDef() {#aebbd8a676ca4d2926a87022815a5015d}

<MemberDefinition
  prototype="virtual bool llvm::TargetInstrInfo::isHighLatencyDef (int opc) const"
  labels = {["inline", "virtual"]}>
Return true if this opcode has high latency to its result.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01822">1822</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### isIgnorableUse() {#a6832cbbc9c9e128eed4484026c539781}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::isIgnorableUse (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; MO) const</>}
  labels = {["inline", "virtual"]}>
Given <code>MO</code> is a PhysReg use return if it can be ignored for the purpose of instruction rematerialization or sinking.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00157">157</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### isLegalToSplitMBBAt() {#afa8e907121203db549a15f70f615ef50}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::isLegalToSplitMBBAt (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; MBB, <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> MBBI) const</>}
  labels = {["inline", "virtual"]}>
Return true if it&#39;s legal to split the given basic block at the specified instruction (i.e.

instruction would be the start of a new basic block).

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00856">856</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### isLoadFromStackSlot() {#a6922ec50633977be02ab221c2de2adc1}

<MemberDefinition
  prototype={<>virtual Register llvm::TargetInstrInfo::isLoadFromStackSlot (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, int &amp; FrameIndex) const</>}
  labels = {["inline", "virtual"]}>
If the specified machine instruction is a direct load from a stack slot, return the virtual or physical register number of the destination along with the FrameIndex of the loaded stack slot.

If not, return 0. This predicate must return 0 if the instruction has any side effects other than loading from the stack slot.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00285">285</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### isLoadFromStackSlot() {#afb62c4d3c76506ef7a31dc75f98000db}

<MemberDefinition
  prototype={<>virtual Register llvm::TargetInstrInfo::isLoadFromStackSlot (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, int &amp; FrameIndex, unsigned &amp; MemBytes) const</>}
  labels = {["inline", "virtual"]}>
Optional extension of isLoadFromStackSlot that returns the number of bytes loaded from the stack.

This must be implemented if a backend supports partial stack slot spills/loads to further disambiguate what the load does.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00294">294</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### isLoadFromStackSlotPostFE() {#a8dad862e186c4263edb6f7583754efcc}

<MemberDefinition
  prototype={<>virtual Register llvm::TargetInstrInfo::isLoadFromStackSlotPostFE (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, int &amp; FrameIndex) const</>}
  labels = {["inline", "virtual"]}>
<a href="/docs/api/namespaces/llvm/check">Check</a> for post-frame ptr elimination stack locations as well.

This uses a heuristic so it isn&#39;t reliable for correctness.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00303">303</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### isMBBSafeToOutlineFrom() {#a952e245a616622682cd83b1291314660}

<MemberDefinition
  prototype={<>bool TargetInstrInfo::isMBBSafeToOutlineFrom (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; MBB, unsigned &amp; Flags) const</>}
  labels = {["virtual"]}>
Optional target hook that returns true if <code>MBB</code> is safe to outline from, and returns any target-specific information in <code>Flags</code>.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l02144">2144</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp/#l01893">1893</a> of file <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp">TargetInstrInfo.cpp</a>.
</MemberDefinition>

### isMBBSafeToSplitToCold() {#a726928467271e18f3d17b2942cd04984}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::isMBBSafeToSplitToCold (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; MBB) const</>}
  labels = {["inline", "virtual"]}>
Return true if the <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> can safely be split to the cold section.

On <a href="/docs/api/namespaces/llvm/aarch64">AArch64</a>, certain instructions may cause a block to be unsafe to split to the cold section.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l02221">2221</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### isPCRelRegisterOperandLegal() {#aaccc261e5cc19c2d41a1ab9fb361cde8}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::isPCRelRegisterOperandLegal (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; MO) const</>}
  labels = {["inline", "virtual"]}>
Allow targets to tell MachineVerifier whether a specific register <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> can be used as part of PC-relative addressing.

PC-relative addressing modes in many CISC architectures contain (non-PC) registers as offsets or scaling values, which inherently tags the corresponding <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> with OPERAND&#95;PCREL.


<ParametersList title="Parameters">
<ParametersListItem name="MO">The <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> in question. MO.isReg() should always be true.</ParametersListItem>
</ParametersList>

<SectionUser title="Returns">
Whether this operand is allowed to be used PC-relatively.
</SectionUser>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01053">1053</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### isPostIncrement() {#a1cb223b29cc4acffa9ffd03d134b2a1e}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::isPostIncrement (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI) const</>}
  labels = {["inline", "virtual"]}>
Return true for post-incremented instructions.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01609">1609</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### isPredicable() {#adf401885b0d39da5774814718bc889c8}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::isPredicable (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI) const</>}
  labels = {["inline", "virtual"]}>
Return true if the specified instruction can be predicated.

By default, this returns true for every instruction with a PredicateOperand.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01676">1676</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### isPredicated() {#abda2e966ced4c77ce8a78e5e063e07cd}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::isPredicated (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI) const</>}
  labels = {["inline", "virtual"]}>
Returns true if the instruction is already predicated.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01612">1612</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### isProfitableToDupForIfCvt() {#ad5db14e4eee47b5fb139bf333d7f1516}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::isProfitableToDupForIfCvt (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; MBB, unsigned NumCycles, <a href="/docs/api/classes/llvm/branchprobability">BranchProbability</a> Probability) const</>}
  labels = {["inline", "virtual"]}>
Return true if it&#39;s profitable for if-converter to duplicate instructions of specified accumulated instruction latencies in the specified MBB to enable if-conversion.

The probability of the instructions being executed is given by Probability, and Confidence is a measure of our confidence that it will be properly predicted.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00892">892</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### isProfitableToIfCvt() {#a00b5a36b4d498deae0da42cab63b6b65}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::isProfitableToIfCvt (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; MBB, unsigned NumCycles, unsigned ExtraPredCycles, <a href="/docs/api/classes/llvm/branchprobability">BranchProbability</a> Probability) const</>}
  labels = {["inline", "virtual"]}>
Return true if it&#39;s profitable to predicate instructions with accumulated instruction latency of &quot;NumCycles&quot; of the specified basic block, where the probability of the instructions being executed is given by Probability, and Confidence is a measure of our confidence that it will be properly predicted.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00866">866</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### isProfitableToIfCvt() {#a558a9e2bb84251c5a3dc6fbc2abf6b62}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::isProfitableToIfCvt (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; TMBB, unsigned NumTCycles, unsigned ExtraTCycles, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; FMBB, unsigned NumFCycles, unsigned ExtraFCycles, <a href="/docs/api/classes/llvm/branchprobability">BranchProbability</a> Probability) const</>}
  labels = {["inline", "virtual"]}>
Second variant of isProfitableToIfCvt.

This one checks for the case where two basic blocks from true and false path of a if-then-else (diamond) are predicated on mutually exclusive predicates, where the probability of the true path being taken is given by Probability, and Confidence is a measure of our confidence that it will be properly predicted.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00878">878</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### isProfitableToUnpredicate() {#a4c46c756d842143ad24a09a2723be290}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::isProfitableToUnpredicate (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; TMBB, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; FMBB) const</>}
  labels = {["inline", "virtual"]}>
Return true if it&#39;s profitable to unpredicate one side of a &#39;diamond&#39;, i.e.

two sides of if-else predicated on mutually exclusive predicates. e.g. subeq r0, r1, #1 addne r0, r1, #1 =&gt; sub r0, r1, #1 addne r0, r1, #1

This may be profitable is conditional instructions are always executed.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00922">922</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### isReassociationCandidate() {#ace9f804c4f1407df72588bb00db16deb}

<MemberDefinition
  prototype={<>bool TargetInstrInfo::isReassociationCandidate (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; Inst, bool &amp; Commuted) const</>}>
Return true if the input \\P Inst is part of a chain of dependent ops that are suitable for reassociation, otherwise return false.

If the instruction&#39;s operands must be commuted to have a previous instruction of the same type define the first source operand, \\P Commuted will be set to true.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01269">1269</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp/#l00894">894</a> of file <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp">TargetInstrInfo.cpp</a>.
</MemberDefinition>

### isSafeToMoveRegClassDefs() {#adf676347c6bf8157f319dac9e601f168}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::isSafeToMoveRegClassDefs (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; RC) const</>}
  labels = {["inline", "virtual"]}>
Return true if it&#39;s safe to move a machine instruction that defines the specified register class.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01682">1682</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### isSafeToSink() {#a104cb332d459987fabfe9d7073150287}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::isSafeToSink (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; SuccToSinkTo, <a href="/docs/api/namespaces/llvm/#aee433bfa58b17266f2cff728e02fba26">MachineCycleInfo</a> &#42; CI) const</>}
  labels = {["inline", "virtual"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00161">161</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### isSchedulingBoundary() {#ad071e937f4986e51fd3fd54b10888894}

<MemberDefinition
  prototype={<>bool TargetInstrInfo::isSchedulingBoundary (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; MBB, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}
  labels = {["virtual"]}>
Test if the given instruction should be considered a scheduling boundary.

isSchedulingBoundary - Test if the given instruction should be considered a scheduling boundary.

This primarily includes labels and terminators.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01688">1688</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp/#l01377">1377</a> of file <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp">TargetInstrInfo.cpp</a>.
</MemberDefinition>

### isStackSlotCopy() {#aa51770f677efd652c55498dc472bec14}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::isStackSlotCopy (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, int &amp; DestFrameIndex, int &amp; SrcFrameIndex) const</>}
  labels = {["inline", "virtual"]}>
Return true if the specified machine instruction is a copy of one stack slot to another and has no other effect.

Provide the identity of the two frame indices.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00359">359</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### isStoreToStackSlot() {#aa095ffe13f7029e833f37e346f5fa5b0}

<MemberDefinition
  prototype={<>virtual Register llvm::TargetInstrInfo::isStoreToStackSlot (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, int &amp; FrameIndex) const</>}
  labels = {["inline", "virtual"]}>
If the specified machine instruction is a direct store to a stack slot, return the virtual or physical register number of the source reg along with the FrameIndex of the loaded stack slot.

If not, return 0. This predicate must return 0 if the instruction has any side effects other than storing to the stack slot.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00323">323</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### isStoreToStackSlot() {#af4a5b1227d7622151c06029e84d67ade}

<MemberDefinition
  prototype={<>virtual Register llvm::TargetInstrInfo::isStoreToStackSlot (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, int &amp; FrameIndex, unsigned &amp; MemBytes) const</>}
  labels = {["inline", "virtual"]}>
Optional extension of isStoreToStackSlot that returns the number of bytes stored to the stack.

This must be implemented if a backend supports partial stack slot spills/loads to further disambiguate what the store does.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00332">332</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### isStoreToStackSlotPostFE() {#a8d4598ec7bb2753593259420bff01427}

<MemberDefinition
  prototype={<>virtual Register llvm::TargetInstrInfo::isStoreToStackSlotPostFE (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, int &amp; FrameIndex) const</>}
  labels = {["inline", "virtual"]}>
<a href="/docs/api/namespaces/llvm/check">Check</a> for post-frame ptr elimination stack locations as well.

This uses a heuristic, so it isn&#39;t reliable for correctness.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00341">341</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### isSubregFoldable() {#a838a9048864ddaea932c974de0e8ce1a}

<MemberDefinition
  prototype="virtual bool llvm::TargetInstrInfo::isSubregFoldable () const"
  labels = {["inline", "virtual"]}>
<a href="/docs/api/namespaces/llvm/check">Check</a> whether the target can fold a load that feeds a subreg operand (or a subreg operand that feeds a store).

For example, <a href="/docs/api/namespaces/llvm/x86">X86</a> may want to return true if it can fold movl (esp), eax subb, al, ... Into: subb (esp), ...

Ideally, we&#39;d like the target implementation of <a href="#a6a733ae5364b0de2225af33223f383a5">foldMemoryOperand()</a> to reject subregs - but since this behavior used to be enforced in the target-independent code, moving this responsibility to the targets has the potential of causing nasty silent breakage in out-of-tree targets.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01196">1196</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### isTailCall() {#a9d33681dd1899a420e4b30bf11f4b58e}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::isTailCall (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; Inst) const</>}
  labels = {["inline", "virtual"]}>
Determines whether <code>Inst</code> is a tail call instruction.

Override this method on targets that do not properly set <a href="/docs/api/namespaces/llvm/mcid/#ab357441fcd1ea1f9b0d27c12700f6023a5416d9f1bd5f533efddadf17d713e469">MCID::Return</a> and <a href="/docs/api/namespaces/llvm/mcid/#ab357441fcd1ea1f9b0d27c12700f6023a463baf545246fea9718664d933ffe66f">MCID::Call</a> on tail call instructions.&quot;

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l02065">2065</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### isThroughputPattern() {#a321a2b25fab981c6d834e3d0df610921}

<MemberDefinition
  prototype="bool TargetInstrInfo::isThroughputPattern (unsigned Pattern) const"
  labels = {["virtual"]}>
Return true when a code sequence can improve throughput.

Return true when a code sequence can improve loop throughput.

It should be called only for instructions in loops. 
<ParametersList title="Parameters">
<ParametersListItem name="<a href=&quot;/docs/api/classes/llvm/pattern&quot;>Pattern</a>">- combiner pattern</ParametersListItem>
</ParametersList>

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01258">1258</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp/#l00946">946</a> of file <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp">TargetInstrInfo.cpp</a>.
</MemberDefinition>

### isTriviallyReMaterializable() {#a1d142d4718ca758481e0b49ad9d8ea97}

<MemberDefinition
  prototype={<>bool llvm::TargetInstrInfo::isTriviallyReMaterializable (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI) const</>}
  labels = {["inline"]}>
Return true if the instruction is trivially rematerializable, meaning it has no side effects and requires no operands that aren&#39;t always available.

This means the only allowed uses are constants and unallocatable physical registers so that the instructions result is independent of the place in the function.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00148">148</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### isUnconditionalTailCall() {#a49711da0a9e246f5960bf2816b0d8aa3}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::isUnconditionalTailCall (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI) const</>}
  labels = {["inline", "virtual"]}>
Returns true if MI is an unconditional tail call.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01631">1631</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### isUnpredicatedTerminator() {#a4993b49c4db728d9669c0f6a08daae2e}

<MemberDefinition
  prototype={<>bool TargetInstrInfo::isUnpredicatedTerminator (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI) const</>}>
Returns true if the instruction is a terminator instruction that has not been predicated.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01628">1628</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp/#l00319">319</a> of file <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp">TargetInstrInfo.cpp</a>.
</MemberDefinition>

### isUnspillableTerminator() {#a4bdf5a92f1195b3543b9412758c58106}

<MemberDefinition
  prototype={<>bool llvm::TargetInstrInfo::isUnspillableTerminator (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42; MI) const</>}
  labels = {["inline"]}>
Return true if the given instruction is terminator that is unspillable, according to isUnspillableTerminatorImpl.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00383">383</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### isZeroCost() {#a0ba282dba26451dcfbbc938444595d7e}

<MemberDefinition
  prototype="bool llvm::TargetInstrInfo::isZeroCost (unsigned Opcode) const"
  labels = {["inline"]}>
Return true for pseudo instructions that don&#39;t consume any machine resources in their current form.

These are common cases that the scheduler should consider free, rather than conservatively handling them as instructions with no itinerary.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01784">1784</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### loadRegFromStackSlot() {#a9b1710394413e85110e485ec260c6a91}

<MemberDefinition
  prototype={<>virtual void llvm::TargetInstrInfo::loadRegFromStackSlot (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; MBB, <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> MI, <a href="/docs/api/classes/llvm/register">Register</a> DestReg, int FrameIndex, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; RC, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterinfo">TargetRegisterInfo</a> &#42; TRI, <a href="/docs/api/classes/llvm/register">Register</a> VReg, <a href="/docs/api/classes/llvm/machineinstr/#aafacf84de1cb994a92dc045f4aa1d518">MachineInstr::MIFlag</a> Flags=<a href="/docs/api/classes/llvm/machineinstr/#aafacf84de1cb994a92dc045f4aa1d518a75967179a013c48b7d5b1690cb0b47cc">MachineInstr::NoFlags</a>) const</>}
  labels = {["inline", "virtual"]}>
Load the specified register of the given register class from the specified stack frame index.

The load instruction is to be added to the given machine basic block before the specified machine instruction. If <code>DestReg</code> is being directly reloaded as part of assigning a virtual register, <code>VReg</code> is the register being assigned. This additional register argument is needed for certain targets when invoked from RegAllocFast to map the loaded physical register to its virtual register. A null register can be passed elsewhere. The <code>Flags</code> is used to set appropriate machine flags on the spill instruction e.g. FrameDestroy flag on a callee saved register reload instruction, part of epilogue, during the frame lowering.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01167">1167</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### lowerCopy() {#a68b7b9c491045c788173e83be1ba5d2b}

<MemberDefinition
  prototype={<>void TargetInstrInfo::lowerCopy (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42; MI, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterinfo">TargetRegisterInfo</a> &#42; TRI) const</>}>
This function defines the logic to lower COPY instruction to target specific instruction(s).

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01229">1229</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp/#l00800">800</a> of file <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp">TargetInstrInfo.cpp</a>.
</MemberDefinition>

### mergeOutliningCandidateAttributes() {#a4253df7a10e437a01d42c223e196c0b8}

<MemberDefinition
  prototype={<>void TargetInstrInfo::mergeOutliningCandidateAttributes (<a href="/docs/api/classes/llvm/function">Function</a> &amp; F, std::vector&lt; <a href="/docs/api/structs/llvm/outliner/candidate">outliner::Candidate</a> &gt; &amp; Candidates) const</>}
  labels = {["virtual"]}>
Optional target hook to create the LLVM IR attributes for the outlined function.

If overridden, the overriding function must call the default implementation.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l02123">2123</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp/#l01794">1794</a> of file <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp">TargetInstrInfo.cpp</a>.
</MemberDefinition>

### optimizeCompareInstr() {#a6d95382897959324602ecb63f7392fda}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::optimizeCompareInstr (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; CmpInstr, <a href="/docs/api/classes/llvm/register">Register</a> SrcReg, <a href="/docs/api/classes/llvm/register">Register</a> SrcReg2, int64&#95;t Mask, int64&#95;t Value, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &#42; MRI) const</>}
  labels = {["inline", "virtual"]}>
See if the comparison instruction can be converted into something more efficient.

E.g., on <a href="/docs/api/namespaces/llvm/arm">ARM</a> most instructions can set the flags register, obviating the need for a separate CMP.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01740">1740</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### optimizeCondBranch() {#a9414061830d845a2b79363614cf5b5db}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::optimizeCondBranch (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI) const</>}
  labels = {["inline", "virtual"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01746">1746</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### optimizeLoadInstr() {#a01961400ab1186ac9f849cf0e738447f}

<MemberDefinition
  prototype={<>virtual MachineInstr &#42; llvm::TargetInstrInfo::optimizeLoadInstr (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &#42; MRI, <a href="/docs/api/classes/llvm/register">Register</a> &amp; FoldAsLoadDefReg, <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;&amp; DefMI) const</>}
  labels = {["inline", "virtual"]}>
Try to remove the load by folding it to a register operand at the use.

We fold the load instructions if and only if the def and use are in the same BB. We only look at one load and see whether it can be folded into MI. FoldAsLoadDefReg is the virtual register defined by the load we are trying to fold. DefMI returns the machine instruction that defines FoldAsLoadDefReg, and the function returns the machine instruction generated due to folding.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01755">1755</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### optimizeSelect() {#a31b099a7de1dfef1561ec6f7df09da47}

<MemberDefinition
  prototype={<>virtual MachineInstr &#42; llvm::TargetInstrInfo::optimizeSelect (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/smallptrsetimpl">SmallPtrSetImpl</a>&lt; <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42; &gt; &amp; NewMIs, bool PreferFalse=false) const</>}
  labels = {["inline", "virtual"]}>
Given a select instruction that was understood by analyzeSelect and returned Optimizable = true, attempt to optimize MI by merging it with one of its operands.

Returns NULL on failure.

When successful, returns the new select instruction. The client is responsible for deleting MI.

If both sides of the select can be optimized, PreferFalse is used to pick a side.


<ParametersList title="Parameters">
<ParametersListItem name="MI">Optimizable select instruction.</ParametersListItem>
<ParametersListItem name="NewMIs">Set that record all MIs in the basic block up to <code>MI</code>. Has to be updated with any newly created MI or deleted ones.</ParametersListItem>
<ParametersListItem name="PreferFalse">Try to optimize FalseOp instead of TrueOp.</ParametersListItem>
</ParametersList>

<SectionUser title="Returns">
Optimized instruction or NULL.
</SectionUser>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01016">1016</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### PredicateInstruction() {#a29513f18e551370b1b438f95403efc04}

<MemberDefinition
  prototype={<>bool TargetInstrInfo::PredicateInstruction (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &gt; Pred) const</>}
  labels = {["virtual"]}>
Convert the instruction into a predicated instruction.

It returns true if the operation was successful.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01650">1650</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp/#l00330">330</a> of file <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp">TargetInstrInfo.cpp</a>.
</MemberDefinition>

### predictBranchSizeForIfCvt() {#ac0eb74bb20ce93168ed6fc663d997c30}

<MemberDefinition
  prototype={<>virtual unsigned llvm::TargetInstrInfo::predictBranchSizeForIfCvt (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI) const</>}
  labels = {["inline", "virtual"]}>
Return an estimate for the code size reduction (in bytes) which will be caused by removing the given branch instruction during if-conversion.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00907">907</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### preservesZeroValueInReg() {#a45aa2763f52ee7bb3f41393d1d4ba079}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::preservesZeroValueInReg (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42; MI, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/register">Register</a> NullValueReg, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterinfo">TargetRegisterInfo</a> &#42; TRI) const</>}
  labels = {["inline", "virtual"]}>
Returns true if MI&#39;s Def is NullValueReg, and the MI does not change the Zero value.

i.e. cases such as rax = shr rax, X where NullValueReg = rax. Note that if the NullValueReg is non-zero, this function can return true even if becomes zero. Specifically cases such as NullValueReg = shl NullValueReg, 63.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01553">1553</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### produceSameValue() {#ac66abaa28810e0bb35ab77012a3ea997}

<MemberDefinition
  prototype={<>bool TargetInstrInfo::produceSameValue (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI0, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI1, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &#42; MRI=nullptr) const</>}
  labels = {["virtual"]}>
Return true if two machine instructions would produce identical values.

By default, this is only true when the two instructions are deemed identical except for defs. If this function is called when the IR is still in SSA form, the caller can pass the <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> for aggressive checks.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00606">606</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp/#l00428">428</a> of file <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp">TargetInstrInfo.cpp</a>.
</MemberDefinition>

### reassociateOps() {#ae5e0c947b38bdebad23286c7764b5249}

<MemberDefinition
  prototype={<>void TargetInstrInfo::reassociateOps (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; Root, <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; Prev, unsigned Pattern, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42; &gt; &amp; InsInstrs, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42; &gt; &amp; DelInstrs, <a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; unsigned &gt; OperandIndices, <a href="/docs/api/classes/llvm/densemap">DenseMap</a>&lt; unsigned, unsigned &gt; &amp; InstrIdxForVirtReg) const</>}>
Attempt to reassociate \\P Root and \\P Prev according to \\P <a href="/docs/api/classes/llvm/pattern">Pattern</a> to reduce critical path length.

Attempt the reassociation transformation to reduce critical path length.

See the above comments before <a href="#a861381cad67866e249c6330631ac0742">getMachineCombinerPatterns()</a>.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01328">1328</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp/#l01083">1083</a> of file <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp">TargetInstrInfo.cpp</a>.
</MemberDefinition>

### reduceLoopCount() {#a18927162b9131e79e1ee778c7ae4a4e2}

<MemberDefinition
  prototype={<>virtual unsigned llvm::TargetInstrInfo::reduceLoopCount (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; MBB, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; PreHeader, <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42; IndVar, <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; Cmp, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &gt; &amp; Cond, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42; &gt; &amp; PrevInsts, unsigned Iter, unsigned MaxIter) const</>}
  labels = {["inline", "virtual"]}>
Generate code to reduce the loop iteration by one and check if the loop is finished.

Return the value/register of the new loop count. We need this function when peeling off one or more iterations of a loop. This function assumes the nth iteration is peeled first.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00839">839</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### reMaterialize() {#aadcfe8906a95ad57f3f7a7d433f47204}

<MemberDefinition
  prototype={<>void TargetInstrInfo::reMaterialize (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; MBB, <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> MI, <a href="/docs/api/classes/llvm/register">Register</a> DestReg, unsigned SubIdx, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; Orig, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterinfo">TargetRegisterInfo</a> &amp; TRI) const</>}
  labels = {["virtual"]}>
Re-issue the specified &#39;original&#39; instruction at the specific location targeting a new destination register.

The register in Orig-&gt;getOperand(0).<a href="/docs/api/files/lib/lib/target/lib/target/mips/lib/target/mips/disassembler/mipsdisassembler-cpp/#a15b5b86944f6df97d2c3659d77f51f91">getReg()</a> will be substituted by DestReg:SubIdx. <a href="/docs/api/classes/llvm/any">Any</a> existing subreg index is preserved or composed with SubIdx.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00424">424</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp/#l00418">418</a> of file <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp">TargetInstrInfo.cpp</a>.
</MemberDefinition>

### removeBranch() {#a0317b8d1d0eb9aaf9af9d636f5f66e8d}

<MemberDefinition
  prototype={<>virtual unsigned llvm::TargetInstrInfo::removeBranch (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; MBB, int &#42; BytesRemoved=nullptr) const</>}
  labels = {["inline", "virtual"]}>
Remove the branching code at the end of the specific MBB.

This is only invoked in cases where analyzeBranch returns success. It returns the number of instructions that were removed. If <code>BytesRemoved</code> is non-null, report the change in code size from the removed instructions.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00714">714</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### replaceBranchWithTailCall() {#abee18da5b03753cdb0cd484b2a4e2c35}

<MemberDefinition
  prototype={<>virtual void llvm::TargetInstrInfo::replaceBranchWithTailCall (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; MBB, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &gt; &amp; Cond, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; TailCall) const</>}
  labels = {["inline", "virtual"]}>
Replace the conditional branch in MBB with a conditional tail call.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01642">1642</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### ReplaceTailWithBranchTo() {#a26e9655e762686aff18772a15139df27}

<MemberDefinition
  prototype={<>void TargetInstrInfo::ReplaceTailWithBranchTo (<a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> Tail, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; NewDest) const</>}
  labels = {["virtual"]}>
Delete the instruction OldInst and everything after it, replacing it with an unconditional branch to NewDest.

ReplaceTailWithBranchTo - Delete the instruction OldInst and everything after it, replacing it with an unconditional branch to NewDest.

This is used by the tail merging pass.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00850">850</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp/#l00142">142</a> of file <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp">TargetInstrInfo.cpp</a>.
</MemberDefinition>

### reverseBranchCondition() {#a013a36a3a8a5acbdb9bcf1d3c6fede83}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::reverseBranchCondition (<a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &gt; &amp; Cond) const</>}
  labels = {["inline", "virtual"]}>
Reverses the branch condition of the specified condition list, returning false on success and true if it cannot be reversed.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01592">1592</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### setExecutionDomain() {#adbcfa8a45f569feb4562cff3567163ef}

<MemberDefinition
  prototype={<>virtual void llvm::TargetInstrInfo::setExecutionDomain (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, unsigned Domain) const</>}
  labels = {["inline", "virtual"]}>
Change the opcode of MI to execute in <a href="/docs/api/files/lib/lib/transforms/lib/transforms/scalar/correlatedvaluepropagation-cpp/#aad75d6f4f14a7b791076c6785aa59be4">Domain</a>.

The bit (1 &lt;&lt; <a href="/docs/api/files/lib/lib/transforms/lib/transforms/scalar/correlatedvaluepropagation-cpp/#aad75d6f4f14a7b791076c6785aa59be4">Domain</a>) must be set in the mask returned from getExecutionDomain(MI).

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01877">1877</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### setSpecialOperandAttr() {#a0b63f89d9653388354a58218932dc2f8}

<MemberDefinition
  prototype={<>virtual void llvm::TargetInstrInfo::setSpecialOperandAttr (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; OldMI1, <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; OldMI2, <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; NewMI1, <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; NewMI2) const</>}
  labels = {["inline", "virtual"]}>
This is an architecture-specific helper function of reassociateOps.

Set special operand attributes for new instructions after reassociation.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01347">1347</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### shouldBreakCriticalEdgeToSink() {#a5f8e648b771ac836d613da033447a78b}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::shouldBreakCriticalEdgeToSink (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI) const</>}
  labels = {["inline", "virtual"]}>
For a &quot;cheap&quot; instruction which doesn&#39;t enable additional sinking, should MachineSink break a critical edge to sink it anyways?

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00168">168</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### shouldClusterMemOps() {#a6c56f769334913401fe67e9e123b3d59}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::shouldClusterMemOps (<a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &#42; &gt; BaseOps1, int64&#95;t Offset1, bool OffsetIsScalable1, <a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &#42; &gt; BaseOps2, int64&#95;t Offset2, bool OffsetIsScalable2, unsigned ClusterSize, unsigned NumBytes) const</>}
  labels = {["inline", "virtual"]}>
Returns true if the two given memory operations should be scheduled adjacent.

Note that you have to add: DAG-&gt;addMutation(createLoadClusterDAGMutation(DAG-&gt;TII, DAG-&gt;TRI)); or DAG-&gt;addMutation(createStoreClusterDAGMutation(DAG-&gt;TII, DAG-&gt;TRI)); to <a href="/docs/api/classes/llvm/targetpassconfig/#a76f0f9b7aba8cb8682c8b60f24cce1ae">TargetPassConfig::createMachineScheduler()</a> to have an effect.

<code>BaseOps1</code> and <code>BaseOps2</code> are memory operands of two memory operations. <code>Offset1</code> and <code>Offset2</code> are the byte offsets for the memory operations. <code>OffsetIsScalable1</code> and <code>OffsetIsScalable2</code> indicate if the offset is scaled by a runtime quantity. <code>ClusterSize</code> is the number of operations in the resulting load/store cluster if this hook returns true. <code>NumBytes</code> is the number of bytes that will be loaded from all the clustered loads if this hook returns true.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01580">1580</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### shouldHoist() {#aefc848c0953b9a49b09c0ef3a577a34f}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::shouldHoist (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineloop">MachineLoop</a> &#42; FromLoop) const</>}
  labels = {["inline", "virtual"]}>
Return false if the instruction should not be hoisted by MachineLICM.

MachineLICM determines on its own whether the instruction is safe to hoist; this gives the target a hook to extend this assessment and prevent an instruction being hoisted from a given loop for target specific reasons.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00414">414</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### shouldOutlineFromFunctionByDefault() {#a2de90c613673f0815ee6aa406f67390a}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::shouldOutlineFromFunctionByDefault (<a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}
  labels = {["inline", "virtual"]}>
Return true if the function should be outlined from by default.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l02210">2210</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### shouldReduceRegisterPressure() {#a3b8cfc1d0bd78872b33f4669f9a18927}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::shouldReduceRegisterPressure (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; MBB, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/registerclassinfo">RegisterClassInfo</a> &#42; RegClassInfo) const</>}
  labels = {["inline", "virtual"]}>
Return true if target supports reassociation of instructions in machine combiner pass to reduce register pressure for a given BB.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01245">1245</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### shouldScheduleLoadsNear() {#a7613f5f7e38ac5338a58172dd6429370}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::shouldScheduleLoadsNear (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Load1, <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Load2, int64&#95;t Offset1, int64&#95;t Offset2, unsigned NumLoads) const</>}
  labels = {["inline", "virtual"]}>
This is a used by the pre-regalloc scheduler to determine (in conjunction with areLoadsFromSameBasePtr) if two loads should be scheduled together.

On some targets if two loads are loading from addresses in the same cache line, it&#39;s better if they are scheduled together. This function takes two integers that represent the load offsets from the common base address. It returns true if it decides it&#39;s desirable to schedule the two loads together. &quot;NumLoads&quot; is the number of loads that have already been scheduled after Load1.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01477">1477</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### shouldSink() {#ad9b2151fcd1d9e2cec1689aec6e5ed8a}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::shouldSink (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI) const</>}
  labels = {["inline", "virtual"]}>
Return true if the instruction should be sunk by MachineSink.

MachineSink determines on its own whether the instruction is safe to sink; this gives the target a hook to override the default behavior with regards to which instructions should be sunk.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00406">406</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### storeRegToStackSlot() {#a6d3df2a0837fb3b75b9a0ac8f0923843}

<MemberDefinition
  prototype={<>virtual void llvm::TargetInstrInfo::storeRegToStackSlot (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; MBB, <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> MI, <a href="/docs/api/classes/llvm/register">Register</a> SrcReg, bool isKill, int FrameIndex, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; RC, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterinfo">TargetRegisterInfo</a> &#42; TRI, <a href="/docs/api/classes/llvm/register">Register</a> VReg, <a href="/docs/api/classes/llvm/machineinstr/#aafacf84de1cb994a92dc045f4aa1d518">MachineInstr::MIFlag</a> Flags=<a href="/docs/api/classes/llvm/machineinstr/#aafacf84de1cb994a92dc045f4aa1d518a75967179a013c48b7d5b1690cb0b47cc">MachineInstr::NoFlags</a>) const</>}
  labels = {["inline", "virtual"]}>
Store the specified register of the given register class to the specified stack frame index.

The store instruction is to be added to the given machine basic block before the specified machine instruction. If isKill is true, the register operand is the last use and must be marked kill. If <code>SrcReg</code> is being directly spilled as part of assigning a virtual register, <code>VReg</code> is the register being assigned. This additional register argument is needed for certain targets when invoked from RegAllocFast to map the spilled physical register to its virtual register. A null register can be passed elsewhere. The <code>Flags</code> is used to set appropriate machine flags on the spill instruction e.g. FrameSetup flag on a callee saved register spill instruction, part of prologue, during the frame lowering.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01148">1148</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### SubsumesPredicate() {#a51ba312c2d730acd131fccc2cc787498}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::SubsumesPredicate (<a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &gt; Pred1, <a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &gt; Pred2) const</>}
  labels = {["inline", "virtual"]}>
Returns true if the first specified predicate subsumes the second, e.g.

GE subsumes GT.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01655">1655</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### unfoldMemoryOperand() {#aa44220d7a83b114a21ca2d23ffed03b2}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::unfoldMemoryOperand (<a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF, <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, unsigned Reg, bool UnfoldLoad, bool UnfoldStore, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42; &gt; &amp; NewMIs) const</>}
  labels = {["inline", "virtual"]}>
unfoldMemoryOperand - Separate a single instruction which folded a load or a store or a load and a store into two or more instruction.

If this is possible, returns true as well as the new instructions by reference.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01436">1436</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### unfoldMemoryOperand() {#af7a82bf89bd98729150cebde60be9dfd}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::unfoldMemoryOperand (<a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; &gt; &amp; NewNodes) const</>}
  labels = {["inline", "virtual"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01442">1442</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### useMachineCombiner() {#a4cb5569c23b5e1ed52164d9ec0496c05}

<MemberDefinition
  prototype="virtual bool llvm::TargetInstrInfo::useMachineCombiner () const"
  labels = {["inline", "virtual"]}>
Return true when a target supports MachineCombiner.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01352">1352</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### usePreRAHazardRecognizer() {#af286c176e38f876d4f56a34cb9ee319a}

<MemberDefinition
  prototype="bool TargetInstrInfo::usePreRAHazardRecognizer () const">
Provide a global flag for disabling the PreRA hazard recognizer that targets may choose to honor.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01725">1725</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp/#l01400">1400</a> of file <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp">TargetInstrInfo.cpp</a>.
</MemberDefinition>

### verifyInstruction() {#a490afb5ecb8232428c7ce7b87ef24b43}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::verifyInstruction (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/stringref">StringRef</a> &amp; ErrInfo) const</>}
  labels = {["inline", "virtual"]}>
Perform target-specific instruction verification.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01844">1844</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Protected Member Functions

### commuteInstructionImpl() {#adf4d05c8ea2fc82ae12300ef5fb48951}

<MemberDefinition
  prototype={<>MachineInstr &#42; TargetInstrInfo::commuteInstructionImpl (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, bool NewMI, unsigned OpIdx1, unsigned OpIdx2) const</>}
  labels = {["protected", "virtual"]}>
This method commutes the operands of the given machine instruction MI.

The operands to be commuted are specified by their indices OpIdx1 and OpIdx2.

If a target has any instructions that are commutable but require converting to different instructions or making non-trivial changes to commute them, this method can be overloaded to do that. The default implementation simply swaps the commutable operands.

If NewMI is false, MI is modified in place and returned; otherwise, a new machine instruction is created and returned.

Do not call this method for a non-commutable instruction. Even though the instruction is commutable, the method may still fail to commute the operands, null pointer is returned in such cases.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00196">196</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp/#l00168">168</a> of file <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp">TargetInstrInfo.cpp</a>.
</MemberDefinition>

### foldMemoryOperandImpl() {#a0a1e73b39957ad3da60cb9d3a690df89}

<MemberDefinition
  prototype={<>virtual MachineInstr &#42; llvm::TargetInstrInfo::foldMemoryOperandImpl (<a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF, <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; unsigned &gt; Ops, <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> InsertPt, int FrameIndex, <a href="/docs/api/classes/llvm/liveintervals">LiveIntervals</a> &#42; LIS=nullptr, <a href="/docs/api/classes/llvm/virtregmap">VirtRegMap</a> &#42; VRM=nullptr) const</>}
  labels = {["inline", "protected", "virtual"]}>
Target-dependent implementation for foldMemoryOperand.

Target-independent code in foldMemoryOperand will take care of adding a <a href="/docs/api/classes/llvm/machinememoperand">MachineMemOperand</a> to the newly created instruction. The instruction and any auxiliary instructions necessary will be inserted at InsertPt.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01368">1368</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### foldMemoryOperandImpl() {#af4f87b0480bb0e4d689f7b3cf2aa88a1}

<MemberDefinition
  prototype={<>virtual MachineInstr &#42; llvm::TargetInstrInfo::foldMemoryOperandImpl (<a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF, <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; unsigned &gt; Ops, <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> InsertPt, <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; LoadMI, <a href="/docs/api/classes/llvm/liveintervals">LiveIntervals</a> &#42; LIS=nullptr) const</>}
  labels = {["inline", "protected", "virtual"]}>
Target-dependent implementation for foldMemoryOperand.

Target-independent code in foldMemoryOperand will take care of adding a <a href="/docs/api/classes/llvm/machinememoperand">MachineMemOperand</a> to the newly created instruction. The instruction and any auxiliary instructions necessary will be inserted at InsertPt.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01381">1381</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### getExtractSubregLikeInputs() {#af1c44734f854fb7f620d16097f2af637}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::getExtractSubregLikeInputs (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, unsigned DefIdx, <a href="/docs/api/structs/llvm/targetinstrinfo/regsubregpairandidx">RegSubRegPairAndIdx</a> &amp; InputReg) const</>}
  labels = {["inline", "protected", "virtual"]}>
Target-dependent implementation of getExtractSubregInputs.

<SectionUser title="Returns">
true if it is possible to build the equivalent EXTRACT&#95;SUBREG inputs with the pair <code>MI</code>, <code>DefIdx</code>. False otherwise.
</SectionUser>


<SectionUser title="Precondition">
MI.isExtractSubregLike().
</SectionUser>


<SectionUser title="See Also">
<a href="#af1743a67877bf4ba56d53b235d3573e0">TargetInstrInfo::getExtractSubregInputs</a>.
</SectionUser>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01410">1410</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### getInsertSubregLikeInputs() {#a2b51d2dd19b3859797509c03d5f451f1}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::getInsertSubregLikeInputs (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, unsigned DefIdx, <a href="/docs/api/structs/llvm/targetinstrinfo/regsubregpair">RegSubRegPair</a> &amp; BaseReg, <a href="/docs/api/structs/llvm/targetinstrinfo/regsubregpairandidx">RegSubRegPairAndIdx</a> &amp; InsertedReg) const</>}
  labels = {["inline", "protected", "virtual"]}>
Target-dependent implementation of getInsertSubregInputs.

<SectionUser title="Returns">
true if it is possible to build the equivalent INSERT&#95;SUBREG inputs with the pair <code>MI</code>, <code>DefIdx</code>. False otherwise.
</SectionUser>


<SectionUser title="Precondition">
MI.isInsertSubregLike().
</SectionUser>


<SectionUser title="See Also">
<a href="#abea536f043de7994bc9b67c634a7c879">TargetInstrInfo::getInsertSubregInputs</a>.
</SectionUser>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01425">1425</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### getOutliningTypeImpl() {#a2af67652d97de393fd3208c625cea6b1}

<MemberDefinition
  prototype={<>virtual outliner::InstrType llvm::TargetInstrInfo::getOutliningTypeImpl (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinemoduleinfo">MachineModuleInfo</a> &amp; MMI, <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp; MIT, unsigned Flags) const</>}
  labels = {["inline", "protected", "virtual"]}>
Target-dependent implementation for getOutliningTypeImpl.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l02129">2129</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### getRegSequenceLikeInputs() {#a52e026925b73de52f7a563693ebff007}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::getRegSequenceLikeInputs (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, unsigned DefIdx, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/structs/llvm/targetinstrinfo/regsubregpairandidx">RegSubRegPairAndIdx</a> &gt; &amp; InputRegs) const</>}
  labels = {["inline", "protected", "virtual"]}>
Target-dependent implementation of getRegSequenceInputs.

<SectionUser title="Returns">
true if it is possible to build the equivalent REG&#95;SEQUENCE inputs with the pair <code>MI</code>, <code>DefIdx</code>. False otherwise.
</SectionUser>


<SectionUser title="Precondition">
MI.isRegSequenceLike().
</SectionUser>


<SectionUser title="See Also">
<a href="#ae26cac7943070f09b4d7fa667d1adf95">TargetInstrInfo::getRegSequenceInputs</a>.
</SectionUser>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01396">1396</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### isCopyInstrImpl() {#a7eb5f369839e0987506e72b0ffc1b982}

<MemberDefinition
  prototype={<>virtual std::optional&lt; DestSourcePair &gt; llvm::TargetInstrInfo::isCopyInstrImpl (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI) const</>}
  labels = {["inline", "protected", "virtual"]}>
Target-dependent implementation for IsCopyInstr.

If the specific machine instruction is a instruction that moves/copies value from one register to another register return destination and source registers as machine operands.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01067">1067</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### isCopyLikeInstrImpl() {#a13cf72d93ee18d693c7a74f0c1307cea}

<MemberDefinition
  prototype={<>virtual std::optional&lt; DestSourcePair &gt; llvm::TargetInstrInfo::isCopyLikeInstrImpl (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI) const</>}
  labels = {["inline", "protected", "virtual"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01072">1072</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### isReallyTriviallyReMaterializable() {#ab671544f7af287b25a5e612f6e919975}

<MemberDefinition
  prototype={<>bool TargetInstrInfo::isReallyTriviallyReMaterializable (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI) const</>}
  labels = {["protected", "virtual"]}>
For instructions with opcodes for which the M&#95;REMATERIALIZABLE flag is set, this hook lets the target specify whether the instruction is actually trivially rematerializable, taking into consideration its operands.

This predicate must return false if the instruction has any side effects other than producing a value, or if it requres any address registers that are not always available.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00179">179</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp/#l01274">1274</a> of file <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp">TargetInstrInfo.cpp</a>.
</MemberDefinition>

### isUnspillableTerminatorImpl() {#ae47bacdac90d2744684f980e1ad40594}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetInstrInfo::isUnspillableTerminatorImpl (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42; MI) const</>}
  labels = {["inline", "protected", "virtual"]}>
Return true if the given terminator MI is not expected to spill.

This sets the live interval as not spillable and adjusts phi node lowering to not introduce copies after the terminator. <a href="/docs/api/classes/llvm/use">Use</a> with care, these are currently used for hardware loop intrinsics in very controlled situations, created prior to registry allocation in loops that only have single phi users for the terminators value. They may run out of registers if not used carefully.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l01083">1083</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Private Member Attributes

### CallFrameDestroyOpcode {#a78223000912a8a9aa3443a60a1d0e9e7}

<MemberDefinition
  prototype="unsigned llvm::TargetInstrInfo::CallFrameDestroyOpcode">

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l02295">2295</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### CallFrameSetupOpcode {#a4029cf1b9edf2988c2fc5a0cc5b5f766}

<MemberDefinition
  prototype="unsigned llvm::TargetInstrInfo::CallFrameSetupOpcode">

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l02295">2295</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### CatchRetOpcode {#aecc11af84e38e8e4c664c69ed7d6ab78}

<MemberDefinition
  prototype="unsigned llvm::TargetInstrInfo::CatchRetOpcode">

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l02296">2296</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### Formatter {#ae021517c1f7eba6dbb68ae02eb5383e3}

<MemberDefinition
  prototype={<>std::unique&#95;ptr&lt;MIRFormatter&gt; llvm::TargetInstrInfo::Formatter</>}
  labels = {["mutable"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l02294">2294</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### ReturnOpcode {#a8047b6543112b3c755cedc67707dc6db}

<MemberDefinition
  prototype="unsigned llvm::TargetInstrInfo::ReturnOpcode">

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l02297">2297</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Static Functions

### isGenericAtomicRMWOpcode() {#ae60fd4c7626ec53d75182d6f54743745}

<MemberDefinition
  prototype="static bool llvm::TargetInstrInfo::isGenericAtomicRMWOpcode (unsigned Opc)"
  labels = {["inline", "static"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00127">127</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

### isGenericOpcode() {#a82a499274493eca235e684f82ee54b70}

<MemberDefinition
  prototype="static bool llvm::TargetInstrInfo::isGenericOpcode (unsigned Opc)"
  labels = {["inline", "static"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00123">123</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Protected Static Functions

### fixCommutedOpIndices() {#aef5b8db7ddf8b00b66e4f64711a053cd}

<MemberDefinition
  prototype={<>bool TargetInstrInfo::fixCommutedOpIndices (unsigned &amp; ResultIdx1, unsigned &amp; ResultIdx2, unsigned CommutableOpIdx1, unsigned CommutableOpIdx2)</>}
  labels = {["protected", "static"]}>
Assigns the (CommutableOpIdx1, CommutableOpIdx2) pair of commutable operand indices to (ResultIdx1, ResultIdx2).

One or both input values of the pair: (ResultIdx1, ResultIdx2) may be predefined to some indices or be undefined (designated by the special value &#39;CommuteAnyOperandIndex&#39;). The predefined result indices cannot be re-defined. The function returns true iff after the result pair redefinition the fixed result pair is equal to or equivalent to the source pair of indices: (CommutableOpIdx1, CommutableOpIdx2). It is assumed here that the pairs (x,y) and (y,x) are equivalent.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00210">210</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp/#l00264">264</a> of file <a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp">TargetInstrInfo.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Static Attributes

### CommuteAnyOperandIndex {#ae73e2be2b66dc9e4f2f90d56076d7ea9}

<MemberDefinition
  prototype="const unsigned llvm::TargetInstrInfo::CommuteAnyOperandIndex = ~0U"
  labels = {["static"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h/#l00461">461</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a>.
</MemberDefinition>

</SectionDefinition>

<hr/>

The documentation for this class was generated from the following files:

<ul>
<li><a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">TargetInstrInfo.h</a></li>
<li><a href="/docs/api/files/lib/lib/codegen/targetinstrinfo-cpp">TargetInstrInfo.cpp</a></li>
</ul>

</DoxygenPage>
