vendor_name = ModelSim
source_file = 1, F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS_top.v
source_file = 1, F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/TLC615.v
source_file = 1, F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/key_coding.v
source_file = 1, F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/key.v
source_file = 1, F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/dpsk_code.v
source_file = 1, F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/psk_code.v
source_file = 1, F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/fsk_code.v
source_file = 1, F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/ask_code.v
source_file = 1, F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/m_ser.v
source_file = 1, F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS.v
source_file = 1, F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/adder_10.v
source_file = 1, F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/reg_10.v
source_file = 1, F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/adder_32.v
source_file = 1, F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/reg32.v
source_file = 1, F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/sin_rom.qip
source_file = 1, F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/sin_rom.v
source_file = 1, F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS_sin.vwf
source_file = 1, F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/db/DDS_sin.cbx.xml
source_file = 1, c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/90/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/90/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/90/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/90/quartus/libraries/megafunctions/aglobal90.inc
source_file = 1, c:/altera/90/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/90/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/90/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/90/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/90/quartus/libraries/megafunctions/altqpram.inc
source_file = 1, c:/altera/90/quartus/libraries/megafunctions/cbx.lst
source_file = 1, F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/db/altsyncram_9i91.tdf
source_file = 1, F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/db/altsyncram_7u82.tdf
source_file = 1, F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/sin.mif
source_file = 1, c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd
source_file = 1, c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd
source_file = 1, c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/incremental_db/compiled_partitions/DDS_sin.root_partition.map.atm
source_file = 1, F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/incremental_db/compiled_partitions/DDS_sin.sldhu_30e344a040fd07e1533c49de5f2d67d1.map.atm
design_name = DDS_top
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] , u4|u5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2], DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 , u4|u5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] , u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0], DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] , u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3], DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] , u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1], DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] , u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2], DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] , u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2], DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~32 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~32, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~12 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~12, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~14 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~14, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~16 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~16, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~18 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~18, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~16 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~16, DDS_top, 1
instance = comp, \u5|Add0~6 , u5|Add0~6, DDS_top, 1
instance = comp, \u5|Add0~10 , u5|Add0~10, DDS_top, 1
instance = comp, \u4|u2|data_out[21] , u4|u2|data_out[21], DDS_top, 1
instance = comp, \u4|u2|data_out[19] , u4|u2|data_out[19], DDS_top, 1
instance = comp, \u4|u2|data_out[12] , u4|u2|data_out[12], DDS_top, 1
instance = comp, \u4|u2|data_out[10] , u4|u2|data_out[10], DDS_top, 1
instance = comp, \u4|u2|data_out[8] , u4|u2|data_out[8], DDS_top, 1
instance = comp, \u4|u2|data_out[6] , u4|u2|data_out[6], DDS_top, 1
instance = comp, \u4|u2|data_out[5] , u4|u2|data_out[5], DDS_top, 1
instance = comp, \u4|u2|data_out[5]~36 , u4|u2|data_out[5]~36, DDS_top, 1
instance = comp, \u4|u2|data_out[6]~38 , u4|u2|data_out[6]~38, DDS_top, 1
instance = comp, \u4|u2|data_out[8]~42 , u4|u2|data_out[8]~42, DDS_top, 1
instance = comp, \u4|u2|data_out[10]~46 , u4|u2|data_out[10]~46, DDS_top, 1
instance = comp, \u4|u2|data_out[12]~50 , u4|u2|data_out[12]~50, DDS_top, 1
instance = comp, \u4|u2|data_out[19]~64 , u4|u2|data_out[19]~64, DDS_top, 1
instance = comp, \u4|u2|data_out[21]~68 , u4|u2|data_out[21]~68, DDS_top, 1
instance = comp, \u4|u12|data_out[21] , u4|u12|data_out[21], DDS_top, 1
instance = comp, \u4|u12|data_out[19] , u4|u12|data_out[19], DDS_top, 1
instance = comp, \u4|u12|data_out[12] , u4|u12|data_out[12], DDS_top, 1
instance = comp, \u4|u12|data_out[10] , u4|u12|data_out[10], DDS_top, 1
instance = comp, \u4|u12|data_out[8] , u4|u12|data_out[8], DDS_top, 1
instance = comp, \u4|u12|data_out[6] , u4|u12|data_out[6], DDS_top, 1
instance = comp, \u4|u12|data_out[5] , u4|u12|data_out[5], DDS_top, 1
instance = comp, \u4|u12|data_out[3] , u4|u12|data_out[3], DDS_top, 1
instance = comp, \u4|u12|data_out[3]~37 , u4|u12|data_out[3]~37, DDS_top, 1
instance = comp, \u4|u12|data_out[5]~41 , u4|u12|data_out[5]~41, DDS_top, 1
instance = comp, \u4|u12|data_out[6]~43 , u4|u12|data_out[6]~43, DDS_top, 1
instance = comp, \u4|u12|data_out[8]~47 , u4|u12|data_out[8]~47, DDS_top, 1
instance = comp, \u4|u12|data_out[10]~51 , u4|u12|data_out[10]~51, DDS_top, 1
instance = comp, \u4|u12|data_out[12]~55 , u4|u12|data_out[12]~55, DDS_top, 1
instance = comp, \u4|u12|data_out[19]~69 , u4|u12|data_out[19]~69, DDS_top, 1
instance = comp, \u4|u12|data_out[21]~73 , u4|u12|data_out[21]~73, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 , u4|u10|altsyncram_component|auto_generated|altsyncram1|ram_block3a4, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 , u4|u5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 , u4|u10|altsyncram_component|auto_generated|altsyncram1|ram_block3a8, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 , u4|u15|altsyncram_component|auto_generated|altsyncram1|ram_block3a8, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] , u4|u5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1], DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] , u4|u5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2], DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] , u4|u5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3], DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg , u4|u15|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] , u4|u15|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0], DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] , u4|u15|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2], DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] , u4|u15|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3], DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|Equal1~0, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 , u4|u10|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 , u4|u10|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~2 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~2, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14, DDS_top, 1
instance = comp, \u5|clk_cnt[3] , u5|clk_cnt[3], DDS_top, 1
instance = comp, \u5|clk_cnt[5] , u5|clk_cnt[5], DDS_top, 1
instance = comp, \u5|Equal0~3 , u5|Equal0~3, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~3 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~3, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~4 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~4, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr , u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] , u4|u5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2], DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~4 , u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~4, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17 , u4|u10|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18 , u4|u10|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~4 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~4, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~35 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~35, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] , u4|u5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3], DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~20 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~20, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~21 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~21, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~22 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~22, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~23 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~23, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~24 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~24, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] , u4|u10|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3], DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~21 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~21, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~22 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~22, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~25 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~25, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~26 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~26, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~27 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~27, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~23 , u4|u10|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~23, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~24 , u4|u10|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~24, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~25 , u4|u10|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~25, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] , u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8], DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] , u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9], DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31, DDS_top, 1
instance = comp, \sld_hub_inst|shadow_irf_reg[1][0] , sld_hub_inst|shadow_irf_reg[1][0], DDS_top, 1
instance = comp, \sld_hub_inst|irf_reg[3][0]~107 , sld_hub_inst|irf_reg[3][0]~107, DDS_top, 1
instance = comp, \sld_hub_inst|shadow_irf_reg[1][2] , sld_hub_inst|shadow_irf_reg[1][2], DDS_top, 1
instance = comp, \sld_hub_inst|shadow_irf_reg[2][0] , sld_hub_inst|shadow_irf_reg[2][0], DDS_top, 1
instance = comp, \sld_hub_inst|shadow_irf_reg[3][2] , sld_hub_inst|shadow_irf_reg[3][2], DDS_top, 1
instance = comp, \sld_hub_inst|node_ena~29 , sld_hub_inst|node_ena~29, DDS_top, 1
instance = comp, \sld_hub_inst|Equal0~0 , sld_hub_inst|Equal0~0, DDS_top, 1
instance = comp, \sld_hub_inst|irsr_reg~33 , sld_hub_inst|irsr_reg~33, DDS_top, 1
instance = comp, \sld_hub_inst|irsr_reg[6]~37 , sld_hub_inst|irsr_reg[6]~37, DDS_top, 1
instance = comp, \sld_hub_inst|irsr_reg[6]~38 , sld_hub_inst|irsr_reg[6]~38, DDS_top, 1
instance = comp, \sld_hub_inst|irsr_reg~42 , sld_hub_inst|irsr_reg~42, DDS_top, 1
instance = comp, \sld_hub_inst|irsr_reg~44 , sld_hub_inst|irsr_reg~44, DDS_top, 1
instance = comp, \sld_hub_inst|shadow_irf_reg~90 , sld_hub_inst|shadow_irf_reg~90, DDS_top, 1
instance = comp, \sld_hub_inst|node_ena~31 , sld_hub_inst|node_ena~31, DDS_top, 1
instance = comp, \sld_hub_inst|shadow_irf_reg~95 , sld_hub_inst|shadow_irf_reg~95, DDS_top, 1
instance = comp, \sld_hub_inst|shadow_irf_reg~98 , sld_hub_inst|shadow_irf_reg~98, DDS_top, 1
instance = comp, \sld_hub_inst|shadow_irf_reg~108 , sld_hub_inst|shadow_irf_reg~108, DDS_top, 1
instance = comp, \sld_hub_inst|hub_mode_reg[2]~15 , sld_hub_inst|hub_mode_reg[2]~15, DDS_top, 1
instance = comp, \sld_hub_inst|hub_info_reg|WORD_SR~22 , sld_hub_inst|hub_info_reg|WORD_SR~22, DDS_top, 1
instance = comp, \~QIC_CREATED_GND~I , ~QIC_CREATED_GND~I, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder , u4|u5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder , u4|u5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder , u4|u5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder , u4|u15|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder , u4|u15|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder, DDS_top, 1
instance = comp, \u5|Add0~0 , u5|Add0~0, DDS_top, 1
instance = comp, \reset~I , reset, DDS_top, 1
instance = comp, \u5|clk_cnt[0] , u5|clk_cnt[0], DDS_top, 1
instance = comp, \u5|Add0~2 , u5|Add0~2, DDS_top, 1
instance = comp, \u5|clk_cnt[1] , u5|clk_cnt[1], DDS_top, 1
instance = comp, \u5|Add0~4 , u5|Add0~4, DDS_top, 1
instance = comp, \u5|clk_cnt[2] , u5|clk_cnt[2], DDS_top, 1
instance = comp, \u5|Add0~8 , u5|Add0~8, DDS_top, 1
instance = comp, \u5|clk_cnt~23 , u5|clk_cnt~23, DDS_top, 1
instance = comp, \u5|clk_cnt[4] , u5|clk_cnt[4], DDS_top, 1
instance = comp, \u5|Add0~12 , u5|Add0~12, DDS_top, 1
instance = comp, \u5|clk_cnt~22 , u5|clk_cnt~22, DDS_top, 1
instance = comp, \u5|clk_cnt[6] , u5|clk_cnt[6], DDS_top, 1
instance = comp, \u5|Add0~14 , u5|Add0~14, DDS_top, 1
instance = comp, \u5|clk_cnt[7] , u5|clk_cnt[7], DDS_top, 1
instance = comp, \u5|Add0~16 , u5|Add0~16, DDS_top, 1
instance = comp, \u5|Add0~18 , u5|Add0~18, DDS_top, 1
instance = comp, \u5|clk_cnt~20 , u5|clk_cnt~20, DDS_top, 1
instance = comp, \u5|clk_cnt[9] , u5|clk_cnt[9], DDS_top, 1
instance = comp, \u5|Add0~20 , u5|Add0~20, DDS_top, 1
instance = comp, \u5|clk_cnt[10] , u5|clk_cnt[10], DDS_top, 1
instance = comp, \u5|Add0~22 , u5|Add0~22, DDS_top, 1
instance = comp, \u5|clk_cnt[11] , u5|clk_cnt[11], DDS_top, 1
instance = comp, \u5|Add0~24 , u5|Add0~24, DDS_top, 1
instance = comp, \u5|Add0~26 , u5|Add0~26, DDS_top, 1
instance = comp, \u5|clk_cnt[13] , u5|clk_cnt[13], DDS_top, 1
instance = comp, \u5|clk_cnt[12] , u5|clk_cnt[12], DDS_top, 1
instance = comp, \u5|Equal0~1 , u5|Equal0~1, DDS_top, 1
instance = comp, \u5|Add0~28 , u5|Add0~28, DDS_top, 1
instance = comp, \u5|clk_cnt~19 , u5|clk_cnt~19, DDS_top, 1
instance = comp, \u5|clk_cnt[14] , u5|clk_cnt[14], DDS_top, 1
instance = comp, \u5|Add0~30 , u5|Add0~30, DDS_top, 1
instance = comp, \u5|Add0~32 , u5|Add0~32, DDS_top, 1
instance = comp, \u5|clk_cnt[16] , u5|clk_cnt[16], DDS_top, 1
instance = comp, \u5|Add0~34 , u5|Add0~34, DDS_top, 1
instance = comp, \u5|clk_cnt[17] , u5|clk_cnt[17], DDS_top, 1
instance = comp, \u5|clk_cnt~18 , u5|clk_cnt~18, DDS_top, 1
instance = comp, \u5|clk_cnt[15] , u5|clk_cnt[15], DDS_top, 1
instance = comp, \u5|Equal0~0 , u5|Equal0~0, DDS_top, 1
instance = comp, \u5|clk_cnt~21 , u5|clk_cnt~21, DDS_top, 1
instance = comp, \u5|clk_cnt[8] , u5|clk_cnt[8], DDS_top, 1
instance = comp, \u5|Equal0~2 , u5|Equal0~2, DDS_top, 1
instance = comp, \u5|Equal0~4 , u5|Equal0~4, DDS_top, 1
instance = comp, \u5|clk_div~0 , u5|clk_div~0, DDS_top, 1
instance = comp, \u5|clk_div , u5|clk_div, DDS_top, 1
instance = comp, \u5|clk_div~clkctrl , u5|clk_div~clkctrl, DDS_top, 1
instance = comp, \u5|m_code[0]~0 , u5|m_code[0]~0, DDS_top, 1
instance = comp, \u5|m_code[0] , u5|m_code[0], DDS_top, 1
instance = comp, \u5|m_code[1]~1 , u5|m_code[1]~1, DDS_top, 1
instance = comp, \u5|m_code[1] , u5|m_code[1], DDS_top, 1
instance = comp, \u5|m_code[2]~feeder , u5|m_code[2]~feeder, DDS_top, 1
instance = comp, \u5|m_code[2] , u5|m_code[2], DDS_top, 1
instance = comp, \u5|m_ser_out~feeder , u5|m_ser_out~feeder, DDS_top, 1
instance = comp, \u5|m_ser_out , u5|m_ser_out, DDS_top, 1
instance = comp, \u9|dpsk_code_reg~0 , u9|dpsk_code_reg~0, DDS_top, 1
instance = comp, \u9|dpsk_code_reg , u9|dpsk_code_reg, DDS_top, 1
instance = comp, \altera_reserved_tms~I , altera_reserved_tms, DDS_top, 1
instance = comp, \altera_reserved_tck~I , altera_reserved_tck, DDS_top, 1
instance = comp, \altera_reserved_tdi~I , altera_reserved_tdi, DDS_top, 1
instance = comp, \sld_hub_inst|shadow_jsm|tms_cnt~0 , sld_hub_inst|shadow_jsm|tms_cnt~0, DDS_top, 1
instance = comp, \sld_hub_inst|shadow_jsm|tms_cnt[0] , sld_hub_inst|shadow_jsm|tms_cnt[0], DDS_top, 1
instance = comp, \sld_hub_inst|shadow_jsm|tms_cnt~1 , sld_hub_inst|shadow_jsm|tms_cnt~1, DDS_top, 1
instance = comp, \sld_hub_inst|shadow_jsm|tms_cnt[1] , sld_hub_inst|shadow_jsm|tms_cnt[1], DDS_top, 1
instance = comp, \sld_hub_inst|shadow_jsm|tms_cnt~4 , sld_hub_inst|shadow_jsm|tms_cnt~4, DDS_top, 1
instance = comp, \sld_hub_inst|shadow_jsm|tms_cnt[2] , sld_hub_inst|shadow_jsm|tms_cnt[2], DDS_top, 1
instance = comp, \sld_hub_inst|shadow_jsm|state~19 , sld_hub_inst|shadow_jsm|state~19, DDS_top, 1
instance = comp, \sld_hub_inst|shadow_jsm|state[10] , sld_hub_inst|shadow_jsm|state[10], DDS_top, 1
instance = comp, \sld_hub_inst|shadow_jsm|state~32 , sld_hub_inst|shadow_jsm|state~32, DDS_top, 1
instance = comp, \sld_hub_inst|shadow_jsm|state[12] , sld_hub_inst|shadow_jsm|state[12], DDS_top, 1
instance = comp, \sld_hub_inst|shadow_jsm|state~24 , sld_hub_inst|shadow_jsm|state~24, DDS_top, 1
instance = comp, \sld_hub_inst|shadow_jsm|state[13] , sld_hub_inst|shadow_jsm|state[13], DDS_top, 1
instance = comp, \sld_hub_inst|shadow_jsm|state~26 , sld_hub_inst|shadow_jsm|state~26, DDS_top, 1
instance = comp, \sld_hub_inst|shadow_jsm|state[14] , sld_hub_inst|shadow_jsm|state[14], DDS_top, 1
instance = comp, \sld_hub_inst|virtual_ir_dr_scan_proc~2 , sld_hub_inst|virtual_ir_dr_scan_proc~2, DDS_top, 1
instance = comp, \sld_hub_inst|shadow_jsm|state[15] , sld_hub_inst|shadow_jsm|state[15], DDS_top, 1
instance = comp, \sld_hub_inst|shadow_jsm|state~9 , sld_hub_inst|shadow_jsm|state~9, DDS_top, 1
instance = comp, \sld_hub_inst|shadow_jsm|state[4] , sld_hub_inst|shadow_jsm|state[4], DDS_top, 1
instance = comp, \sld_hub_inst|shadow_jsm|state~31 , sld_hub_inst|shadow_jsm|state~31, DDS_top, 1
instance = comp, \sld_hub_inst|shadow_jsm|state[5] , sld_hub_inst|shadow_jsm|state[5], DDS_top, 1
instance = comp, \sld_hub_inst|shadow_jsm|state~13 , sld_hub_inst|shadow_jsm|state~13, DDS_top, 1
instance = comp, \sld_hub_inst|shadow_jsm|state[6] , sld_hub_inst|shadow_jsm|state[6], DDS_top, 1
instance = comp, \sld_hub_inst|shadow_jsm|state~15 , sld_hub_inst|shadow_jsm|state~15, DDS_top, 1
instance = comp, \sld_hub_inst|shadow_jsm|state[7] , sld_hub_inst|shadow_jsm|state[7], DDS_top, 1
instance = comp, \sld_hub_inst|irf_proc~2 , sld_hub_inst|irf_proc~2, DDS_top, 1
instance = comp, \sld_hub_inst|shadow_jsm|state[8] , sld_hub_inst|shadow_jsm|state[8], DDS_top, 1
instance = comp, \sld_hub_inst|shadow_jsm|state~30 , sld_hub_inst|shadow_jsm|state~30, DDS_top, 1
instance = comp, \sld_hub_inst|shadow_jsm|state[2] , sld_hub_inst|shadow_jsm|state[2], DDS_top, 1
instance = comp, \sld_hub_inst|node_ena_proc~0 , sld_hub_inst|node_ena_proc~0, DDS_top, 1
instance = comp, \sld_hub_inst|shadow_jsm|state[9] , sld_hub_inst|shadow_jsm|state[9], DDS_top, 1
instance = comp, \sld_hub_inst|shadow_jsm|state~29 , sld_hub_inst|shadow_jsm|state~29, DDS_top, 1
instance = comp, \sld_hub_inst|shadow_jsm|state[0] , sld_hub_inst|shadow_jsm|state[0], DDS_top, 1
instance = comp, \sld_hub_inst|shadow_jsm|state[0]~clkctrl , sld_hub_inst|shadow_jsm|state[0]~clkctrl, DDS_top, 1
instance = comp, \sld_hub_inst|shadow_jsm|state~20 , sld_hub_inst|shadow_jsm|state~20, DDS_top, 1
instance = comp, \sld_hub_inst|shadow_jsm|state[11] , sld_hub_inst|shadow_jsm|state[11], DDS_top, 1
instance = comp, \sld_hub_inst|jtag_ir_reg[9] , sld_hub_inst|jtag_ir_reg[9], DDS_top, 1
instance = comp, \sld_hub_inst|jtag_ir_reg[8]~feeder , sld_hub_inst|jtag_ir_reg[8]~feeder, DDS_top, 1
instance = comp, \sld_hub_inst|jtag_ir_reg[8] , sld_hub_inst|jtag_ir_reg[8], DDS_top, 1
instance = comp, \sld_hub_inst|jtag_ir_reg[7] , sld_hub_inst|jtag_ir_reg[7], DDS_top, 1
instance = comp, \sld_hub_inst|jtag_ir_reg[6]~feeder , sld_hub_inst|jtag_ir_reg[6]~feeder, DDS_top, 1
instance = comp, \sld_hub_inst|jtag_ir_reg[6] , sld_hub_inst|jtag_ir_reg[6], DDS_top, 1
instance = comp, \sld_hub_inst|jtag_ir_reg[5] , sld_hub_inst|jtag_ir_reg[5], DDS_top, 1
instance = comp, \sld_hub_inst|jtag_ir_reg[4] , sld_hub_inst|jtag_ir_reg[4], DDS_top, 1
instance = comp, \sld_hub_inst|jtag_ir_reg[3]~feeder , sld_hub_inst|jtag_ir_reg[3]~feeder, DDS_top, 1
instance = comp, \sld_hub_inst|jtag_ir_reg[3] , sld_hub_inst|jtag_ir_reg[3], DDS_top, 1
instance = comp, \sld_hub_inst|jtag_ir_reg[2]~feeder , sld_hub_inst|jtag_ir_reg[2]~feeder, DDS_top, 1
instance = comp, \sld_hub_inst|jtag_ir_reg[2] , sld_hub_inst|jtag_ir_reg[2], DDS_top, 1
instance = comp, \sld_hub_inst|Equal0~1 , sld_hub_inst|Equal0~1, DDS_top, 1
instance = comp, \sld_hub_inst|jtag_ir_reg[1]~feeder , sld_hub_inst|jtag_ir_reg[1]~feeder, DDS_top, 1
instance = comp, \sld_hub_inst|jtag_ir_reg[1] , sld_hub_inst|jtag_ir_reg[1], DDS_top, 1
instance = comp, \sld_hub_inst|jtag_ir_reg[0] , sld_hub_inst|jtag_ir_reg[0], DDS_top, 1
instance = comp, \sld_hub_inst|Equal1~0 , sld_hub_inst|Equal1~0, DDS_top, 1
instance = comp, \sld_hub_inst|virtual_ir_scan_reg , sld_hub_inst|virtual_ir_scan_reg, DDS_top, 1
instance = comp, \sld_hub_inst|shadow_jsm|state~8 , sld_hub_inst|shadow_jsm|state~8, DDS_top, 1
instance = comp, \sld_hub_inst|shadow_jsm|state[3] , sld_hub_inst|shadow_jsm|state[3], DDS_top, 1
instance = comp, \sld_hub_inst|irsr_reg[5]~40 , sld_hub_inst|irsr_reg[5]~40, DDS_top, 1
instance = comp, \sld_hub_inst|irsr_reg[5]~41 , sld_hub_inst|irsr_reg[5]~41, DDS_top, 1
instance = comp, \sld_hub_inst|shadow_jsm|state~3 , sld_hub_inst|shadow_jsm|state~3, DDS_top, 1
instance = comp, \sld_hub_inst|shadow_jsm|state[1] , sld_hub_inst|shadow_jsm|state[1], DDS_top, 1
instance = comp, \sld_hub_inst|reset_ena_reg_proc~2 , sld_hub_inst|reset_ena_reg_proc~2, DDS_top, 1
instance = comp, \sld_hub_inst|reset_ena_reg , sld_hub_inst|reset_ena_reg, DDS_top, 1
instance = comp, \sld_hub_inst|tdo~9 , sld_hub_inst|tdo~9, DDS_top, 1
instance = comp, \sld_hub_inst|irsr_reg[6]~39 , sld_hub_inst|irsr_reg[6]~39, DDS_top, 1
instance = comp, \sld_hub_inst|irsr_reg[6] , sld_hub_inst|irsr_reg[6], DDS_top, 1
instance = comp, \sld_hub_inst|Equal9~0 , sld_hub_inst|Equal9~0, DDS_top, 1
instance = comp, \sld_hub_inst|hub_mode_reg[2]~16 , sld_hub_inst|hub_mode_reg[2]~16, DDS_top, 1
instance = comp, \sld_hub_inst|hub_mode_reg[2] , sld_hub_inst|hub_mode_reg[2], DDS_top, 1
instance = comp, \sld_hub_inst|clr_reg_proc~0 , sld_hub_inst|clr_reg_proc~0, DDS_top, 1
instance = comp, \sld_hub_inst|clr_reg , sld_hub_inst|clr_reg, DDS_top, 1
instance = comp, \sld_hub_inst|clr_reg~clkctrl , sld_hub_inst|clr_reg~clkctrl, DDS_top, 1
instance = comp, \sld_hub_inst|irsr_reg[5] , sld_hub_inst|irsr_reg[5], DDS_top, 1
instance = comp, \sld_hub_inst|tdo_bypass_reg~0 , sld_hub_inst|tdo_bypass_reg~0, DDS_top, 1
instance = comp, \sld_hub_inst|tdo_bypass_reg , sld_hub_inst|tdo_bypass_reg, DDS_top, 1
instance = comp, \sld_hub_inst|irf_reg~122 , sld_hub_inst|irf_reg~122, DDS_top, 1
instance = comp, \sld_hub_inst|irf_reg[1][0]~106 , sld_hub_inst|irf_reg[1][0]~106, DDS_top, 1
instance = comp, \sld_hub_inst|irf_reg[3][0]~120 , sld_hub_inst|irf_reg[3][0]~120, DDS_top, 1
instance = comp, \sld_hub_inst|irf_reg[3][2] , sld_hub_inst|irf_reg[3][2], DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~3 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~3, DDS_top, 1
instance = comp, \sld_hub_inst|node_ena_proc~1 , sld_hub_inst|node_ena_proc~1, DDS_top, 1
instance = comp, \sld_hub_inst|node_ena~30 , sld_hub_inst|node_ena~30, DDS_top, 1
instance = comp, \sld_hub_inst|node_ena~26 , sld_hub_inst|node_ena~26, DDS_top, 1
instance = comp, \sld_hub_inst|node_ena~27 , sld_hub_inst|node_ena~27, DDS_top, 1
instance = comp, \sld_hub_inst|node_ena[3]~reg0 , sld_hub_inst|node_ena[3]~reg0, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~30 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~30, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~32 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~32, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~34 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~34, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~36 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~36, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~38 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~38, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~40 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~40, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~42 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~42, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~44 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~44, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~46 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~46, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~48 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~48, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~12 , u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~12, DDS_top, 1
instance = comp, \sld_hub_inst|shadow_irf_reg~103 , sld_hub_inst|shadow_irf_reg~103, DDS_top, 1
instance = comp, \sld_hub_inst|shadow_irf_reg[2][0]~92 , sld_hub_inst|shadow_irf_reg[2][0]~92, DDS_top, 1
instance = comp, \sld_hub_inst|shadow_irf_reg[2][0]~99 , sld_hub_inst|shadow_irf_reg[2][0]~99, DDS_top, 1
instance = comp, \sld_hub_inst|shadow_irf_reg[2][0]~100 , sld_hub_inst|shadow_irf_reg[2][0]~100, DDS_top, 1
instance = comp, \sld_hub_inst|shadow_irf_reg[2][3] , sld_hub_inst|shadow_irf_reg[2][3], DDS_top, 1
instance = comp, \sld_hub_inst|irf_reg~117 , sld_hub_inst|irf_reg~117, DDS_top, 1
instance = comp, \sld_hub_inst|irf_reg[2][0]~114 , sld_hub_inst|irf_reg[2][0]~114, DDS_top, 1
instance = comp, \sld_hub_inst|irf_reg[2][3] , sld_hub_inst|irf_reg[2][3], DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~14 , u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~14, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] , u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1], DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 , u4|u10|altsyncram_component|auto_generated|mgl_prim2|Equal1~0, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] , u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0], DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~16 , u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~16, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] , u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2], DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~18 , u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~18, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] , u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3], DDS_top, 1
instance = comp, \sld_hub_inst|Equal3~1 , sld_hub_inst|Equal3~1, DDS_top, 1
instance = comp, \sld_hub_inst|hub_mode_reg[1]~12 , sld_hub_inst|hub_mode_reg[1]~12, DDS_top, 1
instance = comp, \sld_hub_inst|hub_mode_reg[1]~13 , sld_hub_inst|hub_mode_reg[1]~13, DDS_top, 1
instance = comp, \sld_hub_inst|hub_mode_reg[1]~14 , sld_hub_inst|hub_mode_reg[1]~14, DDS_top, 1
instance = comp, \sld_hub_inst|hub_mode_reg[1] , sld_hub_inst|hub_mode_reg[1], DDS_top, 1
instance = comp, \sld_hub_inst|node_ena~28 , sld_hub_inst|node_ena~28, DDS_top, 1
instance = comp, \sld_hub_inst|node_ena~33 , sld_hub_inst|node_ena~33, DDS_top, 1
instance = comp, \sld_hub_inst|node_ena[2]~reg0 , sld_hub_inst|node_ena[2]~reg0, DDS_top, 1
instance = comp, \sld_hub_inst|shadow_irf_reg~102 , sld_hub_inst|shadow_irf_reg~102, DDS_top, 1
instance = comp, \sld_hub_inst|shadow_irf_reg[2][2] , sld_hub_inst|shadow_irf_reg[2][2], DDS_top, 1
instance = comp, \sld_hub_inst|irf_reg~116 , sld_hub_inst|irf_reg~116, DDS_top, 1
instance = comp, \sld_hub_inst|irf_reg[2][2] , sld_hub_inst|irf_reg[2][2], DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~3 , u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~3, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr , u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~30 , u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~30, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~32 , u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~32, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~34 , u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~34, DDS_top, 1
instance = comp, \sld_hub_inst|irf_reg~113 , sld_hub_inst|irf_reg~113, DDS_top, 1
instance = comp, \sld_hub_inst|irf_reg[2][0] , sld_hub_inst|irf_reg[2][0], DDS_top, 1
instance = comp, \sld_hub_inst|irf_reg[2][0]~clkctrl , sld_hub_inst|irf_reg[2][0]~clkctrl, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|process_0~8 , u4|u10|altsyncram_component|auto_generated|mgl_prim2|process_0~8, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] , u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2], DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] , u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1], DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~36 , u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~36, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~38 , u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~38, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~40 , u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~40, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~42 , u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~42, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~44 , u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~44, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~46 , u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~46, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~48 , u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~48, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] , u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9], DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] , u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8], DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] , u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7], DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] , u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6], DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] , u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5], DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] , u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4], DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] , u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3], DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder , u4|u10|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder, DDS_top, 1
instance = comp, \sld_hub_inst|shadow_irf_reg~104 , sld_hub_inst|shadow_irf_reg~104, DDS_top, 1
instance = comp, \sld_hub_inst|shadow_irf_reg[2][4] , sld_hub_inst|shadow_irf_reg[2][4], DDS_top, 1
instance = comp, \sld_hub_inst|irf_reg~118 , sld_hub_inst|irf_reg~118, DDS_top, 1
instance = comp, \sld_hub_inst|irf_reg[2][4] , sld_hub_inst|irf_reg[2][4], DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|process_0~5 , u4|u10|altsyncram_component|auto_generated|mgl_prim2|process_0~5, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|process_0~7 , u4|u10|altsyncram_component|auto_generated|mgl_prim2|process_0~7, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] , u4|u10|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3], DDS_top, 1
instance = comp, \sld_hub_inst|irsr_reg~48 , sld_hub_inst|irsr_reg~48, DDS_top, 1
instance = comp, \sld_hub_inst|irsr_reg~49 , sld_hub_inst|irsr_reg~49, DDS_top, 1
instance = comp, \sld_hub_inst|hub_mode_reg[0]~17 , sld_hub_inst|hub_mode_reg[0]~17, DDS_top, 1
instance = comp, \sld_hub_inst|hub_mode_reg[0] , sld_hub_inst|hub_mode_reg[0], DDS_top, 1
instance = comp, \sld_hub_inst|irsr_reg[0]~35 , sld_hub_inst|irsr_reg[0]~35, DDS_top, 1
instance = comp, \sld_hub_inst|irsr_reg[0]~36 , sld_hub_inst|irsr_reg[0]~36, DDS_top, 1
instance = comp, \sld_hub_inst|irsr_reg[4] , sld_hub_inst|irsr_reg[4], DDS_top, 1
instance = comp, \sld_hub_inst|irsr_reg[2]~31 , sld_hub_inst|irsr_reg[2]~31, DDS_top, 1
instance = comp, \sld_hub_inst|irsr_reg[2]~32 , sld_hub_inst|irsr_reg[2]~32, DDS_top, 1
instance = comp, \sld_hub_inst|irsr_reg~46 , sld_hub_inst|irsr_reg~46, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder , u4|u10|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] , u4|u10|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2], DDS_top, 1
instance = comp, \sld_hub_inst|irsr_reg~47 , sld_hub_inst|irsr_reg~47, DDS_top, 1
instance = comp, \sld_hub_inst|irsr_reg[3] , sld_hub_inst|irsr_reg[3], DDS_top, 1
instance = comp, \sld_hub_inst|irsr_reg[2]~29 , sld_hub_inst|irsr_reg[2]~29, DDS_top, 1
instance = comp, \sld_hub_inst|irsr_reg[2]~30 , sld_hub_inst|irsr_reg[2]~30, DDS_top, 1
instance = comp, \sld_hub_inst|shadow_irf_reg~97 , sld_hub_inst|shadow_irf_reg~97, DDS_top, 1
instance = comp, \sld_hub_inst|shadow_irf_reg[1][0]~91 , sld_hub_inst|shadow_irf_reg[1][0]~91, DDS_top, 1
instance = comp, \sld_hub_inst|shadow_irf_reg[1][0]~93 , sld_hub_inst|shadow_irf_reg[1][0]~93, DDS_top, 1
instance = comp, \sld_hub_inst|shadow_irf_reg[1][4] , sld_hub_inst|shadow_irf_reg[1][4], DDS_top, 1
instance = comp, \sld_hub_inst|irf_reg~112 , sld_hub_inst|irf_reg~112, DDS_top, 1
instance = comp, \sld_hub_inst|irf_reg[1][0]~108 , sld_hub_inst|irf_reg[1][0]~108, DDS_top, 1
instance = comp, \sld_hub_inst|irf_reg[1][4] , sld_hub_inst|irf_reg[1][4], DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~2 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~2, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg , u4|u5|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~2 , u4|u10|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~2, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg , u4|u10|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg, DDS_top, 1
instance = comp, \sld_hub_inst|irsr_reg~34 , sld_hub_inst|irsr_reg~34, DDS_top, 1
instance = comp, \sld_hub_inst|irsr_reg[0] , sld_hub_inst|irsr_reg[0], DDS_top, 1
instance = comp, \sld_hub_inst|irf_reg~105 , sld_hub_inst|irf_reg~105, DDS_top, 1
instance = comp, \sld_hub_inst|irf_reg[1][0] , sld_hub_inst|irf_reg[1][0], DDS_top, 1
instance = comp, \sld_hub_inst|irf_reg[1][0]~clkctrl , sld_hub_inst|irf_reg[1][0]~clkctrl, DDS_top, 1
instance = comp, \sld_hub_inst|node_ena~25 , sld_hub_inst|node_ena~25, DDS_top, 1
instance = comp, \sld_hub_inst|node_ena~32 , sld_hub_inst|node_ena~32, DDS_top, 1
instance = comp, \sld_hub_inst|node_ena[1]~reg0 , sld_hub_inst|node_ena[1]~reg0, DDS_top, 1
instance = comp, \sld_hub_inst|shadow_irf_reg~96 , sld_hub_inst|shadow_irf_reg~96, DDS_top, 1
instance = comp, \sld_hub_inst|shadow_irf_reg[1][3] , sld_hub_inst|shadow_irf_reg[1][3], DDS_top, 1
instance = comp, \sld_hub_inst|irf_reg~111 , sld_hub_inst|irf_reg~111, DDS_top, 1
instance = comp, \sld_hub_inst|irf_reg[1][3] , sld_hub_inst|irf_reg[1][3], DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|process_0~8 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|process_0~8, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] , u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9], DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] , u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8], DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] , u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7], DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] , u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6], DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] , u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5], DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] , u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4], DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] , u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3], DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] , u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2], DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] , u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1], DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] , u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0], DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|process_0~5 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|process_0~5, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|process_0~7 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|process_0~7, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] , u4|u5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0], DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] , u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0], DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] , u4|u10|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0], DDS_top, 1
instance = comp, \sld_hub_inst|irsr_reg~43 , sld_hub_inst|irsr_reg~43, DDS_top, 1
instance = comp, \sld_hub_inst|irsr_reg[1] , sld_hub_inst|irsr_reg[1], DDS_top, 1
instance = comp, \sld_hub_inst|shadow_irf_reg~107 , sld_hub_inst|shadow_irf_reg~107, DDS_top, 1
instance = comp, \sld_hub_inst|shadow_irf_reg[3][0]~106 , sld_hub_inst|shadow_irf_reg[3][0]~106, DDS_top, 1
instance = comp, \sld_hub_inst|shadow_irf_reg[3][1] , sld_hub_inst|shadow_irf_reg[3][1], DDS_top, 1
instance = comp, \sld_hub_inst|irf_reg~121 , sld_hub_inst|irf_reg~121, DDS_top, 1
instance = comp, \sld_hub_inst|irf_reg[3][1] , sld_hub_inst|irf_reg[3][1], DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|process_0~4 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|process_0~4, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~12 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~12, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~14 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~14, DDS_top, 1
instance = comp, \sld_hub_inst|shadow_irf_reg~109 , sld_hub_inst|shadow_irf_reg~109, DDS_top, 1
instance = comp, \sld_hub_inst|shadow_irf_reg[3][3] , sld_hub_inst|shadow_irf_reg[3][3], DDS_top, 1
instance = comp, \sld_hub_inst|irf_reg~123 , sld_hub_inst|irf_reg~123, DDS_top, 1
instance = comp, \sld_hub_inst|irf_reg[3][3] , sld_hub_inst|irf_reg[3][3], DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] , u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0], DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|Equal1~0, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] , u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1], DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~18 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~18, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] , u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3], DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr , u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~30 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~30, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~32 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~32, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~34 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~34, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~36 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~36, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~38 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~38, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~40 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~40, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~42 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~42, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~44 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~44, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~46 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~46, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~48 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~48, DDS_top, 1
instance = comp, \sld_hub_inst|shadow_irf_reg~105 , sld_hub_inst|shadow_irf_reg~105, DDS_top, 1
instance = comp, \sld_hub_inst|shadow_irf_reg[3][0] , sld_hub_inst|shadow_irf_reg[3][0], DDS_top, 1
instance = comp, \sld_hub_inst|irf_reg~119 , sld_hub_inst|irf_reg~119, DDS_top, 1
instance = comp, \sld_hub_inst|irf_reg[3][0] , sld_hub_inst|irf_reg[3][0], DDS_top, 1
instance = comp, \sld_hub_inst|irf_reg[3][0]~clkctrl , sld_hub_inst|irf_reg[3][0]~clkctrl, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|process_0~8 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|process_0~8, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] , u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9], DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] , u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8], DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] , u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7], DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] , u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6], DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] , u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5], DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] , u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4], DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] , u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3], DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] , u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2], DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] , u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1], DDS_top, 1
instance = comp, \sld_hub_inst|shadow_irf_reg~110 , sld_hub_inst|shadow_irf_reg~110, DDS_top, 1
instance = comp, \sld_hub_inst|shadow_irf_reg[3][4] , sld_hub_inst|shadow_irf_reg[3][4], DDS_top, 1
instance = comp, \sld_hub_inst|irf_reg~124 , sld_hub_inst|irf_reg~124, DDS_top, 1
instance = comp, \sld_hub_inst|irf_reg[3][4] , sld_hub_inst|irf_reg[3][4], DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|process_0~5 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|process_0~5, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|process_0~7 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|process_0~7, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] , u4|u15|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1], DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder , u4|u10|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] , u4|u10|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1], DDS_top, 1
instance = comp, \sld_hub_inst|irsr_reg~45 , sld_hub_inst|irsr_reg~45, DDS_top, 1
instance = comp, \sld_hub_inst|irsr_reg[2] , sld_hub_inst|irsr_reg[2], DDS_top, 1
instance = comp, \sld_hub_inst|Equal3~0 , sld_hub_inst|Equal3~0, DDS_top, 1
instance = comp, \sld_hub_inst|hub_info_reg|word_counter[0]~31 , sld_hub_inst|hub_info_reg|word_counter[0]~31, DDS_top, 1
instance = comp, \sld_hub_inst|hub_info_reg|word_counter[1]~33 , sld_hub_inst|hub_info_reg|word_counter[1]~33, DDS_top, 1
instance = comp, \sld_hub_inst|hub_info_reg|word_counter[2]~35 , sld_hub_inst|hub_info_reg|word_counter[2]~35, DDS_top, 1
instance = comp, \sld_hub_inst|hub_info_reg|clear_signal , sld_hub_inst|hub_info_reg|clear_signal, DDS_top, 1
instance = comp, \sld_hub_inst|Equal0~2 , sld_hub_inst|Equal0~2, DDS_top, 1
instance = comp, \sld_hub_inst|virtual_dr_scan_reg , sld_hub_inst|virtual_dr_scan_reg, DDS_top, 1
instance = comp, \sld_hub_inst|hub_info_reg|word_counter[2]~38 , sld_hub_inst|hub_info_reg|word_counter[2]~38, DDS_top, 1
instance = comp, \sld_hub_inst|hub_info_reg|word_counter[0] , sld_hub_inst|hub_info_reg|word_counter[0], DDS_top, 1
instance = comp, \sld_hub_inst|hub_info_reg|WORD_SR~24 , sld_hub_inst|hub_info_reg|WORD_SR~24, DDS_top, 1
instance = comp, \sld_hub_inst|hub_info_reg|word_counter[3]~39 , sld_hub_inst|hub_info_reg|word_counter[3]~39, DDS_top, 1
instance = comp, \sld_hub_inst|hub_info_reg|word_counter[4]~41 , sld_hub_inst|hub_info_reg|word_counter[4]~41, DDS_top, 1
instance = comp, \sld_hub_inst|hub_info_reg|word_counter[4] , sld_hub_inst|hub_info_reg|word_counter[4], DDS_top, 1
instance = comp, \sld_hub_inst|hub_info_reg|word_counter[5]~43 , sld_hub_inst|hub_info_reg|word_counter[5]~43, DDS_top, 1
instance = comp, \sld_hub_inst|hub_info_reg|word_counter[5] , sld_hub_inst|hub_info_reg|word_counter[5], DDS_top, 1
instance = comp, \sld_hub_inst|hub_info_reg|word_counter[2]~30 , sld_hub_inst|hub_info_reg|word_counter[2]~30, DDS_top, 1
instance = comp, \sld_hub_inst|hub_info_reg|word_counter[2]~37 , sld_hub_inst|hub_info_reg|word_counter[2]~37, DDS_top, 1
instance = comp, \sld_hub_inst|hub_info_reg|word_counter[2] , sld_hub_inst|hub_info_reg|word_counter[2], DDS_top, 1
instance = comp, \sld_hub_inst|hub_info_reg|word_counter[3] , sld_hub_inst|hub_info_reg|word_counter[3], DDS_top, 1
instance = comp, \sld_hub_inst|hub_info_reg|WORD_SR~20 , sld_hub_inst|hub_info_reg|WORD_SR~20, DDS_top, 1
instance = comp, \sld_hub_inst|hub_info_reg|word_counter[1] , sld_hub_inst|hub_info_reg|word_counter[1], DDS_top, 1
instance = comp, \sld_hub_inst|hub_info_reg|WORD_SR~28 , sld_hub_inst|hub_info_reg|WORD_SR~28, DDS_top, 1
instance = comp, \sld_hub_inst|hub_info_reg|WORD_SR~29 , sld_hub_inst|hub_info_reg|WORD_SR~29, DDS_top, 1
instance = comp, \sld_hub_inst|hub_info_reg|WORD_SR[1]~31 , sld_hub_inst|hub_info_reg|WORD_SR[1]~31, DDS_top, 1
instance = comp, \sld_hub_inst|hub_info_reg|WORD_SR[3] , sld_hub_inst|hub_info_reg|WORD_SR[3], DDS_top, 1
instance = comp, \sld_hub_inst|hub_info_reg|WORD_SR~25 , sld_hub_inst|hub_info_reg|WORD_SR~25, DDS_top, 1
instance = comp, \sld_hub_inst|hub_info_reg|WORD_SR~26 , sld_hub_inst|hub_info_reg|WORD_SR~26, DDS_top, 1
instance = comp, \sld_hub_inst|hub_info_reg|WORD_SR~27 , sld_hub_inst|hub_info_reg|WORD_SR~27, DDS_top, 1
instance = comp, \sld_hub_inst|hub_info_reg|WORD_SR[2] , sld_hub_inst|hub_info_reg|WORD_SR[2], DDS_top, 1
instance = comp, \sld_hub_inst|hub_info_reg|WORD_SR~23 , sld_hub_inst|hub_info_reg|WORD_SR~23, DDS_top, 1
instance = comp, \sld_hub_inst|hub_info_reg|WORD_SR~32 , sld_hub_inst|hub_info_reg|WORD_SR~32, DDS_top, 1
instance = comp, \sld_hub_inst|hub_info_reg|WORD_SR[1] , sld_hub_inst|hub_info_reg|WORD_SR[1], DDS_top, 1
instance = comp, \sld_hub_inst|hub_info_reg|WORD_SR~21 , sld_hub_inst|hub_info_reg|WORD_SR~21, DDS_top, 1
instance = comp, \sld_hub_inst|hub_info_reg|WORD_SR~30 , sld_hub_inst|hub_info_reg|WORD_SR~30, DDS_top, 1
instance = comp, \sld_hub_inst|hub_info_reg|WORD_SR[0] , sld_hub_inst|hub_info_reg|WORD_SR[0], DDS_top, 1
instance = comp, \sld_hub_inst|tdo~8 , sld_hub_inst|tdo~8, DDS_top, 1
instance = comp, \sld_hub_inst|tdo~11 , sld_hub_inst|tdo~11, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal , u4|u10|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~25 , u4|u10|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~25, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~27 , u4|u10|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~27, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~31 , u4|u10|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~31, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~33 , u4|u10|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~33, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~30 , u4|u10|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~30, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] , u4|u10|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3], DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~35 , u4|u10|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~35, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] , u4|u10|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4], DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] , u4|u10|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0], DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 , u4|u10|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~29 , u4|u10|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~29, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] , u4|u10|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1], DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] , u4|u10|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2], DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~20 , u4|u10|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~20, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~21 , u4|u10|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~21, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~22 , u4|u10|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~22, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~16 , u4|u10|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~16, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] , u4|u10|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2], DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~19 , u4|u10|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~19, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] , u4|u10|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1], DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 , u4|u10|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] , u4|u10|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0], DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 , u4|u10|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out , u4|u10|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out, DDS_top, 1
instance = comp, \sld_hub_inst|shadow_irf_reg~101 , sld_hub_inst|shadow_irf_reg~101, DDS_top, 1
instance = comp, \sld_hub_inst|shadow_irf_reg[2][1] , sld_hub_inst|shadow_irf_reg[2][1], DDS_top, 1
instance = comp, \sld_hub_inst|irf_reg~115 , sld_hub_inst|irf_reg~115, DDS_top, 1
instance = comp, \sld_hub_inst|irf_reg[2][1] , sld_hub_inst|irf_reg[2][1], DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|process_0~2 , u4|u10|altsyncram_component|auto_generated|mgl_prim2|process_0~2, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|enable_write~1 , u4|u10|altsyncram_component|auto_generated|mgl_prim2|enable_write~1, DDS_top, 1
instance = comp, \clk~I , clk, DDS_top, 1
instance = comp, \clk~clkctrl , clk~clkctrl, DDS_top, 1
instance = comp, \altera_internal_jtag~TCKUTAPclkctrl , altera_internal_jtag~TCKUTAPclkctrl, DDS_top, 1
instance = comp, \u4|u12|data_out[1]~32 , u4|u12|data_out[1]~32, DDS_top, 1
instance = comp, \u4|u12|data_out[1]~33 , u4|u12|data_out[1]~33, DDS_top, 1
instance = comp, \u4|u12|data_out[1] , u4|u12|data_out[1], DDS_top, 1
instance = comp, \u4|u12|data_out[2]~35 , u4|u12|data_out[2]~35, DDS_top, 1
instance = comp, \u4|u12|data_out[2] , u4|u12|data_out[2], DDS_top, 1
instance = comp, \u4|u12|data_out[4]~39 , u4|u12|data_out[4]~39, DDS_top, 1
instance = comp, \u4|u12|data_out[4] , u4|u12|data_out[4], DDS_top, 1
instance = comp, \u4|u12|data_out[7]~45 , u4|u12|data_out[7]~45, DDS_top, 1
instance = comp, \u4|u12|data_out[7] , u4|u12|data_out[7], DDS_top, 1
instance = comp, \u4|u12|data_out[9]~49 , u4|u12|data_out[9]~49, DDS_top, 1
instance = comp, \u4|u12|data_out[9] , u4|u12|data_out[9], DDS_top, 1
instance = comp, \u4|u12|data_out[11]~53 , u4|u12|data_out[11]~53, DDS_top, 1
instance = comp, \u4|u12|data_out[11] , u4|u12|data_out[11], DDS_top, 1
instance = comp, \u4|u12|data_out[13]~57 , u4|u12|data_out[13]~57, DDS_top, 1
instance = comp, \u4|u12|data_out[13] , u4|u12|data_out[13], DDS_top, 1
instance = comp, \u4|u12|data_out[14]~59 , u4|u12|data_out[14]~59, DDS_top, 1
instance = comp, \u4|u12|data_out[14] , u4|u12|data_out[14], DDS_top, 1
instance = comp, \u4|u12|data_out[15]~61 , u4|u12|data_out[15]~61, DDS_top, 1
instance = comp, \u4|u12|data_out[15] , u4|u12|data_out[15], DDS_top, 1
instance = comp, \u4|u12|data_out[16]~63 , u4|u12|data_out[16]~63, DDS_top, 1
instance = comp, \u4|u12|data_out[16] , u4|u12|data_out[16], DDS_top, 1
instance = comp, \u4|u12|data_out[17]~65 , u4|u12|data_out[17]~65, DDS_top, 1
instance = comp, \u4|u12|data_out[17] , u4|u12|data_out[17], DDS_top, 1
instance = comp, \u4|u12|data_out[18]~67 , u4|u12|data_out[18]~67, DDS_top, 1
instance = comp, \u4|u12|data_out[18] , u4|u12|data_out[18], DDS_top, 1
instance = comp, \u4|u12|data_out[20]~71 , u4|u12|data_out[20]~71, DDS_top, 1
instance = comp, \u4|u12|data_out[20] , u4|u12|data_out[20], DDS_top, 1
instance = comp, \u4|u12|data_out[22]~75 , u4|u12|data_out[22]~75, DDS_top, 1
instance = comp, \u4|u12|data_out[22] , u4|u12|data_out[22], DDS_top, 1
instance = comp, \u4|u9|data_out[0] , u4|u9|data_out[0], DDS_top, 1
instance = comp, \u4|u12|data_out[23]~77 , u4|u12|data_out[23]~77, DDS_top, 1
instance = comp, \u4|u12|data_out[23] , u4|u12|data_out[23], DDS_top, 1
instance = comp, \u4|u9|data_out[1] , u4|u9|data_out[1], DDS_top, 1
instance = comp, \u4|u12|data_out[24]~79 , u4|u12|data_out[24]~79, DDS_top, 1
instance = comp, \u4|u12|data_out[24] , u4|u12|data_out[24], DDS_top, 1
instance = comp, \u4|u9|data_out[2] , u4|u9|data_out[2], DDS_top, 1
instance = comp, \u4|u12|data_out[25]~81 , u4|u12|data_out[25]~81, DDS_top, 1
instance = comp, \u4|u12|data_out[25] , u4|u12|data_out[25], DDS_top, 1
instance = comp, \u4|u9|data_out[3]~feeder , u4|u9|data_out[3]~feeder, DDS_top, 1
instance = comp, \u4|u9|data_out[3] , u4|u9|data_out[3], DDS_top, 1
instance = comp, \u4|u12|data_out[26]~83 , u4|u12|data_out[26]~83, DDS_top, 1
instance = comp, \u4|u12|data_out[26] , u4|u12|data_out[26], DDS_top, 1
instance = comp, \u4|u9|data_out[4]~feeder , u4|u9|data_out[4]~feeder, DDS_top, 1
instance = comp, \u4|u9|data_out[4] , u4|u9|data_out[4], DDS_top, 1
instance = comp, \u4|u12|data_out[27]~85 , u4|u12|data_out[27]~85, DDS_top, 1
instance = comp, \u4|u12|data_out[27] , u4|u12|data_out[27], DDS_top, 1
instance = comp, \u4|u9|data_out[5]~feeder , u4|u9|data_out[5]~feeder, DDS_top, 1
instance = comp, \u4|u9|data_out[5] , u4|u9|data_out[5], DDS_top, 1
instance = comp, \u4|u12|data_out[28]~87 , u4|u12|data_out[28]~87, DDS_top, 1
instance = comp, \u4|u12|data_out[28] , u4|u12|data_out[28], DDS_top, 1
instance = comp, \u4|u9|data_out[6]~feeder , u4|u9|data_out[6]~feeder, DDS_top, 1
instance = comp, \u4|u9|data_out[6] , u4|u9|data_out[6], DDS_top, 1
instance = comp, \u4|u12|data_out[29]~89 , u4|u12|data_out[29]~89, DDS_top, 1
instance = comp, \u4|u12|data_out[29] , u4|u12|data_out[29], DDS_top, 1
instance = comp, \u4|u9|data_out[7]~feeder , u4|u9|data_out[7]~feeder, DDS_top, 1
instance = comp, \u4|u9|data_out[7] , u4|u9|data_out[7], DDS_top, 1
instance = comp, \u4|u12|data_out[30]~91 , u4|u12|data_out[30]~91, DDS_top, 1
instance = comp, \u4|u12|data_out[30] , u4|u12|data_out[30], DDS_top, 1
instance = comp, \u4|u9|data_out[8]~feeder , u4|u9|data_out[8]~feeder, DDS_top, 1
instance = comp, \u4|u9|data_out[8] , u4|u9|data_out[8], DDS_top, 1
instance = comp, \u4|u12|data_out[31]~93 , u4|u12|data_out[31]~93, DDS_top, 1
instance = comp, \u4|u12|data_out[31] , u4|u12|data_out[31], DDS_top, 1
instance = comp, \u4|u9|data_out[9]~feeder , u4|u9|data_out[9]~feeder, DDS_top, 1
instance = comp, \u4|u9|data_out[9] , u4|u9|data_out[9], DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 , u4|u10|altsyncram_component|auto_generated|altsyncram1|ram_block3a0, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 , u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 , u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|process_0~4 , u4|u10|altsyncram_component|auto_generated|mgl_prim2|process_0~4, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~32 , u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~32, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] , u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9], DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 , u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] , u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8], DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 , u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] , u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7], DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 , u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] , u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6], DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 , u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] , u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5], DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 , u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] , u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4], DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 , u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] , u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3], DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 , u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] , u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2], DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 , u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] , u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1], DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 , u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] , u4|u10|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0], DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|tdo~2 , u4|u10|altsyncram_component|auto_generated|mgl_prim2|tdo~2, DDS_top, 1
instance = comp, \u4|u10|altsyncram_component|auto_generated|mgl_prim2|tdo~3 , u4|u10|altsyncram_component|auto_generated|mgl_prim2|tdo~3, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~25 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~25, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~27 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~27, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~29 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~29, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~31 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~31, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal , u4|u15|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~37 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~37, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] , u4|u15|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3], DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] , u4|u15|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0], DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~20 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~20, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~33 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~33, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] , u4|u15|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4], DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~36 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~36, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] , u4|u15|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1], DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] , u4|u15|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2], DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~23 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~23, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~24 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~24, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~26 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~26, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~27 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~27, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~28 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~28, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~16 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~16, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] , u4|u15|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3], DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~25 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~25, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] , u4|u15|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2], DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~19 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~19, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] , u4|u15|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1], DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] , u4|u15|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0], DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out , u4|u15|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|process_0~2 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|process_0~2, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|enable_write~1 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|enable_write~1, DDS_top, 1
instance = comp, \u4|u14|data_out[9]~0 , u4|u14|data_out[9]~0, DDS_top, 1
instance = comp, \u4|u14|data_out[9] , u4|u14|data_out[9], DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] , u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0], DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 , u4|u15|altsyncram_component|auto_generated|altsyncram1|ram_block3a0, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 , u4|u15|altsyncram_component|auto_generated|altsyncram1|ram_block3a4, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~32 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~32, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] , u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7], DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] , u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6], DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] , u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5], DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] , u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4], DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] , u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3], DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] , u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2], DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] , u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1], DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] , u4|u15|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0], DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|tdo~2 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|tdo~2, DDS_top, 1
instance = comp, \u4|u15|altsyncram_component|auto_generated|mgl_prim2|tdo~3 , u4|u15|altsyncram_component|auto_generated|mgl_prim2|tdo~3, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~25 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~25, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~29 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~29, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~30 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~30, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~31 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~31, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] , u4|u5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0], DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~27 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~27, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] , u4|u5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1], DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~34 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~34, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] , u4|u5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3], DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~36 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~36, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] , u4|u5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4], DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal , u4|u5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~19 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~19, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~15 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~15, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] , u4|u5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1], DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] , u4|u5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0], DDS_top, 1
instance = comp, \sld_hub_inst|irf_reg~110 , sld_hub_inst|irf_reg~110, DDS_top, 1
instance = comp, \sld_hub_inst|irf_reg[1][2] , sld_hub_inst|irf_reg[1][2], DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out , u4|u5|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|enable_write~1 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|enable_write~1, DDS_top, 1
instance = comp, \u4|u2|data_out[4]~29 , u4|u2|data_out[4]~29, DDS_top, 1
instance = comp, \u4|u2|data_out[4]~31 , u4|u2|data_out[4]~31, DDS_top, 1
instance = comp, \u4|u2|data_out[4]~33 , u4|u2|data_out[4]~33, DDS_top, 1
instance = comp, \u4|u2|data_out[4]~34 , u4|u2|data_out[4]~34, DDS_top, 1
instance = comp, \u4|u2|data_out[4] , u4|u2|data_out[4], DDS_top, 1
instance = comp, \u4|u2|data_out[7]~40 , u4|u2|data_out[7]~40, DDS_top, 1
instance = comp, \u4|u2|data_out[7] , u4|u2|data_out[7], DDS_top, 1
instance = comp, \u4|u2|data_out[9]~44 , u4|u2|data_out[9]~44, DDS_top, 1
instance = comp, \u4|u2|data_out[9] , u4|u2|data_out[9], DDS_top, 1
instance = comp, \u4|u2|data_out[11]~48 , u4|u2|data_out[11]~48, DDS_top, 1
instance = comp, \u4|u2|data_out[11] , u4|u2|data_out[11], DDS_top, 1
instance = comp, \u4|u2|data_out[13]~52 , u4|u2|data_out[13]~52, DDS_top, 1
instance = comp, \u4|u2|data_out[13] , u4|u2|data_out[13], DDS_top, 1
instance = comp, \u4|u2|data_out[14]~54 , u4|u2|data_out[14]~54, DDS_top, 1
instance = comp, \u4|u2|data_out[14] , u4|u2|data_out[14], DDS_top, 1
instance = comp, \u4|u2|data_out[15]~56 , u4|u2|data_out[15]~56, DDS_top, 1
instance = comp, \u4|u2|data_out[15] , u4|u2|data_out[15], DDS_top, 1
instance = comp, \u4|u2|data_out[16]~58 , u4|u2|data_out[16]~58, DDS_top, 1
instance = comp, \u4|u2|data_out[16] , u4|u2|data_out[16], DDS_top, 1
instance = comp, \u4|u2|data_out[17]~60 , u4|u2|data_out[17]~60, DDS_top, 1
instance = comp, \u4|u2|data_out[17] , u4|u2|data_out[17], DDS_top, 1
instance = comp, \u4|u2|data_out[18]~62 , u4|u2|data_out[18]~62, DDS_top, 1
instance = comp, \u4|u2|data_out[18] , u4|u2|data_out[18], DDS_top, 1
instance = comp, \u4|u2|data_out[20]~66 , u4|u2|data_out[20]~66, DDS_top, 1
instance = comp, \u4|u2|data_out[20] , u4|u2|data_out[20], DDS_top, 1
instance = comp, \u4|u2|data_out[22]~70 , u4|u2|data_out[22]~70, DDS_top, 1
instance = comp, \u4|u2|data_out[22] , u4|u2|data_out[22], DDS_top, 1
instance = comp, \u4|u4|data_out[0] , u4|u4|data_out[0], DDS_top, 1
instance = comp, \u4|u2|data_out[23]~72 , u4|u2|data_out[23]~72, DDS_top, 1
instance = comp, \u4|u2|data_out[23] , u4|u2|data_out[23], DDS_top, 1
instance = comp, \u4|u4|data_out[1] , u4|u4|data_out[1], DDS_top, 1
instance = comp, \u4|u2|data_out[24]~74 , u4|u2|data_out[24]~74, DDS_top, 1
instance = comp, \u4|u2|data_out[24] , u4|u2|data_out[24], DDS_top, 1
instance = comp, \u4|u4|data_out[2] , u4|u4|data_out[2], DDS_top, 1
instance = comp, \u4|u2|data_out[25]~76 , u4|u2|data_out[25]~76, DDS_top, 1
instance = comp, \u4|u2|data_out[25] , u4|u2|data_out[25], DDS_top, 1
instance = comp, \u4|u4|data_out[3]~feeder , u4|u4|data_out[3]~feeder, DDS_top, 1
instance = comp, \u4|u4|data_out[3] , u4|u4|data_out[3], DDS_top, 1
instance = comp, \u4|u2|data_out[26]~78 , u4|u2|data_out[26]~78, DDS_top, 1
instance = comp, \u4|u2|data_out[26] , u4|u2|data_out[26], DDS_top, 1
instance = comp, \u4|u4|data_out[4]~feeder , u4|u4|data_out[4]~feeder, DDS_top, 1
instance = comp, \u4|u4|data_out[4] , u4|u4|data_out[4], DDS_top, 1
instance = comp, \u4|u2|data_out[27]~80 , u4|u2|data_out[27]~80, DDS_top, 1
instance = comp, \u4|u2|data_out[27] , u4|u2|data_out[27], DDS_top, 1
instance = comp, \u4|u4|data_out[5]~feeder , u4|u4|data_out[5]~feeder, DDS_top, 1
instance = comp, \u4|u4|data_out[5] , u4|u4|data_out[5], DDS_top, 1
instance = comp, \u4|u2|data_out[28]~82 , u4|u2|data_out[28]~82, DDS_top, 1
instance = comp, \u4|u2|data_out[28] , u4|u2|data_out[28], DDS_top, 1
instance = comp, \u4|u4|data_out[6]~feeder , u4|u4|data_out[6]~feeder, DDS_top, 1
instance = comp, \u4|u4|data_out[6] , u4|u4|data_out[6], DDS_top, 1
instance = comp, \u4|u2|data_out[29]~84 , u4|u2|data_out[29]~84, DDS_top, 1
instance = comp, \u4|u2|data_out[29] , u4|u2|data_out[29], DDS_top, 1
instance = comp, \u4|u4|data_out[7] , u4|u4|data_out[7], DDS_top, 1
instance = comp, \u4|u2|data_out[30]~86 , u4|u2|data_out[30]~86, DDS_top, 1
instance = comp, \u4|u2|data_out[30] , u4|u2|data_out[30], DDS_top, 1
instance = comp, \u4|u4|data_out[8]~feeder , u4|u4|data_out[8]~feeder, DDS_top, 1
instance = comp, \u4|u4|data_out[8] , u4|u4|data_out[8], DDS_top, 1
instance = comp, \u4|u2|data_out[31]~88 , u4|u2|data_out[31]~88, DDS_top, 1
instance = comp, \u4|u2|data_out[31] , u4|u2|data_out[31], DDS_top, 1
instance = comp, \u4|u4|data_out[9]~feeder , u4|u4|data_out[9]~feeder, DDS_top, 1
instance = comp, \u4|u4|data_out[9] , u4|u4|data_out[9], DDS_top, 1
instance = comp, \sld_hub_inst|shadow_irf_reg~94 , sld_hub_inst|shadow_irf_reg~94, DDS_top, 1
instance = comp, \sld_hub_inst|shadow_irf_reg[1][1] , sld_hub_inst|shadow_irf_reg[1][1], DDS_top, 1
instance = comp, \sld_hub_inst|irf_reg~109 , sld_hub_inst|irf_reg~109, DDS_top, 1
instance = comp, \sld_hub_inst|irf_reg[1][1] , sld_hub_inst|irf_reg[1][1], DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|process_0~2 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|process_0~2, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 , u4|u5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|process_0~4 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|process_0~4, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~32 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~32, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] , u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9], DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] , u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8], DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] , u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7], DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] , u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6], DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] , u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5], DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] , u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4], DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] , u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3], DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] , u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2], DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] , u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1], DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] , u4|u5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0], DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|tdo~2 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|tdo~2, DDS_top, 1
instance = comp, \u4|u5|altsyncram_component|auto_generated|mgl_prim2|tdo~3 , u4|u5|altsyncram_component|auto_generated|mgl_prim2|tdo~3, DDS_top, 1
instance = comp, \sld_hub_inst|tdo~5 , sld_hub_inst|tdo~5, DDS_top, 1
instance = comp, \sld_hub_inst|tdo~6 , sld_hub_inst|tdo~6, DDS_top, 1
instance = comp, \sld_hub_inst|tdo~7 , sld_hub_inst|tdo~7, DDS_top, 1
instance = comp, \sld_hub_inst|tdo~10 , sld_hub_inst|tdo~10, DDS_top, 1
instance = comp, \sld_hub_inst|tdo , sld_hub_inst|tdo, DDS_top, 1
instance = comp, \sld_hub_inst|tdo~_wirecell , sld_hub_inst|tdo~_wirecell, DDS_top, 1
instance = comp, \sld_hub_inst|clr_reg~_wirecell , sld_hub_inst|clr_reg~_wirecell, DDS_top, 1
instance = comp, \sld_hub_inst|shadow_jsm|state[0]~_wirecell , sld_hub_inst|shadow_jsm|state[0]~_wirecell, DDS_top, 1
instance = comp, \sclk~I , sclk, DDS_top, 1
instance = comp, \din~I , din, DDS_top, 1
instance = comp, \cs~I , cs, DDS_top, 1
instance = comp, \m_ser_out~I , m_ser_out, DDS_top, 1
instance = comp, \dpsk_code_out~I , dpsk_code_out, DDS_top, 1
instance = comp, \set_dpsk~I , set_dpsk, DDS_top, 1
instance = comp, \set_psk~I , set_psk, DDS_top, 1
instance = comp, \set_fsk~I , set_fsk, DDS_top, 1
instance = comp, \set_ask~I , set_ask, DDS_top, 1
instance = comp, \altera_reserved_tdo~I , altera_reserved_tdo, DDS_top, 1
