#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7fb30af0e070 .scope module, "top_module_tb" "top_module_tb" 2 3;
 .timescale -9 -11;
P_0x7fb30af07e50 .param/l "period" 1 2 6, +C4<00000000000000000000000000010100>;
v0x7fb30af20670_0 .var "a", 31 0;
v0x7fb30af20720_0 .var "b", 31 0;
v0x7fb30af207d0_0 .var/i "mismatch_count", 31 0;
v0x7fb30af20880_0 .net "sum", 31 0, L_0x7fb30af22ca0;  1 drivers
S_0x7fb30af0e1e0 .scope module, "UUT" "top_module" 2 16, 3 24 0, S_0x7fb30af0e070;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
L_0x7fb30af22d40 .functor BUFZ 16, L_0x7fb30af20a00, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fb30b963200 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb30af1fcd0_0 .net/2s *"_ivl_12", 31 0, L_0x7fb30b963200;  1 drivers
L_0x7fb30b963320 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fb30af1fd90_0 .net/2s *"_ivl_20", 31 0, L_0x7fb30b963320;  1 drivers
v0x7fb30af1fe30_0 .net *"_ivl_30", 15 0, L_0x7fb30af22d40;  1 drivers
L_0x7fb30b9630e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb30af1fee0_0 .net/2s *"_ivl_4", 31 0, L_0x7fb30b9630e0;  1 drivers
v0x7fb30af1ff90_0 .net "a", 31 0, v0x7fb30af20670_0;  1 drivers
v0x7fb30af20080_0 .net "b", 31 0, v0x7fb30af20720_0;  1 drivers
v0x7fb30af20130_0 .net "cout0", 0 0, L_0x7fb30af20940;  1 drivers
v0x7fb30af20200_0 .net "cout1", 0 0, L_0x7fb30af21490;  1 drivers
v0x7fb30af20290_0 .net "cout2", 0 0, L_0x7fb30af21f00;  1 drivers
v0x7fb30af203a0_0 .net "sum", 31 0, L_0x7fb30af22ca0;  alias, 1 drivers
v0x7fb30af20430_0 .net "sum0", 15 0, L_0x7fb30af20a00;  1 drivers
v0x7fb30af204c0_0 .net "sum_upper_0", 15 0, L_0x7fb30af21570;  1 drivers
v0x7fb30af20590_0 .net "sum_upper_1", 15 0, L_0x7fb30af21fe0;  1 drivers
L_0x7fb30af21170 .part v0x7fb30af20670_0, 0, 16;
L_0x7fb30af21290 .part v0x7fb30af20720_0, 0, 16;
L_0x7fb30af213b0 .part L_0x7fb30b9630e0, 0, 1;
L_0x7fb30af21c20 .part v0x7fb30af20670_0, 16, 16;
L_0x7fb30af21d00 .part v0x7fb30af20720_0, 16, 16;
L_0x7fb30af21de0 .part L_0x7fb30b963200, 0, 1;
L_0x7fb30af22690 .part v0x7fb30af20670_0, 16, 16;
L_0x7fb30af227f0 .part v0x7fb30af20720_0, 16, 16;
L_0x7fb30af22950 .part L_0x7fb30b963320, 0, 1;
L_0x7fb30af22ca0 .concat8 [ 16 16 0 0], L_0x7fb30af22d40, L_0x7fb30af22a80;
S_0x7fb30af0e350 .scope module, "adder0" "add16" 3 35, 3 1 0, S_0x7fb30af0e1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fb30b963050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb30af09f10_0 .net *"_ivl_10", 0 0, L_0x7fb30b963050;  1 drivers
v0x7fb30af1d650_0 .net *"_ivl_11", 16 0, L_0x7fb30af20da0;  1 drivers
v0x7fb30af1d700_0 .net *"_ivl_13", 16 0, L_0x7fb30af20f10;  1 drivers
L_0x7fb30b963098 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb30af1d7c0_0 .net *"_ivl_16", 15 0, L_0x7fb30b963098;  1 drivers
v0x7fb30af1d870_0 .net *"_ivl_17", 16 0, L_0x7fb30af20ff0;  1 drivers
v0x7fb30af1d960_0 .net *"_ivl_3", 16 0, L_0x7fb30af20b20;  1 drivers
L_0x7fb30b963008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb30af1da10_0 .net *"_ivl_6", 0 0, L_0x7fb30b963008;  1 drivers
v0x7fb30af1dac0_0 .net *"_ivl_7", 16 0, L_0x7fb30af20c60;  1 drivers
v0x7fb30af1db70_0 .net "a", 15 0, L_0x7fb30af21170;  1 drivers
v0x7fb30af1dc80_0 .net "b", 15 0, L_0x7fb30af21290;  1 drivers
v0x7fb30af1dd30_0 .net "cin", 0 0, L_0x7fb30af213b0;  1 drivers
v0x7fb30af1ddd0_0 .net "cout", 0 0, L_0x7fb30af20940;  alias, 1 drivers
v0x7fb30af1de70_0 .net "sum", 15 0, L_0x7fb30af20a00;  alias, 1 drivers
L_0x7fb30af20940 .part L_0x7fb30af20ff0, 16, 1;
L_0x7fb30af20a00 .part L_0x7fb30af20ff0, 0, 16;
L_0x7fb30af20b20 .concat [ 16 1 0 0], L_0x7fb30af21170, L_0x7fb30b963008;
L_0x7fb30af20c60 .concat [ 16 1 0 0], L_0x7fb30af21290, L_0x7fb30b963050;
L_0x7fb30af20da0 .arith/sum 17, L_0x7fb30af20b20, L_0x7fb30af20c60;
L_0x7fb30af20f10 .concat [ 1 16 0 0], L_0x7fb30af213b0, L_0x7fb30b963098;
L_0x7fb30af20ff0 .arith/sum 17, L_0x7fb30af20da0, L_0x7fb30af20f10;
S_0x7fb30af1dfa0 .scope module, "adder1" "add16" 3 44, 3 1 0, S_0x7fb30af0e1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fb30b963170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb30af1e1e0_0 .net *"_ivl_10", 0 0, L_0x7fb30b963170;  1 drivers
v0x7fb30af1e270_0 .net *"_ivl_11", 16 0, L_0x7fb30af21850;  1 drivers
v0x7fb30af1e310_0 .net *"_ivl_13", 16 0, L_0x7fb30af219c0;  1 drivers
L_0x7fb30b9631b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb30af1e3d0_0 .net *"_ivl_16", 15 0, L_0x7fb30b9631b8;  1 drivers
v0x7fb30af1e480_0 .net *"_ivl_17", 16 0, L_0x7fb30af21aa0;  1 drivers
v0x7fb30af1e570_0 .net *"_ivl_3", 16 0, L_0x7fb30af21650;  1 drivers
L_0x7fb30b963128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb30af1e620_0 .net *"_ivl_6", 0 0, L_0x7fb30b963128;  1 drivers
v0x7fb30af1e6d0_0 .net *"_ivl_7", 16 0, L_0x7fb30af21770;  1 drivers
v0x7fb30af1e780_0 .net "a", 15 0, L_0x7fb30af21c20;  1 drivers
v0x7fb30af1e890_0 .net "b", 15 0, L_0x7fb30af21d00;  1 drivers
v0x7fb30af1e940_0 .net "cin", 0 0, L_0x7fb30af21de0;  1 drivers
v0x7fb30af1e9e0_0 .net "cout", 0 0, L_0x7fb30af21490;  alias, 1 drivers
v0x7fb30af1ea80_0 .net "sum", 15 0, L_0x7fb30af21570;  alias, 1 drivers
L_0x7fb30af21490 .part L_0x7fb30af21aa0, 16, 1;
L_0x7fb30af21570 .part L_0x7fb30af21aa0, 0, 16;
L_0x7fb30af21650 .concat [ 16 1 0 0], L_0x7fb30af21c20, L_0x7fb30b963128;
L_0x7fb30af21770 .concat [ 16 1 0 0], L_0x7fb30af21d00, L_0x7fb30b963170;
L_0x7fb30af21850 .arith/sum 17, L_0x7fb30af21650, L_0x7fb30af21770;
L_0x7fb30af219c0 .concat [ 1 16 0 0], L_0x7fb30af21de0, L_0x7fb30b9631b8;
L_0x7fb30af21aa0 .arith/sum 17, L_0x7fb30af21850, L_0x7fb30af219c0;
S_0x7fb30af1ebb0 .scope module, "adder2" "add16" 3 53, 3 1 0, S_0x7fb30af0e1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fb30b963290 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb30af1edf0_0 .net *"_ivl_10", 0 0, L_0x7fb30b963290;  1 drivers
v0x7fb30af1ee80_0 .net *"_ivl_11", 16 0, L_0x7fb30af222c0;  1 drivers
v0x7fb30af1ef30_0 .net *"_ivl_13", 16 0, L_0x7fb30af22430;  1 drivers
L_0x7fb30b9632d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb30af1eff0_0 .net *"_ivl_16", 15 0, L_0x7fb30b9632d8;  1 drivers
v0x7fb30af1f0a0_0 .net *"_ivl_17", 16 0, L_0x7fb30af22510;  1 drivers
v0x7fb30af1f190_0 .net *"_ivl_3", 16 0, L_0x7fb30af220c0;  1 drivers
L_0x7fb30b963248 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb30af1f240_0 .net *"_ivl_6", 0 0, L_0x7fb30b963248;  1 drivers
v0x7fb30af1f2f0_0 .net *"_ivl_7", 16 0, L_0x7fb30af22220;  1 drivers
v0x7fb30af1f3a0_0 .net "a", 15 0, L_0x7fb30af22690;  1 drivers
v0x7fb30af1f4b0_0 .net "b", 15 0, L_0x7fb30af227f0;  1 drivers
v0x7fb30af1f560_0 .net "cin", 0 0, L_0x7fb30af22950;  1 drivers
v0x7fb30af1f600_0 .net "cout", 0 0, L_0x7fb30af21f00;  alias, 1 drivers
v0x7fb30af1f6a0_0 .net "sum", 15 0, L_0x7fb30af21fe0;  alias, 1 drivers
L_0x7fb30af21f00 .part L_0x7fb30af22510, 16, 1;
L_0x7fb30af21fe0 .part L_0x7fb30af22510, 0, 16;
L_0x7fb30af220c0 .concat [ 16 1 0 0], L_0x7fb30af22690, L_0x7fb30b963248;
L_0x7fb30af22220 .concat [ 16 1 0 0], L_0x7fb30af227f0, L_0x7fb30b963290;
L_0x7fb30af222c0 .arith/sum 17, L_0x7fb30af220c0, L_0x7fb30af22220;
L_0x7fb30af22430 .concat [ 1 16 0 0], L_0x7fb30af22950, L_0x7fb30b9632d8;
L_0x7fb30af22510 .arith/sum 17, L_0x7fb30af222c0, L_0x7fb30af22430;
S_0x7fb30af1f7d0 .scope module, "mux" "mux2to1" 3 62, 3 13 0, S_0x7fb30af0e1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in0";
    .port_info 1 /INPUT 16 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 16 "out";
v0x7fb30af1f9f0_0 .net "in0", 15 0, L_0x7fb30af21570;  alias, 1 drivers
v0x7fb30af1faa0_0 .net "in1", 15 0, L_0x7fb30af21fe0;  alias, 1 drivers
v0x7fb30af1fb30_0 .net "out", 15 0, L_0x7fb30af22a80;  1 drivers
v0x7fb30af1fbe0_0 .net "sel", 0 0, L_0x7fb30af20940;  alias, 1 drivers
L_0x7fb30af22a80 .functor MUXZ 16, L_0x7fb30af21570, L_0x7fb30af21fe0, L_0x7fb30af20940, C4<>;
    .scope S_0x7fb30af0e070;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb30af207d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb30af20670_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb30af20720_0, 0, 32;
    %delay 2000, 0;
    %load/vec4 v0x7fb30af20880_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 25 "$display", "Mismatch at index 0: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000000000000000000000, 32'b00000000000000000000000000000000, v0x7fb30af20880_0, 32'b00000000000000000000000000000000 {0 0 0};
    %load/vec4 v0x7fb30af207d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb30af207d0_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 30 "$display", "Test 0 passed!" {0 0 0};
T_0.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb30af20670_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fb30af20720_0, 0, 32;
    %delay 2000, 0;
    %load/vec4 v0x7fb30af20880_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call 2 37 "$display", "Mismatch at index 1: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000000000000000000000, 32'b00000000000000000000000000000001, v0x7fb30af20880_0, 32'b00000000000000000000000000000001 {0 0 0};
    %load/vec4 v0x7fb30af207d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb30af207d0_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %vpi_call 2 42 "$display", "Test 1 passed!" {0 0 0};
T_0.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb30af20670_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7fb30af20720_0, 0, 32;
    %delay 2000, 0;
    %load/vec4 v0x7fb30af20880_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %vpi_call 2 49 "$display", "Mismatch at index 2: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000000000000000000000, 32'b00000000000000000000000000000010, v0x7fb30af20880_0, 32'b00000000000000000000000000000010 {0 0 0};
    %load/vec4 v0x7fb30af207d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb30af207d0_0, 0, 32;
    %jmp T_0.5;
T_0.4 ;
    %vpi_call 2 54 "$display", "Test 2 passed!" {0 0 0};
T_0.5 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fb30af20670_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7fb30af20720_0, 0, 32;
    %delay 2000, 0;
    %load/vec4 v0x7fb30af20880_0;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %vpi_call 2 61 "$display", "Mismatch at index 3: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000000000000000000001, 32'b00000000000000000000000000000010, v0x7fb30af20880_0, 32'b00000000000000000000000000000011 {0 0 0};
    %load/vec4 v0x7fb30af207d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb30af207d0_0, 0, 32;
    %jmp T_0.7;
T_0.6 ;
    %vpi_call 2 66 "$display", "Test 3 passed!" {0 0 0};
T_0.7 ;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0x7fb30af20670_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb30af20720_0, 0, 32;
    %delay 2000, 0;
    %load/vec4 v0x7fb30af20880_0;
    %pushi/vec4 65535, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %vpi_call 2 73 "$display", "Mismatch at index 4: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000001111111111111111, 32'b00000000000000000000000000000000, v0x7fb30af20880_0, 32'b00000000000000001111111111111111 {0 0 0};
    %load/vec4 v0x7fb30af207d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb30af207d0_0, 0, 32;
    %jmp T_0.9;
T_0.8 ;
    %vpi_call 2 78 "$display", "Test 4 passed!" {0 0 0};
T_0.9 ;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0x7fb30af20670_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fb30af20720_0, 0, 32;
    %delay 2000, 0;
    %load/vec4 v0x7fb30af20880_0;
    %pushi/vec4 65536, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %vpi_call 2 85 "$display", "Mismatch at index 5: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000001111111111111111, 32'b00000000000000000000000000000001, v0x7fb30af20880_0, 32'b00000000000000010000000000000000 {0 0 0};
    %load/vec4 v0x7fb30af207d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb30af207d0_0, 0, 32;
    %jmp T_0.11;
T_0.10 ;
    %vpi_call 2 90 "$display", "Test 5 passed!" {0 0 0};
T_0.11 ;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0x7fb30af20670_0, 0, 32;
    %pushi/vec4 183489, 0, 32;
    %store/vec4 v0x7fb30af20720_0, 0, 32;
    %delay 2000, 0;
    %load/vec4 v0x7fb30af20880_0;
    %pushi/vec4 249024, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %vpi_call 2 97 "$display", "Mismatch at index 6: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000001111111111111111, 32'b00000000000000101100110011000001, v0x7fb30af20880_0, 32'b00000000000000111100110011000000 {0 0 0};
    %load/vec4 v0x7fb30af207d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb30af207d0_0, 0, 32;
    %jmp T_0.13;
T_0.12 ;
    %vpi_call 2 102 "$display", "Test 6 passed!" {0 0 0};
T_0.13 ;
    %load/vec4 v0x7fb30af207d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.14, 4;
    %vpi_call 2 106 "$display", "All tests passed!" {0 0 0};
    %jmp T_0.15;
T_0.14 ;
    %vpi_call 2 108 "$display", "%0d mismatches out of %0d total tests.", v0x7fb30af207d0_0, 32'sb00000000000000000000000000000111 {0 0 0};
T_0.15 ;
    %vpi_call 2 109 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "hdlbits_testbenches/Module_cseladd_0_tb.v";
    "RoEm/modules/Module_cseladd.v";
