
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.103706                       # Number of seconds simulated
sim_ticks                                103705637358                       # Number of ticks simulated
final_tick                               633343354668                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 289433                       # Simulator instruction rate (inst/s)
host_op_rate                                   372454                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6957925                       # Simulator tick rate (ticks/s)
host_mem_usage                               16933700                       # Number of bytes of host memory used
host_seconds                                 14904.68                       # Real time elapsed on the host
sim_insts                                  4313911042                       # Number of instructions simulated
sim_ops                                    5551301725                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2197248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1640704                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2382976                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1353344                       # Number of bytes read from this memory
system.physmem.bytes_read::total              7580672                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6400                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2197376                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2197376                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        17166                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        12818                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        18617                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        10573                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 59224                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           17167                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                17167                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        12343                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     21187354                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17280                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     15820779                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        16045                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     22978269                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        16045                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     13049860                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                73097974                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        12343                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17280                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        16045                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        16045                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              61713                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          21188588                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               21188588                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          21188588                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        12343                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     21187354                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17280                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     15820779                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        16045                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     22978269                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        16045                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     13049860                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               94286562                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               248694575                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21420806                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17442624                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1921288                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8811546                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8141556                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2236284                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87008                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    193758122                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120561343                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21420806                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10377840                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25479546                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5751134                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7743739                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11856576                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1920575                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    230779933                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.631641                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.001139                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       205300387     88.96%     88.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2726085      1.18%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2140671      0.93%     91.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2312495      1.00%     92.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1951570      0.85%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1107719      0.48%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          758359      0.33%     93.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1930943      0.84%     94.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12551704      5.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    230779933                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.086133                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.484777                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       191427538                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     10113282                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25338170                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       108942                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3791997                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3651887                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6529                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145490160                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51695                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3791997                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       191683383                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        6578096                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2389289                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25192006                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1145150                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145274663                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1509                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        420433                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       566544                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        35146                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    203294531                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    677052083                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    677052083                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34843825                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33804                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17724                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3601141                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13982006                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7849375                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       294641                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1700193                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144760870                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33803                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137444543                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        83361                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20259797                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41386988                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1643                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    230779933                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.595565                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.300185                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    172734566     74.85%     74.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24491228     10.61%     85.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12389936      5.37%     90.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7990780      3.46%     94.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6568823      2.85%     97.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2585127      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3188480      1.38%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       778648      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        52345      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    230779933                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         962147     75.34%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        145899     11.42%     86.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       169080     13.24%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113955090     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2016404      1.47%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13652919      9.93%     94.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7804050      5.68%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137444543                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.552664                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1277126                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009292                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    507029506                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    165055164                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133623131                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138721669                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       153580                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1830406                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           47                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          699                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       139809                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          554                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3791997                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        5849123                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       281236                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144794673                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          304                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13982006                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7849375                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17723                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        217955                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12544                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          699                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1151417                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1067460                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2218877                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134852085                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13519674                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2592458                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21323062                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19246574                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7803388                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.542240                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133625699                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133623131                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79398252                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213711851                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.537298                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371520                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22338045                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1945521                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    226987936                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.539528                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.392702                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    177201058     78.07%     78.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23323659     10.28%     88.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10840373      4.78%     93.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4819947      2.12%     95.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3656966      1.61%     96.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1543320      0.68%     97.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1533335      0.68%     98.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1096581      0.48%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2972697      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    226987936                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2972697                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           368819647                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          293400859                       # The number of ROB writes
system.switch_cpus0.timesIdled                2868167                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               17914642                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.486946                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.486946                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.402100                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.402100                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609732337                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184123656                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138202245                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               248694575                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        18736717                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16631436                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1613067                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9803309                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9574388                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1192858                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        46349                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    201692728                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             106051601                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           18736717                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10767246                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             21451739                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        4932536                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2010434                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12335481                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1607676                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    228465906                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.523240                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.773935                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       207014167     90.61%     90.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          975382      0.43%     91.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1813237      0.79%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1572798      0.69%     92.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3171113      1.39%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3823766      1.67%     95.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          920275      0.40%     95.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          503985      0.22%     96.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         8671183      3.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    228465906                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.075340                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.426433                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       200176837                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3541288                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         21418621                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22491                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3306668                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1841222                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4337                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     119475477                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1323                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3306668                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       200420451                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1675583                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1125798                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         21188316                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       749082                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     119373532                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         78145                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       465095                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    157710968                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    539851503                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    539851503                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    130443765                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        27267121                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        16490                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         8253                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2317806                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     20707938                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      3693543                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        66850                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       832022                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         118924134                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        16491                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        112959947                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        71399                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17900157                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     37570037                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    228465906                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.494428                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.177513                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    180119581     78.84%     78.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20280227      8.88%     87.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10390186      4.55%     92.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      5980455      2.62%     94.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6655744      2.91%     97.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3332061      1.46%     99.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1338112      0.59%     99.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       310290      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        59250      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    228465906                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         209401     48.10%     48.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        159017     36.53%     84.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        66886     15.37%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     88726924     78.55%     78.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       898136      0.80%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         8237      0.01%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     19651520     17.40%     96.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      3675130      3.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     112959947                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.454212                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             435304                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003854                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    454892502                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    136841047                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    110360968                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     113395251                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       201156                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3425537                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          226                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          265                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        98993                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3306668                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1135994                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        58432                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    118940625                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         5070                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     20707938                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      3693543                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         8253                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32939                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          469                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          265                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       726811                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       972577                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1699388                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    111963666                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     19407257                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       996280                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23082343                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17297182                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           3675086                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.450206                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             110390455                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            110360968                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         63133646                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        145946552                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.443761                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.432581                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     88793457                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    100094789                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18848195                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        16476                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1616990                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    225159238                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.444551                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.294682                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    187630328     83.33%     83.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     14242527      6.33%     89.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11098914      4.93%     94.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2195849      0.98%     95.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2779333      1.23%     96.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       941497      0.42%     97.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4017601      1.78%     99.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       889048      0.39%     99.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1364141      0.61%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    225159238                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     88793457                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     100094789                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20876948                       # Number of memory references committed
system.switch_cpus1.commit.loads             17282398                       # Number of loads committed
system.switch_cpus1.commit.membars               8238                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15782729                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         87086065                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1268765                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1364141                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           342738081                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          241192746                       # The number of ROB writes
system.switch_cpus1.timesIdled                5319182                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               20228669                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           88793457                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            100094789                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     88793457                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.800821                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.800821                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.357038                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.357038                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       518373616                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      144039436                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      126275140                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         16476                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               248694575                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        22664530                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18359149                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2076459                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8975124                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8536604                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2544164                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        93638                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    191529657                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             126040228                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           22664530                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11080768                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             27607281                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6380621                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4209652                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         11986383                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2076290                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    227603935                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.680503                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.053591                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       199996654     87.87%     87.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2573382      1.13%     89.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2019081      0.89%     89.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4753282      2.09%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1022947      0.45%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1591975      0.70%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1220900      0.54%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          768994      0.34%     94.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13656720      6.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    227603935                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.091134                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.506807                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       189416457                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6385503                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27496622                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        91501                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4213848                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3909173                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        44096                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     154580872                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        80352                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4213848                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       189937358                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1630041                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3314284                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27036126                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1472274                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     154438695                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        19980                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        283650                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       553344                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents       180802                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    217232691                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    720702512                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    720702512                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    176289328                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        40943309                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        38951                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        21872                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4863392                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15016150                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7466338                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       139274                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1659976                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         153335890                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38934                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        143971816                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       147723                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     25732975                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     53624224                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         4782                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    227603935                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.632554                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.303641                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    165566104     72.74%     72.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     26571011     11.67%     84.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12883070      5.66%     90.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8627308      3.79%     93.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7979981      3.51%     97.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2684195      1.18%     98.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2766977      1.22%     99.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       392332      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       132957      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    227603935                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         413684     58.95%     58.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        144178     20.54%     79.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       143938     20.51%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    120915895     83.99%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2180889      1.51%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17076      0.01%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13452750      9.34%     94.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7405206      5.14%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     143971816                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.578910                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             701800                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.004875                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    516397090                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    179108289                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    140272878                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     144673616                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       361262                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3414192                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1066                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          490                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       210346                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4213848                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1038933                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        98685                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    153374826                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        18913                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15016150                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7466338                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        21858                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         83684                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          490                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1126691                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1179194                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2305885                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    141346880                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12986720                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2624936                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20390596                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20033043                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7403876                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.568355                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             140273889                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            140272878                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         83062170                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        229381890                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.564037                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.362113                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    103276289                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    126833080                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     26542817                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34152                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2079501                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    223390087                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.567765                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.372523                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    170139138     76.16%     76.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25058727     11.22%     87.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10940329      4.90%     92.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      6216503      2.78%     95.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4504092      2.02%     97.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1767564      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1367016      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       985842      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2410876      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    223390087                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    103276289                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     126833080                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18857943                       # Number of memory references committed
system.switch_cpus2.commit.loads             11601951                       # Number of loads committed
system.switch_cpus2.commit.membars              17076                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18223347                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        114281302                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2582098                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2410876                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           374355108                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          310965810                       # The number of ROB writes
system.switch_cpus2.timesIdled                3097000                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               21090640                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          103276289                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            126833080                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    103276289                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.408051                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.408051                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.415274                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.415274                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       636655414                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      195335759                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      142750122                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34152                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               248694575                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        20421594                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     16694577                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1992578                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8476169                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8024690                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2095265                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        90301                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    196811620                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             114655449                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           20421594                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10119955                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             23896184                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5510677                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4706192                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12056544                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1994109                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    228898662                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.614284                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.957861                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       205002478     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1149729      0.50%     90.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1752100      0.77%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2393618      1.05%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2456356      1.07%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2053137      0.90%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1164688      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1717766      0.75%     95.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        11208790      4.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    228898662                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.082115                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.461029                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       194560765                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6975405                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         23832548                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        45507                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3484428                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3371630                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          239                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     140494582                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1322                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3484428                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       195109633                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1348943                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      4240960                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         23338665                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1376024                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     140404772                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1782                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        311449                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       548787                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents         1606                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    195116388                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    653403805                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    653403805                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    168809818                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        26306529                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38958                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        22478                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          3996141                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13339149                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7312734                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       129422                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1591205                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         140211335                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        38946                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        133074000                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        26514                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     15821898                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     37438687                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         5986                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    228898662                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.581366                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.270425                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    172610234     75.41%     75.41% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22955635     10.03%     85.44% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11878977      5.19%     90.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8937540      3.90%     94.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      6942089      3.03%     97.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2788570      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1775480      0.78%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       897391      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       112746      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    228898662                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          23933     10.17%     10.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         86592     36.79%     46.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       124859     53.04%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    111492986     83.78%     83.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2059479      1.55%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16479      0.01%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12246738      9.20%     94.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7258318      5.45%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     133074000                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.535090                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             235384                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001769                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    495308557                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    156072529                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    131069322                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     133309384                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       309312                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2199638                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           38                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          350                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       172730                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           61                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3484428                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        1074640                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       125351                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    140250281                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        64353                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13339149                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7312734                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        22466                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         92411                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          350                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1162482                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1130594                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2293076                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    131258454                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11547673                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1815543                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            18804415                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18561380                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7256742                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.527790                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             131069539                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            131069322                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         75445364                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        202068844                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.527029                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.373365                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     98863103                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    121506862                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     18750977                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32960                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2025410                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    225414234                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.539038                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.388715                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    175734331     77.96%     77.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     24495537     10.87%     88.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9309755      4.13%     92.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4492718      1.99%     94.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3718128      1.65%     96.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2224607      0.99%     97.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1880876      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       833398      0.37%     98.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2724884      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    225414234                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     98863103                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     121506862                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18279512                       # Number of memory references committed
system.switch_cpus3.commit.loads             11139508                       # Number of loads committed
system.switch_cpus3.commit.membars              16480                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17426852                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        109522014                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2479259                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2724884                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           362947189                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          284000326                       # The number of ROB writes
system.switch_cpus3.timesIdled                3065888                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               19795913                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           98863103                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            121506862                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     98863103                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.515545                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.515545                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.397528                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.397528                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       591589336                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      181870133                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      130753885                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32960                       # number of misc regfile writes
system.l2.replacements                          59226                       # number of replacements
system.l2.tagsinuse                      32767.979743                       # Cycle average of tags in use
system.l2.total_refs                          1554409                       # Total number of references to valid blocks.
system.l2.sampled_refs                          91994                       # Sample count of references to valid blocks.
system.l2.avg_refs                          16.896852                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           359.010782                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      5.528047                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   6074.512324                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      5.992086                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   4359.436301                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      6.490376                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   5019.682658                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      7.888022                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   3631.466435                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3909.017324                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3075.380915                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3312.464347                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3001.110127                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.010956                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000169                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.185379                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000183                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.133039                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000198                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.153189                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000241                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.110824                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.119294                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.093853                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.101088                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.091587                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        79691                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        32355                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        57121                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        41383                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  210550                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            67635                       # number of Writeback hits
system.l2.Writeback_hits::total                 67635                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        79691                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        32355                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        57121                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        41383                       # number of demand (read+write) hits
system.l2.demand_hits::total                   210550                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        79691                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        32355                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        57121                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        41383                       # number of overall hits
system.l2.overall_hits::total                  210550                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        17166                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        12818                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        18617                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        10569                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 59220                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   4                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        17166                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        12818                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        18617                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        10573                       # number of demand (read+write) misses
system.l2.demand_misses::total                  59224                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        17166                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        12818                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        18617                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        10573                       # number of overall misses
system.l2.overall_misses::total                 59224                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1486611                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2838135727                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2094834                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2105828952                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1971052                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   3052400304                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      1965983                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   1740324249                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      9744207712                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       646539                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        646539                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1486611                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2838135727                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2094834                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2105828952                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1971052                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   3052400304                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      1965983                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   1740970788                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9744854251                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1486611                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2838135727                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2094834                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2105828952                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1971052                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   3052400304                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      1965983                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   1740970788                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9744854251                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        96857                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        45173                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        75738                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        51952                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              269770                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        67635                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             67635                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 4                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        96857                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        45173                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        75738                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        51956                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               269774                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        96857                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        45173                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        75738                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        51956                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              269774                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.177230                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.283754                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.245808                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.203438                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.219520                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.177230                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.283754                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.245808                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.203499                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.219532                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.177230                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.283754                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.245808                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.203499                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.219532                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 148661.100000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 165334.715542                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst       149631                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 164286.858480                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 151619.384615                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 163957.689424                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 151229.461538                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 164663.094806                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 164542.514556                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 161634.750000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 161634.750000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 148661.100000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 165334.715542                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst       149631                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 164286.858480                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 151619.384615                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 163957.689424                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 151229.461538                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 164661.949116                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 164542.318165                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 148661.100000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 165334.715542                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst       149631                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 164286.858480                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 151619.384615                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 163957.689424                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 151229.461538                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 164661.949116                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 164542.318165                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                17167                       # number of writebacks
system.l2.writebacks::total                     17167                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        17166                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        12818                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        18617                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        10569                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            59220                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              4                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        17166                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        12818                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        18617                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        10573                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             59224                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        17166                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        12818                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        18617                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        10573                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            59224                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       903415                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1838554806                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1279790                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1359008178                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1211870                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1967823789                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1207912                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   1124333932                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   6294323692                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       413828                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       413828                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       903415                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1838554806                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1279790                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1359008178                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1211870                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1967823789                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1207912                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   1124747760                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6294737520                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       903415                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1838554806                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1279790                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1359008178                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1211870                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1967823789                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1207912                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   1124747760                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6294737520                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.177230                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.283754                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.245808                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.203438                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.219520                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.177230                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.283754                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.245808                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.203499                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.219532                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.177230                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.283754                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.245808                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.203499                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.219532                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 90341.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 107104.439357                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 91413.571429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 106023.418474                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 93220.769231                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 105700.370038                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 92916.307692                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 106380.351216                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 106287.127524                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       103457                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total       103457                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 90341.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 107104.439357                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 91413.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 106023.418474                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 93220.769231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 105700.370038                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 92916.307692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 106379.245247                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106286.936377                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 90341.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 107104.439357                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 91413.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 106023.418474                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 93220.769231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 105700.370038                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 92916.307692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 106379.245247                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106286.936377                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.850518                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011864215                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849843.171846                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.850518                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015786                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876363                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11856565                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11856565                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11856565                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11856565                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11856565                       # number of overall hits
system.cpu0.icache.overall_hits::total       11856565                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1769967                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1769967                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1769967                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1769967                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1769967                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1769967                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11856576                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11856576                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11856576                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11856576                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11856576                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11856576                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 160906.090909                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 160906.090909                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 160906.090909                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 160906.090909                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 160906.090909                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 160906.090909                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1569611                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1569611                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1569611                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1569611                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1569611                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1569611                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 156961.100000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 156961.100000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 156961.100000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 156961.100000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 156961.100000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 156961.100000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96857                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191000209                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97113                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1966.783119                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.590026                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.409974                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916367                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083633                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10415166                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10415166                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677237                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677237                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17233                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17233                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18092403                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18092403                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18092403                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18092403                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       398553                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       398553                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           75                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           75                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       398628                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        398628                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       398628                       # number of overall misses
system.cpu0.dcache.overall_misses::total       398628                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  37535833387                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  37535833387                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7520820                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7520820                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  37543354207                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  37543354207                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  37543354207                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  37543354207                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10813719                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10813719                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17233                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17233                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18491031                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18491031                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18491031                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18491031                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.036856                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.036856                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021558                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021558                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021558                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021558                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 94180.280633                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 94180.280633                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 100277.600000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 100277.600000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 94181.427815                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 94181.427815                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 94181.427815                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 94181.427815                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17394                       # number of writebacks
system.cpu0.dcache.writebacks::total            17394                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       301696                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       301696                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           75                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           75                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       301771                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       301771                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       301771                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       301771                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96857                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96857                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96857                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96857                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96857                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96857                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8315468901                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8315468901                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8315468901                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8315468901                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8315468901                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8315468901                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008957                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008957                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005238                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005238                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005238                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005238                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 85853.050384                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 85853.050384                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 85853.050384                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 85853.050384                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 85853.050384                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 85853.050384                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.698046                       # Cycle average of tags in use
system.cpu1.icache.total_refs               926878598                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1713269.127542                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.698046                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.021952                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866503                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12335464                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12335464                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12335464                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12335464                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12335464                       # number of overall hits
system.cpu1.icache.overall_hits::total       12335464                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2673143                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2673143                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2673143                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2673143                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2673143                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2673143                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12335481                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12335481                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12335481                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12335481                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12335481                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12335481                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 157243.705882                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 157243.705882                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 157243.705882                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 157243.705882                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 157243.705882                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 157243.705882                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2211434                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2211434                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2211434                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2211434                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2211434                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2211434                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 157959.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 157959.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 157959.571429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 157959.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 157959.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 157959.571429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 45173                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227627475                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 45429                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               5010.620419                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   209.184658                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    46.815342                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.817128                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.182872                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     17704187                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       17704187                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3578026                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3578026                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         8256                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8256                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         8238                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         8238                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     21282213                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        21282213                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     21282213                       # number of overall hits
system.cpu1.dcache.overall_hits::total       21282213                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       166908                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       166908                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       166908                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        166908                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       166908                       # number of overall misses
system.cpu1.dcache.overall_misses::total       166908                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  17736485196                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  17736485196                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  17736485196                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  17736485196                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  17736485196                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  17736485196                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     17871095                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     17871095                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3578026                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3578026                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         8256                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8256                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         8238                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         8238                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     21449121                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21449121                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     21449121                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21449121                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009340                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009340                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007782                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007782                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007782                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007782                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 106265.039399                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 106265.039399                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 106265.039399                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 106265.039399                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 106265.039399                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 106265.039399                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7910                       # number of writebacks
system.cpu1.dcache.writebacks::total             7910                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       121735                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       121735                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       121735                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       121735                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       121735                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       121735                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        45173                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        45173                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        45173                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        45173                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        45173                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        45173                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4342514524                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4342514524                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4342514524                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4342514524                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4342514524                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4342514524                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002528                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002528                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002106                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002106                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002106                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002106                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 96130.753415                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 96130.753415                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 96130.753415                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 96130.753415                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 96130.753415                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 96130.753415                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               490.997098                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1017156518                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2071601.869654                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.997098                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          478                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020829                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.766026                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11986369                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11986369                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11986369                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11986369                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11986369                       # number of overall hits
system.cpu2.icache.overall_hits::total       11986369                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.cpu2.icache.overall_misses::total           14                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2380471                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2380471                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2380471                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2380471                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2380471                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2380471                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11986383                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11986383                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11986383                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11986383                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11986383                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11986383                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 170033.642857                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 170033.642857                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 170033.642857                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 170033.642857                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 170033.642857                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 170033.642857                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2079352                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2079352                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2079352                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2079352                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2079352                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2079352                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 159950.153846                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 159950.153846                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 159950.153846                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 159950.153846                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 159950.153846                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 159950.153846                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 75738                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180813712                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 75994                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2379.315630                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.228661                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.771339                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.903237                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.096763                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9731371                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9731371                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7221840                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7221840                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        21556                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        21556                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17076                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17076                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16953211                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16953211                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16953211                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16953211                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       181168                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       181168                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       181168                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        181168                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       181168                       # number of overall misses
system.cpu2.dcache.overall_misses::total       181168                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  18910723809                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  18910723809                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  18910723809                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  18910723809                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  18910723809                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  18910723809                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9912539                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9912539                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7221840                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7221840                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        21556                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21556                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17076                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17076                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17134379                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17134379                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17134379                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17134379                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.018277                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018277                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.010573                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010573                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.010573                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010573                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 104382.251882                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 104382.251882                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 104382.251882                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 104382.251882                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 104382.251882                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 104382.251882                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        18972                       # number of writebacks
system.cpu2.dcache.writebacks::total            18972                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       105430                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       105430                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       105430                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       105430                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       105430                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       105430                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        75738                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        75738                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        75738                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        75738                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        75738                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        75738                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   6990256035                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   6990256035                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   6990256035                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   6990256035                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   6990256035                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   6990256035                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007641                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007641                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004420                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004420                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004420                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004420                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 92295.228749                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 92295.228749                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 92295.228749                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 92295.228749                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 92295.228749                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 92295.228749                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               492.997015                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015368792                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2059571.586207                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.997015                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          480                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020829                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.769231                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.790059                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12056525                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12056525                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12056525                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12056525                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12056525                       # number of overall hits
system.cpu3.icache.overall_hits::total       12056525                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.cpu3.icache.overall_misses::total           19                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2826899                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2826899                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2826899                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2826899                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2826899                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2826899                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12056544                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12056544                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12056544                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12056544                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12056544                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12056544                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 148784.157895                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 148784.157895                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 148784.157895                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 148784.157895                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 148784.157895                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 148784.157895                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            6                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            6                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2074652                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2074652                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2074652                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2074652                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2074652                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2074652                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 159588.615385                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 159588.615385                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 159588.615385                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 159588.615385                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 159588.615385                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 159588.615385                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 51956                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172168548                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 52212                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3297.490002                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.217946                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.782054                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911008                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088992                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8473009                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8473009                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7103243                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7103243                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17372                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17372                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16480                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16480                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15576252                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15576252                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15576252                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15576252                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       150109                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       150109                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2809                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2809                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       152918                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        152918                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       152918                       # number of overall misses
system.cpu3.dcache.overall_misses::total       152918                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  16094674187                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  16094674187                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    401734327                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    401734327                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  16496408514                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  16496408514                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  16496408514                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  16496408514                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      8623118                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8623118                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7106052                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7106052                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17372                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17372                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16480                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16480                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     15729170                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     15729170                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     15729170                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     15729170                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.017408                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.017408                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000395                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000395                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009722                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009722                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009722                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009722                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 107219.914775                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 107219.914775                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 143016.848345                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 143016.848345                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 107877.480179                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 107877.480179                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 107877.480179                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 107877.480179                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       628000                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 104666.666667                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        23359                       # number of writebacks
system.cpu3.dcache.writebacks::total            23359                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        98157                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        98157                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2805                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2805                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       100962                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       100962                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       100962                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       100962                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        51952                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        51952                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            4                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        51956                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        51956                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        51956                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        51956                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   4567690059                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   4567690059                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       679739                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       679739                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   4568369798                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   4568369798                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   4568369798                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   4568369798                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006025                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006025                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003303                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003303                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003303                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003303                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 87921.351613                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 87921.351613                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 169934.750000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 169934.750000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 87927.665679                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 87927.665679                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 87927.665679                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 87927.665679                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
