// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module pynq_filters_Filter2D_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_src_data_stream_V_dout,
        p_src_data_stream_V_empty_n,
        p_src_data_stream_V_read,
        p_dst_data_stream_V_din,
        p_dst_data_stream_V_full_n,
        p_dst_data_stream_V_write,
        p_kernel_val_0_V_0_read,
        p_kernel_val_0_V_1_read,
        p_kernel_val_0_V_2_read,
        p_kernel_val_1_V_0_read,
        p_kernel_val_1_V_1_read,
        p_kernel_val_1_V_2_read,
        p_kernel_val_2_V_0_read,
        p_kernel_val_2_V_1_read,
        p_kernel_val_2_V_2_read
);

parameter    ap_ST_st1_fsm_0 = 5'b1;
parameter    ap_ST_st2_fsm_1 = 5'b10;
parameter    ap_ST_st3_fsm_2 = 5'b100;
parameter    ap_ST_pp0_stg0_fsm_3 = 5'b1000;
parameter    ap_ST_st11_fsm_4 = 5'b10000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv9_1E3 = 9'b111100011;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv9_1E0 = 9'b111100000;
parameter    ap_const_lv9_1DF = 9'b111011111;
parameter    ap_const_lv9_2 = 9'b10;
parameter    ap_const_lv10_3FD = 10'b1111111101;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv3_2 = 3'b10;
parameter    ap_const_lv10_3FC = 10'b1111111100;
parameter    ap_const_lv3_3 = 3'b11;
parameter    ap_const_lv10_3FB = 10'b1111111011;
parameter    ap_const_lv3_4 = 3'b100;
parameter    ap_const_lv3_7 = 3'b111;
parameter    ap_const_lv10_284 = 10'b1010000100;
parameter    ap_const_lv10_1 = 10'b1;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv11_7FE = 11'b11111111110;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv11_280 = 11'b1010000000;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_const_lv12_4FF = 12'b10011111111;
parameter    ap_const_lv32_1B = 32'b11011;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    ap_const_lv6_3F = 6'b111111;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv8_FF = 8'b11111111;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] p_src_data_stream_V_dout;
input   p_src_data_stream_V_empty_n;
output   p_src_data_stream_V_read;
output  [7:0] p_dst_data_stream_V_din;
input   p_dst_data_stream_V_full_n;
output   p_dst_data_stream_V_write;
input  [15:0] p_kernel_val_0_V_0_read;
input  [15:0] p_kernel_val_0_V_1_read;
input  [15:0] p_kernel_val_0_V_2_read;
input  [15:0] p_kernel_val_1_V_0_read;
input  [15:0] p_kernel_val_1_V_1_read;
input  [15:0] p_kernel_val_1_V_2_read;
input  [15:0] p_kernel_val_2_V_0_read;
input  [15:0] p_kernel_val_2_V_1_read;
input  [15:0] p_kernel_val_2_V_2_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_V_read;
reg p_dst_data_stream_V_write;

(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_22;
reg    p_src_data_stream_V_blk_n;
reg    ap_reg_ppiten_pp0_it2;
reg    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1;
reg    ap_reg_ppiten_pp0_it3;
reg    ap_reg_ppiten_pp0_it4;
reg    ap_reg_ppiten_pp0_it5;
reg    ap_reg_ppiten_pp0_it6;
reg   [0:0] exitcond_reg_1849;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1849_pp0_iter1;
reg   [0:0] or_cond_i_i_reg_1858;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1;
reg   [0:0] tmp_48_reg_1810;
reg   [0:0] tmp_47_reg_1801;
reg    p_dst_data_stream_V_blk_n;
reg   [0:0] or_cond_i_reg_1881;
reg   [0:0] ap_reg_ppstg_or_cond_i_reg_1881_pp0_iter5;
reg   [9:0] p_098_0_i_reg_434;
wire   [0:0] tmp_45_fu_445_p2;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_116;
wire  signed [23:0] OP2_V_fu_451_p1;
reg  signed [23:0] OP2_V_reg_1747;
wire   [0:0] tmp_s_phi_fu_416_p4;
wire  signed [23:0] OP2_V_0_1_fu_454_p1;
reg  signed [23:0] OP2_V_0_1_reg_1752;
wire  signed [23:0] OP2_V_0_2_fu_457_p1;
reg  signed [23:0] OP2_V_0_2_reg_1757;
wire  signed [23:0] OP2_V_1_fu_460_p1;
reg  signed [23:0] OP2_V_1_reg_1762;
wire  signed [23:0] OP2_V_1_1_fu_463_p1;
reg  signed [23:0] OP2_V_1_1_reg_1767;
wire  signed [23:0] OP2_V_1_2_fu_466_p1;
reg  signed [23:0] OP2_V_1_2_reg_1772;
wire  signed [23:0] OP2_V_2_fu_469_p1;
reg  signed [23:0] OP2_V_2_reg_1777;
wire  signed [23:0] OP2_V_2_1_fu_472_p1;
reg  signed [23:0] OP2_V_2_1_reg_1782;
wire  signed [23:0] OP2_V_2_2_fu_475_p1;
reg  signed [23:0] OP2_V_2_2_reg_1787;
wire   [0:0] exitcond1_fu_482_p2;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_146;
wire   [8:0] i_V_fu_488_p2;
reg   [8:0] i_V_reg_1796;
wire   [0:0] tmp_47_fu_494_p2;
wire   [0:0] tmp_291_not_fu_500_p2;
reg   [0:0] tmp_291_not_reg_1805;
wire   [0:0] tmp_48_fu_506_p2;
wire   [0:0] tmp_49_fu_512_p2;
reg   [0:0] tmp_49_reg_1815;
wire   [0:0] tmp_338_1_fu_518_p2;
reg   [0:0] tmp_338_1_reg_1819;
wire   [0:0] tmp_338_4_fu_524_p2;
reg   [0:0] tmp_338_4_reg_1823;
wire   [0:0] tmp_50_fu_530_p2;
reg   [0:0] tmp_50_reg_1827;
wire   [2:0] row_assign_13_2_t_fu_668_p2;
reg   [2:0] row_assign_13_2_t_reg_1834;
wire   [2:0] row_assign_13_3_t_fu_682_p2;
reg   [2:0] row_assign_13_3_t_reg_1839;
wire   [2:0] row_assign_13_4_t_fu_696_p2;
reg   [2:0] row_assign_13_4_t_reg_1844;
wire   [0:0] exitcond_fu_706_p2;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_3;
reg    ap_sig_176;
reg    ap_sig_182;
reg    ap_sig_186;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1849_pp0_iter2;
wire   [9:0] j_V_fu_712_p2;
wire   [0:0] or_cond_i_i_fu_764_p2;
wire   [12:0] x_fu_842_p3;
reg   [12:0] x_reg_1862;
wire   [2:0] tmp_90_fu_850_p1;
reg   [2:0] tmp_90_reg_1867;
reg   [2:0] ap_reg_ppstg_tmp_90_reg_1867_pp0_iter1;
wire   [0:0] brmerge_fu_854_p2;
reg   [0:0] brmerge_reg_1872;
reg   [0:0] ap_reg_ppstg_brmerge_reg_1872_pp0_iter1;
wire   [0:0] or_cond_i_fu_859_p2;
reg   [0:0] ap_reg_ppstg_or_cond_i_reg_1881_pp0_iter1;
reg   [0:0] ap_reg_ppstg_or_cond_i_reg_1881_pp0_iter2;
reg   [0:0] ap_reg_ppstg_or_cond_i_reg_1881_pp0_iter3;
reg   [0:0] ap_reg_ppstg_or_cond_i_reg_1881_pp0_iter4;
reg   [9:0] k_buf_0_val_5_addr_reg_1885;
reg   [9:0] k_buf_0_val_6_addr_reg_1891;
reg   [9:0] k_buf_0_val_7_addr_reg_1897;
reg   [9:0] k_buf_0_val_8_addr_reg_1903;
reg   [9:0] k_buf_0_val_9_addr_reg_1909;
wire   [7:0] src_kernel_win_0_val_3_0_fu_1119_p3;
reg   [7:0] src_kernel_win_0_val_3_0_reg_1915;
reg   [7:0] src_kernel_win_0_val_2_2_lo_reg_1920;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_reg_1920_pp0_iter3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_reg_1920_pp0_iter4;
reg   [7:0] src_kernel_win_0_val_2_3_lo_reg_1925;
reg   [7:0] src_kernel_win_0_val_4_3_lo_reg_1930;
wire  signed [23:0] p_Val2_s_fu_1532_p2;
reg  signed [23:0] p_Val2_s_reg_1935;
wire  signed [23:0] p_Val2_25_0_2_fu_1491_p2;
reg  signed [23:0] p_Val2_25_0_2_reg_1940;
wire  signed [23:0] p_Val2_25_2_fu_1504_p2;
reg  signed [23:0] p_Val2_25_2_reg_1945;
reg   [7:0] src_kernel_win_0_val_3_3_lo_reg_1950;
wire   [25:0] p_Val2_28_1_fu_1264_p2;
reg  signed [25:0] p_Val2_28_1_reg_1955;
wire  signed [25:0] grp_fu_1509_p3;
reg  signed [25:0] tmp2_reg_1960;
(* use_dsp48 = "no" *) wire   [26:0] p_Val2_28_2_1_fu_1320_p2;
reg  signed [26:0] p_Val2_28_2_1_reg_1965;
wire   [0:0] signbit_fu_1331_p3;
reg   [0:0] signbit_reg_1970;
wire   [7:0] p_Val2_2_fu_1365_p2;
reg   [7:0] p_Val2_2_reg_1976;
wire   [0:0] p_38_i_i_i_fu_1420_p2;
reg   [0:0] p_38_i_i_i_reg_1982;
wire   [0:0] p_39_demorgan_i_i_i_fu_1426_p2;
reg   [0:0] p_39_demorgan_i_i_i_reg_1988;
wire   [9:0] k_buf_0_val_5_address0;
reg    k_buf_0_val_5_ce0;
wire   [7:0] k_buf_0_val_5_q0;
reg    k_buf_0_val_5_ce1;
reg    k_buf_0_val_5_we1;
wire   [9:0] k_buf_0_val_6_address0;
reg    k_buf_0_val_6_ce0;
wire   [7:0] k_buf_0_val_6_q0;
reg    k_buf_0_val_6_ce1;
reg    k_buf_0_val_6_we1;
reg   [7:0] k_buf_0_val_6_d1;
wire   [9:0] k_buf_0_val_7_address0;
reg    k_buf_0_val_7_ce0;
wire   [7:0] k_buf_0_val_7_q0;
reg    k_buf_0_val_7_ce1;
reg    k_buf_0_val_7_we1;
reg   [7:0] k_buf_0_val_7_d1;
wire   [9:0] k_buf_0_val_8_address0;
reg    k_buf_0_val_8_ce0;
wire   [7:0] k_buf_0_val_8_q0;
reg    k_buf_0_val_8_ce1;
reg    k_buf_0_val_8_we1;
reg   [7:0] k_buf_0_val_8_d1;
wire   [9:0] k_buf_0_val_9_address0;
reg    k_buf_0_val_9_ce0;
wire   [7:0] k_buf_0_val_9_q0;
reg    k_buf_0_val_9_ce1;
reg    k_buf_0_val_9_we1;
reg   [7:0] k_buf_0_val_9_d1;
reg   [0:0] tmp_s_reg_412;
reg   [8:0] p_083_0_i_reg_423;
reg    ap_sig_cseq_ST_st11_fsm_4;
reg    ap_sig_353;
wire   [63:0] tmp_60_fu_867_p1;
reg   [7:0] src_kernel_win_0_val_2_1_fu_178;
wire   [7:0] src_kernel_win_0_val_2_0_fu_1097_p3;
reg   [7:0] src_kernel_win_0_val_2_2_fu_182;
reg   [7:0] src_kernel_win_0_val_2_3_fu_186;
reg   [7:0] src_kernel_win_0_val_2_3_1_fu_190;
reg   [7:0] src_kernel_win_0_val_3_1_fu_194;
reg   [7:0] src_kernel_win_0_val_3_2_fu_198;
reg   [7:0] src_kernel_win_0_val_3_3_fu_202;
reg   [7:0] src_kernel_win_0_val_3_3_1_fu_206;
reg   [7:0] src_kernel_win_0_val_4_1_fu_210;
wire   [7:0] src_kernel_win_0_val_4_0_fu_1141_p3;
reg   [7:0] src_kernel_win_0_val_4_2_fu_214;
reg   [7:0] src_kernel_win_0_val_4_3_fu_218;
reg   [7:0] src_kernel_win_0_val_4_3_1_fu_222;
reg   [7:0] right_border_buf_0_val_0_1_fu_226;
wire   [7:0] col_buf_0_val_0_0_fu_927_p3;
reg   [7:0] right_border_buf_0_val_0_1_1_fu_230;
reg   [7:0] right_border_buf_0_val_4_1_fu_234;
reg   [7:0] right_border_buf_0_val_4_1_1_fu_238;
wire   [7:0] col_buf_0_val_4_0_fu_1019_p3;
reg   [7:0] right_border_buf_0_val_3_1_fu_242;
reg   [7:0] right_border_buf_0_val_1_1_fu_246;
wire   [7:0] col_buf_0_val_1_0_fu_950_p3;
reg   [7:0] right_border_buf_0_val_1_1_1_fu_250;
reg   [7:0] right_border_buf_0_val_3_1_1_fu_254;
wire   [7:0] col_buf_0_val_3_0_fu_996_p3;
reg   [7:0] right_border_buf_0_val_2_1_fu_258;
reg   [7:0] right_border_buf_0_val_2_1_1_fu_262;
wire   [7:0] col_buf_0_val_2_0_fu_973_p3;
wire   [9:0] tmp_85_cast_cast_fu_478_p1;
wire   [9:0] p_assign_14_2_fu_536_p2;
wire   [2:0] tmp_70_fu_562_p1;
wire   [0:0] tmp_68_fu_554_p3;
wire   [2:0] tmp_51_fu_566_p2;
wire   [2:0] tmp_65_fu_542_p1;
wire   [9:0] p_assign_14_3_fu_580_p2;
wire   [0:0] tmp_83_fu_598_p3;
wire   [2:0] tmp_53_fu_606_p2;
wire   [2:0] tmp_81_fu_586_p1;
wire   [9:0] p_assign_14_4_fu_620_p2;
wire   [0:0] tmp_86_fu_638_p3;
wire   [2:0] tmp_55_fu_646_p2;
wire   [2:0] tmp_84_fu_626_p1;
wire   [0:0] tmp_66_fu_546_p3;
wire   [2:0] tmp_52_fu_572_p3;
wire   [2:0] y_2_2_fu_660_p3;
wire   [0:0] tmp_82_fu_590_p3;
wire   [2:0] tmp_54_fu_612_p3;
wire   [2:0] y_2_3_fu_674_p3;
wire   [0:0] tmp_85_fu_630_p3;
wire   [2:0] tmp_56_fu_652_p3;
wire   [2:0] y_2_4_fu_688_p3;
wire   [7:0] tmp_87_fu_718_p4;
wire   [10:0] tmp_89_cast_cast_fu_702_p1;
wire   [10:0] r_V_fu_734_p2;
wire   [0:0] tmp_88_fu_744_p3;
wire   [0:0] tmp_58_fu_758_p2;
wire   [0:0] rev_fu_752_p2;
wire   [0:0] tmp_89_fu_770_p3;
wire   [10:0] p_assign_fu_778_p2;
wire   [10:0] p_p_i_i_fu_784_p3;
wire  signed [11:0] p_p_i_i_cast_fu_792_p1;
wire   [11:0] addconv_fu_806_p2;
wire  signed [12:0] r_V_cast_fu_740_p1;
wire   [12:0] addconv_cast_fu_812_p1;
wire   [0:0] tmp_67_not_fu_824_p2;
wire   [0:0] tmp_59_fu_800_p2;
wire   [0:0] sel_tmp11_fu_830_p2;
wire   [0:0] sel_tmp12_fu_836_p2;
wire  signed [12:0] p_p_i_i_cast4_fu_796_p1;
wire   [12:0] sel_tmp_fu_816_p3;
wire   [0:0] icmp_fu_728_p2;
wire  signed [31:0] col_assign_cast7_fu_864_p1;
wire   [2:0] col_assign_4_t_fu_906_p2;
wire   [7:0] tmp_61_fu_911_p7;
wire   [7:0] tmp_62_fu_934_p7;
wire   [7:0] tmp_63_fu_957_p7;
wire   [7:0] tmp_64_fu_980_p7;
wire   [7:0] tmp_67_fu_1003_p7;
wire   [7:0] tmp_69_fu_1082_p7;
wire   [7:0] tmp_71_fu_1104_p7;
wire   [7:0] tmp_72_fu_1126_p7;
wire  signed [24:0] grp_fu_1516_p3;
wire  signed [24:0] grp_fu_1496_p3;
wire  signed [25:0] tmp_cast_fu_1261_p1;
wire  signed [25:0] p_Val2_28_0_1_cast_fu_1251_p1;
wire  signed [24:0] grp_fu_1524_p3;
wire  signed [26:0] tmp2_cast_fu_1317_p1;
wire  signed [26:0] grp_fu_1549_p3;
wire  signed [27:0] grp_fu_1537_p3;
wire   [0:0] tmp_94_fu_1347_p3;
wire   [7:0] p_Val2_1_fu_1338_p4;
wire   [7:0] tmp_3_i_i_fu_1354_p1;
wire   [0:0] tmp_96_fu_1371_p3;
wire   [0:0] tmp_95_fu_1358_p3;
wire   [0:0] tmp_7_i_i_fu_1379_p2;
wire   [5:0] tmp_73_fu_1391_p4;
wire   [0:0] carry_fu_1385_p2;
wire   [0:0] Range1_all_ones_fu_1400_p2;
wire   [0:0] Range1_all_zeros_fu_1406_p2;
wire   [0:0] deleted_zeros_fu_1412_p3;
wire   [0:0] tmp_8_i_i_fu_1432_p2;
wire   [0:0] signbit_not_fu_1442_p2;
wire   [0:0] neg_src_not_i_i_fu_1447_p2;
wire   [0:0] p_39_demorgan_i_not_i_i_fu_1457_p2;
wire   [0:0] brmerge_i_i_not_i_i_fu_1452_p2;
wire   [0:0] neg_src_fu_1437_p2;
wire   [0:0] brmerge_i_i_fu_1462_p2;
wire   [7:0] p_mux_i_i_fu_1468_p3;
wire   [7:0] p_i_i_fu_1475_p3;
wire  signed [15:0] p_Val2_25_0_2_fu_1491_p0;
wire   [7:0] p_Val2_25_0_2_fu_1491_p1;
wire  signed [15:0] grp_fu_1496_p0;
wire   [7:0] grp_fu_1496_p1;
wire  signed [15:0] p_Val2_25_2_fu_1504_p0;
wire   [7:0] p_Val2_25_2_fu_1504_p1;
wire  signed [15:0] grp_fu_1509_p0;
wire   [7:0] grp_fu_1509_p1;
wire  signed [15:0] grp_fu_1516_p0;
wire   [7:0] grp_fu_1516_p1;
wire  signed [15:0] grp_fu_1524_p0;
wire   [7:0] grp_fu_1524_p1;
wire  signed [15:0] p_Val2_s_fu_1532_p0;
wire   [7:0] p_Val2_s_fu_1532_p1;
wire  signed [15:0] grp_fu_1537_p0;
wire   [7:0] grp_fu_1537_p1;
wire  signed [15:0] grp_fu_1549_p0;
wire   [7:0] grp_fu_1549_p1;
reg   [4:0] ap_NS_fsm;
wire   [23:0] grp_fu_1496_p10;
wire   [23:0] grp_fu_1509_p10;
wire   [23:0] grp_fu_1516_p10;
wire   [23:0] grp_fu_1524_p10;
wire   [23:0] grp_fu_1537_p10;
wire   [23:0] grp_fu_1549_p10;
wire   [23:0] p_Val2_25_0_2_fu_1491_p10;
wire   [23:0] p_Val2_25_2_fu_1504_p10;
wire   [23:0] p_Val2_s_fu_1532_p10;
reg    ap_sig_1152;
reg    ap_sig_1154;
reg    ap_sig_1151;
reg    ap_sig_1157;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'b1;
#0 ap_reg_ppiten_pp0_it2 = 1'b0;
#0 ap_reg_ppiten_pp0_it0 = 1'b0;
#0 ap_reg_ppiten_pp0_it1 = 1'b0;
#0 ap_reg_ppiten_pp0_it3 = 1'b0;
#0 ap_reg_ppiten_pp0_it4 = 1'b0;
#0 ap_reg_ppiten_pp0_it5 = 1'b0;
#0 ap_reg_ppiten_pp0_it6 = 1'b0;
end

pynq_filters_Filter2D_1_k_buf_0_val_5 #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
k_buf_0_val_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_5_address0),
    .ce0(k_buf_0_val_5_ce0),
    .q0(k_buf_0_val_5_q0),
    .address1(k_buf_0_val_5_addr_reg_1885),
    .ce1(k_buf_0_val_5_ce1),
    .we1(k_buf_0_val_5_we1),
    .d1(p_src_data_stream_V_dout)
);

pynq_filters_Filter2D_1_k_buf_0_val_5 #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
k_buf_0_val_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_6_address0),
    .ce0(k_buf_0_val_6_ce0),
    .q0(k_buf_0_val_6_q0),
    .address1(k_buf_0_val_6_addr_reg_1891),
    .ce1(k_buf_0_val_6_ce1),
    .we1(k_buf_0_val_6_we1),
    .d1(k_buf_0_val_6_d1)
);

pynq_filters_Filter2D_1_k_buf_0_val_5 #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
k_buf_0_val_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_7_address0),
    .ce0(k_buf_0_val_7_ce0),
    .q0(k_buf_0_val_7_q0),
    .address1(k_buf_0_val_7_addr_reg_1897),
    .ce1(k_buf_0_val_7_ce1),
    .we1(k_buf_0_val_7_we1),
    .d1(k_buf_0_val_7_d1)
);

pynq_filters_Filter2D_1_k_buf_0_val_5 #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
k_buf_0_val_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_8_address0),
    .ce0(k_buf_0_val_8_ce0),
    .q0(k_buf_0_val_8_q0),
    .address1(k_buf_0_val_8_addr_reg_1903),
    .ce1(k_buf_0_val_8_ce1),
    .we1(k_buf_0_val_8_we1),
    .d1(k_buf_0_val_8_d1)
);

pynq_filters_Filter2D_1_k_buf_0_val_5 #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
k_buf_0_val_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_9_address0),
    .ce0(k_buf_0_val_9_ce0),
    .q0(k_buf_0_val_9_q0),
    .address1(k_buf_0_val_9_addr_reg_1909),
    .ce1(k_buf_0_val_9_ce1),
    .we1(k_buf_0_val_9_we1),
    .d1(k_buf_0_val_9_d1)
);

pynq_filters_mux_5to1_sel3_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
pynq_filters_mux_5to1_sel3_8_1_U38(
    .din1(right_border_buf_0_val_0_1_fu_226),
    .din2(right_border_buf_0_val_0_1_1_fu_230),
    .din3(ap_const_lv8_0),
    .din4(ap_const_lv8_0),
    .din5(ap_const_lv8_0),
    .din6(col_assign_4_t_fu_906_p2),
    .dout(tmp_61_fu_911_p7)
);

pynq_filters_mux_5to1_sel3_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
pynq_filters_mux_5to1_sel3_8_1_U39(
    .din1(right_border_buf_0_val_1_1_fu_246),
    .din2(right_border_buf_0_val_1_1_1_fu_250),
    .din3(ap_const_lv8_0),
    .din4(ap_const_lv8_0),
    .din5(ap_const_lv8_0),
    .din6(col_assign_4_t_fu_906_p2),
    .dout(tmp_62_fu_934_p7)
);

pynq_filters_mux_5to1_sel3_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
pynq_filters_mux_5to1_sel3_8_1_U40(
    .din1(right_border_buf_0_val_2_1_1_fu_262),
    .din2(right_border_buf_0_val_2_1_fu_258),
    .din3(ap_const_lv8_0),
    .din4(ap_const_lv8_0),
    .din5(ap_const_lv8_0),
    .din6(col_assign_4_t_fu_906_p2),
    .dout(tmp_63_fu_957_p7)
);

pynq_filters_mux_5to1_sel3_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
pynq_filters_mux_5to1_sel3_8_1_U41(
    .din1(right_border_buf_0_val_3_1_1_fu_254),
    .din2(right_border_buf_0_val_3_1_fu_242),
    .din3(ap_const_lv8_0),
    .din4(ap_const_lv8_0),
    .din5(ap_const_lv8_0),
    .din6(col_assign_4_t_fu_906_p2),
    .dout(tmp_64_fu_980_p7)
);

pynq_filters_mux_5to1_sel3_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
pynq_filters_mux_5to1_sel3_8_1_U42(
    .din1(right_border_buf_0_val_4_1_1_fu_238),
    .din2(right_border_buf_0_val_4_1_fu_234),
    .din3(ap_const_lv8_0),
    .din4(ap_const_lv8_0),
    .din5(ap_const_lv8_0),
    .din6(col_assign_4_t_fu_906_p2),
    .dout(tmp_67_fu_1003_p7)
);

pynq_filters_mux_5to1_sel3_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
pynq_filters_mux_5to1_sel3_8_1_U43(
    .din1(col_buf_0_val_0_0_fu_927_p3),
    .din2(col_buf_0_val_1_0_fu_950_p3),
    .din3(col_buf_0_val_2_0_fu_973_p3),
    .din4(col_buf_0_val_3_0_fu_996_p3),
    .din5(col_buf_0_val_4_0_fu_1019_p3),
    .din6(row_assign_13_2_t_reg_1834),
    .dout(tmp_69_fu_1082_p7)
);

pynq_filters_mux_5to1_sel3_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
pynq_filters_mux_5to1_sel3_8_1_U44(
    .din1(col_buf_0_val_0_0_fu_927_p3),
    .din2(col_buf_0_val_1_0_fu_950_p3),
    .din3(col_buf_0_val_2_0_fu_973_p3),
    .din4(col_buf_0_val_3_0_fu_996_p3),
    .din5(col_buf_0_val_4_0_fu_1019_p3),
    .din6(row_assign_13_3_t_reg_1839),
    .dout(tmp_71_fu_1104_p7)
);

pynq_filters_mux_5to1_sel3_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
pynq_filters_mux_5to1_sel3_8_1_U45(
    .din1(col_buf_0_val_0_0_fu_927_p3),
    .din2(col_buf_0_val_1_0_fu_950_p3),
    .din3(col_buf_0_val_2_0_fu_973_p3),
    .din4(col_buf_0_val_3_0_fu_996_p3),
    .din5(col_buf_0_val_4_0_fu_1019_p3),
    .din6(row_assign_13_4_t_reg_1844),
    .dout(tmp_72_fu_1126_p7)
);

pynq_filters_mul_mul_16s_8ns_24_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
pynq_filters_mul_mul_16s_8ns_24_1_U46(
    .din0(p_Val2_25_0_2_fu_1491_p0),
    .din1(p_Val2_25_0_2_fu_1491_p1),
    .dout(p_Val2_25_0_2_fu_1491_p2)
);

pynq_filters_mac_muladd_16s_8ns_24s_25_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
pynq_filters_mac_muladd_16s_8ns_24s_25_1_U47(
    .din0(grp_fu_1496_p0),
    .din1(grp_fu_1496_p1),
    .din2(p_Val2_25_0_2_reg_1940),
    .dout(grp_fu_1496_p3)
);

pynq_filters_mul_mul_16s_8ns_24_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
pynq_filters_mul_mul_16s_8ns_24_1_U48(
    .din0(p_Val2_25_2_fu_1504_p0),
    .din1(p_Val2_25_2_fu_1504_p1),
    .dout(p_Val2_25_2_fu_1504_p2)
);

pynq_filters_mac_muladd_16s_8ns_25s_26_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 26 ))
pynq_filters_mac_muladd_16s_8ns_25s_26_1_U49(
    .din0(grp_fu_1509_p0),
    .din1(grp_fu_1509_p1),
    .din2(grp_fu_1524_p3),
    .dout(grp_fu_1509_p3)
);

pynq_filters_mac_muladd_16s_8ns_24s_25_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
pynq_filters_mac_muladd_16s_8ns_24s_25_1_U50(
    .din0(grp_fu_1516_p0),
    .din1(grp_fu_1516_p1),
    .din2(p_Val2_s_reg_1935),
    .dout(grp_fu_1516_p3)
);

pynq_filters_mac_muladd_16s_8ns_24s_25_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
pynq_filters_mac_muladd_16s_8ns_24s_25_1_U51(
    .din0(grp_fu_1524_p0),
    .din1(grp_fu_1524_p1),
    .din2(p_Val2_25_2_reg_1945),
    .dout(grp_fu_1524_p3)
);

pynq_filters_mul_mul_16s_8ns_24_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
pynq_filters_mul_mul_16s_8ns_24_1_U52(
    .din0(p_Val2_s_fu_1532_p0),
    .din1(p_Val2_s_fu_1532_p1),
    .dout(p_Val2_s_fu_1532_p2)
);

pynq_filters_mac_muladd_16s_8ns_27s_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 27 ),
    .dout_WIDTH( 28 ))
pynq_filters_mac_muladd_16s_8ns_27s_28_1_U53(
    .din0(grp_fu_1537_p0),
    .din1(grp_fu_1537_p1),
    .din2(p_Val2_28_2_1_reg_1965),
    .dout(grp_fu_1537_p3)
);

pynq_filters_mac_muladd_16s_8ns_26s_27_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 27 ))
pynq_filters_mac_muladd_16s_8ns_26s_27_1_U54(
    .din0(grp_fu_1549_p0),
    .din1(grp_fu_1549_p1),
    .din2(p_Val2_28_1_reg_1955),
    .dout(grp_fu_1549_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_182) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_186)) & ~(1'b0 == exitcond_fu_706_p2))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b0;
        end else if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & (1'b0 == exitcond1_fu_482_p2))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_182) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_186)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & (1'b0 == exitcond1_fu_482_p2))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_182) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_186))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_182) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_186))) begin
            if (~(1'b1 == ap_reg_ppiten_pp0_it1)) begin
                ap_reg_ppiten_pp0_it3 <= 1'b0;
            end else if ((1'b1 == ap_reg_ppiten_pp0_it1)) begin
                ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_182) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_186))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_182) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_186))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_182) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_186))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end else if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & (1'b0 == exitcond1_fu_482_p2))) begin
            ap_reg_ppiten_pp0_it6 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st11_fsm_4)) begin
        p_083_0_i_reg_423 <= i_V_reg_1796;
    end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == tmp_s_phi_fu_416_p4))) begin
        p_083_0_i_reg_423 <= ap_const_lv9_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_182) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_186)) & (1'b0 == exitcond_fu_706_p2))) begin
        p_098_0_i_reg_434 <= j_V_fu_712_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & (1'b0 == exitcond1_fu_482_p2))) begin
        p_098_0_i_reg_434 <= ap_const_lv10_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        tmp_s_reg_412 <= 1'b0;
    end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == tmp_s_phi_fu_416_p4))) begin
        tmp_s_reg_412 <= tmp_45_fu_445_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == tmp_s_phi_fu_416_p4))) begin
        OP2_V_0_1_reg_1752 <= OP2_V_0_1_fu_454_p1;
        OP2_V_0_2_reg_1757 <= OP2_V_0_2_fu_457_p1;
        OP2_V_1_1_reg_1767 <= OP2_V_1_1_fu_463_p1;
        OP2_V_1_2_reg_1772 <= OP2_V_1_2_fu_466_p1;
        OP2_V_1_reg_1762 <= OP2_V_1_fu_460_p1;
        OP2_V_2_1_reg_1782 <= OP2_V_2_1_fu_472_p1;
        OP2_V_2_2_reg_1787 <= OP2_V_2_2_fu_475_p1;
        OP2_V_2_reg_1777 <= OP2_V_2_fu_469_p1;
        OP2_V_reg_1747 <= OP2_V_fu_451_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_182) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_186)))) begin
        ap_reg_ppstg_brmerge_reg_1872_pp0_iter1 <= brmerge_reg_1872;
        ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 <= exitcond_reg_1849;
        ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1 <= or_cond_i_i_reg_1858;
        ap_reg_ppstg_or_cond_i_reg_1881_pp0_iter1 <= or_cond_i_reg_1881;
        ap_reg_ppstg_tmp_90_reg_1867_pp0_iter1 <= tmp_90_reg_1867;
        exitcond_reg_1849 <= exitcond_fu_706_p2;
    end
end

always @ (posedge ap_clk) begin
    if (~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_182) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_186))) begin
        ap_reg_ppstg_exitcond_reg_1849_pp0_iter2 <= ap_reg_ppstg_exitcond_reg_1849_pp0_iter1;
        ap_reg_ppstg_or_cond_i_reg_1881_pp0_iter2 <= ap_reg_ppstg_or_cond_i_reg_1881_pp0_iter1;
        ap_reg_ppstg_or_cond_i_reg_1881_pp0_iter3 <= ap_reg_ppstg_or_cond_i_reg_1881_pp0_iter2;
        ap_reg_ppstg_or_cond_i_reg_1881_pp0_iter4 <= ap_reg_ppstg_or_cond_i_reg_1881_pp0_iter3;
        ap_reg_ppstg_or_cond_i_reg_1881_pp0_iter5 <= ap_reg_ppstg_or_cond_i_reg_1881_pp0_iter4;
        ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_reg_1920_pp0_iter3 <= src_kernel_win_0_val_2_2_lo_reg_1920;
        ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_reg_1920_pp0_iter4 <= ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_reg_1920_pp0_iter3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_182) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_186)) & (1'b0 == exitcond_fu_706_p2))) begin
        brmerge_reg_1872 <= brmerge_fu_854_p2;
        or_cond_i_i_reg_1858 <= or_cond_i_i_fu_764_p2;
        or_cond_i_reg_1881 <= or_cond_i_fu_859_p2;
        tmp_90_reg_1867 <= tmp_90_fu_850_p1;
        x_reg_1862 <= x_fu_842_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        i_V_reg_1796 <= i_V_fu_488_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_182) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_186)) & (exitcond_reg_1849 == 1'b0))) begin
        k_buf_0_val_5_addr_reg_1885 <= tmp_60_fu_867_p1;
        k_buf_0_val_6_addr_reg_1891 <= tmp_60_fu_867_p1;
        k_buf_0_val_7_addr_reg_1897 <= tmp_60_fu_867_p1;
        k_buf_0_val_8_addr_reg_1903 <= tmp_60_fu_867_p1;
        k_buf_0_val_9_addr_reg_1909 <= tmp_60_fu_867_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_182) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_186)) & ~(1'b0 == ap_reg_ppstg_or_cond_i_reg_1881_pp0_iter4))) begin
        p_38_i_i_i_reg_1982 <= p_38_i_i_i_fu_1420_p2;
        p_39_demorgan_i_i_i_reg_1988 <= p_39_demorgan_i_i_i_fu_1426_p2;
        p_Val2_2_reg_1976 <= p_Val2_2_fu_1365_p2;
        signbit_reg_1970 <= grp_fu_1537_p3[ap_const_lv32_1B];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_182) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_186)) & ~(1'b0 == ap_reg_ppstg_or_cond_i_reg_1881_pp0_iter1))) begin
        p_Val2_25_0_2_reg_1940 <= p_Val2_25_0_2_fu_1491_p2;
        p_Val2_25_2_reg_1945 <= p_Val2_25_2_fu_1504_p2;
        p_Val2_s_reg_1935 <= p_Val2_s_fu_1532_p2;
        src_kernel_win_0_val_2_2_lo_reg_1920 <= src_kernel_win_0_val_2_2_fu_182;
        src_kernel_win_0_val_2_3_lo_reg_1925 <= src_kernel_win_0_val_2_3_fu_186;
        src_kernel_win_0_val_4_3_lo_reg_1930 <= src_kernel_win_0_val_4_3_fu_218;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_182) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_186)) & ~(1'b0 == ap_reg_ppstg_or_cond_i_reg_1881_pp0_iter2))) begin
        p_Val2_28_1_reg_1955 <= p_Val2_28_1_fu_1264_p2;
        src_kernel_win_0_val_3_3_lo_reg_1950 <= src_kernel_win_0_val_3_3_fu_202;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_182) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_186)) & ~(1'b0 == ap_reg_ppstg_or_cond_i_reg_1881_pp0_iter3))) begin
        p_Val2_28_2_1_reg_1965 <= p_Val2_28_2_1_fu_1320_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1) & ~(1'b0 == tmp_48_reg_1810) & ~(1'b0 == tmp_47_reg_1801) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_182) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_186)))) begin
        right_border_buf_0_val_0_1_1_fu_230 <= right_border_buf_0_val_0_1_fu_226;
        right_border_buf_0_val_0_1_fu_226 <= col_buf_0_val_0_0_fu_927_p3;
        right_border_buf_0_val_1_1_1_fu_250 <= right_border_buf_0_val_1_1_fu_246;
        right_border_buf_0_val_1_1_fu_246 <= col_buf_0_val_1_0_fu_950_p3;
        right_border_buf_0_val_2_1_1_fu_262 <= col_buf_0_val_2_0_fu_973_p3;
        right_border_buf_0_val_2_1_fu_258 <= right_border_buf_0_val_2_1_1_fu_262;
        right_border_buf_0_val_3_1_1_fu_254 <= col_buf_0_val_3_0_fu_996_p3;
        right_border_buf_0_val_3_1_fu_242 <= right_border_buf_0_val_3_1_1_fu_254;
        right_border_buf_0_val_4_1_1_fu_238 <= col_buf_0_val_4_0_fu_1019_p3;
        right_border_buf_0_val_4_1_fu_234 <= right_border_buf_0_val_4_1_1_fu_238;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & (1'b0 == exitcond1_fu_482_p2))) begin
        row_assign_13_2_t_reg_1834 <= row_assign_13_2_t_fu_668_p2;
        row_assign_13_3_t_reg_1839 <= row_assign_13_3_t_fu_682_p2;
        row_assign_13_4_t_reg_1844 <= row_assign_13_4_t_fu_696_p2;
        tmp_291_not_reg_1805 <= tmp_291_not_fu_500_p2;
        tmp_338_1_reg_1819 <= tmp_338_1_fu_518_p2;
        tmp_338_4_reg_1823 <= tmp_338_4_fu_524_p2;
        tmp_47_reg_1801 <= tmp_47_fu_494_p2;
        tmp_48_reg_1810 <= tmp_48_fu_506_p2;
        tmp_49_reg_1815 <= tmp_49_fu_512_p2;
        tmp_50_reg_1827 <= tmp_50_fu_530_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_182) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_186)))) begin
        src_kernel_win_0_val_2_1_fu_178 <= src_kernel_win_0_val_2_0_fu_1097_p3;
        src_kernel_win_0_val_2_2_fu_182 <= src_kernel_win_0_val_2_1_fu_178;
        src_kernel_win_0_val_2_3_1_fu_190 <= src_kernel_win_0_val_2_3_fu_186;
        src_kernel_win_0_val_2_3_fu_186 <= src_kernel_win_0_val_2_2_fu_182;
        src_kernel_win_0_val_4_1_fu_210 <= src_kernel_win_0_val_4_0_fu_1141_p3;
        src_kernel_win_0_val_4_2_fu_214 <= src_kernel_win_0_val_4_1_fu_210;
        src_kernel_win_0_val_4_3_1_fu_222 <= src_kernel_win_0_val_4_3_fu_218;
        src_kernel_win_0_val_4_3_fu_218 <= src_kernel_win_0_val_4_2_fu_214;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_182) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_186)))) begin
        src_kernel_win_0_val_3_0_reg_1915 <= src_kernel_win_0_val_3_0_fu_1119_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_182) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_186)) & (1'b0 == ap_reg_ppstg_exitcond_reg_1849_pp0_iter2))) begin
        src_kernel_win_0_val_3_1_fu_194 <= src_kernel_win_0_val_3_0_reg_1915;
        src_kernel_win_0_val_3_2_fu_198 <= src_kernel_win_0_val_3_1_fu_194;
        src_kernel_win_0_val_3_3_1_fu_206 <= src_kernel_win_0_val_3_3_fu_202;
        src_kernel_win_0_val_3_3_fu_202 <= src_kernel_win_0_val_3_2_fu_198;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_182) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_186)) & ~(1'b0 == ap_reg_ppstg_or_cond_i_reg_1881_pp0_iter2))) begin
        tmp2_reg_1960 <= grp_fu_1509_p3;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0)) | ((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & ~(1'b0 == exitcond1_fu_482_p2)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & ~(1'b0 == exitcond1_fu_482_p2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_176) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_3 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_3 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_353) begin
        ap_sig_cseq_ST_st11_fsm_4 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st11_fsm_4 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_22) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_116) begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_146) begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_182) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_186)))) begin
        k_buf_0_val_5_ce0 = 1'b1;
    end else begin
        k_buf_0_val_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1) & ~(1'b0 == tmp_48_reg_1810) & ~(1'b0 == tmp_47_reg_1801) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_182) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_186))) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1) & (1'b0 == tmp_48_reg_1810) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_182) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_186)) & ~(1'b0 == tmp_338_4_reg_1823)))) begin
        k_buf_0_val_5_ce1 = 1'b1;
    end else begin
        k_buf_0_val_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1) & ~(1'b0 == tmp_48_reg_1810) & ~(1'b0 == tmp_47_reg_1801) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_182) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_186))) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1) & (1'b0 == tmp_48_reg_1810) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_182) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_186)) & ~(1'b0 == tmp_338_4_reg_1823)))) begin
        k_buf_0_val_5_we1 = 1'b1;
    end else begin
        k_buf_0_val_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_182) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_186)))) begin
        k_buf_0_val_6_ce0 = 1'b1;
    end else begin
        k_buf_0_val_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1) & ~(1'b0 == tmp_48_reg_1810) & ~(1'b0 == tmp_47_reg_1801) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_182) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_186))) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1) & (1'b0 == tmp_48_reg_1810) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_182) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_186)) & ~(1'b0 == tmp_49_reg_1815)))) begin
        k_buf_0_val_6_ce1 = 1'b1;
    end else begin
        k_buf_0_val_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1151) begin
        if (ap_sig_1154) begin
            k_buf_0_val_6_d1 = k_buf_0_val_5_q0;
        end else if (ap_sig_1152) begin
            k_buf_0_val_6_d1 = p_src_data_stream_V_dout;
        end else begin
            k_buf_0_val_6_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_6_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1) & ~(1'b0 == tmp_48_reg_1810) & ~(1'b0 == tmp_47_reg_1801) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_182) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_186))) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1) & (1'b0 == tmp_48_reg_1810) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_182) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_186)) & ~(1'b0 == tmp_49_reg_1815)))) begin
        k_buf_0_val_6_we1 = 1'b1;
    end else begin
        k_buf_0_val_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_182) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_186)))) begin
        k_buf_0_val_7_ce0 = 1'b1;
    end else begin
        k_buf_0_val_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1) & ~(1'b0 == tmp_48_reg_1810) & ~(1'b0 == tmp_47_reg_1801) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_182) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_186))) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1) & (1'b0 == tmp_48_reg_1810) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_182) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_186)) & ~(1'b0 == tmp_338_1_reg_1819)))) begin
        k_buf_0_val_7_ce1 = 1'b1;
    end else begin
        k_buf_0_val_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1151) begin
        if (ap_sig_1154) begin
            k_buf_0_val_7_d1 = k_buf_0_val_6_q0;
        end else if (ap_sig_1157) begin
            k_buf_0_val_7_d1 = p_src_data_stream_V_dout;
        end else begin
            k_buf_0_val_7_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_7_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1) & ~(1'b0 == tmp_48_reg_1810) & ~(1'b0 == tmp_47_reg_1801) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_182) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_186))) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1) & (1'b0 == tmp_48_reg_1810) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_182) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_186)) & ~(1'b0 == tmp_338_1_reg_1819)))) begin
        k_buf_0_val_7_we1 = 1'b1;
    end else begin
        k_buf_0_val_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_182) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_186)))) begin
        k_buf_0_val_8_ce0 = 1'b1;
    end else begin
        k_buf_0_val_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1) & ~(1'b0 == tmp_48_reg_1810) & ~(1'b0 == tmp_47_reg_1801) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_182) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_186))) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1) & (1'b0 == tmp_48_reg_1810) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_182) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_186)) & ~(1'b0 == tmp_338_1_reg_1819)))) begin
        k_buf_0_val_8_ce1 = 1'b1;
    end else begin
        k_buf_0_val_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1151) begin
        if (ap_sig_1154) begin
            k_buf_0_val_8_d1 = k_buf_0_val_7_q0;
        end else if (ap_sig_1157) begin
            k_buf_0_val_8_d1 = p_src_data_stream_V_dout;
        end else begin
            k_buf_0_val_8_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_8_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1) & ~(1'b0 == tmp_48_reg_1810) & ~(1'b0 == tmp_47_reg_1801) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_182) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_186))) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1) & (1'b0 == tmp_48_reg_1810) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_182) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_186)) & ~(1'b0 == tmp_338_1_reg_1819)))) begin
        k_buf_0_val_8_we1 = 1'b1;
    end else begin
        k_buf_0_val_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_182) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_186)))) begin
        k_buf_0_val_9_ce0 = 1'b1;
    end else begin
        k_buf_0_val_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1) & ~(1'b0 == tmp_48_reg_1810) & ~(1'b0 == tmp_47_reg_1801) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_182) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_186))) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1) & (1'b0 == tmp_48_reg_1810) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_182) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_186)) & ~(1'b0 == tmp_49_reg_1815)))) begin
        k_buf_0_val_9_ce1 = 1'b1;
    end else begin
        k_buf_0_val_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1151) begin
        if (ap_sig_1154) begin
            k_buf_0_val_9_d1 = k_buf_0_val_8_q0;
        end else if (ap_sig_1152) begin
            k_buf_0_val_9_d1 = p_src_data_stream_V_dout;
        end else begin
            k_buf_0_val_9_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_9_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1) & ~(1'b0 == tmp_48_reg_1810) & ~(1'b0 == tmp_47_reg_1801) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_182) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_186))) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1) & (1'b0 == tmp_48_reg_1810) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_182) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_186)) & ~(1'b0 == tmp_49_reg_1815)))) begin
        k_buf_0_val_9_we1 = 1'b1;
    end else begin
        k_buf_0_val_9_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it6) & ~(1'b0 == ap_reg_ppstg_or_cond_i_reg_1881_pp0_iter5))) begin
        p_dst_data_stream_V_blk_n = p_dst_data_stream_V_full_n;
    end else begin
        p_dst_data_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it6) & ~(1'b0 == ap_reg_ppstg_or_cond_i_reg_1881_pp0_iter5) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_182) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_186)))) begin
        p_dst_data_stream_V_write = 1'b1;
    end else begin
        p_dst_data_stream_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1) & (1'b0 == tmp_48_reg_1810)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1) & ~(1'b0 == tmp_48_reg_1810) & ~(1'b0 == tmp_47_reg_1801)))) begin
        p_src_data_stream_V_blk_n = p_src_data_stream_V_empty_n;
    end else begin
        p_src_data_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1) & (1'b0 == tmp_48_reg_1810) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_182) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_186))) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1) & ~(1'b0 == tmp_48_reg_1810) & ~(1'b0 == tmp_47_reg_1801) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_182) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_186))))) begin
        p_src_data_stream_V_read = 1'b1;
    end else begin
        p_src_data_stream_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : begin
            if ((1'b0 == tmp_s_phi_fu_416_p4)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        ap_ST_st3_fsm_2 : begin
            if (~(1'b0 == exitcond1_fu_482_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_3;
            end
        end
        ap_ST_pp0_stg0_fsm_3 : begin
            if ((~((1'b1 == ap_reg_ppiten_pp0_it6) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_182) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_186)) & ~(1'b1 == ap_reg_ppiten_pp0_it5)) & ~((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_182) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_186)) & ~(1'b1 == ap_reg_ppiten_pp0_it1) & ~(1'b1 == ap_reg_ppiten_pp0_it3)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_3;
            end else if ((((1'b1 == ap_reg_ppiten_pp0_it6) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_182) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_186)) & ~(1'b1 == ap_reg_ppiten_pp0_it5)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_182) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_186)) & ~(1'b1 == ap_reg_ppiten_pp0_it1) & ~(1'b1 == ap_reg_ppiten_pp0_it3)))) begin
                ap_NS_fsm = ap_ST_st11_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_3;
            end
        end
        ap_ST_st11_fsm_4 : begin
            ap_NS_fsm = ap_ST_st3_fsm_2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign OP2_V_0_1_fu_454_p1 = $signed(p_kernel_val_0_V_1_read);

assign OP2_V_0_2_fu_457_p1 = $signed(p_kernel_val_0_V_2_read);

assign OP2_V_1_1_fu_463_p1 = $signed(p_kernel_val_1_V_1_read);

assign OP2_V_1_2_fu_466_p1 = $signed(p_kernel_val_1_V_2_read);

assign OP2_V_1_fu_460_p1 = $signed(p_kernel_val_1_V_0_read);

assign OP2_V_2_1_fu_472_p1 = $signed(p_kernel_val_2_V_1_read);

assign OP2_V_2_2_fu_475_p1 = $signed(p_kernel_val_2_V_2_read);

assign OP2_V_2_fu_469_p1 = $signed(p_kernel_val_2_V_0_read);

assign OP2_V_fu_451_p1 = $signed(p_kernel_val_0_V_0_read);

assign Range1_all_ones_fu_1400_p2 = ((tmp_73_fu_1391_p4 == ap_const_lv6_3F) ? 1'b1 : 1'b0);

assign Range1_all_zeros_fu_1406_p2 = ((tmp_73_fu_1391_p4 == ap_const_lv6_0) ? 1'b1 : 1'b0);

assign addconv_cast_fu_812_p1 = addconv_fu_806_p2;

assign addconv_fu_806_p2 = ($signed(ap_const_lv12_4FF) - $signed(p_p_i_i_cast_fu_792_p1));

always @ (*) begin
    ap_sig_1151 = ((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1));
end

always @ (*) begin
    ap_sig_1152 = ((1'b0 == tmp_48_reg_1810) & ~(1'b0 == tmp_49_reg_1815));
end

always @ (*) begin
    ap_sig_1154 = (~(1'b0 == tmp_48_reg_1810) & ~(1'b0 == tmp_47_reg_1801));
end

always @ (*) begin
    ap_sig_1157 = ((1'b0 == tmp_48_reg_1810) & ~(1'b0 == tmp_338_1_reg_1819));
end

always @ (*) begin
    ap_sig_116 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_146 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

always @ (*) begin
    ap_sig_176 = (1'b1 == ap_CS_fsm[ap_const_lv32_3]);
end

always @ (*) begin
    ap_sig_182 = (((ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1) & (1'b0 == tmp_48_reg_1810) & (p_src_data_stream_V_empty_n == 1'b0)) | ((ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1) & ~(1'b0 == tmp_48_reg_1810) & ~(1'b0 == tmp_47_reg_1801) & (p_src_data_stream_V_empty_n == 1'b0)));
end

always @ (*) begin
    ap_sig_186 = (~(1'b0 == ap_reg_ppstg_or_cond_i_reg_1881_pp0_iter5) & (p_dst_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_sig_22 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_353 = (1'b1 == ap_CS_fsm[ap_const_lv32_4]);
end

assign brmerge_fu_854_p2 = (tmp_291_not_reg_1805 | tmp_58_fu_758_p2);

assign brmerge_i_i_fu_1462_p2 = (neg_src_not_i_i_fu_1447_p2 | p_39_demorgan_i_not_i_i_fu_1457_p2);

assign brmerge_i_i_not_i_i_fu_1452_p2 = (p_39_demorgan_i_i_i_reg_1988 & neg_src_not_i_i_fu_1447_p2);

assign carry_fu_1385_p2 = (tmp_95_fu_1358_p3 & tmp_7_i_i_fu_1379_p2);

assign col_assign_4_t_fu_906_p2 = (ap_reg_ppstg_tmp_90_reg_1867_pp0_iter1 ^ ap_const_lv3_7);

assign col_assign_cast7_fu_864_p1 = $signed(x_reg_1862);

assign col_buf_0_val_0_0_fu_927_p3 = ((ap_reg_ppstg_brmerge_reg_1872_pp0_iter1[0:0] === 1'b1) ? k_buf_0_val_5_q0 : tmp_61_fu_911_p7);

assign col_buf_0_val_1_0_fu_950_p3 = ((ap_reg_ppstg_brmerge_reg_1872_pp0_iter1[0:0] === 1'b1) ? k_buf_0_val_6_q0 : tmp_62_fu_934_p7);

assign col_buf_0_val_2_0_fu_973_p3 = ((ap_reg_ppstg_brmerge_reg_1872_pp0_iter1[0:0] === 1'b1) ? k_buf_0_val_7_q0 : tmp_63_fu_957_p7);

assign col_buf_0_val_3_0_fu_996_p3 = ((ap_reg_ppstg_brmerge_reg_1872_pp0_iter1[0:0] === 1'b1) ? k_buf_0_val_8_q0 : tmp_64_fu_980_p7);

assign col_buf_0_val_4_0_fu_1019_p3 = ((ap_reg_ppstg_brmerge_reg_1872_pp0_iter1[0:0] === 1'b1) ? k_buf_0_val_9_q0 : tmp_67_fu_1003_p7);

assign deleted_zeros_fu_1412_p3 = ((carry_fu_1385_p2[0:0] === 1'b1) ? Range1_all_ones_fu_1400_p2 : Range1_all_zeros_fu_1406_p2);

assign exitcond1_fu_482_p2 = ((p_083_0_i_reg_423 == ap_const_lv9_1E3) ? 1'b1 : 1'b0);

assign exitcond_fu_706_p2 = ((p_098_0_i_reg_434 == ap_const_lv10_284) ? 1'b1 : 1'b0);

assign grp_fu_1496_p0 = OP2_V_1_reg_1762;

assign grp_fu_1496_p1 = grp_fu_1496_p10;

assign grp_fu_1496_p10 = src_kernel_win_0_val_3_3_1_fu_206;

assign grp_fu_1509_p0 = OP2_V_1_2_reg_1772;

assign grp_fu_1509_p1 = grp_fu_1509_p10;

assign grp_fu_1509_p10 = src_kernel_win_0_val_3_2_fu_198;

assign grp_fu_1516_p0 = OP2_V_0_1_reg_1752;

assign grp_fu_1516_p1 = grp_fu_1516_p10;

assign grp_fu_1516_p10 = src_kernel_win_0_val_4_3_lo_reg_1930;

assign grp_fu_1524_p0 = OP2_V_2_1_reg_1782;

assign grp_fu_1524_p1 = grp_fu_1524_p10;

assign grp_fu_1524_p10 = src_kernel_win_0_val_2_3_lo_reg_1925;

assign grp_fu_1537_p0 = OP2_V_2_2_reg_1787;

assign grp_fu_1537_p1 = grp_fu_1537_p10;

assign grp_fu_1537_p10 = ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_reg_1920_pp0_iter4;

assign grp_fu_1549_p0 = OP2_V_1_1_reg_1767;

assign grp_fu_1549_p1 = grp_fu_1549_p10;

assign grp_fu_1549_p10 = src_kernel_win_0_val_3_3_lo_reg_1950;

assign i_V_fu_488_p2 = (p_083_0_i_reg_423 + ap_const_lv9_1);

assign icmp_fu_728_p2 = ((tmp_87_fu_718_p4 != ap_const_lv8_0) ? 1'b1 : 1'b0);

assign j_V_fu_712_p2 = (p_098_0_i_reg_434 + ap_const_lv10_1);

assign k_buf_0_val_5_address0 = tmp_60_fu_867_p1;

assign k_buf_0_val_6_address0 = tmp_60_fu_867_p1;

assign k_buf_0_val_7_address0 = tmp_60_fu_867_p1;

assign k_buf_0_val_8_address0 = tmp_60_fu_867_p1;

assign k_buf_0_val_9_address0 = tmp_60_fu_867_p1;

assign neg_src_fu_1437_p2 = (signbit_reg_1970 & tmp_8_i_i_fu_1432_p2);

assign neg_src_not_i_i_fu_1447_p2 = (p_38_i_i_i_reg_1982 | signbit_not_fu_1442_p2);

assign or_cond_i_fu_859_p2 = (tmp_48_reg_1810 & icmp_fu_728_p2);

assign or_cond_i_i_fu_764_p2 = (tmp_58_fu_758_p2 & rev_fu_752_p2);

assign p_38_i_i_i_fu_1420_p2 = (carry_fu_1385_p2 & Range1_all_ones_fu_1400_p2);

assign p_39_demorgan_i_i_i_fu_1426_p2 = (deleted_zeros_fu_1412_p3 | signbit_fu_1331_p3);

assign p_39_demorgan_i_not_i_i_fu_1457_p2 = (p_39_demorgan_i_i_i_reg_1988 ^ 1'b1);

assign p_Val2_1_fu_1338_p4 = {{grp_fu_1537_p3[ap_const_lv32_15 : ap_const_lv32_E]}};

assign p_Val2_25_0_2_fu_1491_p0 = OP2_V_0_2_reg_1757;

assign p_Val2_25_0_2_fu_1491_p1 = p_Val2_25_0_2_fu_1491_p10;

assign p_Val2_25_0_2_fu_1491_p10 = src_kernel_win_0_val_4_2_fu_214;

assign p_Val2_25_2_fu_1504_p0 = OP2_V_2_reg_1777;

assign p_Val2_25_2_fu_1504_p1 = p_Val2_25_2_fu_1504_p10;

assign p_Val2_25_2_fu_1504_p10 = src_kernel_win_0_val_2_3_1_fu_190;

assign p_Val2_28_0_1_cast_fu_1251_p1 = grp_fu_1516_p3;

assign p_Val2_28_1_fu_1264_p2 = ($signed(tmp_cast_fu_1261_p1) + $signed(p_Val2_28_0_1_cast_fu_1251_p1));

assign p_Val2_28_2_1_fu_1320_p2 = ($signed(tmp2_cast_fu_1317_p1) + $signed(grp_fu_1549_p3));

assign p_Val2_2_fu_1365_p2 = (p_Val2_1_fu_1338_p4 + tmp_3_i_i_fu_1354_p1);

assign p_Val2_s_fu_1532_p0 = OP2_V_reg_1747;

assign p_Val2_s_fu_1532_p1 = p_Val2_s_fu_1532_p10;

assign p_Val2_s_fu_1532_p10 = src_kernel_win_0_val_4_3_1_fu_222;

assign p_assign_14_2_fu_536_p2 = ($signed(ap_const_lv10_3FD) + $signed(tmp_85_cast_cast_fu_478_p1));

assign p_assign_14_3_fu_580_p2 = ($signed(ap_const_lv10_3FC) + $signed(tmp_85_cast_cast_fu_478_p1));

assign p_assign_14_4_fu_620_p2 = ($signed(ap_const_lv10_3FB) + $signed(tmp_85_cast_cast_fu_478_p1));

assign p_assign_fu_778_p2 = (ap_const_lv11_1 - tmp_89_cast_cast_fu_702_p1);

assign p_dst_data_stream_V_din = ((brmerge_i_i_fu_1462_p2[0:0] === 1'b1) ? p_mux_i_i_fu_1468_p3 : p_i_i_fu_1475_p3);

assign p_i_i_fu_1475_p3 = ((neg_src_fu_1437_p2[0:0] === 1'b1) ? ap_const_lv8_0 : p_Val2_2_reg_1976);

assign p_mux_i_i_fu_1468_p3 = ((brmerge_i_i_not_i_i_fu_1452_p2[0:0] === 1'b1) ? p_Val2_2_reg_1976 : ap_const_lv8_FF);

assign p_p_i_i_cast4_fu_796_p1 = $signed(p_p_i_i_fu_784_p3);

assign p_p_i_i_cast_fu_792_p1 = $signed(p_p_i_i_fu_784_p3);

assign p_p_i_i_fu_784_p3 = ((tmp_89_fu_770_p3[0:0] === 1'b1) ? p_assign_fu_778_p2 : r_V_fu_734_p2);

assign r_V_cast_fu_740_p1 = $signed(r_V_fu_734_p2);

assign r_V_fu_734_p2 = ($signed(ap_const_lv11_7FE) + $signed(tmp_89_cast_cast_fu_702_p1));

assign rev_fu_752_p2 = (tmp_88_fu_744_p3 ^ 1'b1);

assign row_assign_13_2_t_fu_668_p2 = (y_2_2_fu_660_p3 ^ ap_const_lv3_7);

assign row_assign_13_3_t_fu_682_p2 = (y_2_3_fu_674_p3 ^ ap_const_lv3_7);

assign row_assign_13_4_t_fu_696_p2 = (y_2_4_fu_688_p3 ^ ap_const_lv3_7);

assign sel_tmp11_fu_830_p2 = (tmp_88_fu_744_p3 | tmp_67_not_fu_824_p2);

assign sel_tmp12_fu_836_p2 = (tmp_59_fu_800_p2 & sel_tmp11_fu_830_p2);

assign sel_tmp_fu_816_p3 = ((or_cond_i_i_fu_764_p2[0:0] === 1'b1) ? r_V_cast_fu_740_p1 : addconv_cast_fu_812_p1);

assign signbit_fu_1331_p3 = grp_fu_1537_p3[ap_const_lv32_1B];

assign signbit_not_fu_1442_p2 = (signbit_reg_1970 ^ 1'b1);

assign src_kernel_win_0_val_2_0_fu_1097_p3 = ((tmp_50_reg_1827[0:0] === 1'b1) ? tmp_69_fu_1082_p7 : col_buf_0_val_2_0_fu_973_p3);

assign src_kernel_win_0_val_3_0_fu_1119_p3 = ((tmp_50_reg_1827[0:0] === 1'b1) ? tmp_71_fu_1104_p7 : col_buf_0_val_3_0_fu_996_p3);

assign src_kernel_win_0_val_4_0_fu_1141_p3 = ((tmp_50_reg_1827[0:0] === 1'b1) ? tmp_72_fu_1126_p7 : col_buf_0_val_4_0_fu_1019_p3);

assign tmp2_cast_fu_1317_p1 = tmp2_reg_1960;

assign tmp_291_not_fu_500_p2 = ((p_083_0_i_reg_423 > ap_const_lv9_1DF) ? 1'b1 : 1'b0);

assign tmp_338_1_fu_518_p2 = ((p_083_0_i_reg_423 == ap_const_lv9_0) ? 1'b1 : 1'b0);

assign tmp_338_4_fu_524_p2 = ((p_083_0_i_reg_423 == ap_const_lv9_2) ? 1'b1 : 1'b0);

assign tmp_3_i_i_fu_1354_p1 = tmp_94_fu_1347_p3;

assign tmp_45_fu_445_p2 = (tmp_s_reg_412 ^ 1'b1);

assign tmp_47_fu_494_p2 = ((p_083_0_i_reg_423 < ap_const_lv9_1E0) ? 1'b1 : 1'b0);

assign tmp_48_fu_506_p2 = ((p_083_0_i_reg_423 > ap_const_lv9_2) ? 1'b1 : 1'b0);

assign tmp_49_fu_512_p2 = ((p_083_0_i_reg_423 == ap_const_lv9_1) ? 1'b1 : 1'b0);

assign tmp_50_fu_530_p2 = ((p_083_0_i_reg_423 > ap_const_lv9_1E0) ? 1'b1 : 1'b0);

assign tmp_51_fu_566_p2 = (ap_const_lv3_2 - tmp_70_fu_562_p1);

assign tmp_52_fu_572_p3 = ((tmp_68_fu_554_p3[0:0] === 1'b1) ? tmp_51_fu_566_p2 : tmp_65_fu_542_p1);

assign tmp_53_fu_606_p2 = (ap_const_lv3_3 - tmp_70_fu_562_p1);

assign tmp_54_fu_612_p3 = ((tmp_83_fu_598_p3[0:0] === 1'b1) ? tmp_53_fu_606_p2 : tmp_81_fu_586_p1);

assign tmp_55_fu_646_p2 = ($signed(ap_const_lv3_4) - $signed(tmp_70_fu_562_p1));

assign tmp_56_fu_652_p3 = ((tmp_86_fu_638_p3[0:0] === 1'b1) ? tmp_55_fu_646_p2 : tmp_84_fu_626_p1);

assign tmp_58_fu_758_p2 = (($signed(r_V_fu_734_p2) < $signed(11'b1010000000)) ? 1'b1 : 1'b0);

assign tmp_59_fu_800_p2 = (($signed(p_p_i_i_fu_784_p3) < $signed(11'b1010000000)) ? 1'b1 : 1'b0);

assign tmp_60_fu_867_p1 = $unsigned(col_assign_cast7_fu_864_p1);

assign tmp_65_fu_542_p1 = p_assign_14_2_fu_536_p2[2:0];

assign tmp_66_fu_546_p3 = p_assign_14_2_fu_536_p2[ap_const_lv32_9];

assign tmp_67_not_fu_824_p2 = (tmp_58_fu_758_p2 ^ 1'b1);

assign tmp_68_fu_554_p3 = p_assign_14_2_fu_536_p2[ap_const_lv32_9];

assign tmp_70_fu_562_p1 = p_083_0_i_reg_423[2:0];

assign tmp_73_fu_1391_p4 = {{grp_fu_1537_p3[ap_const_lv32_1B : ap_const_lv32_16]}};

assign tmp_7_i_i_fu_1379_p2 = (tmp_96_fu_1371_p3 ^ 1'b1);

assign tmp_81_fu_586_p1 = p_assign_14_3_fu_580_p2[2:0];

assign tmp_82_fu_590_p3 = p_assign_14_3_fu_580_p2[ap_const_lv32_9];

assign tmp_83_fu_598_p3 = p_assign_14_3_fu_580_p2[ap_const_lv32_9];

assign tmp_84_fu_626_p1 = p_assign_14_4_fu_620_p2[2:0];

assign tmp_85_cast_cast_fu_478_p1 = p_083_0_i_reg_423;

assign tmp_85_fu_630_p3 = p_assign_14_4_fu_620_p2[ap_const_lv32_9];

assign tmp_86_fu_638_p3 = p_assign_14_4_fu_620_p2[ap_const_lv32_9];

assign tmp_87_fu_718_p4 = {{p_098_0_i_reg_434[ap_const_lv32_9 : ap_const_lv32_2]}};

assign tmp_88_fu_744_p3 = r_V_fu_734_p2[ap_const_lv32_A];

assign tmp_89_cast_cast_fu_702_p1 = p_098_0_i_reg_434;

assign tmp_89_fu_770_p3 = r_V_fu_734_p2[ap_const_lv32_A];

assign tmp_8_i_i_fu_1432_p2 = (p_38_i_i_i_reg_1982 ^ 1'b1);

assign tmp_90_fu_850_p1 = x_fu_842_p3[2:0];

assign tmp_94_fu_1347_p3 = grp_fu_1537_p3[ap_const_lv32_D];

assign tmp_95_fu_1358_p3 = grp_fu_1537_p3[ap_const_lv32_15];

assign tmp_96_fu_1371_p3 = p_Val2_2_fu_1365_p2[ap_const_lv32_7];

assign tmp_cast_fu_1261_p1 = grp_fu_1496_p3;

assign tmp_s_phi_fu_416_p4 = tmp_s_reg_412;

assign x_fu_842_p3 = ((sel_tmp12_fu_836_p2[0:0] === 1'b1) ? p_p_i_i_cast4_fu_796_p1 : sel_tmp_fu_816_p3);

assign y_2_2_fu_660_p3 = ((tmp_66_fu_546_p3[0:0] === 1'b1) ? tmp_52_fu_572_p3 : tmp_65_fu_542_p1);

assign y_2_3_fu_674_p3 = ((tmp_82_fu_590_p3[0:0] === 1'b1) ? tmp_54_fu_612_p3 : tmp_81_fu_586_p1);

assign y_2_4_fu_688_p3 = ((tmp_85_fu_630_p3[0:0] === 1'b1) ? tmp_56_fu_652_p3 : tmp_84_fu_626_p1);

endmodule //pynq_filters_Filter2D_1
