Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 1.1.0.165.1

Thu Nov 21 11:54:27 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt pong_impl_1.twr pong_impl_1.udb -gui

-----------------------------------------
Design:          main
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock clk
        2.2  Clock vga_clock
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
            3.2.1  Setup Constraint Slack Summary
            3.2.2  Setup Critical Endpoint Summary 
        3.3  Hold Summary Report
            3.3.1  Hold Constraint Slack Summary
            3.3.2  Hold Critical Endpoint Summary 
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
            4.1.1  Setup Path Details For Constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]
            4.1.2  Setup Path Details For Constraint: create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
        4.2  Hold Detailed Report
            4.2.1  Hold Path Details For Constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]
            4.2.2  Hold Path Details For Constraint: create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
[IGNORED:]create_clock -name {pll/lscc_pll_inst/REFERENCECLK} -period 83.3333333333333 [get_nets clk]
create_clock -name {clk} -period 83.3333333333333 [get_nets clk]
create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

1.2  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
paused_menu/i1_4_lut_4_lut/D	->	paused_menu/i1_4_lut_4_lut/Z

++++ Loop2
paused_menu/i7046_4_lut/A	->	paused_menu/i7046_4_lut/Z

++++ Loop3
paused_menu/i7042_4_lut/A	->	paused_menu/i7042_4_lut/Z

++++ Loop4
paused_menu/i7038_3_lut/A	->	paused_menu/i7038_3_lut/Z

++++ Loop5
paused_menu/i1_4_lut/B	->	paused_menu/i1_4_lut/Z

++++ Loop6
SLICE_311/A0	->	SLICE_311/F0

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "clk"
=======================
create_clock -name {clk} -period 83.3333333333333 [get_nets clk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock clk                |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From vga_clock                         |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "vga_clock"
=======================
create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
            Clock vga_clock             |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From vga_clock                         |             Target |          39.800 ns |         25.126 MHz 
                                        | Actual (all paths) |          13.365 ns |         74.822 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
            Clock vga_clock             |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From clk                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 2.67185%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

3.2.1  Setup Constraint Slack Summary
--------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {clk} -period 83.333                                                                                                    
3333333333 [get_nets clk]               |   83.333 ns |   68.962 ns |    4   |   20.830 ns |  48.008 MHz |       24       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {vga_clock                                                                                                    
} -source [get_pins {pll/lscc_pll_inst/                                                                                                    
u_PLL_B/REFERENCECLK}] -multiply_by 67                                                                                                     
-divide_by 32 [get_pins {pll/lscc_pll_i                                                                                                    
nst/u_PLL_B/OUTGLOBAL }]                |   39.800 ns |   26.435 ns |    4   |   13.365 ns |  74.822 MHz |       31       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.2.2  Setup Critical Endpoint Summary 
----------------------------------------
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vga_driver/v_count__i6/D                 |   26.436 ns 
vga_driver/v_count__i5/D                 |   26.436 ns 
vga_driver/v_count__i1/D                 |   26.436 ns 
vga_driver/v_count__i0/D                 |   26.502 ns 
vga_driver/v_count__i7/D                 |   26.502 ns 
vga_driver/v_count__i4/D                 |   26.502 ns 
vga_driver/v_count__i3/D                 |   26.555 ns 
vga_driver/v_count__i2/D                 |   26.820 ns 
vga_driver/v_count__i9/D                 |   27.219 ns 
{vga_driver/v_count__i7/SP   vga_driver/v_count__i6/SP}              
                                         |   27.444 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

3.3.1  Hold Constraint Slack Summary
-------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {clk} -period 83.333                                                                                                    
3333333333 [get_nets clk]               |    0.000 ns |    3.417 ns |    2   |        ---- |        ---- |       24       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {vga_clock                                                                                                    
} -source [get_pins {pll/lscc_pll_inst/                                                                                                    
u_PLL_B/REFERENCECLK}] -multiply_by 67                                                                                                     
-divide_by 32 [get_pins {pll/lscc_pll_i                                                                                                    
nst/u_PLL_B/OUTGLOBAL }]                |    0.000 ns |    3.112 ns |    2   |        ---- |        ---- |       31       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.3.2  Hold Critical Endpoint Summary 
---------------------------------------

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vga_driver/v_count__i9/D                 |    3.112 ns 
vga_driver/v_count__i5/D                 |    3.112 ns 
timer_clock_455__i7/D                    |    3.417 ns 
timer_clock_455__i8/D                    |    3.417 ns 
timer_clock_455__i5/D                    |    3.417 ns 
timer_clock_455__i6/D                    |    3.417 ns 
timer_clock_455__i3/D                    |    3.417 ns 
timer_clock_455__i4/D                    |    3.417 ns 
timer_clock_455__i1/D                    |    3.417 ns 
timer_clock_455__i2/D                    |    3.417 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 5 End Points          |           Type           
-------------------------------------------------------------------
{vga_driver/v_count__i9/SR   vga_driver/v_count__i8/SR}                           
                                        |           No arrival time
{vga_driver/v_count__i7/SR   vga_driver/v_count__i6/SR}                           
                                        |           No arrival time
{vga_driver/v_count__i5/SR   vga_driver/v_count__i4/SR}                           
                                        |           No arrival time
{vga_driver/v_count__i3/SR   vga_driver/v_count__i2/SR}                           
                                        |           No arrival time
{vga_driver/v_count__i1/SR   vga_driver/v_count__i0/SR}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         5
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
button_enter                            |                     input
player_two_down                         |                     input
player_one_up                           |                     input
player_one_down                         |                     input
player_two_up                           |                     input
hsync                                   |                    output
vsync                                   |                    output
r                                       |                    output
g                                       |                    output
b                                       |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        10
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 10 Instance(s)         |           Type           
-------------------------------------------------------------------
pos_y_i7                                |                  No Clock
pos_y_i8                                |                  No Clock
timer_459__i7                           |                  No Clock
timer_459__i3                           |                  No Clock
timer_459__i4                           |                  No Clock
timer_459__i0                           |                  No Clock
timer_459__i5                           |                  No Clock
timer_459__i6                           |                  No Clock
pos_y_i9                                |                  No Clock
pos_y_i5                                |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                       727
                                        |                          
-------------------------------------------------------------------

==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================
4.1.1  Setup path details for constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]
----------------------------------------------------------------------
24 endpoints scored, 0 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : HFOSC
MPW Pin          : CLKHF
MPW Period       : 20.83 ns
Clock Period     : 83.3333 ns
Period margin    : 62.5033 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_455__i1/Q
Path End         : tick_c/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 4
Delay Ratio      : 80.3% (route), 19.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 68.962 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               88.644

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       14.172
-------------------------------------   ------
End-of-path arrival time( ns )          19.682

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_455__i1/CK   timer_clock_455__i2/CK}->timer_clock_455__i1/Q
                                          SLICE_R24C16B   CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[1]                                            NET DELAY        2.675         9.576  1       
i18240_4_lut/A->i18240_4_lut/Z            SLICE_R23C16A   B0_TO_F0_DELAY   0.450        10.026  1       
n119556                                                   NET DELAY        2.490        12.516  1       
i21952_4_lut/D->i21952_4_lut/Z            SLICE_R23C17A   B1_TO_F1_DELAY   0.477        12.993  9       
n106921                                                   NET DELAY        6.212        19.205  1       
i1_2_lut_adj_132/B->i1_2_lut_adj_132/Z    SLICE_R13C4C    C1_TO_F1_DELAY   0.477        19.682  1       
n106365                                                   NET DELAY        0.000        19.682  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_455__i1/Q
Path End         : timer_clock_455__i0/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 3
Delay Ratio      : 80.7% (route), 19.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 70.937 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               88.313

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       11.866
-------------------------------------   ------
End-of-path arrival time( ns )          17.376

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_455__i1/CK   timer_clock_455__i2/CK}->timer_clock_455__i1/Q
                                          SLICE_R24C16B   CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[1]                                            NET DELAY        2.675         9.576  1       
i18240_4_lut/A->i18240_4_lut/Z            SLICE_R23C16A   B0_TO_F0_DELAY   0.450        10.026  1       
n119556                                                   NET DELAY        2.490        12.516  1       
i21952_4_lut/D->i21952_4_lut/Z            SLICE_R23C17A   B1_TO_F1_DELAY   0.450        12.966  9       
n106921                                                   NET DELAY        4.410        17.376  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_455__i1/Q
Path End         : {timer_clock_455__i1/SR   timer_clock_455__i2/SR}
Source Clock     : clk
Destination Clock: clk
Logic Level      : 3
Delay Ratio      : 80.7% (route), 19.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 70.937 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               88.313

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       11.866
-------------------------------------   ------
End-of-path arrival time( ns )          17.376

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_455__i1/CK   timer_clock_455__i2/CK}->timer_clock_455__i1/Q
                                          SLICE_R24C16B   CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[1]                                            NET DELAY        2.675         9.576  1       
i18240_4_lut/A->i18240_4_lut/Z            SLICE_R23C16A   B0_TO_F0_DELAY   0.450        10.026  1       
n119556                                                   NET DELAY        2.490        12.516  1       
i21952_4_lut/D->i21952_4_lut/Z            SLICE_R23C17A   B1_TO_F1_DELAY   0.450        12.966  9       
n106921                                                   NET DELAY        4.410        17.376  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_455__i1/Q
Path End         : {timer_clock_455__i3/SR   timer_clock_455__i4/SR}
Source Clock     : clk
Destination Clock: clk
Logic Level      : 3
Delay Ratio      : 80.7% (route), 19.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 70.937 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               88.313

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       11.866
-------------------------------------   ------
End-of-path arrival time( ns )          17.376

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_455__i1/CK   timer_clock_455__i2/CK}->timer_clock_455__i1/Q
                                          SLICE_R24C16B   CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[1]                                            NET DELAY        2.675         9.576  1       
i18240_4_lut/A->i18240_4_lut/Z            SLICE_R23C16A   B0_TO_F0_DELAY   0.450        10.026  1       
n119556                                                   NET DELAY        2.490        12.516  1       
i21952_4_lut/D->i21952_4_lut/Z            SLICE_R23C17A   B1_TO_F1_DELAY   0.450        12.966  9       
n106921                                                   NET DELAY        4.410        17.376  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_455__i1/Q
Path End         : {timer_clock_455__i5/SR   timer_clock_455__i6/SR}
Source Clock     : clk
Destination Clock: clk
Logic Level      : 3
Delay Ratio      : 80.7% (route), 19.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 70.937 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               88.313

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       11.866
-------------------------------------   ------
End-of-path arrival time( ns )          17.376

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_455__i1/CK   timer_clock_455__i2/CK}->timer_clock_455__i1/Q
                                          SLICE_R24C16B   CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[1]                                            NET DELAY        2.675         9.576  1       
i18240_4_lut/A->i18240_4_lut/Z            SLICE_R23C16A   B0_TO_F0_DELAY   0.450        10.026  1       
n119556                                                   NET DELAY        2.490        12.516  1       
i21952_4_lut/D->i21952_4_lut/Z            SLICE_R23C17A   B1_TO_F1_DELAY   0.450        12.966  9       
n106921                                                   NET DELAY        4.410        17.376  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_455__i1/Q
Path End         : {timer_clock_455__i9/SR   timer_clock_455__i10/SR}
Source Clock     : clk
Destination Clock: clk
Logic Level      : 3
Delay Ratio      : 78.5% (route), 21.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 72.129 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               88.313

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       10.674
-------------------------------------   ------
End-of-path arrival time( ns )          16.184

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_455__i1/CK   timer_clock_455__i2/CK}->timer_clock_455__i1/Q
                                          SLICE_R24C16B   CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[1]                                            NET DELAY        2.675         9.576  1       
i18240_4_lut/A->i18240_4_lut/Z            SLICE_R23C16A   B0_TO_F0_DELAY   0.450        10.026  1       
n119556                                                   NET DELAY        2.490        12.516  1       
i21952_4_lut/D->i21952_4_lut/Z            SLICE_R23C17A   B1_TO_F1_DELAY   0.450        12.966  9       
n106921                                                   NET DELAY        3.218        16.184  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_455__i1/Q
Path End         : {timer_clock_455__i11/SR   timer_clock_455__i12/SR}
Source Clock     : clk
Destination Clock: clk
Logic Level      : 3
Delay Ratio      : 78.5% (route), 21.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 72.129 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               88.313

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       10.674
-------------------------------------   ------
End-of-path arrival time( ns )          16.184

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_455__i1/CK   timer_clock_455__i2/CK}->timer_clock_455__i1/Q
                                          SLICE_R24C16B   CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[1]                                            NET DELAY        2.675         9.576  1       
i18240_4_lut/A->i18240_4_lut/Z            SLICE_R23C16A   B0_TO_F0_DELAY   0.450        10.026  1       
n119556                                                   NET DELAY        2.490        12.516  1       
i21952_4_lut/D->i21952_4_lut/Z            SLICE_R23C17A   B1_TO_F1_DELAY   0.450        12.966  9       
n106921                                                   NET DELAY        3.218        16.184  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_455__i1/Q
Path End         : {timer_clock_455__i13/SR   timer_clock_455__i14/SR}
Source Clock     : clk
Destination Clock: clk
Logic Level      : 3
Delay Ratio      : 78.5% (route), 21.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 72.129 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               88.313

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       10.674
-------------------------------------   ------
End-of-path arrival time( ns )          16.184

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_455__i1/CK   timer_clock_455__i2/CK}->timer_clock_455__i1/Q
                                          SLICE_R24C16B   CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[1]                                            NET DELAY        2.675         9.576  1       
i18240_4_lut/A->i18240_4_lut/Z            SLICE_R23C16A   B0_TO_F0_DELAY   0.450        10.026  1       
n119556                                                   NET DELAY        2.490        12.516  1       
i21952_4_lut/D->i21952_4_lut/Z            SLICE_R23C17A   B1_TO_F1_DELAY   0.450        12.966  9       
n106921                                                   NET DELAY        3.218        16.184  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_455__i1/Q
Path End         : {timer_clock_455__i7/SR   timer_clock_455__i8/SR}
Source Clock     : clk
Destination Clock: clk
Logic Level      : 3
Delay Ratio      : 78.5% (route), 21.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 72.129 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               88.313

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       10.674
-------------------------------------   ------
End-of-path arrival time( ns )          16.184

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_455__i1/CK   timer_clock_455__i2/CK}->timer_clock_455__i1/Q
                                          SLICE_R24C16B   CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[1]                                            NET DELAY        2.675         9.576  1       
i18240_4_lut/A->i18240_4_lut/Z            SLICE_R23C16A   B0_TO_F0_DELAY   0.450        10.026  1       
n119556                                                   NET DELAY        2.490        12.516  1       
i21952_4_lut/D->i21952_4_lut/Z            SLICE_R23C17A   B1_TO_F1_DELAY   0.450        12.966  9       
n106921                                                   NET DELAY        3.218        16.184  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_455__i0/Q
Path End         : timer_clock_455__i13/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 15
Delay Ratio      : 36.9% (route), 63.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 74.342 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               88.644

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                        8.792
-------------------------------------   ------
End-of-path arrival time( ns )          14.302

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock_455__i0/CK->timer_clock_455__i0/Q
                                          SLICE_R24C16A   CLK_TO_Q1_DELAY      1.391         6.901  2       
timer_clock[0]                                            NET DELAY            2.026         8.927  1       
timer_clock_455_add_4_1/C1->timer_clock_455_add_4_1/CO1
                                          SLICE_R24C16A   C1_TO_COUT1_DELAY    0.344         9.271  2       
n114369                                                   NET DELAY            0.000         9.271  1       
timer_clock_455_add_4_3/CI0->timer_clock_455_add_4_3/CO0
                                          SLICE_R24C16B   CIN0_TO_COUT0_DELAY  0.278         9.549  2       
n127031                                                   NET DELAY            0.000         9.549  1       
timer_clock_455_add_4_3/CI1->timer_clock_455_add_4_3/CO1
                                          SLICE_R24C16B   CIN1_TO_COUT1_DELAY  0.278         9.827  2       
n114371                                                   NET DELAY            0.000         9.827  1       
timer_clock_455_add_4_5/CI0->timer_clock_455_add_4_5/CO0
                                          SLICE_R24C16C   CIN0_TO_COUT0_DELAY  0.278        10.105  2       
n127034                                                   NET DELAY            0.000        10.105  1       
timer_clock_455_add_4_5/CI1->timer_clock_455_add_4_5/CO1
                                          SLICE_R24C16C   CIN1_TO_COUT1_DELAY  0.278        10.383  2       
n114373                                                   NET DELAY            0.000        10.383  1       
timer_clock_455_add_4_7/CI0->timer_clock_455_add_4_7/CO0
                                          SLICE_R24C16D   CIN0_TO_COUT0_DELAY  0.278        10.661  2       
n127037                                                   NET DELAY            0.000        10.661  1       
timer_clock_455_add_4_7/CI1->timer_clock_455_add_4_7/CO1
                                          SLICE_R24C16D   CIN1_TO_COUT1_DELAY  0.278        10.939  2       
n114375                                                   NET DELAY            0.556        11.495  1       
timer_clock_455_add_4_9/CI0->timer_clock_455_add_4_9/CO0
                                          SLICE_R24C17A   CIN0_TO_COUT0_DELAY  0.278        11.773  2       
n127040                                                   NET DELAY            0.000        11.773  1       
timer_clock_455_add_4_9/CI1->timer_clock_455_add_4_9/CO1
                                          SLICE_R24C17A   CIN1_TO_COUT1_DELAY  0.278        12.051  2       
n114377                                                   NET DELAY            0.000        12.051  1       
timer_clock_455_add_4_11/CI0->timer_clock_455_add_4_11/CO0
                                          SLICE_R24C17B   CIN0_TO_COUT0_DELAY  0.278        12.329  2       
n127043                                                   NET DELAY            0.000        12.329  1       
timer_clock_455_add_4_11/CI1->timer_clock_455_add_4_11/CO1
                                          SLICE_R24C17B   CIN1_TO_COUT1_DELAY  0.278        12.607  2       
n114379                                                   NET DELAY            0.000        12.607  1       
timer_clock_455_add_4_13/CI0->timer_clock_455_add_4_13/CO0
                                          SLICE_R24C17C   CIN0_TO_COUT0_DELAY  0.278        12.885  2       
n127046                                                   NET DELAY            0.000        12.885  1       
timer_clock_455_add_4_13/CI1->timer_clock_455_add_4_13/CO1
                                          SLICE_R24C17C   CIN1_TO_COUT1_DELAY  0.278        13.163  2       
n114381                                                   NET DELAY            0.662        13.825  1       
timer_clock_455_add_4_15/D0->timer_clock_455_add_4_15/S0
                                          SLICE_R24C17D   D0_TO_F0_DELAY       0.477        14.302  1       
n67_2                                                     NET DELAY            0.000        14.302  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.1.2  Setup path details for constraint: create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
31 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i5/Q
Path End         : vga_driver/v_count__i1/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 78.8% (route), 21.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 26.435 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     50.228

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                             13.166
-------------------------------------------   ------
End-of-path arrival time( ns )                23.793

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/v_count__i5/CK   vga_driver/v_count__i4/CK}->vga_driver/v_count__i5/Q
                                          SLICE_R24C9B    CLK_TO_Q0_DELAY  1.391        12.018  33      
pixel_row[5]                                              NET DELAY        5.444        17.462  1       
vga_driver/i3_4_lut/C->vga_driver/i3_4_lut/Z
                                          SLICE_R23C15C   C0_TO_F0_DELAY   0.477        17.939  2       
n158                                                      NET DELAY        0.305        18.244  1       
vga_driver/i4_4_lut/D->vga_driver/i4_4_lut/Z
                                          SLICE_R23C15C   C1_TO_F1_DELAY   0.450        18.694  10      
vga_driver/n10_c                                          NET DELAY        4.622        23.316  1       
vga_driver/i1_2_lut_4_lut_adj_101/B->vga_driver/i1_2_lut_4_lut_adj_101/Z
                                          SLICE_R24C9C    A0_TO_F0_DELAY   0.477        23.793  1       
vga_driver/n38[1]                                         NET DELAY        0.000        23.793  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i5/Q
Path End         : vga_driver/v_count__i5/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 78.8% (route), 21.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 26.435 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     50.228

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                             13.166
-------------------------------------------   ------
End-of-path arrival time( ns )                23.793

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/v_count__i5/CK   vga_driver/v_count__i4/CK}->vga_driver/v_count__i5/Q
                                          SLICE_R24C9B    CLK_TO_Q0_DELAY  1.391        12.018  33      
pixel_row[5]                                              NET DELAY        5.444        17.462  1       
vga_driver/i3_4_lut/C->vga_driver/i3_4_lut/Z
                                          SLICE_R23C15C   C0_TO_F0_DELAY   0.477        17.939  2       
n158                                                      NET DELAY        0.305        18.244  1       
vga_driver/i4_4_lut/D->vga_driver/i4_4_lut/Z
                                          SLICE_R23C15C   C1_TO_F1_DELAY   0.450        18.694  10      
vga_driver/n10_c                                          NET DELAY        4.622        23.316  1       
vga_driver/i9032_2_lut_4_lut/B->vga_driver/i9032_2_lut_4_lut/Z
                                          SLICE_R24C9B    A0_TO_F0_DELAY   0.477        23.793  1       
vga_driver/n38[5]                                         NET DELAY        0.000        23.793  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i5/Q
Path End         : vga_driver/v_count__i6/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 78.8% (route), 21.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 26.435 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     50.228

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                             13.166
-------------------------------------------   ------
End-of-path arrival time( ns )                23.793

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/v_count__i5/CK   vga_driver/v_count__i4/CK}->vga_driver/v_count__i5/Q
                                          SLICE_R24C9B    CLK_TO_Q0_DELAY  1.391        12.018  33      
pixel_row[5]                                              NET DELAY        5.444        17.462  1       
vga_driver/i3_4_lut/C->vga_driver/i3_4_lut/Z
                                          SLICE_R23C15C   C0_TO_F0_DELAY   0.477        17.939  2       
n158                                                      NET DELAY        0.305        18.244  1       
vga_driver/i4_4_lut/D->vga_driver/i4_4_lut/Z
                                          SLICE_R23C15C   C1_TO_F1_DELAY   0.450        18.694  10      
vga_driver/n10_c                                          NET DELAY        4.622        23.316  1       
vga_driver/i9031_2_lut_4_lut/B->vga_driver/i9031_2_lut_4_lut/Z
                                          SLICE_R24C11C   A1_TO_F1_DELAY   0.477        23.793  1       
vga_driver/n38[6]                                         NET DELAY        0.000        23.793  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i5/Q
Path End         : vga_driver/v_count__i0/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 78.7% (route), 21.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 26.501 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     50.228

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                             13.100
-------------------------------------------   ------
End-of-path arrival time( ns )                23.727

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/v_count__i5/CK   vga_driver/v_count__i4/CK}->vga_driver/v_count__i5/Q
                                          SLICE_R24C9B    CLK_TO_Q0_DELAY  1.391        12.018  33      
pixel_row[5]                                              NET DELAY        5.444        17.462  1       
vga_driver/i3_4_lut/C->vga_driver/i3_4_lut/Z
                                          SLICE_R23C15C   C0_TO_F0_DELAY   0.477        17.939  2       
n158                                                      NET DELAY        0.305        18.244  1       
vga_driver/i4_4_lut/D->vga_driver/i4_4_lut/Z
                                          SLICE_R23C15C   C1_TO_F1_DELAY   0.450        18.694  10      
vga_driver/n10_c                                          NET DELAY        4.556        23.250  1       
vga_driver/i1_2_lut_4_lut/B->vga_driver/i1_2_lut_4_lut/Z
                                          SLICE_R24C9C    B1_TO_F1_DELAY   0.477        23.727  1       
vga_driver/n38[0]                                         NET DELAY        0.000        23.727  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i5/Q
Path End         : vga_driver/v_count__i4/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 78.7% (route), 21.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 26.501 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     50.228

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                             13.100
-------------------------------------------   ------
End-of-path arrival time( ns )                23.727

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/v_count__i5/CK   vga_driver/v_count__i4/CK}->vga_driver/v_count__i5/Q
                                          SLICE_R24C9B    CLK_TO_Q0_DELAY  1.391        12.018  33      
pixel_row[5]                                              NET DELAY        5.444        17.462  1       
vga_driver/i3_4_lut/C->vga_driver/i3_4_lut/Z
                                          SLICE_R23C15C   C0_TO_F0_DELAY   0.477        17.939  2       
n158                                                      NET DELAY        0.305        18.244  1       
vga_driver/i4_4_lut/D->vga_driver/i4_4_lut/Z
                                          SLICE_R23C15C   C1_TO_F1_DELAY   0.450        18.694  10      
vga_driver/n10_c                                          NET DELAY        4.556        23.250  1       
vga_driver/i9033_2_lut_4_lut/B->vga_driver/i9033_2_lut_4_lut/Z
                                          SLICE_R24C9B    B1_TO_F1_DELAY   0.477        23.727  1       
vga_driver/n38[4]                                         NET DELAY        0.000        23.727  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i5/Q
Path End         : vga_driver/v_count__i7/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 78.7% (route), 21.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 26.501 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     50.228

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                             13.100
-------------------------------------------   ------
End-of-path arrival time( ns )                23.727

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/v_count__i5/CK   vga_driver/v_count__i4/CK}->vga_driver/v_count__i5/Q
                                          SLICE_R24C9B    CLK_TO_Q0_DELAY  1.391        12.018  33      
pixel_row[5]                                              NET DELAY        5.444        17.462  1       
vga_driver/i3_4_lut/C->vga_driver/i3_4_lut/Z
                                          SLICE_R23C15C   C0_TO_F0_DELAY   0.477        17.939  2       
n158                                                      NET DELAY        0.305        18.244  1       
vga_driver/i4_4_lut/D->vga_driver/i4_4_lut/Z
                                          SLICE_R23C15C   C1_TO_F1_DELAY   0.450        18.694  10      
vga_driver/n10_c                                          NET DELAY        4.556        23.250  1       
vga_driver/i9030_2_lut_4_lut/B->vga_driver/i9030_2_lut_4_lut/Z
                                          SLICE_R24C11C   B0_TO_F0_DELAY   0.477        23.727  1       
vga_driver/n38[7]                                         NET DELAY        0.000        23.727  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i5/Q
Path End         : vga_driver/v_count__i3/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 78.6% (route), 21.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 26.554 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     50.228

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                             13.047
-------------------------------------------   ------
End-of-path arrival time( ns )                23.674

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/v_count__i5/CK   vga_driver/v_count__i4/CK}->vga_driver/v_count__i5/Q
                                          SLICE_R24C9B    CLK_TO_Q0_DELAY  1.391        12.018  33      
pixel_row[5]                                              NET DELAY        5.444        17.462  1       
vga_driver/i3_4_lut/C->vga_driver/i3_4_lut/Z
                                          SLICE_R23C15C   C0_TO_F0_DELAY   0.477        17.939  2       
n158                                                      NET DELAY        0.305        18.244  1       
vga_driver/i4_4_lut/D->vga_driver/i4_4_lut/Z
                                          SLICE_R23C15C   C1_TO_F1_DELAY   0.450        18.694  10      
vga_driver/n10_c                                          NET DELAY        4.503        23.197  1       
vga_driver/i9034_2_lut_4_lut/B->vga_driver/i9034_2_lut_4_lut/Z
                                          SLICE_R24C9A    C0_TO_F0_DELAY   0.477        23.674  1       
vga_driver/n38[3]                                         NET DELAY        0.000        23.674  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i5/Q
Path End         : vga_driver/v_count__i2/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 78.1% (route), 21.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 26.819 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     50.228

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                             12.782
-------------------------------------------   ------
End-of-path arrival time( ns )                23.409

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/v_count__i5/CK   vga_driver/v_count__i4/CK}->vga_driver/v_count__i5/Q
                                          SLICE_R24C9B    CLK_TO_Q0_DELAY  1.391        12.018  33      
pixel_row[5]                                              NET DELAY        5.444        17.462  1       
vga_driver/i3_4_lut/C->vga_driver/i3_4_lut/Z
                                          SLICE_R23C15C   C0_TO_F0_DELAY   0.477        17.939  2       
n158                                                      NET DELAY        0.305        18.244  1       
vga_driver/i4_4_lut/D->vga_driver/i4_4_lut/Z
                                          SLICE_R23C15C   C1_TO_F1_DELAY   0.450        18.694  10      
vga_driver/n10_c                                          NET DELAY        4.238        22.932  1       
vga_driver/i1_2_lut_4_lut_adj_100/B->vga_driver/i1_2_lut_4_lut_adj_100/Z
                                          SLICE_R24C9A    D1_TO_F1_DELAY   0.477        23.409  1       
vga_driver/n38[2]                                         NET DELAY        0.000        23.409  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i2/Q
Path End         : vga_driver/v_count__i9/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 10
Delay Ratio      : 64.9% (route), 35.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 27.218 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     50.228

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                             12.383
-------------------------------------------   ------
End-of-path arrival time( ns )                23.010

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/v_count__i3/CK   vga_driver/v_count__i2/CK}->vga_driver/v_count__i2/Q
                                          SLICE_R24C9A    CLK_TO_Q1_DELAY      1.391        12.018  33      
pixel_row[2]                                              NET DELAY            3.788        15.806  1       
vga_driver/add_28_add_5_3/B1->vga_driver/add_28_add_5_3/CO1
                                          SLICE_R24C10B   B1_TO_COUT1_DELAY    0.358        16.164  2       
vga_driver/n114294                                        NET DELAY            0.000        16.164  1       
vga_driver/add_28_add_5_5/CI0->vga_driver/add_28_add_5_5/CO0
                                          SLICE_R24C10C   CIN0_TO_COUT0_DELAY  0.278        16.442  2       
vga_driver/n127070                                        NET DELAY            0.000        16.442  1       
vga_driver/add_28_add_5_5/CI1->vga_driver/add_28_add_5_5/CO1
                                          SLICE_R24C10C   CIN1_TO_COUT1_DELAY  0.278        16.720  2       
vga_driver/n114296                                        NET DELAY            0.000        16.720  1       
vga_driver/add_28_add_5_7/CI0->vga_driver/add_28_add_5_7/CO0
                                          SLICE_R24C10D   CIN0_TO_COUT0_DELAY  0.278        16.998  2       
vga_driver/n127073                                        NET DELAY            0.000        16.998  1       
vga_driver/add_28_add_5_7/CI1->vga_driver/add_28_add_5_7/CO1
                                          SLICE_R24C10D   CIN1_TO_COUT1_DELAY  0.278        17.276  2       
vga_driver/n114298                                        NET DELAY            0.556        17.832  1       
vga_driver/add_28_add_5_9/CI0->vga_driver/add_28_add_5_9/CO0
                                          SLICE_R24C11A   CIN0_TO_COUT0_DELAY  0.278        18.110  2       
vga_driver/n127076                                        NET DELAY            0.000        18.110  1       
vga_driver/add_28_add_5_9/CI1->vga_driver/add_28_add_5_9/CO1
                                          SLICE_R24C11A   CIN1_TO_COUT1_DELAY  0.278        18.388  2       
vga_driver/n114300                                        NET DELAY            0.662        19.050  1       
vga_driver/add_28_add_5_11/D0->vga_driver/add_28_add_5_11/S0
                                          SLICE_R24C11B   D0_TO_F0_DELAY       0.450        19.500  1       
vga_driver/n57[9]                                         NET DELAY            3.033        22.533  1       
vga_driver/i9028_2_lut_4_lut/D->vga_driver/i9028_2_lut_4_lut/Z
                                          SLICE_R23C11D   C0_TO_F0_DELAY       0.477        23.010  1       
vga_driver/n38[9]                                         NET DELAY            0.000        23.010  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_456__i3/Q
Path End         : {vga_driver/v_count__i1/SP   vga_driver/v_count__i0/SP}
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 77.2% (route), 22.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 27.443 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     50.228

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                             12.158
-------------------------------------------   ------
End-of-path arrival time( ns )                22.785

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_456__i3/CK   vga_driver/h_count_456__i4/CK}->vga_driver/h_count_456__i3/Q
                                          SLICE_R22C13C   CLK_TO_Q0_DELAY  1.391        12.018  21      
pixel_col[3]                                              NET DELAY        2.675        14.693  1       
background/i1_2_lut_adj_64/B->background/i1_2_lut_adj_64/Z
                                          SLICE_R21C14A   B0_TO_F0_DELAY   0.477        15.170  2       
n117904                                                   NET DELAY        0.305        15.475  1       
vga_driver/i5_4_lut/D->vga_driver/i5_4_lut/Z
                                          SLICE_R21C14A   C1_TO_F1_DELAY   0.450        15.925  1       
vga_driver/n12_c                                          NET DELAY        2.490        18.415  1       
vga_driver/i208_4_lut_4_lut/C->vga_driver/i208_4_lut_4_lut/Z
                                          SLICE_R21C14B   B1_TO_F1_DELAY   0.450        18.865  11      
vga_driver/n98993                                         NET DELAY        3.920        22.785  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2  Hold Detailed Report
==========================
4.2.1  Hold path details for constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]
----------------------------------------------------------------------
24 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_455__i0/Q
Path End         : timer_clock_455__i0/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
timer_clock_455__i0/CK->timer_clock_455__i0/Q
                                          SLICE_R24C16A   CLK_TO_Q1_DELAY  1.391         6.901  2       
timer_clock[0]                                            NET DELAY        1.576         8.477  1       
timer_clock_455_add_4_1/C1->timer_clock_455_add_4_1/S1
                                          SLICE_R24C16A   C1_TO_F1_DELAY   0.450         8.927  1       
n80                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_455__i2/Q
Path End         : timer_clock_455__i2/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_455__i1/CK   timer_clock_455__i2/CK}->timer_clock_455__i2/Q
                                          SLICE_R24C16B   CLK_TO_Q1_DELAY  1.391         6.901  2       
timer_clock[2]                                            NET DELAY        1.576         8.477  1       
timer_clock_455_add_4_3/C1->timer_clock_455_add_4_3/S1
                                          SLICE_R24C16B   C1_TO_F1_DELAY   0.450         8.927  1       
n78                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_455__i1/Q
Path End         : timer_clock_455__i1/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_455__i1/CK   timer_clock_455__i2/CK}->timer_clock_455__i1/Q
                                          SLICE_R24C16B   CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[1]                                            NET DELAY        1.576         8.477  1       
timer_clock_455_add_4_3/C0->timer_clock_455_add_4_3/S0
                                          SLICE_R24C16B   C0_TO_F0_DELAY   0.450         8.927  1       
n79                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_455__i4/Q
Path End         : timer_clock_455__i4/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_455__i3/CK   timer_clock_455__i4/CK}->timer_clock_455__i4/Q
                                          SLICE_R24C16C   CLK_TO_Q1_DELAY  1.391         6.901  2       
timer_clock[4]                                            NET DELAY        1.576         8.477  1       
timer_clock_455_add_4_5/C1->timer_clock_455_add_4_5/S1
                                          SLICE_R24C16C   C1_TO_F1_DELAY   0.450         8.927  1       
n76                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_455__i3/Q
Path End         : timer_clock_455__i3/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_455__i3/CK   timer_clock_455__i4/CK}->timer_clock_455__i3/Q
                                          SLICE_R24C16C   CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[3]                                            NET DELAY        1.576         8.477  1       
timer_clock_455_add_4_5/C0->timer_clock_455_add_4_5/S0
                                          SLICE_R24C16C   C0_TO_F0_DELAY   0.450         8.927  1       
n77                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_455__i6/Q
Path End         : timer_clock_455__i6/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_455__i5/CK   timer_clock_455__i6/CK}->timer_clock_455__i6/Q
                                          SLICE_R24C16D   CLK_TO_Q1_DELAY  1.391         6.901  2       
timer_clock[6]                                            NET DELAY        1.576         8.477  1       
timer_clock_455_add_4_7/C1->timer_clock_455_add_4_7/S1
                                          SLICE_R24C16D   C1_TO_F1_DELAY   0.450         8.927  1       
n74                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_455__i5/Q
Path End         : timer_clock_455__i5/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_455__i5/CK   timer_clock_455__i6/CK}->timer_clock_455__i5/Q
                                          SLICE_R24C16D   CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[5]                                            NET DELAY        1.576         8.477  1       
timer_clock_455_add_4_7/C0->timer_clock_455_add_4_7/S0
                                          SLICE_R24C16D   C0_TO_F0_DELAY   0.450         8.927  1       
n75                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_455__i8/Q
Path End         : timer_clock_455__i8/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_455__i7/CK   timer_clock_455__i8/CK}->timer_clock_455__i8/Q
                                          SLICE_R24C17A   CLK_TO_Q1_DELAY  1.391         6.901  2       
timer_clock[8]                                            NET DELAY        1.576         8.477  1       
timer_clock_455_add_4_9/C1->timer_clock_455_add_4_9/S1
                                          SLICE_R24C17A   C1_TO_F1_DELAY   0.450         8.927  1       
n72                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_455__i7/Q
Path End         : timer_clock_455__i7/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_455__i7/CK   timer_clock_455__i8/CK}->timer_clock_455__i7/Q
                                          SLICE_R24C17A   CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[7]                                            NET DELAY        1.576         8.477  1       
timer_clock_455_add_4_9/C0->timer_clock_455_add_4_9/S0
                                          SLICE_R24C17A   C0_TO_F0_DELAY   0.450         8.927  1       
n73                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_455__i10/Q
Path End         : timer_clock_455__i10/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_455__i9/CK   timer_clock_455__i10/CK}->timer_clock_455__i10/Q
                                          SLICE_R24C17B   CLK_TO_Q1_DELAY  1.391         6.901  2       
timer_clock[10]                                           NET DELAY        1.576         8.477  1       
timer_clock_455_add_4_11/C1->timer_clock_455_add_4_11/S1
                                          SLICE_R24C17B   C1_TO_F1_DELAY   0.450         8.927  1       
n70                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.2  Hold path details for constraint: create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
31 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i9/Q
Path End         : vga_driver/v_count__i9/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     10.627

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                              3.112
-------------------------------------------   ------
End-of-path arrival time( ns )                13.739

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/v_count__i9/CK   vga_driver/v_count__i8/CK}->vga_driver/v_count__i9/Q
                                          SLICE_R23C11D   CLK_TO_Q0_DELAY  1.391        12.018  26      
pixel_row[9]                                              NET DELAY        1.271        13.289  1       
vga_driver/i9028_2_lut_4_lut/C->vga_driver/i9028_2_lut_4_lut/Z
                                          SLICE_R23C11D   D0_TO_F0_DELAY   0.450        13.739  1       
vga_driver/n38[9]                                         NET DELAY        0.000        13.739  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i2/Q
Path End         : vga_driver/v_count__i5/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     10.627

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                              3.112
-------------------------------------------   ------
End-of-path arrival time( ns )                13.739

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/v_count__i3/CK   vga_driver/v_count__i2/CK}->vga_driver/v_count__i2/Q
                                          SLICE_R24C9A    CLK_TO_Q1_DELAY  1.391        12.018  33      
pixel_row[2]                                              NET DELAY        1.271        13.289  1       
vga_driver/i9032_2_lut_4_lut/A->vga_driver/i9032_2_lut_4_lut/Z
                                          SLICE_R24C9B    D0_TO_F0_DELAY   0.450        13.739  1       
vga_driver/n38[5]                                         NET DELAY        0.000        13.739  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_456__i0/Q
Path End         : vga_driver/h_count_456__i0/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     10.627

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                              3.417
-------------------------------------------   ------
End-of-path arrival time( ns )                14.044

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
vga_driver/h_count_456__i0/CK->vga_driver/h_count_456__i0/Q
                                          SLICE_R22C13A   CLK_TO_Q1_DELAY  1.391        12.018  15      
pixel_col[0]                                              NET DELAY        1.576        13.594  1       
vga_driver/h_count_456_add_4_1/C1->vga_driver/h_count_456_add_4_1/S1
                                          SLICE_R22C13A   C1_TO_F1_DELAY   0.450        14.044  1       
vga_driver/n45[0]                                         NET DELAY        0.000        14.044  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_456__i2/Q
Path End         : vga_driver/h_count_456__i2/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     10.627

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                              3.417
-------------------------------------------   ------
End-of-path arrival time( ns )                14.044

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_456__i1/CK   vga_driver/h_count_456__i2/CK}->vga_driver/h_count_456__i2/Q
                                          SLICE_R22C13B   CLK_TO_Q1_DELAY  1.391        12.018  21      
pixel_col[2]                                              NET DELAY        1.576        13.594  1       
vga_driver/h_count_456_add_4_3/C1->vga_driver/h_count_456_add_4_3/S1
                                          SLICE_R22C13B   C1_TO_F1_DELAY   0.450        14.044  1       
vga_driver/n45[2]                                         NET DELAY        0.000        14.044  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_456__i5/Q
Path End         : vga_driver/h_count_456__i5/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     10.627

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                              3.417
-------------------------------------------   ------
End-of-path arrival time( ns )                14.044

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_456__i5/CK   vga_driver/h_count_456__i6/CK}->vga_driver/h_count_456__i5/Q
                                          SLICE_R22C13D   CLK_TO_Q0_DELAY  1.391        12.018  20      
pixel_col[5]                                              NET DELAY        1.576        13.594  1       
vga_driver/h_count_456_add_4_7/C0->vga_driver/h_count_456_add_4_7/S0
                                          SLICE_R22C13D   C0_TO_F0_DELAY   0.450        14.044  1       
vga_driver/n45[5]                                         NET DELAY        0.000        14.044  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_456__i8/Q
Path End         : vga_driver/h_count_456__i8/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     10.627

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                              3.417
-------------------------------------------   ------
End-of-path arrival time( ns )                14.044

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_456__i7/CK   vga_driver/h_count_456__i8/CK}->vga_driver/h_count_456__i8/Q
                                          SLICE_R22C14A   CLK_TO_Q1_DELAY  1.391        12.018  18      
pixel_col[8]                                              NET DELAY        1.576        13.594  1       
vga_driver/h_count_456_add_4_9/C1->vga_driver/h_count_456_add_4_9/S1
                                          SLICE_R22C14A   C1_TO_F1_DELAY   0.450        14.044  1       
vga_driver/n45[8]                                         NET DELAY        0.000        14.044  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_456__i7/Q
Path End         : vga_driver/h_count_456__i7/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     10.627

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                              3.417
-------------------------------------------   ------
End-of-path arrival time( ns )                14.044

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_456__i7/CK   vga_driver/h_count_456__i8/CK}->vga_driver/h_count_456__i7/Q
                                          SLICE_R22C14A   CLK_TO_Q0_DELAY  1.391        12.018  23      
pixel_col[7]                                              NET DELAY        1.576        13.594  1       
vga_driver/h_count_456_add_4_9/C0->vga_driver/h_count_456_add_4_9/S0
                                          SLICE_R22C14A   C0_TO_F0_DELAY   0.450        14.044  1       
vga_driver/n45[7]                                         NET DELAY        0.000        14.044  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i2/Q
Path End         : vga_driver/v_count__i2/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     10.627

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                              3.417
-------------------------------------------   ------
End-of-path arrival time( ns )                14.044

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/v_count__i3/CK   vga_driver/v_count__i2/CK}->vga_driver/v_count__i2/Q
                                          SLICE_R24C9A    CLK_TO_Q1_DELAY  1.391        12.018  33      
pixel_row[2]                                              NET DELAY        1.576        13.594  1       
vga_driver/i1_2_lut_4_lut_adj_100/A->vga_driver/i1_2_lut_4_lut_adj_100/Z
                                          SLICE_R24C9A    C1_TO_F1_DELAY   0.450        14.044  1       
vga_driver/n38[2]                                         NET DELAY        0.000        14.044  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i2/Q
Path End         : vga_driver/v_count__i0/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     10.627

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                              3.417
-------------------------------------------   ------
End-of-path arrival time( ns )                14.044

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/v_count__i3/CK   vga_driver/v_count__i2/CK}->vga_driver/v_count__i2/Q
                                          SLICE_R24C9A    CLK_TO_Q1_DELAY  1.391        12.018  33      
pixel_row[2]                                              NET DELAY        1.576        13.594  1       
vga_driver/i1_2_lut_4_lut/A->vga_driver/i1_2_lut_4_lut/Z
                                          SLICE_R24C9C    C1_TO_F1_DELAY   0.450        14.044  1       
vga_driver/n38[0]                                         NET DELAY        0.000        14.044  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_456__i5/Q
Path End         : vga_driver/h_count_456__i6/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 3
Delay Ratio      : 45.4% (route), 54.6% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.470 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     10.627

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                              3.470
-------------------------------------------   ------
End-of-path arrival time( ns )                14.097

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name         Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -----------------  -----  ------------  ------  
{vga_driver/h_count_456__i5/CK   vga_driver/h_count_456__i6/CK}->vga_driver/h_count_456__i5/Q
                                          SLICE_R22C13D   CLK_TO_Q0_DELAY    1.391        12.018  20      
pixel_col[5]                                              NET DELAY          1.576        13.594  1       
vga_driver/h_count_456_add_4_7/C0->vga_driver/h_count_456_add_4_7/CO0
                                          SLICE_R22C13D   C0_TO_COUT0_DELAY  0.053        13.647  2       
vga_driver/n127058                                        NET DELAY          0.000        13.647  1       
vga_driver/h_count_456_add_4_7/D1->vga_driver/h_count_456_add_4_7/S1
                                          SLICE_R22C13D   D1_TO_F1_DELAY     0.450        14.097  1       
vga_driver/n45[6]                                         NET DELAY          0.000        14.097  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

