<pb_type name="D_DRAM" num_pb="1" xmlns:xi="http://www.w3.org/2001/XInclude">
  <clock  name="CLK" num_pins="1" />
  <input  name="A"   num_pins="6" />
  <input  name="WA7" num_pins="1" />
  <input  name="WA8" num_pins="1" />
  <input  name="DI1" num_pins="1" />
  <input  name="DI2" num_pins="1" />
  <input  name="WE"  num_pins="1" />

  <output name="SO6"  num_pins="1" />
  <output name="SO6_32"  num_pins="1" />
  <output name="SO5_32"  num_pins="1" />
  <output name="O6"  num_pins="1" />
  <output name="O5"  num_pins="1" />

 <!-- TODO: Missing modes: SRL. -->
 <mode name="NO_DRAM">
  <pb_type name="BEL_NULL-NO_DRAM" num_pb="1" blif_model=".subckt NO_DRAM">
    <input  name="A" num_pins="6"/>
  </pb_type>
  <interconnect>
    <direct name="A" input="D_DRAM.A" output="BEL_NULL-NO_DRAM.A" />
  </interconnect>
 </mode>
 <mode name="64_SINGLE_PORT">
   <xi:include href="dpram64.pb_type.xml" />
   <interconnect>
     <direct name="CLK" input="D_DRAM.CLK" output="DPRAM64.CLK" />
     <direct name="A" input="D_DRAM.A" output="DPRAM64.A" />
     <direct name="WA" input="D_DRAM.A" output="DPRAM64.WA" />
     <direct name="WA7" input="D_DRAM.WA7" output="DPRAM64.WA7" />
     <direct name="WA8" input="D_DRAM.WA8" output="DPRAM64.WA8" />
     <direct name="DI" input="D_DRAM.DI1" output="DPRAM64.DI" />
     <direct name="WE" input="D_DRAM.WE" output="DPRAM64.WE" />

     <direct name="O6" input="DPRAM64.O" output="D_DRAM.O6" />
     <direct name="SO6" input="DPRAM64.O" output="D_DRAM.SO6" />
   </interconnect>
 </mode>
 <mode name="32_SINGLE_PORT">
   <xi:include href="dpram32.pb_type.xml" />
   <interconnect>
     <!-- upper -->
     <direct name="CLK_U" input="D_DRAM.CLK" output="DPRAM32[1].CLK" />
     <direct name="A_U" input="D_DRAM.A[4:0]" output="DPRAM32[1].A[4:0]" />
     <direct name="WA_U" input="D_DRAM.A[4:0]" output="DPRAM32[1].WA[4:0]" />
     <direct name="DI2" input="D_DRAM.DI2" output="DPRAM32[1].DI" />
     <direct name="WE_U" input="D_DRAM.WE" output="DPRAM32[1].WE" />

     <direct name="O6" input="DPRAM32[1].O" output="D_DRAM.O6" />
     <direct name="SO6" input="DPRAM32[1].O" output="D_DRAM.SO6_32" />

     <!-- lower -->
     <direct name="CLK_L" input="D_DRAM.CLK" output="DPRAM32[0].CLK" />
     <direct name="A_L" input="D_DRAM.A[4:0]" output="DPRAM32[0].A[4:0]" />
     <direct name="WA_L" input="D_DRAM.A[4:0]" output="DPRAM32[0].WA[4:0]" />
     <direct name="DI" input="D_DRAM.DI1" output="DPRAM32[0].DI" />
     <direct name="WE_L" input="D_DRAM.WE" output="DPRAM32[0].WE" />

     <direct name="O5" input="DPRAM32[0].O" output="D_DRAM.O5" />
     <direct name="SO5" input="DPRAM32[0].O" output="D_DRAM.SO5_32" />
   </interconnect>
 </mode>

 <metadata>
  <meta name="fasm_prefix">DLUT</meta>
  <meta name="type">block</meta>
  <meta name="subtype">ignore</meta>
 </metadata>
</pb_type>
