# atomic-maybe-uninit

[![crates.io](https://img.shields.io/crates/v/atomic-maybe-uninit?style=flat-square&logo=rust)](https://crates.io/crates/atomic-maybe-uninit)
[![docs.rs](https://img.shields.io/badge/docs.rs-atomic--maybe--uninit-blue?style=flat-square)](https://docs.rs/atomic-maybe-uninit)
[![license](https://img.shields.io/badge/license-Apache--2.0_OR_MIT-blue?style=flat-square)](#license)
[![rustc](https://img.shields.io/badge/rustc-1.59+-blue?style=flat-square&logo=rust)](https://www.rust-lang.org)
[![build status](https://img.shields.io/github/workflow/status/taiki-e/atomic-maybe-uninit/CI/main?style=flat-square&logo=github)](https://github.com/taiki-e/atomic-maybe-uninit/actions)
[![build status](https://img.shields.io/cirrus/github/taiki-e/atomic-maybe-uninit/main?style=flat-square&logo=cirrusci)](https://cirrus-ci.com/github/taiki-e/atomic-maybe-uninit)

Atomic operations on potentially uninitialized integers.

## Motivation

Copying types containing uninitialized bytes (e.g., padding), via the standard library's atomic types is [undefined behavior because the copy goes through integers][undefined-behavior].

This crate provides a way to soundly perform such operations.

## Platform Support

Currently, x86, x86_64, ARM (v6-m, v7+), AArch64, RISC-V, MIPS32r2, MIPS64r2, PowerPC, and s390x are supported.

| target_arch                 | primitives                                          | [load]/[store] | [swap] |
| --------------------------- | --------------------------------------------------- |:--------------:|:------:|
| x86                         | isize,usize,i8,u8,i16,u16,i32,u32                   | ✓              | ✓      |
| x86_64                      | isize,usize,i8,u8,i16,u16,i32,u32,i64,u64           | ✓              | ✓      |
| arm (v6-m, v7+)             | isize,usize,i8,u8,i16,u16,i32,u32                   | ✓              | ✓\[1]  |
| arm (v7-a)                  | i64,u64                                             | ✓              | ✓      |
| aarch64 \[2]                | isize,usize,i8,u8,i16,u16,i32,u32,i64,u64,i128,u128 | ✓              | ✓      |
| riscv32                     | isize,usize,i32,u32                                 | ✓              | ✓\[1]  |
| riscv32                     | i8,u8,i16,u16                                       | ✓              |        |
| riscv64                     | isize,usize,i32,u32,i64,u64                         | ✓              | ✓\[1]  |
| riscv64                     | i8,u8,i16,u16                                       | ✓              |        |
| mips \[3]                   | isize,usize,i32,u32                                 | ✓              | ✓      |
| mips \[3]                   | i8,u8,i16,u16                                       | ✓              |        |
| mips64 \[3]                 | isize,usize,i32,u32,i64,u64                         | ✓              | ✓      |
| mips64 \[3]                 | i8,u8,i16,u16                                       | ✓              |        |
| powerpc \[3]                | isize,usize,i32,u32                                 | ✓              | ✓      |
| powerpc \[3]                | i8,u8,i16,u16                                       | ✓              |        |
| powerpc64 \[3]              | isize,usize,i32,u32,i64,u64                         | ✓              | ✓      |
| powerpc64 \[3]              | i8,u8,i16,u16                                       | ✓              |        |
| powerpc64 (pwr8+) \[3] \[4] | i8,u8,i16,u16,i128,u128                             | ✓              | ✓      |
| powerpc64 (le) \[3]         | isize,usize,i8,u8,i16,u16,i32,u32,i64,u64,i128,u128 | ✓              | ✓      |
| s390x \[3]                  | isize,usize,i8,u8,i16,u16,i32,u32,i64,u64,i128,u128 | ✓              |        |

\[1] ARM's atomic swap is not available on v6-m (thumbv6m). RISC-V's atomic swap is not available on targets without the A (or G) extension such as riscv32i-unknown-none-elf, riscv32imc-unknown-none-elf, etc.<br>
\[2] If target features such as `lse` and `lse2` are enabled at compile-time, more efficient instructions are used.<br>
\[3] Requires nightly due to `#![feature(asm_experimental_arch)]`.<br>
\[4] target-cpu `pwr8`, `pwr9`, or `pwr10`.<br>

Feel free to submit an issue if your target is not supported yet.

## Related Projects

- [portable-atomic]: Portable atomic types including support for 128-bit atomics, atomic float, etc.
- [atomic-memcpy]: Byte-wise atomic memcpy.

[load]: https://docs.rs/atomic-maybe-uninit/latest/atomic_maybe_uninit/struct.AtomicMaybeUninit.html#method.load
[store]: https://docs.rs/atomic-maybe-uninit/latest/atomic_maybe_uninit/struct.AtomicMaybeUninit.html#method.store
[swap]: https://docs.rs/atomic-maybe-uninit/latest/atomic_maybe_uninit/struct.AtomicMaybeUninit.html#method.swap
[atomic-memcpy]: https://github.com/taiki-e/atomic-memcpy
[portable-atomic]: https://github.com/taiki-e/portable-atomic
[undefined-behavior]: https://doc.rust-lang.org/reference/behavior-considered-undefined.html

## License

Licensed under either of [Apache License, Version 2.0](LICENSE-APACHE) or
[MIT license](LICENSE-MIT) at your option.

Unless you explicitly state otherwise, any contribution intentionally submitted
for inclusion in the work by you, as defined in the Apache-2.0 license, shall
be dual licensed as above, without any additional terms or conditions.
