
             Lattice Mapping Report File for Design Module 'top'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 4 -oc Commercial
     example1_default_impl.ngd -o example1_default_impl_map.ncd -pr
     example1_default_impl.prf -mp example1_default_impl.mrp -lpf
     C:/embedded/FPGA
     projects/example1/default_impl/example1_default_impl_synplify.lpf -lpf
     C:/embedded/FPGA projects/example1/example1.lpf -c 0 -gui -msgset
     C:/embedded/FPGA projects/example1/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.9.1.119
Mapped on:  05/29/17  02:40:24

Design Summary
--------------

   Number of registers:     28 out of  7209 (0%)
      PFU registers:           28 out of  6864 (0%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:        17 out of  3432 (0%)
      SLICEs as Logic/ROM:     17 out of  3432 (0%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         15 out of  3432 (0%)
   Number of LUT4s:         33 out of  6864 (0%)
      Number used as logic LUTs:          3
      Number used as distributed RAM:     0
      Number used as ripple logic:       30
      Number used as shift registers:     0
   Number of PIO sites used: 10 + 4(JTAG) out of 115 (12%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1
     Net CLK_c: 15 loads, 15 rising, 0 falling (Driver: PIO CLK )

                                    Page 1




Design:  top                                           Date:  05/29/17  02:40:24

Design Summary (cont)
---------------------
   Number of Clock Enables:  0
   Number of LSRs:  0
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net counter_1: 2 loads
     Net D_c[0]: 2 loads
     Net D_c[1]: 2 loads
     Net D_c[2]: 2 loads
     Net D_c[3]: 2 loads
     Net D_c[4]: 2 loads
     Net D_c[5]: 2 loads
     Net D_c[6]: 2 loads
     Net D_c[7]: 2 loads
     Net counter_1[7]: 1 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| D[0]                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| CLK                 | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| CLK_EN              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| D[7]                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| D[6]                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| D[5]                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| D[4]                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| D[3]                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| D[2]                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| D[1]                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+



                                    Page 2




Design:  top                                           Date:  05/29/17  02:40:24

Removed logic
-------------

Block GSR_INST undriven or does not drive anything - clipped.
Signal GND undriven or does not drive anything - clipped.
Signal counter_1_s_27_0_S1 undriven or does not drive anything - clipped.
Signal counter_1_s_27_0_COUT undriven or does not drive anything - clipped.
Signal counter_1_cry_0_0_S1 undriven or does not drive anything - clipped.
Signal counter_1_cry_0_0_S0 undriven or does not drive anything - clipped.
Signal N_1 undriven or does not drive anything - clipped.
Block GND was optimized away.

Memory Usage
------------


     

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 57 MB
        


































                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
