{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 08 01:22:38 2016 " "Info: Processing started: Wed Jun 08 01:22:38 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off circuit -c circuit --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off circuit -c circuit --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "circuit.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/circuit.vhd" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "counter:count\|div_clock:div\|clk " "Info: Detected ripple clock \"counter:count\|div_clock:div\|clk\" as buffer" {  } { { "div_clock.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/div_clock.vhd" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:count\|div_clock:div\|clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register counter:count\|flip_flop_d:ff2\|q~DUPLICATE register mef:mach\|flip_flop_d:ff1\|q 235.24 MHz 4.251 ns Internal " "Info: Clock \"clk\" has Internal fmax of 235.24 MHz between source register \"counter:count\|flip_flop_d:ff2\|q~DUPLICATE\" and destination register \"mef:mach\|flip_flop_d:ff1\|q\" (period= 4.251 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.718 ns + Longest register register " "Info: + Longest register to register delay is 0.718 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:count\|flip_flop_d:ff2\|q~DUPLICATE 1 REG LCFF_X15_Y7_N27 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y7_N27; Fanout = 4; REG Node = 'counter:count\|flip_flop_d:ff2\|q~DUPLICATE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:count|flip_flop_d:ff2|q~DUPLICATE } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/flip_flop_d.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.272 ns) 0.563 ns mef:mach\|d1~0 2 COMB LCCOMB_X15_Y7_N0 1 " "Info: 2: + IC(0.291 ns) + CELL(0.272 ns) = 0.563 ns; Loc. = LCCOMB_X15_Y7_N0; Fanout = 1; COMB Node = 'mef:mach\|d1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.563 ns" { counter:count|flip_flop_d:ff2|q~DUPLICATE mef:mach|d1~0 } "NODE_NAME" } } { "mef.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/mef.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.718 ns mef:mach\|flip_flop_d:ff1\|q 3 REG LCFF_X15_Y7_N1 9 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.718 ns; Loc. = LCFF_X15_Y7_N1; Fanout = 9; REG Node = 'mef:mach\|flip_flop_d:ff1\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { mef:mach|d1~0 mef:mach|flip_flop_d:ff1|q } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/flip_flop_d.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.427 ns ( 59.47 % ) " "Info: Total cell delay = 0.427 ns ( 59.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.291 ns ( 40.53 % ) " "Info: Total interconnect delay = 0.291 ns ( 40.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.718 ns" { counter:count|flip_flop_d:ff2|q~DUPLICATE mef:mach|d1~0 mef:mach|flip_flop_d:ff1|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.718 ns" { counter:count|flip_flop_d:ff2|q~DUPLICATE {} mef:mach|d1~0 {} mef:mach|flip_flop_d:ff1|q {} } { 0.000ns 0.291ns 0.000ns } { 0.000ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.349 ns - Smallest " "Info: - Smallest clock skew is -3.349 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.451 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.451 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "circuit.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/circuit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "circuit.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/circuit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.636 ns) + CELL(0.618 ns) 2.451 ns mef:mach\|flip_flop_d:ff1\|q 3 REG LCFF_X15_Y7_N1 9 " "Info: 3: + IC(0.636 ns) + CELL(0.618 ns) = 2.451 ns; Loc. = LCFF_X15_Y7_N1; Fanout = 9; REG Node = 'mef:mach\|flip_flop_d:ff1\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.254 ns" { clk~clkctrl mef:mach|flip_flop_d:ff1|q } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/flip_flop_d.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 60.06 % ) " "Info: Total cell delay = 1.472 ns ( 60.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.979 ns ( 39.94 % ) " "Info: Total interconnect delay = 0.979 ns ( 39.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.451 ns" { clk clk~clkctrl mef:mach|flip_flop_d:ff1|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.451 ns" { clk {} clk~combout {} clk~clkctrl {} mef:mach|flip_flop_d:ff1|q {} } { 0.000ns 0.000ns 0.343ns 0.636ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.800 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 5.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "circuit.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/circuit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.527 ns) + CELL(0.712 ns) 3.093 ns counter:count\|div_clock:div\|clk 2 REG LCFF_X35_Y10_N25 2 " "Info: 2: + IC(1.527 ns) + CELL(0.712 ns) = 3.093 ns; Loc. = LCFF_X35_Y10_N25; Fanout = 2; REG Node = 'counter:count\|div_clock:div\|clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.239 ns" { clk counter:count|div_clock:div|clk } "NODE_NAME" } } { "div_clock.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/div_clock.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.430 ns) + CELL(0.000 ns) 4.523 ns counter:count\|div_clock:div\|clk~clkctrl 3 COMB CLKCTRL_G8 5 " "Info: 3: + IC(1.430 ns) + CELL(0.000 ns) = 4.523 ns; Loc. = CLKCTRL_G8; Fanout = 5; COMB Node = 'counter:count\|div_clock:div\|clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.430 ns" { counter:count|div_clock:div|clk counter:count|div_clock:div|clk~clkctrl } "NODE_NAME" } } { "div_clock.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/div_clock.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.618 ns) 5.800 ns counter:count\|flip_flop_d:ff2\|q~DUPLICATE 4 REG LCFF_X15_Y7_N27 4 " "Info: 4: + IC(0.659 ns) + CELL(0.618 ns) = 5.800 ns; Loc. = LCFF_X15_Y7_N27; Fanout = 4; REG Node = 'counter:count\|flip_flop_d:ff2\|q~DUPLICATE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { counter:count|div_clock:div|clk~clkctrl counter:count|flip_flop_d:ff2|q~DUPLICATE } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/flip_flop_d.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 37.66 % ) " "Info: Total cell delay = 2.184 ns ( 37.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.616 ns ( 62.34 % ) " "Info: Total interconnect delay = 3.616 ns ( 62.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { clk counter:count|div_clock:div|clk counter:count|div_clock:div|clk~clkctrl counter:count|flip_flop_d:ff2|q~DUPLICATE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.800 ns" { clk {} clk~combout {} counter:count|div_clock:div|clk {} counter:count|div_clock:div|clk~clkctrl {} counter:count|flip_flop_d:ff2|q~DUPLICATE {} } { 0.000ns 0.000ns 1.527ns 1.430ns 0.659ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.451 ns" { clk clk~clkctrl mef:mach|flip_flop_d:ff1|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.451 ns" { clk {} clk~combout {} clk~clkctrl {} mef:mach|flip_flop_d:ff1|q {} } { 0.000ns 0.000ns 0.343ns 0.636ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { clk counter:count|div_clock:div|clk counter:count|div_clock:div|clk~clkctrl counter:count|flip_flop_d:ff2|q~DUPLICATE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.800 ns" { clk {} clk~combout {} counter:count|div_clock:div|clk {} counter:count|div_clock:div|clk~clkctrl {} counter:count|flip_flop_d:ff2|q~DUPLICATE {} } { 0.000ns 0.000ns 1.527ns 1.430ns 0.659ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "flip_flop_d.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/flip_flop_d.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "flip_flop_d.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/flip_flop_d.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.718 ns" { counter:count|flip_flop_d:ff2|q~DUPLICATE mef:mach|d1~0 mef:mach|flip_flop_d:ff1|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.718 ns" { counter:count|flip_flop_d:ff2|q~DUPLICATE {} mef:mach|d1~0 {} mef:mach|flip_flop_d:ff1|q {} } { 0.000ns 0.291ns 0.000ns } { 0.000ns 0.272ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.451 ns" { clk clk~clkctrl mef:mach|flip_flop_d:ff1|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.451 ns" { clk {} clk~combout {} clk~clkctrl {} mef:mach|flip_flop_d:ff1|q {} } { 0.000ns 0.000ns 0.343ns 0.636ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { clk counter:count|div_clock:div|clk counter:count|div_clock:div|clk~clkctrl counter:count|flip_flop_d:ff2|q~DUPLICATE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.800 ns" { clk {} clk~combout {} counter:count|div_clock:div|clk {} counter:count|div_clock:div|clk~clkctrl {} counter:count|flip_flop_d:ff2|q~DUPLICATE {} } { 0.000ns 0.000ns 1.527ns 1.430ns 0.659ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 10 " "Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "mef:mach\|flip_flop_d:ff1\|q counter:count\|flip_flop_d:ff0\|q clk 2.7 ns " "Info: Found hold time violation between source  pin or register \"mef:mach\|flip_flop_d:ff1\|q\" and destination pin or register \"counter:count\|flip_flop_d:ff0\|q\" for clock \"clk\" (Hold time is 2.7 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.349 ns + Largest " "Info: + Largest clock skew is 3.349 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.800 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 5.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "circuit.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/circuit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.527 ns) + CELL(0.712 ns) 3.093 ns counter:count\|div_clock:div\|clk 2 REG LCFF_X35_Y10_N25 2 " "Info: 2: + IC(1.527 ns) + CELL(0.712 ns) = 3.093 ns; Loc. = LCFF_X35_Y10_N25; Fanout = 2; REG Node = 'counter:count\|div_clock:div\|clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.239 ns" { clk counter:count|div_clock:div|clk } "NODE_NAME" } } { "div_clock.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/div_clock.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.430 ns) + CELL(0.000 ns) 4.523 ns counter:count\|div_clock:div\|clk~clkctrl 3 COMB CLKCTRL_G8 5 " "Info: 3: + IC(1.430 ns) + CELL(0.000 ns) = 4.523 ns; Loc. = CLKCTRL_G8; Fanout = 5; COMB Node = 'counter:count\|div_clock:div\|clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.430 ns" { counter:count|div_clock:div|clk counter:count|div_clock:div|clk~clkctrl } "NODE_NAME" } } { "div_clock.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/div_clock.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.618 ns) 5.800 ns counter:count\|flip_flop_d:ff0\|q 4 REG LCFF_X15_Y7_N31 4 " "Info: 4: + IC(0.659 ns) + CELL(0.618 ns) = 5.800 ns; Loc. = LCFF_X15_Y7_N31; Fanout = 4; REG Node = 'counter:count\|flip_flop_d:ff0\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { counter:count|div_clock:div|clk~clkctrl counter:count|flip_flop_d:ff0|q } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/flip_flop_d.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 37.66 % ) " "Info: Total cell delay = 2.184 ns ( 37.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.616 ns ( 62.34 % ) " "Info: Total interconnect delay = 3.616 ns ( 62.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { clk counter:count|div_clock:div|clk counter:count|div_clock:div|clk~clkctrl counter:count|flip_flop_d:ff0|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.800 ns" { clk {} clk~combout {} counter:count|div_clock:div|clk {} counter:count|div_clock:div|clk~clkctrl {} counter:count|flip_flop_d:ff0|q {} } { 0.000ns 0.000ns 1.527ns 1.430ns 0.659ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.451 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.451 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "circuit.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/circuit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "circuit.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/circuit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.636 ns) + CELL(0.618 ns) 2.451 ns mef:mach\|flip_flop_d:ff1\|q 3 REG LCFF_X15_Y7_N1 9 " "Info: 3: + IC(0.636 ns) + CELL(0.618 ns) = 2.451 ns; Loc. = LCFF_X15_Y7_N1; Fanout = 9; REG Node = 'mef:mach\|flip_flop_d:ff1\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.254 ns" { clk~clkctrl mef:mach|flip_flop_d:ff1|q } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/flip_flop_d.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 60.06 % ) " "Info: Total cell delay = 1.472 ns ( 60.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.979 ns ( 39.94 % ) " "Info: Total interconnect delay = 0.979 ns ( 39.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.451 ns" { clk clk~clkctrl mef:mach|flip_flop_d:ff1|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.451 ns" { clk {} clk~combout {} clk~clkctrl {} mef:mach|flip_flop_d:ff1|q {} } { 0.000ns 0.000ns 0.343ns 0.636ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { clk counter:count|div_clock:div|clk counter:count|div_clock:div|clk~clkctrl counter:count|flip_flop_d:ff0|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.800 ns" { clk {} clk~combout {} counter:count|div_clock:div|clk {} counter:count|div_clock:div|clk~clkctrl {} counter:count|flip_flop_d:ff0|q {} } { 0.000ns 0.000ns 1.527ns 1.430ns 0.659ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.451 ns" { clk clk~clkctrl mef:mach|flip_flop_d:ff1|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.451 ns" { clk {} clk~combout {} clk~clkctrl {} mef:mach|flip_flop_d:ff1|q {} } { 0.000ns 0.000ns 0.343ns 0.636ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "flip_flop_d.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/flip_flop_d.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.704 ns - Shortest register register " "Info: - Shortest register to register delay is 0.704 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mef:mach\|flip_flop_d:ff1\|q 1 REG LCFF_X15_Y7_N1 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y7_N1; Fanout = 9; REG Node = 'mef:mach\|flip_flop_d:ff1\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mef:mach|flip_flop_d:ff1|q } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/flip_flop_d.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.272 ns) 0.549 ns counter:count\|d0 2 COMB LCCOMB_X15_Y7_N30 1 " "Info: 2: + IC(0.277 ns) + CELL(0.272 ns) = 0.549 ns; Loc. = LCCOMB_X15_Y7_N30; Fanout = 1; COMB Node = 'counter:count\|d0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.549 ns" { mef:mach|flip_flop_d:ff1|q counter:count|d0 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/counter.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.704 ns counter:count\|flip_flop_d:ff0\|q 3 REG LCFF_X15_Y7_N31 4 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.704 ns; Loc. = LCFF_X15_Y7_N31; Fanout = 4; REG Node = 'counter:count\|flip_flop_d:ff0\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { counter:count|d0 counter:count|flip_flop_d:ff0|q } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/flip_flop_d.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.427 ns ( 60.65 % ) " "Info: Total cell delay = 0.427 ns ( 60.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.277 ns ( 39.35 % ) " "Info: Total interconnect delay = 0.277 ns ( 39.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.704 ns" { mef:mach|flip_flop_d:ff1|q counter:count|d0 counter:count|flip_flop_d:ff0|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.704 ns" { mef:mach|flip_flop_d:ff1|q {} counter:count|d0 {} counter:count|flip_flop_d:ff0|q {} } { 0.000ns 0.277ns 0.000ns } { 0.000ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "flip_flop_d.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/flip_flop_d.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { clk counter:count|div_clock:div|clk counter:count|div_clock:div|clk~clkctrl counter:count|flip_flop_d:ff0|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.800 ns" { clk {} clk~combout {} counter:count|div_clock:div|clk {} counter:count|div_clock:div|clk~clkctrl {} counter:count|flip_flop_d:ff0|q {} } { 0.000ns 0.000ns 1.527ns 1.430ns 0.659ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.451 ns" { clk clk~clkctrl mef:mach|flip_flop_d:ff1|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.451 ns" { clk {} clk~combout {} clk~clkctrl {} mef:mach|flip_flop_d:ff1|q {} } { 0.000ns 0.000ns 0.343ns 0.636ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.704 ns" { mef:mach|flip_flop_d:ff1|q counter:count|d0 counter:count|flip_flop_d:ff0|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.704 ns" { mef:mach|flip_flop_d:ff1|q {} counter:count|d0 {} counter:count|flip_flop_d:ff0|q {} } { 0.000ns 0.277ns 0.000ns } { 0.000ns 0.272ns 0.155ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "mef:mach\|flip_flop_d:ff1\|q temp clk 4.058 ns register " "Info: tsu for register \"mef:mach\|flip_flop_d:ff1\|q\" (data pin = \"temp\", clock pin = \"clk\") is 4.058 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.419 ns + Longest pin register " "Info: + Longest pin to register delay is 6.419 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns temp 1 PIN PIN_D15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_D15; Fanout = 2; PIN Node = 'temp'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp } "NODE_NAME" } } { "circuit.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/circuit.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.080 ns) + CELL(0.357 ns) 6.264 ns mef:mach\|d1~0 2 COMB LCCOMB_X15_Y7_N0 1 " "Info: 2: + IC(5.080 ns) + CELL(0.357 ns) = 6.264 ns; Loc. = LCCOMB_X15_Y7_N0; Fanout = 1; COMB Node = 'mef:mach\|d1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.437 ns" { temp mef:mach|d1~0 } "NODE_NAME" } } { "mef.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/mef.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 6.419 ns mef:mach\|flip_flop_d:ff1\|q 3 REG LCFF_X15_Y7_N1 9 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 6.419 ns; Loc. = LCFF_X15_Y7_N1; Fanout = 9; REG Node = 'mef:mach\|flip_flop_d:ff1\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { mef:mach|d1~0 mef:mach|flip_flop_d:ff1|q } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/flip_flop_d.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.339 ns ( 20.86 % ) " "Info: Total cell delay = 1.339 ns ( 20.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.080 ns ( 79.14 % ) " "Info: Total interconnect delay = 5.080 ns ( 79.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.419 ns" { temp mef:mach|d1~0 mef:mach|flip_flop_d:ff1|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.419 ns" { temp {} temp~combout {} mef:mach|d1~0 {} mef:mach|flip_flop_d:ff1|q {} } { 0.000ns 0.000ns 5.080ns 0.000ns } { 0.000ns 0.827ns 0.357ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "flip_flop_d.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/flip_flop_d.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.451 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.451 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "circuit.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/circuit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "circuit.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/circuit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.636 ns) + CELL(0.618 ns) 2.451 ns mef:mach\|flip_flop_d:ff1\|q 3 REG LCFF_X15_Y7_N1 9 " "Info: 3: + IC(0.636 ns) + CELL(0.618 ns) = 2.451 ns; Loc. = LCFF_X15_Y7_N1; Fanout = 9; REG Node = 'mef:mach\|flip_flop_d:ff1\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.254 ns" { clk~clkctrl mef:mach|flip_flop_d:ff1|q } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/flip_flop_d.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 60.06 % ) " "Info: Total cell delay = 1.472 ns ( 60.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.979 ns ( 39.94 % ) " "Info: Total interconnect delay = 0.979 ns ( 39.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.451 ns" { clk clk~clkctrl mef:mach|flip_flop_d:ff1|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.451 ns" { clk {} clk~combout {} clk~clkctrl {} mef:mach|flip_flop_d:ff1|q {} } { 0.000ns 0.000ns 0.343ns 0.636ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.419 ns" { temp mef:mach|d1~0 mef:mach|flip_flop_d:ff1|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.419 ns" { temp {} temp~combout {} mef:mach|d1~0 {} mef:mach|flip_flop_d:ff1|q {} } { 0.000ns 0.000ns 5.080ns 0.000ns } { 0.000ns 0.827ns 0.357ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.451 ns" { clk clk~clkctrl mef:mach|flip_flop_d:ff1|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.451 ns" { clk {} clk~combout {} clk~clkctrl {} mef:mach|flip_flop_d:ff1|q {} } { 0.000ns 0.000ns 0.343ns 0.636ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk clcaux counter:count\|flip_flop_d:ff1\|q 9.384 ns register " "Info: tco from clock \"clk\" to destination pin \"clcaux\" through register \"counter:count\|flip_flop_d:ff1\|q\" is 9.384 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.800 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 5.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "circuit.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/circuit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.527 ns) + CELL(0.712 ns) 3.093 ns counter:count\|div_clock:div\|clk 2 REG LCFF_X35_Y10_N25 2 " "Info: 2: + IC(1.527 ns) + CELL(0.712 ns) = 3.093 ns; Loc. = LCFF_X35_Y10_N25; Fanout = 2; REG Node = 'counter:count\|div_clock:div\|clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.239 ns" { clk counter:count|div_clock:div|clk } "NODE_NAME" } } { "div_clock.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/div_clock.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.430 ns) + CELL(0.000 ns) 4.523 ns counter:count\|div_clock:div\|clk~clkctrl 3 COMB CLKCTRL_G8 5 " "Info: 3: + IC(1.430 ns) + CELL(0.000 ns) = 4.523 ns; Loc. = CLKCTRL_G8; Fanout = 5; COMB Node = 'counter:count\|div_clock:div\|clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.430 ns" { counter:count|div_clock:div|clk counter:count|div_clock:div|clk~clkctrl } "NODE_NAME" } } { "div_clock.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/div_clock.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.618 ns) 5.800 ns counter:count\|flip_flop_d:ff1\|q 4 REG LCFF_X15_Y7_N19 9 " "Info: 4: + IC(0.659 ns) + CELL(0.618 ns) = 5.800 ns; Loc. = LCFF_X15_Y7_N19; Fanout = 9; REG Node = 'counter:count\|flip_flop_d:ff1\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { counter:count|div_clock:div|clk~clkctrl counter:count|flip_flop_d:ff1|q } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/flip_flop_d.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 37.66 % ) " "Info: Total cell delay = 2.184 ns ( 37.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.616 ns ( 62.34 % ) " "Info: Total interconnect delay = 3.616 ns ( 62.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { clk counter:count|div_clock:div|clk counter:count|div_clock:div|clk~clkctrl counter:count|flip_flop_d:ff1|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.800 ns" { clk {} clk~combout {} counter:count|div_clock:div|clk {} counter:count|div_clock:div|clk~clkctrl {} counter:count|flip_flop_d:ff1|q {} } { 0.000ns 0.000ns 1.527ns 1.430ns 0.659ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "flip_flop_d.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/flip_flop_d.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.490 ns + Longest register pin " "Info: + Longest register to pin delay is 3.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:count\|flip_flop_d:ff1\|q 1 REG LCFF_X15_Y7_N19 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y7_N19; Fanout = 9; REG Node = 'counter:count\|flip_flop_d:ff1\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:count|flip_flop_d:ff1|q } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/flip_flop_d.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.419 ns) + CELL(0.228 ns) 0.647 ns mef:mach\|clc 2 COMB LCCOMB_X15_Y7_N16 1 " "Info: 2: + IC(0.419 ns) + CELL(0.228 ns) = 0.647 ns; Loc. = LCCOMB_X15_Y7_N16; Fanout = 1; COMB Node = 'mef:mach\|clc'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { counter:count|flip_flop_d:ff1|q mef:mach|clc } "NODE_NAME" } } { "mef.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/mef.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(1.962 ns) 3.490 ns clcaux 3 PIN PIN_W13 0 " "Info: 3: + IC(0.881 ns) + CELL(1.962 ns) = 3.490 ns; Loc. = PIN_W13; Fanout = 0; PIN Node = 'clcaux'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { mef:mach|clc clcaux } "NODE_NAME" } } { "circuit.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/circuit.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.190 ns ( 62.75 % ) " "Info: Total cell delay = 2.190 ns ( 62.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 37.25 % ) " "Info: Total interconnect delay = 1.300 ns ( 37.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.490 ns" { counter:count|flip_flop_d:ff1|q mef:mach|clc clcaux } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.490 ns" { counter:count|flip_flop_d:ff1|q {} mef:mach|clc {} clcaux {} } { 0.000ns 0.419ns 0.881ns } { 0.000ns 0.228ns 1.962ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { clk counter:count|div_clock:div|clk counter:count|div_clock:div|clk~clkctrl counter:count|flip_flop_d:ff1|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.800 ns" { clk {} clk~combout {} counter:count|div_clock:div|clk {} counter:count|div_clock:div|clk~clkctrl {} counter:count|flip_flop_d:ff1|q {} } { 0.000ns 0.000ns 1.527ns 1.430ns 0.659ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.490 ns" { counter:count|flip_flop_d:ff1|q mef:mach|clc clcaux } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.490 ns" { counter:count|flip_flop_d:ff1|q {} mef:mach|clc {} clcaux {} } { 0.000ns 0.419ns 0.881ns } { 0.000ns 0.228ns 1.962ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "mef:mach\|flip_flop_d:ff0\|q temp clk -3.812 ns register " "Info: th for register \"mef:mach\|flip_flop_d:ff0\|q\" (data pin = \"temp\", clock pin = \"clk\") is -3.812 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.451 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.451 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "circuit.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/circuit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "circuit.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/circuit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.636 ns) + CELL(0.618 ns) 2.451 ns mef:mach\|flip_flop_d:ff0\|q 3 REG LCFF_X15_Y7_N21 9 " "Info: 3: + IC(0.636 ns) + CELL(0.618 ns) = 2.451 ns; Loc. = LCFF_X15_Y7_N21; Fanout = 9; REG Node = 'mef:mach\|flip_flop_d:ff0\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.254 ns" { clk~clkctrl mef:mach|flip_flop_d:ff0|q } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/flip_flop_d.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 60.06 % ) " "Info: Total cell delay = 1.472 ns ( 60.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.979 ns ( 39.94 % ) " "Info: Total interconnect delay = 0.979 ns ( 39.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.451 ns" { clk clk~clkctrl mef:mach|flip_flop_d:ff0|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.451 ns" { clk {} clk~combout {} clk~clkctrl {} mef:mach|flip_flop_d:ff0|q {} } { 0.000ns 0.000ns 0.343ns 0.636ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "flip_flop_d.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/flip_flop_d.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.412 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.412 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns temp 1 PIN PIN_D15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_D15; Fanout = 2; PIN Node = 'temp'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp } "NODE_NAME" } } { "circuit.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/circuit.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.073 ns) + CELL(0.357 ns) 6.257 ns mef:mach\|d0 2 COMB LCCOMB_X15_Y7_N20 1 " "Info: 2: + IC(5.073 ns) + CELL(0.357 ns) = 6.257 ns; Loc. = LCCOMB_X15_Y7_N20; Fanout = 1; COMB Node = 'mef:mach\|d0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.430 ns" { temp mef:mach|d0 } "NODE_NAME" } } { "mef.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/mef.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 6.412 ns mef:mach\|flip_flop_d:ff0\|q 3 REG LCFF_X15_Y7_N21 9 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 6.412 ns; Loc. = LCFF_X15_Y7_N21; Fanout = 9; REG Node = 'mef:mach\|flip_flop_d:ff0\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { mef:mach|d0 mef:mach|flip_flop_d:ff0|q } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/flip_flop_d.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.339 ns ( 20.88 % ) " "Info: Total cell delay = 1.339 ns ( 20.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.073 ns ( 79.12 % ) " "Info: Total interconnect delay = 5.073 ns ( 79.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.412 ns" { temp mef:mach|d0 mef:mach|flip_flop_d:ff0|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.412 ns" { temp {} temp~combout {} mef:mach|d0 {} mef:mach|flip_flop_d:ff0|q {} } { 0.000ns 0.000ns 5.073ns 0.000ns } { 0.000ns 0.827ns 0.357ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.451 ns" { clk clk~clkctrl mef:mach|flip_flop_d:ff0|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.451 ns" { clk {} clk~combout {} clk~clkctrl {} mef:mach|flip_flop_d:ff0|q {} } { 0.000ns 0.000ns 0.343ns 0.636ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.412 ns" { temp mef:mach|d0 mef:mach|flip_flop_d:ff0|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.412 ns" { temp {} temp~combout {} mef:mach|d0 {} mef:mach|flip_flop_d:ff0|q {} } { 0.000ns 0.000ns 5.073ns 0.000ns } { 0.000ns 0.827ns 0.357ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 08 01:22:38 2016 " "Info: Processing ended: Wed Jun 08 01:22:38 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
