|top
clk => clk.IN1
rst_n => _.IN1
rst_n => _.IN1
led[0] <= mem_test:mem_test_m0.heartbeat
led[1] <= mem_test:mem_test_m0.error
sdram_clk <= sdram_clk.DB_MAX_OUTPUT_PORT_TYPE
sdram_cke <= sdram_core:sdram_core_m0.sdram_cke
sdram_cs_n <= sdram_core:sdram_core_m0.sdram_cs_n
sdram_we_n <= sdram_core:sdram_core_m0.sdram_we_n
sdram_cas_n <= sdram_core:sdram_core_m0.sdram_cas_n
sdram_ras_n <= sdram_core:sdram_core_m0.sdram_ras_n
sdram_dqm[0] <= sdram_core:sdram_core_m0.sdram_dqm
sdram_dqm[1] <= sdram_core:sdram_core_m0.sdram_dqm
sdram_ba[0] <= sdram_core:sdram_core_m0.sdram_ba
sdram_ba[1] <= sdram_core:sdram_core_m0.sdram_ba
sdram_addr[0] <= sdram_core:sdram_core_m0.sdram_addr
sdram_addr[1] <= sdram_core:sdram_core_m0.sdram_addr
sdram_addr[2] <= sdram_core:sdram_core_m0.sdram_addr
sdram_addr[3] <= sdram_core:sdram_core_m0.sdram_addr
sdram_addr[4] <= sdram_core:sdram_core_m0.sdram_addr
sdram_addr[5] <= sdram_core:sdram_core_m0.sdram_addr
sdram_addr[6] <= sdram_core:sdram_core_m0.sdram_addr
sdram_addr[7] <= sdram_core:sdram_core_m0.sdram_addr
sdram_addr[8] <= sdram_core:sdram_core_m0.sdram_addr
sdram_addr[9] <= sdram_core:sdram_core_m0.sdram_addr
sdram_addr[10] <= sdram_core:sdram_core_m0.sdram_addr
sdram_addr[11] <= sdram_core:sdram_core_m0.sdram_addr
sdram_addr[12] <= sdram_core:sdram_core_m0.sdram_addr
sdram_dq[0] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[1] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[2] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[3] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[4] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[5] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[6] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[7] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[8] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[9] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[10] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[11] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[12] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[13] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[14] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[15] <> sdram_core:sdram_core_m0.sdram_dq


|top|sdram_pll:sdram_pll_m0
inclk0 => sub_wire3[0].IN1
c0 <= altpll:altpll_component.clk


|top|sdram_pll:sdram_pll_m0|altpll:altpll_component
inclk[0] => sdram_pll_altpll:auto_generated.inclk[0]
inclk[1] => sdram_pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|top|sdram_pll:sdram_pll_m0|altpll:altpll_component|sdram_pll_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|top|sdram_core:sdram_core_m0
clk => sdram_addr_r[0].CLK
clk => sdram_addr_r[1].CLK
clk => sdram_addr_r[2].CLK
clk => sdram_addr_r[3].CLK
clk => sdram_addr_r[4].CLK
clk => sdram_addr_r[5].CLK
clk => sdram_addr_r[6].CLK
clk => sdram_addr_r[7].CLK
clk => sdram_addr_r[8].CLK
clk => sdram_addr_r[9].CLK
clk => sdram_addr_r[10].CLK
clk => sdram_addr_r[11].CLK
clk => sdram_addr_r[12].CLK
clk => sdram_ba_r[0].CLK
clk => sdram_ba_r[1].CLK
clk => we_n_r.CLK
clk => cas_n_r.CLK
clk => ras_n_r.CLK
clk => sdr_dq_in[0].CLK
clk => sdr_dq_in[1].CLK
clk => sdr_dq_in[2].CLK
clk => sdr_dq_in[3].CLK
clk => sdr_dq_in[4].CLK
clk => sdr_dq_in[5].CLK
clk => sdr_dq_in[6].CLK
clk => sdr_dq_in[7].CLK
clk => sdr_dq_in[8].CLK
clk => sdr_dq_in[9].CLK
clk => sdr_dq_in[10].CLK
clk => sdr_dq_in[11].CLK
clk => sdr_dq_in[12].CLK
clk => sdr_dq_in[13].CLK
clk => sdr_dq_in[14].CLK
clk => sdr_dq_in[15].CLK
clk => sdr_dq_oe.CLK
clk => sdr_dq_out[0].CLK
clk => sdr_dq_out[1].CLK
clk => sdr_dq_out[2].CLK
clk => sdr_dq_out[3].CLK
clk => sdr_dq_out[4].CLK
clk => sdr_dq_out[5].CLK
clk => sdr_dq_out[6].CLK
clk => sdr_dq_out[7].CLK
clk => sdr_dq_out[8].CLK
clk => sdr_dq_out[9].CLK
clk => sdr_dq_out[10].CLK
clk => sdr_dq_out[11].CLK
clk => sdr_dq_out[12].CLK
clk => sdr_dq_out[13].CLK
clk => sdr_dq_out[14].CLK
clk => sdr_dq_out[15].CLK
clk => cnt_clk_r[0].CLK
clk => cnt_clk_r[1].CLK
clk => cnt_clk_r[2].CLK
clk => cnt_clk_r[3].CLK
clk => cnt_clk_r[4].CLK
clk => cnt_clk_r[5].CLK
clk => cnt_clk_r[6].CLK
clk => cnt_clk_r[7].CLK
clk => cnt_clk_r[8].CLK
clk => read_flag.CLK
clk => sdram_ref_req.CLK
clk => cnt_7p5us[0].CLK
clk => cnt_7p5us[1].CLK
clk => cnt_7p5us[2].CLK
clk => cnt_7p5us[3].CLK
clk => cnt_7p5us[4].CLK
clk => cnt_7p5us[5].CLK
clk => cnt_7p5us[6].CLK
clk => cnt_7p5us[7].CLK
clk => cnt_7p5us[8].CLK
clk => cnt_7p5us[9].CLK
clk => cnt_7p5us[10].CLK
clk => cnt_200us[0].CLK
clk => cnt_200us[1].CLK
clk => cnt_200us[2].CLK
clk => cnt_200us[3].CLK
clk => cnt_200us[4].CLK
clk => cnt_200us[5].CLK
clk => cnt_200us[6].CLK
clk => cnt_200us[7].CLK
clk => cnt_200us[8].CLK
clk => cnt_200us[9].CLK
clk => cnt_200us[10].CLK
clk => cnt_200us[11].CLK
clk => cnt_200us[12].CLK
clk => cnt_200us[13].CLK
clk => cnt_200us[14].CLK
clk => rd_burst_data_valid_d1.CLK
clk => rd_burst_data_valid_d0.CLK
clk => wr_burst_data_req_d1.CLK
clk => wr_burst_data_req_d0.CLK
clk => state~2.DATAIN
rst => sdram_addr_r[0].PRESET
rst => sdram_addr_r[1].PRESET
rst => sdram_addr_r[2].PRESET
rst => sdram_addr_r[3].PRESET
rst => sdram_addr_r[4].PRESET
rst => sdram_addr_r[5].PRESET
rst => sdram_addr_r[6].PRESET
rst => sdram_addr_r[7].PRESET
rst => sdram_addr_r[8].PRESET
rst => sdram_addr_r[9].PRESET
rst => sdram_addr_r[10].PRESET
rst => sdram_addr_r[11].PRESET
rst => sdram_addr_r[12].PRESET
rst => sdram_ba_r[0].PRESET
rst => sdram_ba_r[1].PRESET
rst => we_n_r.PRESET
rst => cas_n_r.PRESET
rst => ras_n_r.PRESET
rst => sdr_dq_in[0].ACLR
rst => sdr_dq_in[1].ACLR
rst => sdr_dq_in[2].ACLR
rst => sdr_dq_in[3].ACLR
rst => sdr_dq_in[4].ACLR
rst => sdr_dq_in[5].ACLR
rst => sdr_dq_in[6].ACLR
rst => sdr_dq_in[7].ACLR
rst => sdr_dq_in[8].ACLR
rst => sdr_dq_in[9].ACLR
rst => sdr_dq_in[10].ACLR
rst => sdr_dq_in[11].ACLR
rst => sdr_dq_in[12].ACLR
rst => sdr_dq_in[13].ACLR
rst => sdr_dq_in[14].ACLR
rst => sdr_dq_in[15].ACLR
rst => sdr_dq_oe.ACLR
rst => sdr_dq_out[0].ACLR
rst => sdr_dq_out[1].ACLR
rst => sdr_dq_out[2].ACLR
rst => sdr_dq_out[3].ACLR
rst => sdr_dq_out[4].ACLR
rst => sdr_dq_out[5].ACLR
rst => sdr_dq_out[6].ACLR
rst => sdr_dq_out[7].ACLR
rst => sdr_dq_out[8].ACLR
rst => sdr_dq_out[9].ACLR
rst => sdr_dq_out[10].ACLR
rst => sdr_dq_out[11].ACLR
rst => sdr_dq_out[12].ACLR
rst => sdr_dq_out[13].ACLR
rst => sdr_dq_out[14].ACLR
rst => sdr_dq_out[15].ACLR
rst => cnt_clk_r[0].ACLR
rst => cnt_clk_r[1].ACLR
rst => cnt_clk_r[2].ACLR
rst => cnt_clk_r[3].ACLR
rst => cnt_clk_r[4].ACLR
rst => cnt_clk_r[5].ACLR
rst => cnt_clk_r[6].ACLR
rst => cnt_clk_r[7].ACLR
rst => cnt_clk_r[8].ACLR
rst => sdram_ref_req.ACLR
rst => cnt_7p5us[0].ACLR
rst => cnt_7p5us[1].ACLR
rst => cnt_7p5us[2].ACLR
rst => cnt_7p5us[3].ACLR
rst => cnt_7p5us[4].ACLR
rst => cnt_7p5us[5].ACLR
rst => cnt_7p5us[6].ACLR
rst => cnt_7p5us[7].ACLR
rst => cnt_7p5us[8].ACLR
rst => cnt_7p5us[9].ACLR
rst => cnt_7p5us[10].ACLR
rst => cnt_200us[0].ACLR
rst => cnt_200us[1].ACLR
rst => cnt_200us[2].ACLR
rst => cnt_200us[3].ACLR
rst => cnt_200us[4].ACLR
rst => cnt_200us[5].ACLR
rst => cnt_200us[6].ACLR
rst => cnt_200us[7].ACLR
rst => cnt_200us[8].ACLR
rst => cnt_200us[9].ACLR
rst => cnt_200us[10].ACLR
rst => cnt_200us[11].ACLR
rst => cnt_200us[12].ACLR
rst => cnt_200us[13].ACLR
rst => cnt_200us[14].ACLR
rst => rd_burst_data_valid_d1.ACLR
rst => rd_burst_data_valid_d0.ACLR
rst => wr_burst_data_req_d1.ACLR
rst => wr_burst_data_req_d0.ACLR
rst => state~4.DATAIN
rst => read_flag.ENA
wr_burst_req => state.OUTPUTSELECT
wr_burst_req => state.OUTPUTSELECT
wr_burst_req => read_flag.DATAA
wr_burst_data[0] => sdr_dq_out[0].DATAIN
wr_burst_data[1] => sdr_dq_out[1].DATAIN
wr_burst_data[2] => sdr_dq_out[2].DATAIN
wr_burst_data[3] => sdr_dq_out[3].DATAIN
wr_burst_data[4] => sdr_dq_out[4].DATAIN
wr_burst_data[5] => sdr_dq_out[5].DATAIN
wr_burst_data[6] => sdr_dq_out[6].DATAIN
wr_burst_data[7] => sdr_dq_out[7].DATAIN
wr_burst_data[8] => sdr_dq_out[8].DATAIN
wr_burst_data[9] => sdr_dq_out[9].DATAIN
wr_burst_data[10] => sdr_dq_out[10].DATAIN
wr_burst_data[11] => sdr_dq_out[11].DATAIN
wr_burst_data[12] => sdr_dq_out[12].DATAIN
wr_burst_data[13] => sdr_dq_out[13].DATAIN
wr_burst_data[14] => sdr_dq_out[14].DATAIN
wr_burst_data[15] => sdr_dq_out[15].DATAIN
wr_burst_len[0] => Add2.IN18
wr_burst_len[0] => LessThan2.IN9
wr_burst_len[1] => Add2.IN17
wr_burst_len[1] => Add5.IN16
wr_burst_len[2] => Add2.IN16
wr_burst_len[2] => Add5.IN15
wr_burst_len[3] => Add2.IN15
wr_burst_len[3] => Add5.IN14
wr_burst_len[4] => Add2.IN14
wr_burst_len[4] => Add5.IN13
wr_burst_len[5] => Add2.IN13
wr_burst_len[5] => Add5.IN12
wr_burst_len[6] => Add2.IN12
wr_burst_len[6] => Add5.IN11
wr_burst_len[7] => Add2.IN11
wr_burst_len[7] => Add5.IN10
wr_burst_len[8] => Add2.IN10
wr_burst_len[8] => Add5.IN9
wr_burst_addr[0] => sys_addr[0].DATAA
wr_burst_addr[1] => sys_addr[1].DATAA
wr_burst_addr[2] => sys_addr[2].DATAA
wr_burst_addr[3] => sys_addr[3].DATAA
wr_burst_addr[4] => sys_addr[4].DATAA
wr_burst_addr[5] => sys_addr[5].DATAA
wr_burst_addr[6] => sys_addr[6].DATAA
wr_burst_addr[7] => sys_addr[7].DATAA
wr_burst_addr[8] => sys_addr[8].DATAA
wr_burst_addr[9] => sys_addr[9].DATAA
wr_burst_addr[10] => sys_addr[10].DATAA
wr_burst_addr[11] => sys_addr[11].DATAA
wr_burst_addr[12] => sys_addr[12].DATAA
wr_burst_addr[13] => sys_addr[13].DATAA
wr_burst_addr[14] => sys_addr[14].DATAA
wr_burst_addr[15] => sys_addr[15].DATAA
wr_burst_addr[16] => sys_addr[16].DATAA
wr_burst_addr[17] => sys_addr[17].DATAA
wr_burst_addr[18] => sys_addr[18].DATAA
wr_burst_addr[19] => sys_addr[19].DATAA
wr_burst_addr[20] => sys_addr[20].DATAA
wr_burst_addr[21] => sys_addr[21].DATAA
wr_burst_addr[22] => sys_addr[22].DATAA
wr_burst_addr[23] => sys_addr[23].DATAA
wr_burst_data_req <= wr_burst_data_req.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_finish <= wr_burst_finish.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_req => state.DATAA
rd_burst_req => state.DATAA
rd_burst_len[0] => Equal4.IN54
rd_burst_len[0] => Equal5.IN54
rd_burst_len[0] => Add6.IN18
rd_burst_len[1] => Equal4.IN53
rd_burst_len[1] => Add1.IN16
rd_burst_len[1] => Add6.IN17
rd_burst_len[2] => Add0.IN14
rd_burst_len[2] => Add1.IN15
rd_burst_len[2] => Add6.IN16
rd_burst_len[3] => Add0.IN13
rd_burst_len[3] => Add1.IN14
rd_burst_len[3] => Add6.IN15
rd_burst_len[4] => Add0.IN12
rd_burst_len[4] => Add1.IN13
rd_burst_len[4] => Add6.IN14
rd_burst_len[5] => Add0.IN11
rd_burst_len[5] => Add1.IN12
rd_burst_len[5] => Add6.IN13
rd_burst_len[6] => Add0.IN10
rd_burst_len[6] => Add1.IN11
rd_burst_len[6] => Add6.IN12
rd_burst_len[7] => Add0.IN9
rd_burst_len[7] => Add1.IN10
rd_burst_len[7] => Add6.IN11
rd_burst_len[8] => Add0.IN8
rd_burst_len[8] => Add1.IN9
rd_burst_len[8] => Add6.IN10
rd_burst_addr[0] => sys_addr[0].DATAB
rd_burst_addr[1] => sys_addr[1].DATAB
rd_burst_addr[2] => sys_addr[2].DATAB
rd_burst_addr[3] => sys_addr[3].DATAB
rd_burst_addr[4] => sys_addr[4].DATAB
rd_burst_addr[5] => sys_addr[5].DATAB
rd_burst_addr[6] => sys_addr[6].DATAB
rd_burst_addr[7] => sys_addr[7].DATAB
rd_burst_addr[8] => sys_addr[8].DATAB
rd_burst_addr[9] => sys_addr[9].DATAB
rd_burst_addr[10] => sys_addr[10].DATAB
rd_burst_addr[11] => sys_addr[11].DATAB
rd_burst_addr[12] => sys_addr[12].DATAB
rd_burst_addr[13] => sys_addr[13].DATAB
rd_burst_addr[14] => sys_addr[14].DATAB
rd_burst_addr[15] => sys_addr[15].DATAB
rd_burst_addr[16] => sys_addr[16].DATAB
rd_burst_addr[17] => sys_addr[17].DATAB
rd_burst_addr[18] => sys_addr[18].DATAB
rd_burst_addr[19] => sys_addr[19].DATAB
rd_burst_addr[20] => sys_addr[20].DATAB
rd_burst_addr[21] => sys_addr[21].DATAB
rd_burst_addr[22] => sys_addr[22].DATAB
rd_burst_addr[23] => sys_addr[23].DATAB
rd_burst_data[0] <= sdr_dq_in[0].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[1] <= sdr_dq_in[1].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[2] <= sdr_dq_in[2].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[3] <= sdr_dq_in[3].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[4] <= sdr_dq_in[4].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[5] <= sdr_dq_in[5].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[6] <= sdr_dq_in[6].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[7] <= sdr_dq_in[7].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[8] <= sdr_dq_in[8].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[9] <= sdr_dq_in[9].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[10] <= sdr_dq_in[10].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[11] <= sdr_dq_in[11].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[12] <= sdr_dq_in[12].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[13] <= sdr_dq_in[13].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[14] <= sdr_dq_in[14].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[15] <= sdr_dq_in[15].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data_valid <= rd_burst_data_valid.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_finish <= rd_burst_finish.DB_MAX_OUTPUT_PORT_TYPE
sdram_cke <= <VCC>
sdram_cs_n <= <GND>
sdram_ras_n <= ras_n_r.DB_MAX_OUTPUT_PORT_TYPE
sdram_cas_n <= cas_n_r.DB_MAX_OUTPUT_PORT_TYPE
sdram_we_n <= we_n_r.DB_MAX_OUTPUT_PORT_TYPE
sdram_ba[0] <= sdram_ba_r[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_ba[1] <= sdram_ba_r[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[0] <= sdram_addr_r[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[1] <= sdram_addr_r[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[2] <= sdram_addr_r[2].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[3] <= sdram_addr_r[3].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[4] <= sdram_addr_r[4].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[5] <= sdram_addr_r[5].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[6] <= sdram_addr_r[6].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[7] <= sdram_addr_r[7].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[8] <= sdram_addr_r[8].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[9] <= sdram_addr_r[9].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[10] <= sdram_addr_r[10].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[11] <= sdram_addr_r[11].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[12] <= sdram_addr_r[12].DB_MAX_OUTPUT_PORT_TYPE
sdram_dqm[0] <= <GND>
sdram_dqm[1] <= <GND>
sdram_dq[0] <> sdram_dq[0]
sdram_dq[1] <> sdram_dq[1]
sdram_dq[2] <> sdram_dq[2]
sdram_dq[3] <> sdram_dq[3]
sdram_dq[4] <> sdram_dq[4]
sdram_dq[5] <> sdram_dq[5]
sdram_dq[6] <> sdram_dq[6]
sdram_dq[7] <> sdram_dq[7]
sdram_dq[8] <> sdram_dq[8]
sdram_dq[9] <> sdram_dq[9]
sdram_dq[10] <> sdram_dq[10]
sdram_dq[11] <> sdram_dq[11]
sdram_dq[12] <> sdram_dq[12]
sdram_dq[13] <> sdram_dq[13]
sdram_dq[14] <> sdram_dq[14]
sdram_dq[15] <> sdram_dq[15]


|top|mem_test:mem_test_m0
rst => test_cnt[0].ACLR
rst => test_cnt[1].ACLR
rst => test_cnt[2].ACLR
rst => test_cnt[3].ACLR
rst => test_cnt[4].ACLR
rst => test_cnt[5].ACLR
rst => test_cnt[6].ACLR
rst => test_cnt[7].ACLR
rst => test_cnt[8].ACLR
rst => test_cnt[9].ACLR
rst => test_cnt[10].ACLR
rst => test_cnt[11].ACLR
rst => test_cnt[12].ACLR
rst => test_cnt[13].ACLR
rst => test_cnt[14].ACLR
rst => test_cnt[15].ACLR
rst => wr_burst_addr[0]~reg0.ACLR
rst => wr_burst_addr[1]~reg0.ACLR
rst => wr_burst_addr[2]~reg0.ACLR
rst => wr_burst_addr[3]~reg0.ACLR
rst => wr_burst_addr[4]~reg0.ACLR
rst => wr_burst_addr[5]~reg0.ACLR
rst => wr_burst_addr[6]~reg0.ACLR
rst => wr_burst_addr[7]~reg0.ACLR
rst => wr_burst_addr[8]~reg0.ACLR
rst => wr_burst_addr[9]~reg0.ACLR
rst => wr_burst_addr[10]~reg0.ACLR
rst => wr_burst_addr[11]~reg0.ACLR
rst => wr_burst_addr[12]~reg0.ACLR
rst => wr_burst_addr[13]~reg0.ACLR
rst => wr_burst_addr[14]~reg0.ACLR
rst => wr_burst_addr[15]~reg0.ACLR
rst => wr_burst_addr[16]~reg0.ACLR
rst => wr_burst_addr[17]~reg0.ACLR
rst => wr_burst_addr[18]~reg0.ACLR
rst => wr_burst_addr[19]~reg0.ACLR
rst => wr_burst_addr[20]~reg0.ACLR
rst => wr_burst_addr[21]~reg0.ACLR
rst => wr_burst_addr[22]~reg0.ACLR
rst => wr_burst_addr[23]~reg0.ACLR
rst => rd_burst_addr[0]~reg0.ACLR
rst => rd_burst_addr[1]~reg0.ACLR
rst => rd_burst_addr[2]~reg0.ACLR
rst => rd_burst_addr[3]~reg0.ACLR
rst => rd_burst_addr[4]~reg0.ACLR
rst => rd_burst_addr[5]~reg0.ACLR
rst => rd_burst_addr[6]~reg0.ACLR
rst => rd_burst_addr[7]~reg0.ACLR
rst => rd_burst_addr[8]~reg0.ACLR
rst => rd_burst_addr[9]~reg0.ACLR
rst => rd_burst_addr[10]~reg0.ACLR
rst => rd_burst_addr[11]~reg0.ACLR
rst => rd_burst_addr[12]~reg0.ACLR
rst => rd_burst_addr[13]~reg0.ACLR
rst => rd_burst_addr[14]~reg0.ACLR
rst => rd_burst_addr[15]~reg0.ACLR
rst => rd_burst_addr[16]~reg0.ACLR
rst => rd_burst_addr[17]~reg0.ACLR
rst => rd_burst_addr[18]~reg0.ACLR
rst => rd_burst_addr[19]~reg0.ACLR
rst => rd_burst_addr[20]~reg0.ACLR
rst => rd_burst_addr[21]~reg0.ACLR
rst => rd_burst_addr[22]~reg0.ACLR
rst => rd_burst_addr[23]~reg0.ACLR
rst => wr_burst_len[0]~reg0.ACLR
rst => wr_burst_len[1]~reg0.ACLR
rst => wr_burst_len[2]~reg0.ACLR
rst => wr_burst_len[3]~reg0.ACLR
rst => wr_burst_len[4]~reg0.ACLR
rst => wr_burst_len[5]~reg0.ACLR
rst => wr_burst_len[6]~reg0.ACLR
rst => wr_burst_len[7]~reg0.PRESET
rst => wr_burst_len[8]~reg0.ACLR
rst => wr_burst_len[9]~reg0.ACLR
rst => rd_burst_len[0]~reg0.ACLR
rst => rd_burst_len[1]~reg0.ACLR
rst => rd_burst_len[2]~reg0.ACLR
rst => rd_burst_len[3]~reg0.ACLR
rst => rd_burst_len[4]~reg0.ACLR
rst => rd_burst_len[5]~reg0.ACLR
rst => rd_burst_len[6]~reg0.ACLR
rst => rd_burst_len[7]~reg0.PRESET
rst => rd_burst_len[8]~reg0.ACLR
rst => rd_burst_len[9]~reg0.ACLR
rst => rd_burst_req~reg0.ACLR
rst => wr_burst_req~reg0.ACLR
rst => rd_cnt[0].ACLR
rst => rd_cnt[1].ACLR
rst => rd_cnt[2].ACLR
rst => rd_cnt[3].ACLR
rst => rd_cnt[4].ACLR
rst => rd_cnt[5].ACLR
rst => rd_cnt[6].ACLR
rst => rd_cnt[7].ACLR
rst => rd_cnt[8].ACLR
rst => rd_cnt[9].ACLR
rst => wr_cnt[0].ACLR
rst => wr_cnt[1].ACLR
rst => wr_cnt[2].ACLR
rst => wr_cnt[3].ACLR
rst => wr_cnt[4].ACLR
rst => wr_cnt[5].ACLR
rst => wr_cnt[6].ACLR
rst => wr_cnt[7].ACLR
rst => wr_cnt[8].ACLR
rst => wr_cnt[9].ACLR
rst => next_rd_burst_addr[0].ACLR
rst => next_rd_burst_addr[1].ACLR
rst => next_rd_burst_addr[2].ACLR
rst => next_rd_burst_addr[3].ACLR
rst => next_rd_burst_addr[4].ACLR
rst => next_rd_burst_addr[5].ACLR
rst => next_rd_burst_addr[6].ACLR
rst => next_rd_burst_addr[7].ACLR
rst => next_rd_burst_addr[8].ACLR
rst => next_rd_burst_addr[9].ACLR
rst => next_rd_burst_addr[10].ACLR
rst => next_rd_burst_addr[11].ACLR
rst => next_rd_burst_addr[12].ACLR
rst => next_rd_burst_addr[13].ACLR
rst => next_rd_burst_addr[14].ACLR
rst => next_rd_burst_addr[15].ACLR
rst => next_rd_burst_addr[16].ACLR
rst => next_rd_burst_addr[17].ACLR
rst => next_rd_burst_addr[18].ACLR
rst => next_rd_burst_addr[19].ACLR
rst => next_rd_burst_addr[20].ACLR
rst => next_rd_burst_addr[21].ACLR
rst => next_rd_burst_addr[22].ACLR
rst => next_rd_burst_addr[23].ACLR
rst => next_wr_burst_addr[0].ACLR
rst => next_wr_burst_addr[1].ACLR
rst => next_wr_burst_addr[2].ACLR
rst => next_wr_burst_addr[3].ACLR
rst => next_wr_burst_addr[4].ACLR
rst => next_wr_burst_addr[5].ACLR
rst => next_wr_burst_addr[6].ACLR
rst => next_wr_burst_addr[7].ACLR
rst => next_wr_burst_addr[8].ACLR
rst => next_wr_burst_addr[9].ACLR
rst => next_wr_burst_addr[10].ACLR
rst => next_wr_burst_addr[11].ACLR
rst => next_wr_burst_addr[12].ACLR
rst => next_wr_burst_addr[13].ACLR
rst => next_wr_burst_addr[14].ACLR
rst => next_wr_burst_addr[15].ACLR
rst => next_wr_burst_addr[16].ACLR
rst => next_wr_burst_addr[17].ACLR
rst => next_wr_burst_addr[18].ACLR
rst => next_wr_burst_addr[19].ACLR
rst => next_wr_burst_addr[20].ACLR
rst => next_wr_burst_addr[21].ACLR
rst => next_wr_burst_addr[22].ACLR
rst => next_wr_burst_addr[23].ACLR
rst => wr_burst_data[0]~reg0.ACLR
rst => wr_burst_data[1]~reg0.ACLR
rst => wr_burst_data[2]~reg0.ACLR
rst => wr_burst_data[3]~reg0.ACLR
rst => wr_burst_data[4]~reg0.ACLR
rst => wr_burst_data[5]~reg0.ACLR
rst => wr_burst_data[6]~reg0.ACLR
rst => wr_burst_data[7]~reg0.ACLR
rst => wr_burst_data[8]~reg0.ACLR
rst => wr_burst_data[9]~reg0.ACLR
rst => wr_burst_data[10]~reg0.ACLR
rst => wr_burst_data[11]~reg0.ACLR
rst => wr_burst_data[12]~reg0.ACLR
rst => wr_burst_data[13]~reg0.ACLR
rst => wr_burst_data[14]~reg0.ACLR
rst => wr_burst_data[15]~reg0.ACLR
rst => rd_data_pre_add[0].ACLR
rst => rd_data_pre_add[1].ACLR
rst => rd_data_pre_add[2].ACLR
rst => rd_data_pre_add[3].ACLR
rst => rd_data_pre_add[4].ACLR
rst => rd_data_pre_add[5].ACLR
rst => rd_data_pre_add[6].ACLR
rst => rd_data_pre_add[7].ACLR
rst => rd_data_pre_add[8].ACLR
rst => rd_data_pre_add[9].ACLR
rst => rd_data_pre_add[10].ACLR
rst => rd_data_pre_add[11].ACLR
rst => rd_data_pre_add[12].ACLR
rst => rd_data_pre_add[13].ACLR
rst => rd_data_pre_add[14].ACLR
rst => rd_data_pre_add[15].ACLR
rst => wr_data_pre_add[0].ACLR
rst => wr_data_pre_add[1].ACLR
rst => wr_data_pre_add[2].ACLR
rst => wr_data_pre_add[3].ACLR
rst => wr_data_pre_add[4].ACLR
rst => wr_data_pre_add[5].ACLR
rst => wr_data_pre_add[6].ACLR
rst => wr_data_pre_add[7].ACLR
rst => wr_data_pre_add[8].ACLR
rst => wr_data_pre_add[9].ACLR
rst => wr_data_pre_add[10].ACLR
rst => wr_data_pre_add[11].ACLR
rst => wr_data_pre_add[12].ACLR
rst => wr_data_pre_add[13].ACLR
rst => wr_data_pre_add[14].ACLR
rst => wr_data_pre_add[15].ACLR
rst => heartbeat~reg0.ACLR
rst => heartbeat_cnt[0].ACLR
rst => heartbeat_cnt[1].ACLR
rst => heartbeat_cnt[2].ACLR
rst => heartbeat_cnt[3].ACLR
rst => heartbeat_cnt[4].ACLR
rst => heartbeat_cnt[5].ACLR
rst => heartbeat_cnt[6].ACLR
rst => heartbeat_cnt[7].ACLR
rst => heartbeat_cnt[8].ACLR
rst => heartbeat_cnt[9].ACLR
rst => heartbeat_cnt[10].ACLR
rst => heartbeat_cnt[11].ACLR
rst => heartbeat_cnt[12].ACLR
rst => heartbeat_cnt[13].ACLR
rst => heartbeat_cnt[14].ACLR
rst => heartbeat_cnt[15].ACLR
rst => heartbeat_cnt[16].ACLR
rst => heartbeat_cnt[17].ACLR
rst => heartbeat_cnt[18].ACLR
rst => heartbeat_cnt[19].ACLR
rst => heartbeat_cnt[20].ACLR
rst => heartbeat_cnt[21].ACLR
rst => heartbeat_cnt[22].ACLR
rst => heartbeat_cnt[23].ACLR
rst => heartbeat_cnt[24].ACLR
rst => heartbeat_cnt[25].ACLR
rst => heartbeat_cnt[26].ACLR
rst => heartbeat_cnt[27].ACLR
rst => heartbeat_cnt[28].ACLR
rst => heartbeat_cnt[29].ACLR
rst => heartbeat_cnt[30].ACLR
rst => heartbeat_cnt[31].ACLR
rst => error~reg0.ACLR
rst => state~5.DATAIN
mem_clk => test_cnt[0].CLK
mem_clk => test_cnt[1].CLK
mem_clk => test_cnt[2].CLK
mem_clk => test_cnt[3].CLK
mem_clk => test_cnt[4].CLK
mem_clk => test_cnt[5].CLK
mem_clk => test_cnt[6].CLK
mem_clk => test_cnt[7].CLK
mem_clk => test_cnt[8].CLK
mem_clk => test_cnt[9].CLK
mem_clk => test_cnt[10].CLK
mem_clk => test_cnt[11].CLK
mem_clk => test_cnt[12].CLK
mem_clk => test_cnt[13].CLK
mem_clk => test_cnt[14].CLK
mem_clk => test_cnt[15].CLK
mem_clk => wr_burst_addr[0]~reg0.CLK
mem_clk => wr_burst_addr[1]~reg0.CLK
mem_clk => wr_burst_addr[2]~reg0.CLK
mem_clk => wr_burst_addr[3]~reg0.CLK
mem_clk => wr_burst_addr[4]~reg0.CLK
mem_clk => wr_burst_addr[5]~reg0.CLK
mem_clk => wr_burst_addr[6]~reg0.CLK
mem_clk => wr_burst_addr[7]~reg0.CLK
mem_clk => wr_burst_addr[8]~reg0.CLK
mem_clk => wr_burst_addr[9]~reg0.CLK
mem_clk => wr_burst_addr[10]~reg0.CLK
mem_clk => wr_burst_addr[11]~reg0.CLK
mem_clk => wr_burst_addr[12]~reg0.CLK
mem_clk => wr_burst_addr[13]~reg0.CLK
mem_clk => wr_burst_addr[14]~reg0.CLK
mem_clk => wr_burst_addr[15]~reg0.CLK
mem_clk => wr_burst_addr[16]~reg0.CLK
mem_clk => wr_burst_addr[17]~reg0.CLK
mem_clk => wr_burst_addr[18]~reg0.CLK
mem_clk => wr_burst_addr[19]~reg0.CLK
mem_clk => wr_burst_addr[20]~reg0.CLK
mem_clk => wr_burst_addr[21]~reg0.CLK
mem_clk => wr_burst_addr[22]~reg0.CLK
mem_clk => wr_burst_addr[23]~reg0.CLK
mem_clk => rd_burst_addr[0]~reg0.CLK
mem_clk => rd_burst_addr[1]~reg0.CLK
mem_clk => rd_burst_addr[2]~reg0.CLK
mem_clk => rd_burst_addr[3]~reg0.CLK
mem_clk => rd_burst_addr[4]~reg0.CLK
mem_clk => rd_burst_addr[5]~reg0.CLK
mem_clk => rd_burst_addr[6]~reg0.CLK
mem_clk => rd_burst_addr[7]~reg0.CLK
mem_clk => rd_burst_addr[8]~reg0.CLK
mem_clk => rd_burst_addr[9]~reg0.CLK
mem_clk => rd_burst_addr[10]~reg0.CLK
mem_clk => rd_burst_addr[11]~reg0.CLK
mem_clk => rd_burst_addr[12]~reg0.CLK
mem_clk => rd_burst_addr[13]~reg0.CLK
mem_clk => rd_burst_addr[14]~reg0.CLK
mem_clk => rd_burst_addr[15]~reg0.CLK
mem_clk => rd_burst_addr[16]~reg0.CLK
mem_clk => rd_burst_addr[17]~reg0.CLK
mem_clk => rd_burst_addr[18]~reg0.CLK
mem_clk => rd_burst_addr[19]~reg0.CLK
mem_clk => rd_burst_addr[20]~reg0.CLK
mem_clk => rd_burst_addr[21]~reg0.CLK
mem_clk => rd_burst_addr[22]~reg0.CLK
mem_clk => rd_burst_addr[23]~reg0.CLK
mem_clk => wr_burst_len[0]~reg0.CLK
mem_clk => wr_burst_len[1]~reg0.CLK
mem_clk => wr_burst_len[2]~reg0.CLK
mem_clk => wr_burst_len[3]~reg0.CLK
mem_clk => wr_burst_len[4]~reg0.CLK
mem_clk => wr_burst_len[5]~reg0.CLK
mem_clk => wr_burst_len[6]~reg0.CLK
mem_clk => wr_burst_len[7]~reg0.CLK
mem_clk => wr_burst_len[8]~reg0.CLK
mem_clk => wr_burst_len[9]~reg0.CLK
mem_clk => rd_burst_len[0]~reg0.CLK
mem_clk => rd_burst_len[1]~reg0.CLK
mem_clk => rd_burst_len[2]~reg0.CLK
mem_clk => rd_burst_len[3]~reg0.CLK
mem_clk => rd_burst_len[4]~reg0.CLK
mem_clk => rd_burst_len[5]~reg0.CLK
mem_clk => rd_burst_len[6]~reg0.CLK
mem_clk => rd_burst_len[7]~reg0.CLK
mem_clk => rd_burst_len[8]~reg0.CLK
mem_clk => rd_burst_len[9]~reg0.CLK
mem_clk => rd_burst_req~reg0.CLK
mem_clk => wr_burst_req~reg0.CLK
mem_clk => rd_cnt[0].CLK
mem_clk => rd_cnt[1].CLK
mem_clk => rd_cnt[2].CLK
mem_clk => rd_cnt[3].CLK
mem_clk => rd_cnt[4].CLK
mem_clk => rd_cnt[5].CLK
mem_clk => rd_cnt[6].CLK
mem_clk => rd_cnt[7].CLK
mem_clk => rd_cnt[8].CLK
mem_clk => rd_cnt[9].CLK
mem_clk => wr_cnt[0].CLK
mem_clk => wr_cnt[1].CLK
mem_clk => wr_cnt[2].CLK
mem_clk => wr_cnt[3].CLK
mem_clk => wr_cnt[4].CLK
mem_clk => wr_cnt[5].CLK
mem_clk => wr_cnt[6].CLK
mem_clk => wr_cnt[7].CLK
mem_clk => wr_cnt[8].CLK
mem_clk => wr_cnt[9].CLK
mem_clk => next_rd_burst_addr[0].CLK
mem_clk => next_rd_burst_addr[1].CLK
mem_clk => next_rd_burst_addr[2].CLK
mem_clk => next_rd_burst_addr[3].CLK
mem_clk => next_rd_burst_addr[4].CLK
mem_clk => next_rd_burst_addr[5].CLK
mem_clk => next_rd_burst_addr[6].CLK
mem_clk => next_rd_burst_addr[7].CLK
mem_clk => next_rd_burst_addr[8].CLK
mem_clk => next_rd_burst_addr[9].CLK
mem_clk => next_rd_burst_addr[10].CLK
mem_clk => next_rd_burst_addr[11].CLK
mem_clk => next_rd_burst_addr[12].CLK
mem_clk => next_rd_burst_addr[13].CLK
mem_clk => next_rd_burst_addr[14].CLK
mem_clk => next_rd_burst_addr[15].CLK
mem_clk => next_rd_burst_addr[16].CLK
mem_clk => next_rd_burst_addr[17].CLK
mem_clk => next_rd_burst_addr[18].CLK
mem_clk => next_rd_burst_addr[19].CLK
mem_clk => next_rd_burst_addr[20].CLK
mem_clk => next_rd_burst_addr[21].CLK
mem_clk => next_rd_burst_addr[22].CLK
mem_clk => next_rd_burst_addr[23].CLK
mem_clk => next_wr_burst_addr[0].CLK
mem_clk => next_wr_burst_addr[1].CLK
mem_clk => next_wr_burst_addr[2].CLK
mem_clk => next_wr_burst_addr[3].CLK
mem_clk => next_wr_burst_addr[4].CLK
mem_clk => next_wr_burst_addr[5].CLK
mem_clk => next_wr_burst_addr[6].CLK
mem_clk => next_wr_burst_addr[7].CLK
mem_clk => next_wr_burst_addr[8].CLK
mem_clk => next_wr_burst_addr[9].CLK
mem_clk => next_wr_burst_addr[10].CLK
mem_clk => next_wr_burst_addr[11].CLK
mem_clk => next_wr_burst_addr[12].CLK
mem_clk => next_wr_burst_addr[13].CLK
mem_clk => next_wr_burst_addr[14].CLK
mem_clk => next_wr_burst_addr[15].CLK
mem_clk => next_wr_burst_addr[16].CLK
mem_clk => next_wr_burst_addr[17].CLK
mem_clk => next_wr_burst_addr[18].CLK
mem_clk => next_wr_burst_addr[19].CLK
mem_clk => next_wr_burst_addr[20].CLK
mem_clk => next_wr_burst_addr[21].CLK
mem_clk => next_wr_burst_addr[22].CLK
mem_clk => next_wr_burst_addr[23].CLK
mem_clk => wr_burst_data[0]~reg0.CLK
mem_clk => wr_burst_data[1]~reg0.CLK
mem_clk => wr_burst_data[2]~reg0.CLK
mem_clk => wr_burst_data[3]~reg0.CLK
mem_clk => wr_burst_data[4]~reg0.CLK
mem_clk => wr_burst_data[5]~reg0.CLK
mem_clk => wr_burst_data[6]~reg0.CLK
mem_clk => wr_burst_data[7]~reg0.CLK
mem_clk => wr_burst_data[8]~reg0.CLK
mem_clk => wr_burst_data[9]~reg0.CLK
mem_clk => wr_burst_data[10]~reg0.CLK
mem_clk => wr_burst_data[11]~reg0.CLK
mem_clk => wr_burst_data[12]~reg0.CLK
mem_clk => wr_burst_data[13]~reg0.CLK
mem_clk => wr_burst_data[14]~reg0.CLK
mem_clk => wr_burst_data[15]~reg0.CLK
mem_clk => rd_data_pre_add[0].CLK
mem_clk => rd_data_pre_add[1].CLK
mem_clk => rd_data_pre_add[2].CLK
mem_clk => rd_data_pre_add[3].CLK
mem_clk => rd_data_pre_add[4].CLK
mem_clk => rd_data_pre_add[5].CLK
mem_clk => rd_data_pre_add[6].CLK
mem_clk => rd_data_pre_add[7].CLK
mem_clk => rd_data_pre_add[8].CLK
mem_clk => rd_data_pre_add[9].CLK
mem_clk => rd_data_pre_add[10].CLK
mem_clk => rd_data_pre_add[11].CLK
mem_clk => rd_data_pre_add[12].CLK
mem_clk => rd_data_pre_add[13].CLK
mem_clk => rd_data_pre_add[14].CLK
mem_clk => rd_data_pre_add[15].CLK
mem_clk => wr_data_pre_add[0].CLK
mem_clk => wr_data_pre_add[1].CLK
mem_clk => wr_data_pre_add[2].CLK
mem_clk => wr_data_pre_add[3].CLK
mem_clk => wr_data_pre_add[4].CLK
mem_clk => wr_data_pre_add[5].CLK
mem_clk => wr_data_pre_add[6].CLK
mem_clk => wr_data_pre_add[7].CLK
mem_clk => wr_data_pre_add[8].CLK
mem_clk => wr_data_pre_add[9].CLK
mem_clk => wr_data_pre_add[10].CLK
mem_clk => wr_data_pre_add[11].CLK
mem_clk => wr_data_pre_add[12].CLK
mem_clk => wr_data_pre_add[13].CLK
mem_clk => wr_data_pre_add[14].CLK
mem_clk => wr_data_pre_add[15].CLK
mem_clk => heartbeat~reg0.CLK
mem_clk => heartbeat_cnt[0].CLK
mem_clk => heartbeat_cnt[1].CLK
mem_clk => heartbeat_cnt[2].CLK
mem_clk => heartbeat_cnt[3].CLK
mem_clk => heartbeat_cnt[4].CLK
mem_clk => heartbeat_cnt[5].CLK
mem_clk => heartbeat_cnt[6].CLK
mem_clk => heartbeat_cnt[7].CLK
mem_clk => heartbeat_cnt[8].CLK
mem_clk => heartbeat_cnt[9].CLK
mem_clk => heartbeat_cnt[10].CLK
mem_clk => heartbeat_cnt[11].CLK
mem_clk => heartbeat_cnt[12].CLK
mem_clk => heartbeat_cnt[13].CLK
mem_clk => heartbeat_cnt[14].CLK
mem_clk => heartbeat_cnt[15].CLK
mem_clk => heartbeat_cnt[16].CLK
mem_clk => heartbeat_cnt[17].CLK
mem_clk => heartbeat_cnt[18].CLK
mem_clk => heartbeat_cnt[19].CLK
mem_clk => heartbeat_cnt[20].CLK
mem_clk => heartbeat_cnt[21].CLK
mem_clk => heartbeat_cnt[22].CLK
mem_clk => heartbeat_cnt[23].CLK
mem_clk => heartbeat_cnt[24].CLK
mem_clk => heartbeat_cnt[25].CLK
mem_clk => heartbeat_cnt[26].CLK
mem_clk => heartbeat_cnt[27].CLK
mem_clk => heartbeat_cnt[28].CLK
mem_clk => heartbeat_cnt[29].CLK
mem_clk => heartbeat_cnt[30].CLK
mem_clk => heartbeat_cnt[31].CLK
mem_clk => error~reg0.CLK
mem_clk => state~3.DATAIN
rd_burst_req <= rd_burst_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_req <= wr_burst_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_len[0] <= rd_burst_len[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_len[1] <= rd_burst_len[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_len[2] <= rd_burst_len[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_len[3] <= rd_burst_len[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_len[4] <= rd_burst_len[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_len[5] <= rd_burst_len[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_len[6] <= rd_burst_len[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_len[7] <= rd_burst_len[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_len[8] <= rd_burst_len[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_len[9] <= rd_burst_len[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_len[0] <= wr_burst_len[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_len[1] <= wr_burst_len[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_len[2] <= wr_burst_len[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_len[3] <= wr_burst_len[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_len[4] <= wr_burst_len[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_len[5] <= wr_burst_len[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_len[6] <= wr_burst_len[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_len[7] <= wr_burst_len[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_len[8] <= wr_burst_len[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_len[9] <= wr_burst_len[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[0] <= rd_burst_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[1] <= rd_burst_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[2] <= rd_burst_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[3] <= rd_burst_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[4] <= rd_burst_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[5] <= rd_burst_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[6] <= rd_burst_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[7] <= rd_burst_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[8] <= rd_burst_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[9] <= rd_burst_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[10] <= rd_burst_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[11] <= rd_burst_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[12] <= rd_burst_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[13] <= rd_burst_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[14] <= rd_burst_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[15] <= rd_burst_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[16] <= rd_burst_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[17] <= rd_burst_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[18] <= rd_burst_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[19] <= rd_burst_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[20] <= rd_burst_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[21] <= rd_burst_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[22] <= rd_burst_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[23] <= rd_burst_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[0] <= wr_burst_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[1] <= wr_burst_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[2] <= wr_burst_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[3] <= wr_burst_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[4] <= wr_burst_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[5] <= wr_burst_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[6] <= wr_burst_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[7] <= wr_burst_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[8] <= wr_burst_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[9] <= wr_burst_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[10] <= wr_burst_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[11] <= wr_burst_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[12] <= wr_burst_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[13] <= wr_burst_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[14] <= wr_burst_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[15] <= wr_burst_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[16] <= wr_burst_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[17] <= wr_burst_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[18] <= wr_burst_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[19] <= wr_burst_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[20] <= wr_burst_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[21] <= wr_burst_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[22] <= wr_burst_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[23] <= wr_burst_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data_valid => always0.IN0
rd_burst_data_valid => always1.IN0
rd_burst_data_valid => rd_cnt.OUTPUTSELECT
rd_burst_data_valid => rd_cnt.OUTPUTSELECT
rd_burst_data_valid => rd_cnt.OUTPUTSELECT
rd_burst_data_valid => rd_cnt.OUTPUTSELECT
rd_burst_data_valid => rd_cnt.OUTPUTSELECT
rd_burst_data_valid => rd_cnt.OUTPUTSELECT
rd_burst_data_valid => rd_cnt.OUTPUTSELECT
rd_burst_data_valid => rd_cnt.OUTPUTSELECT
rd_burst_data_valid => rd_cnt.OUTPUTSELECT
rd_burst_data_valid => rd_cnt.OUTPUTSELECT
rd_burst_data_valid => rd_burst_req.OUTPUTSELECT
wr_burst_data_req => always1.IN1
wr_burst_data_req => wr_cnt.OUTPUTSELECT
wr_burst_data_req => wr_cnt.OUTPUTSELECT
wr_burst_data_req => wr_cnt.OUTPUTSELECT
wr_burst_data_req => wr_cnt.OUTPUTSELECT
wr_burst_data_req => wr_cnt.OUTPUTSELECT
wr_burst_data_req => wr_cnt.OUTPUTSELECT
wr_burst_data_req => wr_cnt.OUTPUTSELECT
wr_burst_data_req => wr_cnt.OUTPUTSELECT
wr_burst_data_req => wr_cnt.OUTPUTSELECT
wr_burst_data_req => wr_cnt.OUTPUTSELECT
wr_burst_data_req => wr_burst_data[15]~reg0.ENA
wr_burst_data_req => wr_burst_data[14]~reg0.ENA
wr_burst_data_req => wr_burst_data[13]~reg0.ENA
wr_burst_data_req => wr_burst_data[12]~reg0.ENA
wr_burst_data_req => wr_burst_data[11]~reg0.ENA
wr_burst_data_req => wr_burst_data[10]~reg0.ENA
wr_burst_data_req => wr_burst_data[9]~reg0.ENA
wr_burst_data_req => wr_burst_data[8]~reg0.ENA
wr_burst_data_req => wr_burst_data[7]~reg0.ENA
wr_burst_data_req => wr_burst_data[6]~reg0.ENA
wr_burst_data_req => wr_burst_data[5]~reg0.ENA
wr_burst_data_req => wr_burst_data[4]~reg0.ENA
wr_burst_data_req => wr_burst_data[3]~reg0.ENA
wr_burst_data_req => wr_burst_data[2]~reg0.ENA
wr_burst_data_req => wr_burst_data[1]~reg0.ENA
wr_burst_data_req => wr_burst_data[0]~reg0.ENA
rd_burst_data[0] => Equal0.IN15
rd_burst_data[1] => Equal0.IN14
rd_burst_data[2] => Equal0.IN13
rd_burst_data[3] => Equal0.IN12
rd_burst_data[4] => Equal0.IN11
rd_burst_data[5] => Equal0.IN10
rd_burst_data[6] => Equal0.IN9
rd_burst_data[7] => Equal0.IN8
rd_burst_data[8] => Equal0.IN7
rd_burst_data[9] => Equal0.IN6
rd_burst_data[10] => Equal0.IN5
rd_burst_data[11] => Equal0.IN4
rd_burst_data[12] => Equal0.IN3
rd_burst_data[13] => Equal0.IN2
rd_burst_data[14] => Equal0.IN1
rd_burst_data[15] => Equal0.IN0
wr_burst_data[0] <= wr_burst_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_data[1] <= wr_burst_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_data[2] <= wr_burst_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_data[3] <= wr_burst_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_data[4] <= wr_burst_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_data[5] <= wr_burst_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_data[6] <= wr_burst_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_data[7] <= wr_burst_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_data[8] <= wr_burst_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_data[9] <= wr_burst_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_data[10] <= wr_burst_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_data[11] <= wr_burst_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_data[12] <= wr_burst_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_data[13] <= wr_burst_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_data[14] <= wr_burst_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_data[15] <= wr_burst_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_finish => rd_cnt.OUTPUTSELECT
rd_burst_finish => rd_cnt.OUTPUTSELECT
rd_burst_finish => rd_cnt.OUTPUTSELECT
rd_burst_finish => rd_cnt.OUTPUTSELECT
rd_burst_finish => rd_cnt.OUTPUTSELECT
rd_burst_finish => rd_cnt.OUTPUTSELECT
rd_burst_finish => rd_cnt.OUTPUTSELECT
rd_burst_finish => rd_cnt.OUTPUTSELECT
rd_burst_finish => rd_cnt.OUTPUTSELECT
rd_burst_finish => rd_cnt.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => state.OUTPUTSELECT
rd_burst_finish => state.OUTPUTSELECT
rd_burst_finish => state.OUTPUTSELECT
rd_burst_finish => test_cnt.OUTPUTSELECT
rd_burst_finish => test_cnt.OUTPUTSELECT
rd_burst_finish => test_cnt.OUTPUTSELECT
rd_burst_finish => test_cnt.OUTPUTSELECT
rd_burst_finish => test_cnt.OUTPUTSELECT
rd_burst_finish => test_cnt.OUTPUTSELECT
rd_burst_finish => test_cnt.OUTPUTSELECT
rd_burst_finish => test_cnt.OUTPUTSELECT
rd_burst_finish => test_cnt.OUTPUTSELECT
rd_burst_finish => test_cnt.OUTPUTSELECT
rd_burst_finish => test_cnt.OUTPUTSELECT
rd_burst_finish => test_cnt.OUTPUTSELECT
rd_burst_finish => test_cnt.OUTPUTSELECT
rd_burst_finish => test_cnt.OUTPUTSELECT
rd_burst_finish => test_cnt.OUTPUTSELECT
rd_burst_finish => test_cnt.OUTPUTSELECT
rd_burst_finish => wr_burst_req.OUTPUTSELECT
rd_burst_finish => wr_burst_len.OUTPUTSELECT
rd_burst_finish => wr_burst_len.OUTPUTSELECT
rd_burst_finish => wr_burst_len.OUTPUTSELECT
rd_burst_finish => wr_burst_len.OUTPUTSELECT
rd_burst_finish => wr_burst_len.OUTPUTSELECT
rd_burst_finish => wr_burst_len.OUTPUTSELECT
rd_burst_finish => wr_burst_len.OUTPUTSELECT
rd_burst_finish => wr_burst_len.OUTPUTSELECT
rd_burst_finish => wr_burst_len.OUTPUTSELECT
rd_burst_finish => wr_burst_len.OUTPUTSELECT
rd_burst_finish => wr_burst_addr.OUTPUTSELECT
rd_burst_finish => wr_burst_addr.OUTPUTSELECT
rd_burst_finish => wr_burst_addr.OUTPUTSELECT
rd_burst_finish => wr_burst_addr.OUTPUTSELECT
rd_burst_finish => wr_burst_addr.OUTPUTSELECT
rd_burst_finish => wr_burst_addr.OUTPUTSELECT
rd_burst_finish => wr_burst_addr.OUTPUTSELECT
rd_burst_finish => wr_burst_addr.OUTPUTSELECT
rd_burst_finish => wr_burst_addr.OUTPUTSELECT
rd_burst_finish => wr_burst_addr.OUTPUTSELECT
rd_burst_finish => wr_burst_addr.OUTPUTSELECT
rd_burst_finish => wr_burst_addr.OUTPUTSELECT
rd_burst_finish => wr_burst_addr.OUTPUTSELECT
rd_burst_finish => wr_burst_addr.OUTPUTSELECT
rd_burst_finish => wr_burst_addr.OUTPUTSELECT
rd_burst_finish => wr_burst_addr.OUTPUTSELECT
rd_burst_finish => wr_burst_addr.OUTPUTSELECT
rd_burst_finish => wr_burst_addr.OUTPUTSELECT
rd_burst_finish => wr_burst_addr.OUTPUTSELECT
rd_burst_finish => wr_burst_addr.OUTPUTSELECT
rd_burst_finish => wr_burst_addr.OUTPUTSELECT
rd_burst_finish => wr_burst_addr.OUTPUTSELECT
rd_burst_finish => wr_burst_addr.OUTPUTSELECT
rd_burst_finish => wr_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_req.OUTPUTSELECT
rd_burst_finish => rd_burst_len.OUTPUTSELECT
rd_burst_finish => rd_burst_len.OUTPUTSELECT
rd_burst_finish => rd_burst_len.OUTPUTSELECT
rd_burst_finish => rd_burst_len.OUTPUTSELECT
rd_burst_finish => rd_burst_len.OUTPUTSELECT
rd_burst_finish => rd_burst_len.OUTPUTSELECT
rd_burst_finish => rd_burst_len.OUTPUTSELECT
rd_burst_finish => rd_burst_len.OUTPUTSELECT
rd_burst_finish => rd_burst_len.OUTPUTSELECT
rd_burst_finish => rd_burst_len.OUTPUTSELECT
wr_burst_finish => wr_cnt.OUTPUTSELECT
wr_burst_finish => wr_cnt.OUTPUTSELECT
wr_burst_finish => wr_cnt.OUTPUTSELECT
wr_burst_finish => wr_cnt.OUTPUTSELECT
wr_burst_finish => wr_cnt.OUTPUTSELECT
wr_burst_finish => wr_cnt.OUTPUTSELECT
wr_burst_finish => wr_cnt.OUTPUTSELECT
wr_burst_finish => wr_cnt.OUTPUTSELECT
wr_burst_finish => wr_cnt.OUTPUTSELECT
wr_burst_finish => wr_cnt.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => state.OUTPUTSELECT
wr_burst_finish => state.OUTPUTSELECT
wr_burst_finish => state.OUTPUTSELECT
wr_burst_finish => wr_burst_req.OUTPUTSELECT
wr_burst_finish => rd_burst_req.OUTPUTSELECT
wr_burst_finish => rd_burst_addr.OUTPUTSELECT
wr_burst_finish => rd_burst_addr.OUTPUTSELECT
wr_burst_finish => rd_burst_addr.OUTPUTSELECT
wr_burst_finish => rd_burst_addr.OUTPUTSELECT
wr_burst_finish => rd_burst_addr.OUTPUTSELECT
wr_burst_finish => rd_burst_addr.OUTPUTSELECT
wr_burst_finish => rd_burst_addr.OUTPUTSELECT
wr_burst_finish => rd_burst_addr.OUTPUTSELECT
wr_burst_finish => rd_burst_addr.OUTPUTSELECT
wr_burst_finish => rd_burst_addr.OUTPUTSELECT
wr_burst_finish => rd_burst_addr.OUTPUTSELECT
wr_burst_finish => rd_burst_addr.OUTPUTSELECT
wr_burst_finish => rd_burst_addr.OUTPUTSELECT
wr_burst_finish => rd_burst_addr.OUTPUTSELECT
wr_burst_finish => rd_burst_addr.OUTPUTSELECT
wr_burst_finish => rd_burst_addr.OUTPUTSELECT
wr_burst_finish => rd_burst_addr.OUTPUTSELECT
wr_burst_finish => rd_burst_addr.OUTPUTSELECT
wr_burst_finish => rd_burst_addr.OUTPUTSELECT
wr_burst_finish => rd_burst_addr.OUTPUTSELECT
wr_burst_finish => rd_burst_addr.OUTPUTSELECT
wr_burst_finish => rd_burst_addr.OUTPUTSELECT
wr_burst_finish => rd_burst_addr.OUTPUTSELECT
wr_burst_finish => rd_burst_addr.OUTPUTSELECT
wr_burst_finish => rd_burst_len.OUTPUTSELECT
wr_burst_finish => rd_burst_len.OUTPUTSELECT
wr_burst_finish => rd_burst_len.OUTPUTSELECT
wr_burst_finish => rd_burst_len.OUTPUTSELECT
wr_burst_finish => rd_burst_len.OUTPUTSELECT
wr_burst_finish => rd_burst_len.OUTPUTSELECT
wr_burst_finish => rd_burst_len.OUTPUTSELECT
wr_burst_finish => rd_burst_len.OUTPUTSELECT
wr_burst_finish => rd_burst_len.OUTPUTSELECT
wr_burst_finish => rd_burst_len.OUTPUTSELECT
error <= error~reg0.DB_MAX_OUTPUT_PORT_TYPE
heartbeat <= heartbeat~reg0.DB_MAX_OUTPUT_PORT_TYPE


