Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Dec 10 17:51:49 2019
| Host         : DESKTOP-KOEBDED running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file riscv_top_timing_summary_postroute_physopted.rpt -pb riscv_top_timing_summary_postroute_physopted.pb -rpx riscv_top_timing_summary_postroute_physopted.rpx
| Design       : riscv_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 3202 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.858    -1573.248                   1486                13310        0.028        0.000                      0                13310        1.250        0.000                       0                  3210  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
EXCLK                   {0.000 5.000}        10.000          100.000         
  clk_out5_clk_wiz_0    {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out5_clk_wiz_0_1  {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
EXCLK                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out5_clk_wiz_0         -2.858    -1573.248                   1486                13247        0.090        0.000                      0                13247        1.250        0.000                       0                  3206  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out5_clk_wiz_0_1       -2.857    -1572.162                   1479                13247        0.090        0.000                      0                13247        1.250        0.000                       0                  3206  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out5_clk_wiz_0_1  clk_out5_clk_wiz_0         -2.858    -1573.248                   1486                13247        0.028        0.000                      0                13247  
clk_out5_clk_wiz_0    clk_out5_clk_wiz_0_1       -2.858    -1573.248                   1486                13247        0.028        0.000                      0                13247  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out5_clk_wiz_0    clk_out5_clk_wiz_0          1.001        0.000                      0                   63        0.558        0.000                      0                   63  
**async_default**     clk_out5_clk_wiz_0_1  clk_out5_clk_wiz_0          1.001        0.000                      0                   63        0.496        0.000                      0                   63  
**async_default**     clk_out5_clk_wiz_0    clk_out5_clk_wiz_0_1        1.001        0.000                      0                   63        0.496        0.000                      0                   63  
**async_default**     clk_out5_clk_wiz_0_1  clk_out5_clk_wiz_0_1        1.001        0.000                      0                   63        0.558        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  EXCLK
  To Clock:  EXCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         EXCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_clk_wiz_0
  To Clock:  clk_out5_clk_wiz_0

Setup :         1486  Failing Endpoints,  Worst Slack       -2.858ns,  Total Violation    -1573.248ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.858ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.790ns  (logic 3.669ns (47.101%)  route 4.121ns (52.899%))
  Logic Levels:           18  (CARRY4=12 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 3.564 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.739    -1.794    cpu0/id_ex0/clk_out5
    SLICE_X16Y141        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y141        FDRE (Prop_fdre_C_Q)         0.456    -1.338 r  cpu0/id_ex0/ex_reg2_reg[5]/Q
                         net (fo=13, routed)          1.149    -0.189    cpu0/id_ex0/ex_reg2[5]
    SLICE_X19Y136        LUT4 (Prop_lut4_I1_O)        0.124    -0.065 r  cpu0/id_ex0/_jmp_enable_i_121/O
                         net (fo=1, routed)           0.000    -0.065    cpu0/id_ex0/_jmp_enable_i_121_n_0
    SLICE_X19Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.333 r  cpu0/id_ex0/_jmp_enable_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     0.333    cpu0/id_ex0/_jmp_enable_reg_i_81_n_0
    SLICE_X19Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.447 r  cpu0/id_ex0/_jmp_enable_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     0.447    cpu0/id_ex0/_jmp_enable_reg_i_44_n_0
    SLICE_X19Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.561 r  cpu0/id_ex0/_jmp_enable_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.561    cpu0/id_ex0/_jmp_enable_reg_i_9_n_0
    SLICE_X19Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.675 f  cpu0/id_ex0/_jmp_enable_reg_i_4/CO[3]
                         net (fo=3, routed)           1.079     1.755    cpu0/id_ex0/_jmp_enable_reg_i_4_n_0
    SLICE_X29Y140        LUT6 (Prop_lut6_I2_O)        0.124     1.879 f  cpu0/id_ex0/ex_reg1[0]_i_15/O
                         net (fo=2, routed)           0.354     2.232    cpu0/id_ex0/ex_reg1[0]_i_15_n_0
    SLICE_X29Y139        LUT6 (Prop_lut6_I2_O)        0.124     2.356 f  cpu0/id_ex0/ex_reg1[0]_i_7/O
                         net (fo=3, routed)           0.320     2.676    cpu0/id_ex0/ex_reg1[0]_i_7_n_0
    SLICE_X28Y138        LUT6 (Prop_lut6_I2_O)        0.124     2.800 r  cpu0/id_ex0/ex_reg1[0]_i_2/O
                         net (fo=2, routed)           0.774     3.575    cpu0/if_id0/ex_reg1_reg[0]
    SLICE_X13Y138        LUT6 (Prop_lut6_I2_O)        0.124     3.699 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.699    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X13Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.231 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.231    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X13Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.345 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.345    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.459 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.459    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.573 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.573    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X13Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.687 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.687    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X13Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.801 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.801    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X13Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.915 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.915    cpu0/if_id0/ex_jmp_addr_reg[27]_i_3_n_0
    SLICE_X13Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.249 r  cpu0/if_id0/ex_jmp_addr_reg[31]_i_6/O[1]
                         net (fo=1, routed)           0.445     5.693    cpu0/if_id0/id0/jmp_addr1[29]
    SLICE_X11Y145        LUT6 (Prop_lut6_I3_O)        0.303     5.996 r  cpu0/if_id0/ex_jmp_addr[29]_i_1/O
                         net (fo=1, routed)           0.000     5.996    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[29]
    SLICE_X11Y145        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.615     3.564    cpu0/id_ex0/clk_out5
    SLICE_X11Y145        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]/C
                         clock pessimism             -0.394     3.169    
                         clock uncertainty           -0.062     3.107    
    SLICE_X11Y145        FDRE (Setup_fdre_C_D)        0.031     3.138    cpu0/id_ex0/ex_jmp_addr_reg[29]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -5.996    
  -------------------------------------------------------------------
                         slack                                 -2.858    

Slack (VIOLATED) :        -2.850ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.682ns  (logic 2.092ns (27.233%)  route 5.590ns (72.767%))
  Logic Levels:           10  (CARRY4=4 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 3.561 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.795ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.738    -1.795    cpu0/id_ex0/clk_out5
    SLICE_X18Y139        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.339 r  cpu0/id_ex0/ex_reg1_reg[2]/Q
                         net (fo=15, routed)          1.074    -0.265    cpu0/id_ex0/ex_reg1[2]
    SLICE_X21Y144        LUT4 (Prop_lut4_I0_O)        0.124    -0.141 r  cpu0/id_ex0/_jmp_enable_i_130/O
                         net (fo=1, routed)           0.000    -0.141    cpu0/id_ex0/_jmp_enable_i_130_n_0
    SLICE_X21Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.409 r  cpu0/id_ex0/_jmp_enable_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000     0.409    cpu0/id_ex0/_jmp_enable_reg_i_90_n_0
    SLICE_X21Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.523 r  cpu0/id_ex0/_jmp_enable_reg_i_53/CO[3]
                         net (fo=1, routed)           0.000     0.523    cpu0/id_ex0/_jmp_enable_reg_i_53_n_0
    SLICE_X21Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.637 r  cpu0/id_ex0/_jmp_enable_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.637    cpu0/id_ex0/_jmp_enable_reg_i_18_n_0
    SLICE_X21Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.751 f  cpu0/id_ex0/_jmp_enable_reg_i_5/CO[3]
                         net (fo=1, routed)           1.089     1.841    cpu0/id_ex0/ex0/data5
    SLICE_X27Y139        LUT6 (Prop_lut6_I1_O)        0.124     1.965 r  cpu0/id_ex0/_jmp_enable_i_2/O
                         net (fo=1, routed)           0.408     2.372    cpu0/id_ex0/_jmp_enable_i_2_n_0
    SLICE_X25Y138        LUT6 (Prop_lut6_I0_O)        0.124     2.496 f  cpu0/id_ex0/_jmp_enable_i_1/O
                         net (fo=124, routed)         0.381     2.877    cpu0/id_ex0/jmp_enable
    SLICE_X27Y138        LUT4 (Prop_lut4_I1_O)        0.124     3.001 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=126, routed)         1.418     4.419    cpu0/id_ex0/_flush_id_reg
    SLICE_X15Y140        LUT5 (Prop_lut5_I2_O)        0.124     4.543 r  cpu0/id_ex0/i_1_LOPT_REMAP_7/O
                         net (fo=1, routed)           0.601     5.144    cpu0/id_ex0/i_1/O_n_7
    SLICE_X22Y139        LUT6 (Prop_lut6_I5_O)        0.124     5.268 r  cpu0/id_ex0/i_0_LOPT_REMAP_7/O
                         net (fo=1, routed)           0.619     5.887    cpu0/id_ex0/ex_reg2[13]_i_1_n_0
    SLICE_X16Y140        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.612     3.561    cpu0/id_ex0/clk_out5
    SLICE_X16Y140        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[13]/C
                         clock pessimism             -0.380     3.180    
                         clock uncertainty           -0.062     3.118    
    SLICE_X16Y140        FDRE (Setup_fdre_C_D)       -0.081     3.037    cpu0/id_ex0/ex_reg2_reg[13]
  -------------------------------------------------------------------
                         required time                          3.037    
                         arrival time                          -5.887    
  -------------------------------------------------------------------
                         slack                                 -2.850    

Slack (VIOLATED) :        -2.825ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.417ns  (logic 2.092ns (28.207%)  route 5.325ns (71.793%))
  Logic Levels:           10  (CARRY4=4 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.678ns = ( 3.322 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.795ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.738    -1.795    cpu0/id_ex0/clk_out5
    SLICE_X18Y139        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.339 r  cpu0/id_ex0/ex_reg1_reg[2]/Q
                         net (fo=15, routed)          1.074    -0.265    cpu0/id_ex0/ex_reg1[2]
    SLICE_X21Y144        LUT4 (Prop_lut4_I0_O)        0.124    -0.141 r  cpu0/id_ex0/_jmp_enable_i_130/O
                         net (fo=1, routed)           0.000    -0.141    cpu0/id_ex0/_jmp_enable_i_130_n_0
    SLICE_X21Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.409 r  cpu0/id_ex0/_jmp_enable_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000     0.409    cpu0/id_ex0/_jmp_enable_reg_i_90_n_0
    SLICE_X21Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.523 r  cpu0/id_ex0/_jmp_enable_reg_i_53/CO[3]
                         net (fo=1, routed)           0.000     0.523    cpu0/id_ex0/_jmp_enable_reg_i_53_n_0
    SLICE_X21Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.637 r  cpu0/id_ex0/_jmp_enable_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.637    cpu0/id_ex0/_jmp_enable_reg_i_18_n_0
    SLICE_X21Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.751 f  cpu0/id_ex0/_jmp_enable_reg_i_5/CO[3]
                         net (fo=1, routed)           1.089     1.841    cpu0/id_ex0/ex0/data5
    SLICE_X27Y139        LUT6 (Prop_lut6_I1_O)        0.124     1.965 r  cpu0/id_ex0/_jmp_enable_i_2/O
                         net (fo=1, routed)           0.408     2.372    cpu0/id_ex0/_jmp_enable_i_2_n_0
    SLICE_X25Y138        LUT6 (Prop_lut6_I0_O)        0.124     2.496 f  cpu0/id_ex0/_jmp_enable_i_1/O
                         net (fo=124, routed)         0.381     2.877    cpu0/id_ex0/jmp_enable
    SLICE_X27Y138        LUT4 (Prop_lut4_I1_O)        0.124     3.001 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=126, routed)         1.612     4.613    cpu0/id_ex0/_flush_id_reg
    SLICE_X20Y148        LUT5 (Prop_lut5_I2_O)        0.124     4.737 r  cpu0/id_ex0/i_1_LOPT_REMAP_15/O
                         net (fo=1, routed)           0.761     5.498    cpu0/id_ex0/i_1/O_n_15
    SLICE_X27Y141        LUT6 (Prop_lut6_I5_O)        0.124     5.622 r  cpu0/id_ex0/i_0_LOPT_REMAP_15/O
                         net (fo=1, routed)           0.000     5.622    cpu0/id_ex0/ex_reg2[21]_i_1_n_0
    SLICE_X27Y141        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          1.611     3.322    cpu0/id_ex0/clk_out5_repN_alias
    SLICE_X27Y141        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[21]/C
                         clock pessimism             -0.493     2.828    
                         clock uncertainty           -0.062     2.766    
    SLICE_X27Y141        FDRE (Setup_fdre_C_D)        0.031     2.797    cpu0/id_ex0/ex_reg2_reg[21]
  -------------------------------------------------------------------
                         required time                          2.797    
                         arrival time                          -5.622    
  -------------------------------------------------------------------
                         slack                                 -2.825    

Slack (VIOLATED) :        -2.823ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.756ns  (logic 3.423ns (44.135%)  route 4.333ns (55.865%))
  Logic Levels:           16  (CARRY4=10 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 3.565 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.739    -1.794    cpu0/id_ex0/clk_out5
    SLICE_X16Y141        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y141        FDRE (Prop_fdre_C_Q)         0.456    -1.338 r  cpu0/id_ex0/ex_reg2_reg[5]/Q
                         net (fo=13, routed)          1.149    -0.189    cpu0/id_ex0/ex_reg2[5]
    SLICE_X19Y136        LUT4 (Prop_lut4_I1_O)        0.124    -0.065 r  cpu0/id_ex0/_jmp_enable_i_121/O
                         net (fo=1, routed)           0.000    -0.065    cpu0/id_ex0/_jmp_enable_i_121_n_0
    SLICE_X19Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.333 r  cpu0/id_ex0/_jmp_enable_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     0.333    cpu0/id_ex0/_jmp_enable_reg_i_81_n_0
    SLICE_X19Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.447 r  cpu0/id_ex0/_jmp_enable_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     0.447    cpu0/id_ex0/_jmp_enable_reg_i_44_n_0
    SLICE_X19Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.561 r  cpu0/id_ex0/_jmp_enable_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.561    cpu0/id_ex0/_jmp_enable_reg_i_9_n_0
    SLICE_X19Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.675 f  cpu0/id_ex0/_jmp_enable_reg_i_4/CO[3]
                         net (fo=3, routed)           1.079     1.755    cpu0/id_ex0/_jmp_enable_reg_i_4_n_0
    SLICE_X29Y140        LUT6 (Prop_lut6_I2_O)        0.124     1.879 f  cpu0/id_ex0/ex_reg1[0]_i_15/O
                         net (fo=2, routed)           0.354     2.232    cpu0/id_ex0/ex_reg1[0]_i_15_n_0
    SLICE_X29Y139        LUT6 (Prop_lut6_I2_O)        0.124     2.356 f  cpu0/id_ex0/ex_reg1[0]_i_7/O
                         net (fo=3, routed)           0.320     2.676    cpu0/id_ex0/ex_reg1[0]_i_7_n_0
    SLICE_X28Y138        LUT6 (Prop_lut6_I2_O)        0.124     2.800 r  cpu0/id_ex0/ex_reg1[0]_i_2/O
                         net (fo=2, routed)           0.774     3.575    cpu0/if_id0/ex_reg1_reg[0]
    SLICE_X13Y138        LUT6 (Prop_lut6_I2_O)        0.124     3.699 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.699    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X13Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.231 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.231    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X13Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.345 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.345    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.459 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.459    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.573 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.573    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X13Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.687 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.687    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X13Y143        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.000 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/O[3]
                         net (fo=1, routed)           0.657     5.656    cpu0/if_id0/id0/jmp_addr1[23]
    SLICE_X13Y147        LUT6 (Prop_lut6_I3_O)        0.306     5.962 r  cpu0/if_id0/ex_jmp_addr[23]_i_1/O
                         net (fo=1, routed)           0.000     5.962    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[23]
    SLICE_X13Y147        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.616     3.565    cpu0/id_ex0/clk_out5
    SLICE_X13Y147        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[23]/C
                         clock pessimism             -0.394     3.170    
                         clock uncertainty           -0.062     3.108    
    SLICE_X13Y147        FDRE (Setup_fdre_C_D)        0.031     3.139    cpu0/id_ex0/ex_jmp_addr_reg[23]
  -------------------------------------------------------------------
                         required time                          3.139    
                         arrival time                          -5.962    
  -------------------------------------------------------------------
                         slack                                 -2.823    

Slack (VIOLATED) :        -2.769ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.700ns  (logic 3.441ns (44.688%)  route 4.259ns (55.312%))
  Logic Levels:           16  (CARRY4=10 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 3.565 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.739    -1.794    cpu0/id_ex0/clk_out5
    SLICE_X16Y141        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y141        FDRE (Prop_fdre_C_Q)         0.456    -1.338 r  cpu0/id_ex0/ex_reg2_reg[5]/Q
                         net (fo=13, routed)          1.149    -0.189    cpu0/id_ex0/ex_reg2[5]
    SLICE_X19Y136        LUT4 (Prop_lut4_I1_O)        0.124    -0.065 r  cpu0/id_ex0/_jmp_enable_i_121/O
                         net (fo=1, routed)           0.000    -0.065    cpu0/id_ex0/_jmp_enable_i_121_n_0
    SLICE_X19Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.333 r  cpu0/id_ex0/_jmp_enable_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     0.333    cpu0/id_ex0/_jmp_enable_reg_i_81_n_0
    SLICE_X19Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.447 r  cpu0/id_ex0/_jmp_enable_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     0.447    cpu0/id_ex0/_jmp_enable_reg_i_44_n_0
    SLICE_X19Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.561 r  cpu0/id_ex0/_jmp_enable_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.561    cpu0/id_ex0/_jmp_enable_reg_i_9_n_0
    SLICE_X19Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.675 f  cpu0/id_ex0/_jmp_enable_reg_i_4/CO[3]
                         net (fo=3, routed)           1.079     1.755    cpu0/id_ex0/_jmp_enable_reg_i_4_n_0
    SLICE_X29Y140        LUT6 (Prop_lut6_I2_O)        0.124     1.879 f  cpu0/id_ex0/ex_reg1[0]_i_15/O
                         net (fo=2, routed)           0.354     2.232    cpu0/id_ex0/ex_reg1[0]_i_15_n_0
    SLICE_X29Y139        LUT6 (Prop_lut6_I2_O)        0.124     2.356 f  cpu0/id_ex0/ex_reg1[0]_i_7/O
                         net (fo=3, routed)           0.320     2.676    cpu0/id_ex0/ex_reg1[0]_i_7_n_0
    SLICE_X28Y138        LUT6 (Prop_lut6_I2_O)        0.124     2.800 r  cpu0/id_ex0/ex_reg1[0]_i_2/O
                         net (fo=2, routed)           0.774     3.575    cpu0/if_id0/ex_reg1_reg[0]
    SLICE_X13Y138        LUT6 (Prop_lut6_I2_O)        0.124     3.699 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.699    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X13Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.231 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.231    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X13Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.345 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.345    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.459 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.459    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.573 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.573    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X13Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.687 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.687    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X13Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.021 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/O[1]
                         net (fo=1, routed)           0.583     5.603    cpu0/if_id0/id0/jmp_addr1[21]
    SLICE_X13Y147        LUT6 (Prop_lut6_I3_O)        0.303     5.906 r  cpu0/if_id0/ex_jmp_addr[21]_i_1/O
                         net (fo=1, routed)           0.000     5.906    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[21]
    SLICE_X13Y147        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.616     3.565    cpu0/id_ex0/clk_out5
    SLICE_X13Y147        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[21]/C
                         clock pessimism             -0.394     3.170    
                         clock uncertainty           -0.062     3.108    
    SLICE_X13Y147        FDRE (Setup_fdre_C_D)        0.029     3.137    cpu0/id_ex0/ex_jmp_addr_reg[21]
  -------------------------------------------------------------------
                         required time                          3.137    
                         arrival time                          -5.906    
  -------------------------------------------------------------------
                         slack                                 -2.769    

Slack (VIOLATED) :        -2.767ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/pc_reg0/npc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.739ns  (logic 3.464ns (44.760%)  route 4.275ns (55.240%))
  Logic Levels:           16  (CARRY4=8 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 3.557 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.810ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.723    -1.810    cpu0/pc_reg0/clk_out5
    SLICE_X29Y128        FDRE                                         r  cpu0/pc_reg0/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y128        FDRE (Prop_fdre_C_Q)         0.419    -1.391 r  cpu0/pc_reg0/pc_reg[5]/Q
                         net (fo=105, routed)         1.196    -0.195    cpu0/mem_ctrl0/cache0/tag_reg_0_255_2_2/A3
    SLICE_X30Y132        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.408     0.213 r  cpu0/mem_ctrl0/cache0/tag_reg_0_255_2_2/RAMS64E_B/O
                         net (fo=1, routed)           0.000     0.213    cpu0/mem_ctrl0/cache0/tag_reg_0_255_2_2/OB
    SLICE_X30Y132        MUXF7 (Prop_muxf7_I0_O)      0.209     0.422 r  cpu0/mem_ctrl0/cache0/tag_reg_0_255_2_2/F7.A/O
                         net (fo=1, routed)           0.000     0.422    cpu0/mem_ctrl0/cache0/tag_reg_0_255_2_2/O1
    SLICE_X30Y132        MUXF8 (Prop_muxf8_I1_O)      0.088     0.510 r  cpu0/mem_ctrl0/cache0/tag_reg_0_255_2_2/F8/O
                         net (fo=1, routed)           0.549     1.060    cpu0/mem_ctrl0/cache0/isCorrect1[2]
    SLICE_X31Y129        LUT6 (Prop_lut6_I3_O)        0.319     1.379 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_13/O
                         net (fo=1, routed)           0.151     1.530    cpu0/mem_ctrl0/cache0/_inst[31]_i_13_n_0
    SLICE_X31Y129        LUT5 (Prop_lut5_I2_O)        0.124     1.654 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_8/O
                         net (fo=33, routed)          0.843     2.497    cpu0/mem_ctrl0/cache0/isCorrect0
    SLICE_X27Y129        LUT6 (Prop_lut6_I5_O)        0.124     2.621 r  cpu0/mem_ctrl0/cache0/_rw_i_4/O
                         net (fo=36, routed)          0.538     3.159    cpu0/mem_ctrl0/cache1/isCorrect[0]_31
    SLICE_X26Y129        LUT6 (Prop_lut6_I2_O)        0.124     3.283 f  cpu0/mem_ctrl0/cache1/_stallreq_i_1/O
                         net (fo=8, routed)           0.477     3.760    cpu0/mem_ctrl0/cache1/_stallreq_reg
    SLICE_X25Y129        LUT5 (Prop_lut5_I2_O)        0.124     3.884 r  cpu0/mem_ctrl0/cache1/npc[4]_i_2/O
                         net (fo=1, routed)           0.520     4.405    cpu0/id_ex0/DI[0]
    SLICE_X25Y130        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.912 r  cpu0/id_ex0/npc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.912    cpu0/id_ex0/npc_reg[4]_i_1_n_0
    SLICE_X25Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.026 r  cpu0/id_ex0/npc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.026    cpu0/id_ex0/npc_reg[8]_i_1_n_0
    SLICE_X25Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.140 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.140    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X25Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.254 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.254    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X25Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.368 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.368    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X25Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.482 r  cpu0/id_ex0/npc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.482    cpu0/id_ex0/npc_reg[24]_i_1_n_0
    SLICE_X25Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.596 r  cpu0/id_ex0/npc_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.596    cpu0/id_ex0/npc_reg[28]_i_1_n_0
    SLICE_X25Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.930 r  cpu0/id_ex0/npc_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     5.930    cpu0/pc_reg0/D[30]
    SLICE_X25Y137        FDRE                                         r  cpu0/pc_reg0/npc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.608     3.557    cpu0/pc_reg0/clk_out5
    SLICE_X25Y137        FDRE                                         r  cpu0/pc_reg0/npc_reg[30]/C
                         clock pessimism             -0.394     3.162    
                         clock uncertainty           -0.062     3.100    
    SLICE_X25Y137        FDRE (Setup_fdre_C_D)        0.062     3.162    cpu0/pc_reg0/npc_reg[30]
  -------------------------------------------------------------------
                         required time                          3.162    
                         arrival time                          -5.930    
  -------------------------------------------------------------------
                         slack                                 -2.767    

Slack (VIOLATED) :        -2.763ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.695ns  (logic 3.555ns (46.199%)  route 4.140ns (53.801%))
  Logic Levels:           17  (CARRY4=11 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 3.564 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.739    -1.794    cpu0/id_ex0/clk_out5
    SLICE_X16Y141        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y141        FDRE (Prop_fdre_C_Q)         0.456    -1.338 r  cpu0/id_ex0/ex_reg2_reg[5]/Q
                         net (fo=13, routed)          1.149    -0.189    cpu0/id_ex0/ex_reg2[5]
    SLICE_X19Y136        LUT4 (Prop_lut4_I1_O)        0.124    -0.065 r  cpu0/id_ex0/_jmp_enable_i_121/O
                         net (fo=1, routed)           0.000    -0.065    cpu0/id_ex0/_jmp_enable_i_121_n_0
    SLICE_X19Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.333 r  cpu0/id_ex0/_jmp_enable_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     0.333    cpu0/id_ex0/_jmp_enable_reg_i_81_n_0
    SLICE_X19Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.447 r  cpu0/id_ex0/_jmp_enable_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     0.447    cpu0/id_ex0/_jmp_enable_reg_i_44_n_0
    SLICE_X19Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.561 r  cpu0/id_ex0/_jmp_enable_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.561    cpu0/id_ex0/_jmp_enable_reg_i_9_n_0
    SLICE_X19Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.675 f  cpu0/id_ex0/_jmp_enable_reg_i_4/CO[3]
                         net (fo=3, routed)           1.079     1.755    cpu0/id_ex0/_jmp_enable_reg_i_4_n_0
    SLICE_X29Y140        LUT6 (Prop_lut6_I2_O)        0.124     1.879 f  cpu0/id_ex0/ex_reg1[0]_i_15/O
                         net (fo=2, routed)           0.354     2.232    cpu0/id_ex0/ex_reg1[0]_i_15_n_0
    SLICE_X29Y139        LUT6 (Prop_lut6_I2_O)        0.124     2.356 f  cpu0/id_ex0/ex_reg1[0]_i_7/O
                         net (fo=3, routed)           0.320     2.676    cpu0/id_ex0/ex_reg1[0]_i_7_n_0
    SLICE_X28Y138        LUT6 (Prop_lut6_I2_O)        0.124     2.800 r  cpu0/id_ex0/ex_reg1[0]_i_2/O
                         net (fo=2, routed)           0.774     3.575    cpu0/if_id0/ex_reg1_reg[0]
    SLICE_X13Y138        LUT6 (Prop_lut6_I2_O)        0.124     3.699 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.699    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X13Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.231 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.231    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X13Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.345 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.345    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.459 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.459    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.573 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.573    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X13Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.687 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.687    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X13Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.801 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.801    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X13Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.135 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/O[1]
                         net (fo=1, routed)           0.464     5.598    cpu0/if_id0/id0/jmp_addr1[25]
    SLICE_X11Y145        LUT6 (Prop_lut6_I3_O)        0.303     5.901 r  cpu0/if_id0/ex_jmp_addr[25]_i_1/O
                         net (fo=1, routed)           0.000     5.901    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[25]
    SLICE_X11Y145        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.615     3.564    cpu0/id_ex0/clk_out5
    SLICE_X11Y145        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[25]/C
                         clock pessimism             -0.394     3.169    
                         clock uncertainty           -0.062     3.107    
    SLICE_X11Y145        FDRE (Setup_fdre_C_D)        0.031     3.138    cpu0/id_ex0/ex_jmp_addr_reg[25]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -5.901    
  -------------------------------------------------------------------
                         slack                                 -2.763    

Slack (VIOLATED) :        -2.755ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.680ns  (logic 3.195ns (41.600%)  route 4.485ns (58.400%))
  Logic Levels:           14  (CARRY4=8 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 3.559 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.739    -1.794    cpu0/id_ex0/clk_out5
    SLICE_X16Y141        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y141        FDRE (Prop_fdre_C_Q)         0.456    -1.338 r  cpu0/id_ex0/ex_reg2_reg[5]/Q
                         net (fo=13, routed)          1.149    -0.189    cpu0/id_ex0/ex_reg2[5]
    SLICE_X19Y136        LUT4 (Prop_lut4_I1_O)        0.124    -0.065 r  cpu0/id_ex0/_jmp_enable_i_121/O
                         net (fo=1, routed)           0.000    -0.065    cpu0/id_ex0/_jmp_enable_i_121_n_0
    SLICE_X19Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.333 r  cpu0/id_ex0/_jmp_enable_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     0.333    cpu0/id_ex0/_jmp_enable_reg_i_81_n_0
    SLICE_X19Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.447 r  cpu0/id_ex0/_jmp_enable_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     0.447    cpu0/id_ex0/_jmp_enable_reg_i_44_n_0
    SLICE_X19Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.561 r  cpu0/id_ex0/_jmp_enable_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.561    cpu0/id_ex0/_jmp_enable_reg_i_9_n_0
    SLICE_X19Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.675 f  cpu0/id_ex0/_jmp_enable_reg_i_4/CO[3]
                         net (fo=3, routed)           1.079     1.755    cpu0/id_ex0/_jmp_enable_reg_i_4_n_0
    SLICE_X29Y140        LUT6 (Prop_lut6_I2_O)        0.124     1.879 f  cpu0/id_ex0/ex_reg1[0]_i_15/O
                         net (fo=2, routed)           0.354     2.232    cpu0/id_ex0/ex_reg1[0]_i_15_n_0
    SLICE_X29Y139        LUT6 (Prop_lut6_I2_O)        0.124     2.356 f  cpu0/id_ex0/ex_reg1[0]_i_7/O
                         net (fo=3, routed)           0.320     2.676    cpu0/id_ex0/ex_reg1[0]_i_7_n_0
    SLICE_X28Y138        LUT6 (Prop_lut6_I2_O)        0.124     2.800 r  cpu0/id_ex0/ex_reg1[0]_i_2/O
                         net (fo=2, routed)           0.774     3.575    cpu0/if_id0/ex_reg1_reg[0]
    SLICE_X13Y138        LUT6 (Prop_lut6_I2_O)        0.124     3.699 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.699    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X13Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.231 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.231    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X13Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.345 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.345    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.459 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.459    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.772 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/O[3]
                         net (fo=1, routed)           0.809     5.581    cpu0/if_id0/id0/jmp_addr1[15]
    SLICE_X13Y135        LUT6 (Prop_lut6_I3_O)        0.306     5.887 r  cpu0/if_id0/ex_jmp_addr[15]_i_1/O
                         net (fo=1, routed)           0.000     5.887    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[15]
    SLICE_X13Y135        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.610     3.559    cpu0/id_ex0/clk_out5
    SLICE_X13Y135        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[15]/C
                         clock pessimism             -0.394     3.164    
                         clock uncertainty           -0.062     3.102    
    SLICE_X13Y135        FDRE (Setup_fdre_C_D)        0.029     3.131    cpu0/id_ex0/ex_jmp_addr_reg[15]
  -------------------------------------------------------------------
                         required time                          3.131    
                         arrival time                          -5.887    
  -------------------------------------------------------------------
                         slack                                 -2.755    

Slack (VIOLATED) :        -2.731ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.711ns  (logic 3.537ns (45.868%)  route 4.174ns (54.132%))
  Logic Levels:           17  (CARRY4=11 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 3.564 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.739    -1.794    cpu0/id_ex0/clk_out5
    SLICE_X16Y141        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y141        FDRE (Prop_fdre_C_Q)         0.456    -1.338 r  cpu0/id_ex0/ex_reg2_reg[5]/Q
                         net (fo=13, routed)          1.149    -0.189    cpu0/id_ex0/ex_reg2[5]
    SLICE_X19Y136        LUT4 (Prop_lut4_I1_O)        0.124    -0.065 r  cpu0/id_ex0/_jmp_enable_i_121/O
                         net (fo=1, routed)           0.000    -0.065    cpu0/id_ex0/_jmp_enable_i_121_n_0
    SLICE_X19Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.333 r  cpu0/id_ex0/_jmp_enable_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     0.333    cpu0/id_ex0/_jmp_enable_reg_i_81_n_0
    SLICE_X19Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.447 r  cpu0/id_ex0/_jmp_enable_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     0.447    cpu0/id_ex0/_jmp_enable_reg_i_44_n_0
    SLICE_X19Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.561 r  cpu0/id_ex0/_jmp_enable_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.561    cpu0/id_ex0/_jmp_enable_reg_i_9_n_0
    SLICE_X19Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.675 f  cpu0/id_ex0/_jmp_enable_reg_i_4/CO[3]
                         net (fo=3, routed)           1.079     1.755    cpu0/id_ex0/_jmp_enable_reg_i_4_n_0
    SLICE_X29Y140        LUT6 (Prop_lut6_I2_O)        0.124     1.879 f  cpu0/id_ex0/ex_reg1[0]_i_15/O
                         net (fo=2, routed)           0.354     2.232    cpu0/id_ex0/ex_reg1[0]_i_15_n_0
    SLICE_X29Y139        LUT6 (Prop_lut6_I2_O)        0.124     2.356 f  cpu0/id_ex0/ex_reg1[0]_i_7/O
                         net (fo=3, routed)           0.320     2.676    cpu0/id_ex0/ex_reg1[0]_i_7_n_0
    SLICE_X28Y138        LUT6 (Prop_lut6_I2_O)        0.124     2.800 r  cpu0/id_ex0/ex_reg1[0]_i_2/O
                         net (fo=2, routed)           0.774     3.575    cpu0/if_id0/ex_reg1_reg[0]
    SLICE_X13Y138        LUT6 (Prop_lut6_I2_O)        0.124     3.699 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.699    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X13Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.231 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.231    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X13Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.345 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.345    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.459 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.459    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.573 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.573    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X13Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.687 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.687    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X13Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.801 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.801    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X13Y144        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.114 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/O[3]
                         net (fo=1, routed)           0.498     5.612    cpu0/if_id0/id0/jmp_addr1[27]
    SLICE_X14Y145        LUT6 (Prop_lut6_I3_O)        0.306     5.918 r  cpu0/if_id0/ex_jmp_addr[27]_i_1/O
                         net (fo=1, routed)           0.000     5.918    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[27]
    SLICE_X14Y145        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.615     3.564    cpu0/id_ex0/clk_out5
    SLICE_X14Y145        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[27]/C
                         clock pessimism             -0.394     3.169    
                         clock uncertainty           -0.062     3.107    
    SLICE_X14Y145        FDRE (Setup_fdre_C_D)        0.079     3.186    cpu0/id_ex0/ex_jmp_addr_reg[27]
  -------------------------------------------------------------------
                         required time                          3.186    
                         arrival time                          -5.918    
  -------------------------------------------------------------------
                         slack                                 -2.731    

Slack (VIOLATED) :        -2.703ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.685ns  (logic 3.553ns (46.233%)  route 4.132ns (53.767%))
  Logic Levels:           18  (CARRY4=12 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 3.564 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.739    -1.794    cpu0/id_ex0/clk_out5
    SLICE_X16Y141        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y141        FDRE (Prop_fdre_C_Q)         0.456    -1.338 r  cpu0/id_ex0/ex_reg2_reg[5]/Q
                         net (fo=13, routed)          1.149    -0.189    cpu0/id_ex0/ex_reg2[5]
    SLICE_X19Y136        LUT4 (Prop_lut4_I1_O)        0.124    -0.065 r  cpu0/id_ex0/_jmp_enable_i_121/O
                         net (fo=1, routed)           0.000    -0.065    cpu0/id_ex0/_jmp_enable_i_121_n_0
    SLICE_X19Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.333 r  cpu0/id_ex0/_jmp_enable_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     0.333    cpu0/id_ex0/_jmp_enable_reg_i_81_n_0
    SLICE_X19Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.447 r  cpu0/id_ex0/_jmp_enable_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     0.447    cpu0/id_ex0/_jmp_enable_reg_i_44_n_0
    SLICE_X19Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.561 r  cpu0/id_ex0/_jmp_enable_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.561    cpu0/id_ex0/_jmp_enable_reg_i_9_n_0
    SLICE_X19Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.675 f  cpu0/id_ex0/_jmp_enable_reg_i_4/CO[3]
                         net (fo=3, routed)           1.079     1.755    cpu0/id_ex0/_jmp_enable_reg_i_4_n_0
    SLICE_X29Y140        LUT6 (Prop_lut6_I2_O)        0.124     1.879 f  cpu0/id_ex0/ex_reg1[0]_i_15/O
                         net (fo=2, routed)           0.354     2.232    cpu0/id_ex0/ex_reg1[0]_i_15_n_0
    SLICE_X29Y139        LUT6 (Prop_lut6_I2_O)        0.124     2.356 f  cpu0/id_ex0/ex_reg1[0]_i_7/O
                         net (fo=3, routed)           0.320     2.676    cpu0/id_ex0/ex_reg1[0]_i_7_n_0
    SLICE_X28Y138        LUT6 (Prop_lut6_I2_O)        0.124     2.800 r  cpu0/id_ex0/ex_reg1[0]_i_2/O
                         net (fo=2, routed)           0.774     3.575    cpu0/if_id0/ex_reg1_reg[0]
    SLICE_X13Y138        LUT6 (Prop_lut6_I2_O)        0.124     3.699 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.699    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X13Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.231 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.231    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X13Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.345 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.345    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.459 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.459    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.573 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.573    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X13Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.687 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.687    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X13Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.801 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.801    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X13Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.915 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.915    cpu0/if_id0/ex_jmp_addr_reg[27]_i_3_n_0
    SLICE_X13Y145        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.137 r  cpu0/if_id0/ex_jmp_addr_reg[31]_i_6/O[0]
                         net (fo=1, routed)           0.456     5.592    cpu0/if_id0/id0/jmp_addr1[28]
    SLICE_X14Y145        LUT6 (Prop_lut6_I3_O)        0.299     5.891 r  cpu0/if_id0/ex_jmp_addr[28]_i_1/O
                         net (fo=1, routed)           0.000     5.891    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[28]
    SLICE_X14Y145        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.615     3.564    cpu0/id_ex0/clk_out5
    SLICE_X14Y145        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[28]/C
                         clock pessimism             -0.394     3.169    
                         clock uncertainty           -0.062     3.107    
    SLICE_X14Y145        FDRE (Setup_fdre_C_D)        0.081     3.188    cpu0/id_ex0/ex_jmp_addr_reg[28]
  -------------------------------------------------------------------
                         required time                          3.188    
                         arrival time                          -5.891    
  -------------------------------------------------------------------
                         slack                                 -2.703    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.954%)  route 0.203ns (59.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.557    -0.448    hci0/uart_blk/uart_tx_fifo/clk_out5
    SLICE_X36Y84         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.307 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.203    -0.104    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/ADDRD3
    SLICE_X38Y84         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.823    -0.208    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/WCLK
    SLICE_X38Y84         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMA/CLK
                         clock pessimism             -0.226    -0.434    
    SLICE_X38Y84         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.194    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.954%)  route 0.203ns (59.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.557    -0.448    hci0/uart_blk/uart_tx_fifo/clk_out5
    SLICE_X36Y84         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.307 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.203    -0.104    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/ADDRD3
    SLICE_X38Y84         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.823    -0.208    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/WCLK
    SLICE_X38Y84         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMB/CLK
                         clock pessimism             -0.226    -0.434    
    SLICE_X38Y84         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.194    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.954%)  route 0.203ns (59.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.557    -0.448    hci0/uart_blk/uart_tx_fifo/clk_out5
    SLICE_X36Y84         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.307 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.203    -0.104    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/ADDRD3
    SLICE_X38Y84         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.823    -0.208    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/WCLK
    SLICE_X38Y84         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMC/CLK
                         clock pessimism             -0.226    -0.434    
    SLICE_X38Y84         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.194    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.954%)  route 0.203ns (59.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.557    -0.448    hci0/uart_blk/uart_tx_fifo/clk_out5
    SLICE_X36Y84         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.307 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.203    -0.104    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/ADDRD3
    SLICE_X38Y84         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.823    -0.208    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/WCLK
    SLICE_X38Y84         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMD/CLK
                         clock pessimism             -0.226    -0.434    
    SLICE_X38Y84         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.194    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_blk/q_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.063%)  route 0.075ns (36.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.115ns
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.642    -0.363    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X35Y105        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDCE (Prop_fdce_C_Q)         0.128    -0.235 r  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/Q
                         net (fo=3, routed)           0.075    -0.160    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/DIC0
    SLICE_X34Y105        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.916    -0.115    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y105        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.235    -0.350    
    SLICE_X34Y105        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.090    -0.260    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.088%)  route 0.285ns (66.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.115ns
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.642    -0.363    hci0/uart_blk/uart_rx_fifo/clk_out5
    SLICE_X35Y106        FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.222 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=20, routed)          0.285     0.063    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD1
    SLICE_X34Y106        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.916    -0.115    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X34Y106        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.235    -0.350    
    SLICE_X34Y106        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.041    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.088%)  route 0.285ns (66.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.115ns
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.642    -0.363    hci0/uart_blk/uart_rx_fifo/clk_out5
    SLICE_X35Y106        FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.222 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=20, routed)          0.285     0.063    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD1
    SLICE_X34Y106        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.916    -0.115    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X34Y106        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.235    -0.350    
    SLICE_X34Y106        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.041    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.088%)  route 0.285ns (66.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.115ns
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.642    -0.363    hci0/uart_blk/uart_rx_fifo/clk_out5
    SLICE_X35Y106        FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.222 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=20, routed)          0.285     0.063    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD1
    SLICE_X34Y106        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.916    -0.115    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X34Y106        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.235    -0.350    
    SLICE_X34Y106        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.041    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.088%)  route 0.285ns (66.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.115ns
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.642    -0.363    hci0/uart_blk/uart_rx_fifo/clk_out5
    SLICE_X35Y106        FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.222 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=20, routed)          0.285     0.063    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD1
    SLICE_X34Y106        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.916    -0.115    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X34Y106        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.235    -0.350    
    SLICE_X34Y106        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.041    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.088%)  route 0.285ns (66.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.115ns
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.642    -0.363    hci0/uart_blk/uart_rx_fifo/clk_out5
    SLICE_X35Y106        FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.222 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=20, routed)          0.285     0.063    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD1
    SLICE_X34Y106        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.916    -0.115    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X34Y106        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.235    -0.350    
    SLICE_X34Y106        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.041    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out5_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_inst/inst/plle2_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X1Y16    ram0/ram_bram/ram_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X0Y22    ram0/ram_bram/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X1Y17    ram0/ram_bram/ram_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X0Y23    ram0/ram_bram/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X1Y14    ram0/ram_bram/ram_reg_2_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X1Y18    ram0/ram_bram/ram_reg_2_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X1Y15    ram0/ram_bram/ram_reg_3_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X1Y19    ram0/ram_bram/ram_reg_3_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X0Y12    ram0/ram_bram/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X0Y24    ram0/ram_bram/ram_reg_0_7/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT4   n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKOUT4
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X38Y122   cpu0/mem_ctrl0/cache0/entry_reg_0_255_5_5/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X38Y122   cpu0/mem_ctrl0/cache0/entry_reg_0_255_5_5/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y89    hci0/io_in_fifo/q_data_array_reg_128_191_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y89    hci0/io_in_fifo/q_data_array_reg_128_191_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y89    hci0/io_in_fifo/q_data_array_reg_128_191_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y89    hci0/io_in_fifo/q_data_array_reg_128_191_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X38Y89    hci0/io_in_fifo/q_data_array_reg_128_191_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X38Y89    hci0/io_in_fifo/q_data_array_reg_128_191_3_5/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X38Y89    hci0/io_in_fifo/q_data_array_reg_128_191_3_5/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X38Y89    hci0/io_in_fifo/q_data_array_reg_128_191_3_5/RAMD/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X38Y122   cpu0/mem_ctrl0/cache0/entry_reg_0_255_5_5/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X38Y122   cpu0/mem_ctrl0/cache0/entry_reg_0_255_5_5/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X30Y111   cpu0/mem_ctrl0/cache0/entry_reg_0_255_6_6/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X30Y111   cpu0/mem_ctrl0/cache0/entry_reg_0_255_6_6/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X30Y111   cpu0/mem_ctrl0/cache0/entry_reg_0_255_6_6/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X30Y111   cpu0/mem_ctrl0/cache0/entry_reg_0_255_6_6/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X34Y111   cpu0/mem_ctrl0/cache0/entry_reg_0_255_8_8/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X34Y111   cpu0/mem_ctrl0/cache0/entry_reg_0_255_8_8/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X34Y111   cpu0/mem_ctrl0/cache0/entry_reg_0_255_8_8/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X34Y111   cpu0/mem_ctrl0/cache0/entry_reg_0_255_8_8/RAMS64E_D/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   clk_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_clk_wiz_0_1
  To Clock:  clk_out5_clk_wiz_0_1

Setup :         1479  Failing Endpoints,  Worst Slack       -2.857ns,  Total Violation    -1572.162ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.857ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.790ns  (logic 3.669ns (47.101%)  route 4.121ns (52.899%))
  Logic Levels:           18  (CARRY4=12 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 3.564 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.739    -1.794    cpu0/id_ex0/clk_out5
    SLICE_X16Y141        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y141        FDRE (Prop_fdre_C_Q)         0.456    -1.338 r  cpu0/id_ex0/ex_reg2_reg[5]/Q
                         net (fo=13, routed)          1.149    -0.189    cpu0/id_ex0/ex_reg2[5]
    SLICE_X19Y136        LUT4 (Prop_lut4_I1_O)        0.124    -0.065 r  cpu0/id_ex0/_jmp_enable_i_121/O
                         net (fo=1, routed)           0.000    -0.065    cpu0/id_ex0/_jmp_enable_i_121_n_0
    SLICE_X19Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.333 r  cpu0/id_ex0/_jmp_enable_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     0.333    cpu0/id_ex0/_jmp_enable_reg_i_81_n_0
    SLICE_X19Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.447 r  cpu0/id_ex0/_jmp_enable_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     0.447    cpu0/id_ex0/_jmp_enable_reg_i_44_n_0
    SLICE_X19Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.561 r  cpu0/id_ex0/_jmp_enable_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.561    cpu0/id_ex0/_jmp_enable_reg_i_9_n_0
    SLICE_X19Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.675 f  cpu0/id_ex0/_jmp_enable_reg_i_4/CO[3]
                         net (fo=3, routed)           1.079     1.755    cpu0/id_ex0/_jmp_enable_reg_i_4_n_0
    SLICE_X29Y140        LUT6 (Prop_lut6_I2_O)        0.124     1.879 f  cpu0/id_ex0/ex_reg1[0]_i_15/O
                         net (fo=2, routed)           0.354     2.232    cpu0/id_ex0/ex_reg1[0]_i_15_n_0
    SLICE_X29Y139        LUT6 (Prop_lut6_I2_O)        0.124     2.356 f  cpu0/id_ex0/ex_reg1[0]_i_7/O
                         net (fo=3, routed)           0.320     2.676    cpu0/id_ex0/ex_reg1[0]_i_7_n_0
    SLICE_X28Y138        LUT6 (Prop_lut6_I2_O)        0.124     2.800 r  cpu0/id_ex0/ex_reg1[0]_i_2/O
                         net (fo=2, routed)           0.774     3.575    cpu0/if_id0/ex_reg1_reg[0]
    SLICE_X13Y138        LUT6 (Prop_lut6_I2_O)        0.124     3.699 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.699    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X13Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.231 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.231    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X13Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.345 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.345    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.459 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.459    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.573 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.573    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X13Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.687 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.687    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X13Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.801 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.801    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X13Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.915 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.915    cpu0/if_id0/ex_jmp_addr_reg[27]_i_3_n_0
    SLICE_X13Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.249 r  cpu0/if_id0/ex_jmp_addr_reg[31]_i_6/O[1]
                         net (fo=1, routed)           0.445     5.693    cpu0/if_id0/id0/jmp_addr1[29]
    SLICE_X11Y145        LUT6 (Prop_lut6_I3_O)        0.303     5.996 r  cpu0/if_id0/ex_jmp_addr[29]_i_1/O
                         net (fo=1, routed)           0.000     5.996    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[29]
    SLICE_X11Y145        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.615     3.564    cpu0/id_ex0/clk_out5
    SLICE_X11Y145        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]/C
                         clock pessimism             -0.394     3.169    
                         clock uncertainty           -0.061     3.108    
    SLICE_X11Y145        FDRE (Setup_fdre_C_D)        0.031     3.139    cpu0/id_ex0/ex_jmp_addr_reg[29]
  -------------------------------------------------------------------
                         required time                          3.139    
                         arrival time                          -5.996    
  -------------------------------------------------------------------
                         slack                                 -2.857    

Slack (VIOLATED) :        -2.849ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.682ns  (logic 2.092ns (27.233%)  route 5.590ns (72.767%))
  Logic Levels:           10  (CARRY4=4 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 3.561 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.795ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.738    -1.795    cpu0/id_ex0/clk_out5
    SLICE_X18Y139        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.339 r  cpu0/id_ex0/ex_reg1_reg[2]/Q
                         net (fo=15, routed)          1.074    -0.265    cpu0/id_ex0/ex_reg1[2]
    SLICE_X21Y144        LUT4 (Prop_lut4_I0_O)        0.124    -0.141 r  cpu0/id_ex0/_jmp_enable_i_130/O
                         net (fo=1, routed)           0.000    -0.141    cpu0/id_ex0/_jmp_enable_i_130_n_0
    SLICE_X21Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.409 r  cpu0/id_ex0/_jmp_enable_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000     0.409    cpu0/id_ex0/_jmp_enable_reg_i_90_n_0
    SLICE_X21Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.523 r  cpu0/id_ex0/_jmp_enable_reg_i_53/CO[3]
                         net (fo=1, routed)           0.000     0.523    cpu0/id_ex0/_jmp_enable_reg_i_53_n_0
    SLICE_X21Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.637 r  cpu0/id_ex0/_jmp_enable_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.637    cpu0/id_ex0/_jmp_enable_reg_i_18_n_0
    SLICE_X21Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.751 f  cpu0/id_ex0/_jmp_enable_reg_i_5/CO[3]
                         net (fo=1, routed)           1.089     1.841    cpu0/id_ex0/ex0/data5
    SLICE_X27Y139        LUT6 (Prop_lut6_I1_O)        0.124     1.965 r  cpu0/id_ex0/_jmp_enable_i_2/O
                         net (fo=1, routed)           0.408     2.372    cpu0/id_ex0/_jmp_enable_i_2_n_0
    SLICE_X25Y138        LUT6 (Prop_lut6_I0_O)        0.124     2.496 f  cpu0/id_ex0/_jmp_enable_i_1/O
                         net (fo=124, routed)         0.381     2.877    cpu0/id_ex0/jmp_enable
    SLICE_X27Y138        LUT4 (Prop_lut4_I1_O)        0.124     3.001 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=126, routed)         1.418     4.419    cpu0/id_ex0/_flush_id_reg
    SLICE_X15Y140        LUT5 (Prop_lut5_I2_O)        0.124     4.543 r  cpu0/id_ex0/i_1_LOPT_REMAP_7/O
                         net (fo=1, routed)           0.601     5.144    cpu0/id_ex0/i_1/O_n_7
    SLICE_X22Y139        LUT6 (Prop_lut6_I5_O)        0.124     5.268 r  cpu0/id_ex0/i_0_LOPT_REMAP_7/O
                         net (fo=1, routed)           0.619     5.887    cpu0/id_ex0/ex_reg2[13]_i_1_n_0
    SLICE_X16Y140        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.612     3.561    cpu0/id_ex0/clk_out5
    SLICE_X16Y140        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[13]/C
                         clock pessimism             -0.380     3.180    
                         clock uncertainty           -0.061     3.119    
    SLICE_X16Y140        FDRE (Setup_fdre_C_D)       -0.081     3.038    cpu0/id_ex0/ex_reg2_reg[13]
  -------------------------------------------------------------------
                         required time                          3.038    
                         arrival time                          -5.887    
  -------------------------------------------------------------------
                         slack                                 -2.849    

Slack (VIOLATED) :        -2.824ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.417ns  (logic 2.092ns (28.207%)  route 5.325ns (71.793%))
  Logic Levels:           10  (CARRY4=4 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.678ns = ( 3.322 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.795ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.738    -1.795    cpu0/id_ex0/clk_out5
    SLICE_X18Y139        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.339 r  cpu0/id_ex0/ex_reg1_reg[2]/Q
                         net (fo=15, routed)          1.074    -0.265    cpu0/id_ex0/ex_reg1[2]
    SLICE_X21Y144        LUT4 (Prop_lut4_I0_O)        0.124    -0.141 r  cpu0/id_ex0/_jmp_enable_i_130/O
                         net (fo=1, routed)           0.000    -0.141    cpu0/id_ex0/_jmp_enable_i_130_n_0
    SLICE_X21Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.409 r  cpu0/id_ex0/_jmp_enable_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000     0.409    cpu0/id_ex0/_jmp_enable_reg_i_90_n_0
    SLICE_X21Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.523 r  cpu0/id_ex0/_jmp_enable_reg_i_53/CO[3]
                         net (fo=1, routed)           0.000     0.523    cpu0/id_ex0/_jmp_enable_reg_i_53_n_0
    SLICE_X21Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.637 r  cpu0/id_ex0/_jmp_enable_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.637    cpu0/id_ex0/_jmp_enable_reg_i_18_n_0
    SLICE_X21Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.751 f  cpu0/id_ex0/_jmp_enable_reg_i_5/CO[3]
                         net (fo=1, routed)           1.089     1.841    cpu0/id_ex0/ex0/data5
    SLICE_X27Y139        LUT6 (Prop_lut6_I1_O)        0.124     1.965 r  cpu0/id_ex0/_jmp_enable_i_2/O
                         net (fo=1, routed)           0.408     2.372    cpu0/id_ex0/_jmp_enable_i_2_n_0
    SLICE_X25Y138        LUT6 (Prop_lut6_I0_O)        0.124     2.496 f  cpu0/id_ex0/_jmp_enable_i_1/O
                         net (fo=124, routed)         0.381     2.877    cpu0/id_ex0/jmp_enable
    SLICE_X27Y138        LUT4 (Prop_lut4_I1_O)        0.124     3.001 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=126, routed)         1.612     4.613    cpu0/id_ex0/_flush_id_reg
    SLICE_X20Y148        LUT5 (Prop_lut5_I2_O)        0.124     4.737 r  cpu0/id_ex0/i_1_LOPT_REMAP_15/O
                         net (fo=1, routed)           0.761     5.498    cpu0/id_ex0/i_1/O_n_15
    SLICE_X27Y141        LUT6 (Prop_lut6_I5_O)        0.124     5.622 r  cpu0/id_ex0/i_0_LOPT_REMAP_15/O
                         net (fo=1, routed)           0.000     5.622    cpu0/id_ex0/ex_reg2[21]_i_1_n_0
    SLICE_X27Y141        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          1.611     3.322    cpu0/id_ex0/clk_out5_repN_alias
    SLICE_X27Y141        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[21]/C
                         clock pessimism             -0.493     2.828    
                         clock uncertainty           -0.061     2.767    
    SLICE_X27Y141        FDRE (Setup_fdre_C_D)        0.031     2.798    cpu0/id_ex0/ex_reg2_reg[21]
  -------------------------------------------------------------------
                         required time                          2.798    
                         arrival time                          -5.622    
  -------------------------------------------------------------------
                         slack                                 -2.824    

Slack (VIOLATED) :        -2.822ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.756ns  (logic 3.423ns (44.135%)  route 4.333ns (55.865%))
  Logic Levels:           16  (CARRY4=10 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 3.565 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.739    -1.794    cpu0/id_ex0/clk_out5
    SLICE_X16Y141        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y141        FDRE (Prop_fdre_C_Q)         0.456    -1.338 r  cpu0/id_ex0/ex_reg2_reg[5]/Q
                         net (fo=13, routed)          1.149    -0.189    cpu0/id_ex0/ex_reg2[5]
    SLICE_X19Y136        LUT4 (Prop_lut4_I1_O)        0.124    -0.065 r  cpu0/id_ex0/_jmp_enable_i_121/O
                         net (fo=1, routed)           0.000    -0.065    cpu0/id_ex0/_jmp_enable_i_121_n_0
    SLICE_X19Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.333 r  cpu0/id_ex0/_jmp_enable_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     0.333    cpu0/id_ex0/_jmp_enable_reg_i_81_n_0
    SLICE_X19Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.447 r  cpu0/id_ex0/_jmp_enable_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     0.447    cpu0/id_ex0/_jmp_enable_reg_i_44_n_0
    SLICE_X19Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.561 r  cpu0/id_ex0/_jmp_enable_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.561    cpu0/id_ex0/_jmp_enable_reg_i_9_n_0
    SLICE_X19Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.675 f  cpu0/id_ex0/_jmp_enable_reg_i_4/CO[3]
                         net (fo=3, routed)           1.079     1.755    cpu0/id_ex0/_jmp_enable_reg_i_4_n_0
    SLICE_X29Y140        LUT6 (Prop_lut6_I2_O)        0.124     1.879 f  cpu0/id_ex0/ex_reg1[0]_i_15/O
                         net (fo=2, routed)           0.354     2.232    cpu0/id_ex0/ex_reg1[0]_i_15_n_0
    SLICE_X29Y139        LUT6 (Prop_lut6_I2_O)        0.124     2.356 f  cpu0/id_ex0/ex_reg1[0]_i_7/O
                         net (fo=3, routed)           0.320     2.676    cpu0/id_ex0/ex_reg1[0]_i_7_n_0
    SLICE_X28Y138        LUT6 (Prop_lut6_I2_O)        0.124     2.800 r  cpu0/id_ex0/ex_reg1[0]_i_2/O
                         net (fo=2, routed)           0.774     3.575    cpu0/if_id0/ex_reg1_reg[0]
    SLICE_X13Y138        LUT6 (Prop_lut6_I2_O)        0.124     3.699 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.699    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X13Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.231 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.231    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X13Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.345 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.345    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.459 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.459    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.573 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.573    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X13Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.687 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.687    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X13Y143        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.000 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/O[3]
                         net (fo=1, routed)           0.657     5.656    cpu0/if_id0/id0/jmp_addr1[23]
    SLICE_X13Y147        LUT6 (Prop_lut6_I3_O)        0.306     5.962 r  cpu0/if_id0/ex_jmp_addr[23]_i_1/O
                         net (fo=1, routed)           0.000     5.962    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[23]
    SLICE_X13Y147        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.616     3.565    cpu0/id_ex0/clk_out5
    SLICE_X13Y147        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[23]/C
                         clock pessimism             -0.394     3.170    
                         clock uncertainty           -0.061     3.109    
    SLICE_X13Y147        FDRE (Setup_fdre_C_D)        0.031     3.140    cpu0/id_ex0/ex_jmp_addr_reg[23]
  -------------------------------------------------------------------
                         required time                          3.140    
                         arrival time                          -5.962    
  -------------------------------------------------------------------
                         slack                                 -2.822    

Slack (VIOLATED) :        -2.768ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.700ns  (logic 3.441ns (44.688%)  route 4.259ns (55.312%))
  Logic Levels:           16  (CARRY4=10 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 3.565 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.739    -1.794    cpu0/id_ex0/clk_out5
    SLICE_X16Y141        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y141        FDRE (Prop_fdre_C_Q)         0.456    -1.338 r  cpu0/id_ex0/ex_reg2_reg[5]/Q
                         net (fo=13, routed)          1.149    -0.189    cpu0/id_ex0/ex_reg2[5]
    SLICE_X19Y136        LUT4 (Prop_lut4_I1_O)        0.124    -0.065 r  cpu0/id_ex0/_jmp_enable_i_121/O
                         net (fo=1, routed)           0.000    -0.065    cpu0/id_ex0/_jmp_enable_i_121_n_0
    SLICE_X19Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.333 r  cpu0/id_ex0/_jmp_enable_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     0.333    cpu0/id_ex0/_jmp_enable_reg_i_81_n_0
    SLICE_X19Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.447 r  cpu0/id_ex0/_jmp_enable_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     0.447    cpu0/id_ex0/_jmp_enable_reg_i_44_n_0
    SLICE_X19Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.561 r  cpu0/id_ex0/_jmp_enable_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.561    cpu0/id_ex0/_jmp_enable_reg_i_9_n_0
    SLICE_X19Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.675 f  cpu0/id_ex0/_jmp_enable_reg_i_4/CO[3]
                         net (fo=3, routed)           1.079     1.755    cpu0/id_ex0/_jmp_enable_reg_i_4_n_0
    SLICE_X29Y140        LUT6 (Prop_lut6_I2_O)        0.124     1.879 f  cpu0/id_ex0/ex_reg1[0]_i_15/O
                         net (fo=2, routed)           0.354     2.232    cpu0/id_ex0/ex_reg1[0]_i_15_n_0
    SLICE_X29Y139        LUT6 (Prop_lut6_I2_O)        0.124     2.356 f  cpu0/id_ex0/ex_reg1[0]_i_7/O
                         net (fo=3, routed)           0.320     2.676    cpu0/id_ex0/ex_reg1[0]_i_7_n_0
    SLICE_X28Y138        LUT6 (Prop_lut6_I2_O)        0.124     2.800 r  cpu0/id_ex0/ex_reg1[0]_i_2/O
                         net (fo=2, routed)           0.774     3.575    cpu0/if_id0/ex_reg1_reg[0]
    SLICE_X13Y138        LUT6 (Prop_lut6_I2_O)        0.124     3.699 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.699    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X13Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.231 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.231    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X13Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.345 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.345    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.459 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.459    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.573 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.573    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X13Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.687 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.687    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X13Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.021 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/O[1]
                         net (fo=1, routed)           0.583     5.603    cpu0/if_id0/id0/jmp_addr1[21]
    SLICE_X13Y147        LUT6 (Prop_lut6_I3_O)        0.303     5.906 r  cpu0/if_id0/ex_jmp_addr[21]_i_1/O
                         net (fo=1, routed)           0.000     5.906    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[21]
    SLICE_X13Y147        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.616     3.565    cpu0/id_ex0/clk_out5
    SLICE_X13Y147        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[21]/C
                         clock pessimism             -0.394     3.170    
                         clock uncertainty           -0.061     3.109    
    SLICE_X13Y147        FDRE (Setup_fdre_C_D)        0.029     3.138    cpu0/id_ex0/ex_jmp_addr_reg[21]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -5.906    
  -------------------------------------------------------------------
                         slack                                 -2.768    

Slack (VIOLATED) :        -2.767ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/pc_reg0/npc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.739ns  (logic 3.464ns (44.760%)  route 4.275ns (55.240%))
  Logic Levels:           16  (CARRY4=8 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 3.557 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.810ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.723    -1.810    cpu0/pc_reg0/clk_out5
    SLICE_X29Y128        FDRE                                         r  cpu0/pc_reg0/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y128        FDRE (Prop_fdre_C_Q)         0.419    -1.391 r  cpu0/pc_reg0/pc_reg[5]/Q
                         net (fo=105, routed)         1.196    -0.195    cpu0/mem_ctrl0/cache0/tag_reg_0_255_2_2/A3
    SLICE_X30Y132        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.408     0.213 r  cpu0/mem_ctrl0/cache0/tag_reg_0_255_2_2/RAMS64E_B/O
                         net (fo=1, routed)           0.000     0.213    cpu0/mem_ctrl0/cache0/tag_reg_0_255_2_2/OB
    SLICE_X30Y132        MUXF7 (Prop_muxf7_I0_O)      0.209     0.422 r  cpu0/mem_ctrl0/cache0/tag_reg_0_255_2_2/F7.A/O
                         net (fo=1, routed)           0.000     0.422    cpu0/mem_ctrl0/cache0/tag_reg_0_255_2_2/O1
    SLICE_X30Y132        MUXF8 (Prop_muxf8_I1_O)      0.088     0.510 r  cpu0/mem_ctrl0/cache0/tag_reg_0_255_2_2/F8/O
                         net (fo=1, routed)           0.549     1.060    cpu0/mem_ctrl0/cache0/isCorrect1[2]
    SLICE_X31Y129        LUT6 (Prop_lut6_I3_O)        0.319     1.379 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_13/O
                         net (fo=1, routed)           0.151     1.530    cpu0/mem_ctrl0/cache0/_inst[31]_i_13_n_0
    SLICE_X31Y129        LUT5 (Prop_lut5_I2_O)        0.124     1.654 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_8/O
                         net (fo=33, routed)          0.843     2.497    cpu0/mem_ctrl0/cache0/isCorrect0
    SLICE_X27Y129        LUT6 (Prop_lut6_I5_O)        0.124     2.621 r  cpu0/mem_ctrl0/cache0/_rw_i_4/O
                         net (fo=36, routed)          0.538     3.159    cpu0/mem_ctrl0/cache1/isCorrect[0]_31
    SLICE_X26Y129        LUT6 (Prop_lut6_I2_O)        0.124     3.283 f  cpu0/mem_ctrl0/cache1/_stallreq_i_1/O
                         net (fo=8, routed)           0.477     3.760    cpu0/mem_ctrl0/cache1/_stallreq_reg
    SLICE_X25Y129        LUT5 (Prop_lut5_I2_O)        0.124     3.884 r  cpu0/mem_ctrl0/cache1/npc[4]_i_2/O
                         net (fo=1, routed)           0.520     4.405    cpu0/id_ex0/DI[0]
    SLICE_X25Y130        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.912 r  cpu0/id_ex0/npc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.912    cpu0/id_ex0/npc_reg[4]_i_1_n_0
    SLICE_X25Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.026 r  cpu0/id_ex0/npc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.026    cpu0/id_ex0/npc_reg[8]_i_1_n_0
    SLICE_X25Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.140 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.140    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X25Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.254 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.254    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X25Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.368 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.368    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X25Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.482 r  cpu0/id_ex0/npc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.482    cpu0/id_ex0/npc_reg[24]_i_1_n_0
    SLICE_X25Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.596 r  cpu0/id_ex0/npc_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.596    cpu0/id_ex0/npc_reg[28]_i_1_n_0
    SLICE_X25Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.930 r  cpu0/id_ex0/npc_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     5.930    cpu0/pc_reg0/D[30]
    SLICE_X25Y137        FDRE                                         r  cpu0/pc_reg0/npc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.608     3.557    cpu0/pc_reg0/clk_out5
    SLICE_X25Y137        FDRE                                         r  cpu0/pc_reg0/npc_reg[30]/C
                         clock pessimism             -0.394     3.162    
                         clock uncertainty           -0.061     3.101    
    SLICE_X25Y137        FDRE (Setup_fdre_C_D)        0.062     3.163    cpu0/pc_reg0/npc_reg[30]
  -------------------------------------------------------------------
                         required time                          3.163    
                         arrival time                          -5.930    
  -------------------------------------------------------------------
                         slack                                 -2.767    

Slack (VIOLATED) :        -2.762ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.695ns  (logic 3.555ns (46.199%)  route 4.140ns (53.801%))
  Logic Levels:           17  (CARRY4=11 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 3.564 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.739    -1.794    cpu0/id_ex0/clk_out5
    SLICE_X16Y141        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y141        FDRE (Prop_fdre_C_Q)         0.456    -1.338 r  cpu0/id_ex0/ex_reg2_reg[5]/Q
                         net (fo=13, routed)          1.149    -0.189    cpu0/id_ex0/ex_reg2[5]
    SLICE_X19Y136        LUT4 (Prop_lut4_I1_O)        0.124    -0.065 r  cpu0/id_ex0/_jmp_enable_i_121/O
                         net (fo=1, routed)           0.000    -0.065    cpu0/id_ex0/_jmp_enable_i_121_n_0
    SLICE_X19Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.333 r  cpu0/id_ex0/_jmp_enable_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     0.333    cpu0/id_ex0/_jmp_enable_reg_i_81_n_0
    SLICE_X19Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.447 r  cpu0/id_ex0/_jmp_enable_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     0.447    cpu0/id_ex0/_jmp_enable_reg_i_44_n_0
    SLICE_X19Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.561 r  cpu0/id_ex0/_jmp_enable_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.561    cpu0/id_ex0/_jmp_enable_reg_i_9_n_0
    SLICE_X19Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.675 f  cpu0/id_ex0/_jmp_enable_reg_i_4/CO[3]
                         net (fo=3, routed)           1.079     1.755    cpu0/id_ex0/_jmp_enable_reg_i_4_n_0
    SLICE_X29Y140        LUT6 (Prop_lut6_I2_O)        0.124     1.879 f  cpu0/id_ex0/ex_reg1[0]_i_15/O
                         net (fo=2, routed)           0.354     2.232    cpu0/id_ex0/ex_reg1[0]_i_15_n_0
    SLICE_X29Y139        LUT6 (Prop_lut6_I2_O)        0.124     2.356 f  cpu0/id_ex0/ex_reg1[0]_i_7/O
                         net (fo=3, routed)           0.320     2.676    cpu0/id_ex0/ex_reg1[0]_i_7_n_0
    SLICE_X28Y138        LUT6 (Prop_lut6_I2_O)        0.124     2.800 r  cpu0/id_ex0/ex_reg1[0]_i_2/O
                         net (fo=2, routed)           0.774     3.575    cpu0/if_id0/ex_reg1_reg[0]
    SLICE_X13Y138        LUT6 (Prop_lut6_I2_O)        0.124     3.699 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.699    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X13Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.231 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.231    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X13Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.345 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.345    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.459 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.459    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.573 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.573    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X13Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.687 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.687    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X13Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.801 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.801    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X13Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.135 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/O[1]
                         net (fo=1, routed)           0.464     5.598    cpu0/if_id0/id0/jmp_addr1[25]
    SLICE_X11Y145        LUT6 (Prop_lut6_I3_O)        0.303     5.901 r  cpu0/if_id0/ex_jmp_addr[25]_i_1/O
                         net (fo=1, routed)           0.000     5.901    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[25]
    SLICE_X11Y145        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.615     3.564    cpu0/id_ex0/clk_out5
    SLICE_X11Y145        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[25]/C
                         clock pessimism             -0.394     3.169    
                         clock uncertainty           -0.061     3.108    
    SLICE_X11Y145        FDRE (Setup_fdre_C_D)        0.031     3.139    cpu0/id_ex0/ex_jmp_addr_reg[25]
  -------------------------------------------------------------------
                         required time                          3.139    
                         arrival time                          -5.901    
  -------------------------------------------------------------------
                         slack                                 -2.762    

Slack (VIOLATED) :        -2.755ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.680ns  (logic 3.195ns (41.600%)  route 4.485ns (58.400%))
  Logic Levels:           14  (CARRY4=8 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 3.559 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.739    -1.794    cpu0/id_ex0/clk_out5
    SLICE_X16Y141        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y141        FDRE (Prop_fdre_C_Q)         0.456    -1.338 r  cpu0/id_ex0/ex_reg2_reg[5]/Q
                         net (fo=13, routed)          1.149    -0.189    cpu0/id_ex0/ex_reg2[5]
    SLICE_X19Y136        LUT4 (Prop_lut4_I1_O)        0.124    -0.065 r  cpu0/id_ex0/_jmp_enable_i_121/O
                         net (fo=1, routed)           0.000    -0.065    cpu0/id_ex0/_jmp_enable_i_121_n_0
    SLICE_X19Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.333 r  cpu0/id_ex0/_jmp_enable_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     0.333    cpu0/id_ex0/_jmp_enable_reg_i_81_n_0
    SLICE_X19Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.447 r  cpu0/id_ex0/_jmp_enable_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     0.447    cpu0/id_ex0/_jmp_enable_reg_i_44_n_0
    SLICE_X19Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.561 r  cpu0/id_ex0/_jmp_enable_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.561    cpu0/id_ex0/_jmp_enable_reg_i_9_n_0
    SLICE_X19Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.675 f  cpu0/id_ex0/_jmp_enable_reg_i_4/CO[3]
                         net (fo=3, routed)           1.079     1.755    cpu0/id_ex0/_jmp_enable_reg_i_4_n_0
    SLICE_X29Y140        LUT6 (Prop_lut6_I2_O)        0.124     1.879 f  cpu0/id_ex0/ex_reg1[0]_i_15/O
                         net (fo=2, routed)           0.354     2.232    cpu0/id_ex0/ex_reg1[0]_i_15_n_0
    SLICE_X29Y139        LUT6 (Prop_lut6_I2_O)        0.124     2.356 f  cpu0/id_ex0/ex_reg1[0]_i_7/O
                         net (fo=3, routed)           0.320     2.676    cpu0/id_ex0/ex_reg1[0]_i_7_n_0
    SLICE_X28Y138        LUT6 (Prop_lut6_I2_O)        0.124     2.800 r  cpu0/id_ex0/ex_reg1[0]_i_2/O
                         net (fo=2, routed)           0.774     3.575    cpu0/if_id0/ex_reg1_reg[0]
    SLICE_X13Y138        LUT6 (Prop_lut6_I2_O)        0.124     3.699 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.699    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X13Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.231 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.231    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X13Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.345 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.345    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.459 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.459    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.772 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/O[3]
                         net (fo=1, routed)           0.809     5.581    cpu0/if_id0/id0/jmp_addr1[15]
    SLICE_X13Y135        LUT6 (Prop_lut6_I3_O)        0.306     5.887 r  cpu0/if_id0/ex_jmp_addr[15]_i_1/O
                         net (fo=1, routed)           0.000     5.887    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[15]
    SLICE_X13Y135        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.610     3.559    cpu0/id_ex0/clk_out5
    SLICE_X13Y135        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[15]/C
                         clock pessimism             -0.394     3.164    
                         clock uncertainty           -0.061     3.103    
    SLICE_X13Y135        FDRE (Setup_fdre_C_D)        0.029     3.132    cpu0/id_ex0/ex_jmp_addr_reg[15]
  -------------------------------------------------------------------
                         required time                          3.132    
                         arrival time                          -5.887    
  -------------------------------------------------------------------
                         slack                                 -2.755    

Slack (VIOLATED) :        -2.731ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.711ns  (logic 3.537ns (45.868%)  route 4.174ns (54.132%))
  Logic Levels:           17  (CARRY4=11 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 3.564 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.739    -1.794    cpu0/id_ex0/clk_out5
    SLICE_X16Y141        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y141        FDRE (Prop_fdre_C_Q)         0.456    -1.338 r  cpu0/id_ex0/ex_reg2_reg[5]/Q
                         net (fo=13, routed)          1.149    -0.189    cpu0/id_ex0/ex_reg2[5]
    SLICE_X19Y136        LUT4 (Prop_lut4_I1_O)        0.124    -0.065 r  cpu0/id_ex0/_jmp_enable_i_121/O
                         net (fo=1, routed)           0.000    -0.065    cpu0/id_ex0/_jmp_enable_i_121_n_0
    SLICE_X19Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.333 r  cpu0/id_ex0/_jmp_enable_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     0.333    cpu0/id_ex0/_jmp_enable_reg_i_81_n_0
    SLICE_X19Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.447 r  cpu0/id_ex0/_jmp_enable_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     0.447    cpu0/id_ex0/_jmp_enable_reg_i_44_n_0
    SLICE_X19Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.561 r  cpu0/id_ex0/_jmp_enable_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.561    cpu0/id_ex0/_jmp_enable_reg_i_9_n_0
    SLICE_X19Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.675 f  cpu0/id_ex0/_jmp_enable_reg_i_4/CO[3]
                         net (fo=3, routed)           1.079     1.755    cpu0/id_ex0/_jmp_enable_reg_i_4_n_0
    SLICE_X29Y140        LUT6 (Prop_lut6_I2_O)        0.124     1.879 f  cpu0/id_ex0/ex_reg1[0]_i_15/O
                         net (fo=2, routed)           0.354     2.232    cpu0/id_ex0/ex_reg1[0]_i_15_n_0
    SLICE_X29Y139        LUT6 (Prop_lut6_I2_O)        0.124     2.356 f  cpu0/id_ex0/ex_reg1[0]_i_7/O
                         net (fo=3, routed)           0.320     2.676    cpu0/id_ex0/ex_reg1[0]_i_7_n_0
    SLICE_X28Y138        LUT6 (Prop_lut6_I2_O)        0.124     2.800 r  cpu0/id_ex0/ex_reg1[0]_i_2/O
                         net (fo=2, routed)           0.774     3.575    cpu0/if_id0/ex_reg1_reg[0]
    SLICE_X13Y138        LUT6 (Prop_lut6_I2_O)        0.124     3.699 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.699    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X13Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.231 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.231    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X13Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.345 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.345    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.459 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.459    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.573 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.573    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X13Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.687 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.687    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X13Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.801 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.801    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X13Y144        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.114 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/O[3]
                         net (fo=1, routed)           0.498     5.612    cpu0/if_id0/id0/jmp_addr1[27]
    SLICE_X14Y145        LUT6 (Prop_lut6_I3_O)        0.306     5.918 r  cpu0/if_id0/ex_jmp_addr[27]_i_1/O
                         net (fo=1, routed)           0.000     5.918    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[27]
    SLICE_X14Y145        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.615     3.564    cpu0/id_ex0/clk_out5
    SLICE_X14Y145        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[27]/C
                         clock pessimism             -0.394     3.169    
                         clock uncertainty           -0.061     3.108    
    SLICE_X14Y145        FDRE (Setup_fdre_C_D)        0.079     3.187    cpu0/id_ex0/ex_jmp_addr_reg[27]
  -------------------------------------------------------------------
                         required time                          3.187    
                         arrival time                          -5.918    
  -------------------------------------------------------------------
                         slack                                 -2.731    

Slack (VIOLATED) :        -2.702ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.685ns  (logic 3.553ns (46.233%)  route 4.132ns (53.767%))
  Logic Levels:           18  (CARRY4=12 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 3.564 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.739    -1.794    cpu0/id_ex0/clk_out5
    SLICE_X16Y141        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y141        FDRE (Prop_fdre_C_Q)         0.456    -1.338 r  cpu0/id_ex0/ex_reg2_reg[5]/Q
                         net (fo=13, routed)          1.149    -0.189    cpu0/id_ex0/ex_reg2[5]
    SLICE_X19Y136        LUT4 (Prop_lut4_I1_O)        0.124    -0.065 r  cpu0/id_ex0/_jmp_enable_i_121/O
                         net (fo=1, routed)           0.000    -0.065    cpu0/id_ex0/_jmp_enable_i_121_n_0
    SLICE_X19Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.333 r  cpu0/id_ex0/_jmp_enable_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     0.333    cpu0/id_ex0/_jmp_enable_reg_i_81_n_0
    SLICE_X19Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.447 r  cpu0/id_ex0/_jmp_enable_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     0.447    cpu0/id_ex0/_jmp_enable_reg_i_44_n_0
    SLICE_X19Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.561 r  cpu0/id_ex0/_jmp_enable_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.561    cpu0/id_ex0/_jmp_enable_reg_i_9_n_0
    SLICE_X19Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.675 f  cpu0/id_ex0/_jmp_enable_reg_i_4/CO[3]
                         net (fo=3, routed)           1.079     1.755    cpu0/id_ex0/_jmp_enable_reg_i_4_n_0
    SLICE_X29Y140        LUT6 (Prop_lut6_I2_O)        0.124     1.879 f  cpu0/id_ex0/ex_reg1[0]_i_15/O
                         net (fo=2, routed)           0.354     2.232    cpu0/id_ex0/ex_reg1[0]_i_15_n_0
    SLICE_X29Y139        LUT6 (Prop_lut6_I2_O)        0.124     2.356 f  cpu0/id_ex0/ex_reg1[0]_i_7/O
                         net (fo=3, routed)           0.320     2.676    cpu0/id_ex0/ex_reg1[0]_i_7_n_0
    SLICE_X28Y138        LUT6 (Prop_lut6_I2_O)        0.124     2.800 r  cpu0/id_ex0/ex_reg1[0]_i_2/O
                         net (fo=2, routed)           0.774     3.575    cpu0/if_id0/ex_reg1_reg[0]
    SLICE_X13Y138        LUT6 (Prop_lut6_I2_O)        0.124     3.699 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.699    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X13Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.231 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.231    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X13Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.345 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.345    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.459 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.459    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.573 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.573    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X13Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.687 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.687    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X13Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.801 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.801    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X13Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.915 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.915    cpu0/if_id0/ex_jmp_addr_reg[27]_i_3_n_0
    SLICE_X13Y145        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.137 r  cpu0/if_id0/ex_jmp_addr_reg[31]_i_6/O[0]
                         net (fo=1, routed)           0.456     5.592    cpu0/if_id0/id0/jmp_addr1[28]
    SLICE_X14Y145        LUT6 (Prop_lut6_I3_O)        0.299     5.891 r  cpu0/if_id0/ex_jmp_addr[28]_i_1/O
                         net (fo=1, routed)           0.000     5.891    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[28]
    SLICE_X14Y145        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.615     3.564    cpu0/id_ex0/clk_out5
    SLICE_X14Y145        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[28]/C
                         clock pessimism             -0.394     3.169    
                         clock uncertainty           -0.061     3.108    
    SLICE_X14Y145        FDRE (Setup_fdre_C_D)        0.081     3.189    cpu0/id_ex0/ex_jmp_addr_reg[28]
  -------------------------------------------------------------------
                         required time                          3.189    
                         arrival time                          -5.891    
  -------------------------------------------------------------------
                         slack                                 -2.702    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.954%)  route 0.203ns (59.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.557    -0.448    hci0/uart_blk/uart_tx_fifo/clk_out5
    SLICE_X36Y84         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.307 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.203    -0.104    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/ADDRD3
    SLICE_X38Y84         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.823    -0.208    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/WCLK
    SLICE_X38Y84         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMA/CLK
                         clock pessimism             -0.226    -0.434    
    SLICE_X38Y84         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.194    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.954%)  route 0.203ns (59.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.557    -0.448    hci0/uart_blk/uart_tx_fifo/clk_out5
    SLICE_X36Y84         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.307 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.203    -0.104    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/ADDRD3
    SLICE_X38Y84         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.823    -0.208    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/WCLK
    SLICE_X38Y84         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMB/CLK
                         clock pessimism             -0.226    -0.434    
    SLICE_X38Y84         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.194    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.954%)  route 0.203ns (59.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.557    -0.448    hci0/uart_blk/uart_tx_fifo/clk_out5
    SLICE_X36Y84         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.307 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.203    -0.104    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/ADDRD3
    SLICE_X38Y84         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.823    -0.208    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/WCLK
    SLICE_X38Y84         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMC/CLK
                         clock pessimism             -0.226    -0.434    
    SLICE_X38Y84         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.194    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.954%)  route 0.203ns (59.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.557    -0.448    hci0/uart_blk/uart_tx_fifo/clk_out5
    SLICE_X36Y84         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.307 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.203    -0.104    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/ADDRD3
    SLICE_X38Y84         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.823    -0.208    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/WCLK
    SLICE_X38Y84         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMD/CLK
                         clock pessimism             -0.226    -0.434    
    SLICE_X38Y84         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.194    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_blk/q_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.063%)  route 0.075ns (36.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.115ns
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.642    -0.363    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X35Y105        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDCE (Prop_fdce_C_Q)         0.128    -0.235 r  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/Q
                         net (fo=3, routed)           0.075    -0.160    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/DIC0
    SLICE_X34Y105        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.916    -0.115    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y105        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.235    -0.350    
    SLICE_X34Y105        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.090    -0.260    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.088%)  route 0.285ns (66.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.115ns
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.642    -0.363    hci0/uart_blk/uart_rx_fifo/clk_out5
    SLICE_X35Y106        FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.222 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=20, routed)          0.285     0.063    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD1
    SLICE_X34Y106        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.916    -0.115    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X34Y106        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.235    -0.350    
    SLICE_X34Y106        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.041    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.088%)  route 0.285ns (66.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.115ns
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.642    -0.363    hci0/uart_blk/uart_rx_fifo/clk_out5
    SLICE_X35Y106        FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.222 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=20, routed)          0.285     0.063    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD1
    SLICE_X34Y106        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.916    -0.115    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X34Y106        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.235    -0.350    
    SLICE_X34Y106        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.041    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.088%)  route 0.285ns (66.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.115ns
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.642    -0.363    hci0/uart_blk/uart_rx_fifo/clk_out5
    SLICE_X35Y106        FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.222 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=20, routed)          0.285     0.063    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD1
    SLICE_X34Y106        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.916    -0.115    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X34Y106        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.235    -0.350    
    SLICE_X34Y106        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.041    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.088%)  route 0.285ns (66.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.115ns
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.642    -0.363    hci0/uart_blk/uart_rx_fifo/clk_out5
    SLICE_X35Y106        FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.222 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=20, routed)          0.285     0.063    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD1
    SLICE_X34Y106        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.916    -0.115    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X34Y106        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.235    -0.350    
    SLICE_X34Y106        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.041    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.088%)  route 0.285ns (66.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.115ns
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.642    -0.363    hci0/uart_blk/uart_rx_fifo/clk_out5
    SLICE_X35Y106        FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.222 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=20, routed)          0.285     0.063    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD1
    SLICE_X34Y106        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.916    -0.115    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X34Y106        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.235    -0.350    
    SLICE_X34Y106        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.041    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out5_clk_wiz_0_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_inst/inst/plle2_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X1Y16    ram0/ram_bram/ram_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X0Y22    ram0/ram_bram/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X1Y17    ram0/ram_bram/ram_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X0Y23    ram0/ram_bram/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X1Y14    ram0/ram_bram/ram_reg_2_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X1Y18    ram0/ram_bram/ram_reg_2_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X1Y15    ram0/ram_bram/ram_reg_3_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X1Y19    ram0/ram_bram/ram_reg_3_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X0Y12    ram0/ram_bram/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X0Y24    ram0/ram_bram/ram_reg_0_7/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT4   n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKOUT4
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X38Y122   cpu0/mem_ctrl0/cache0/entry_reg_0_255_5_5/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X38Y122   cpu0/mem_ctrl0/cache0/entry_reg_0_255_5_5/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y89    hci0/io_in_fifo/q_data_array_reg_128_191_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y89    hci0/io_in_fifo/q_data_array_reg_128_191_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y89    hci0/io_in_fifo/q_data_array_reg_128_191_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y89    hci0/io_in_fifo/q_data_array_reg_128_191_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X38Y89    hci0/io_in_fifo/q_data_array_reg_128_191_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X38Y89    hci0/io_in_fifo/q_data_array_reg_128_191_3_5/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X38Y89    hci0/io_in_fifo/q_data_array_reg_128_191_3_5/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X38Y89    hci0/io_in_fifo/q_data_array_reg_128_191_3_5/RAMD/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X38Y122   cpu0/mem_ctrl0/cache0/entry_reg_0_255_5_5/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X38Y122   cpu0/mem_ctrl0/cache0/entry_reg_0_255_5_5/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X30Y111   cpu0/mem_ctrl0/cache0/entry_reg_0_255_6_6/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X30Y111   cpu0/mem_ctrl0/cache0/entry_reg_0_255_6_6/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X30Y111   cpu0/mem_ctrl0/cache0/entry_reg_0_255_6_6/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X30Y111   cpu0/mem_ctrl0/cache0/entry_reg_0_255_6_6/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X34Y111   cpu0/mem_ctrl0/cache0/entry_reg_0_255_8_8/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X34Y111   cpu0/mem_ctrl0/cache0/entry_reg_0_255_8_8/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X34Y111   cpu0/mem_ctrl0/cache0/entry_reg_0_255_8_8/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X34Y111   cpu0/mem_ctrl0/cache0/entry_reg_0_255_8_8/RAMS64E_D/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   clk_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_clk_wiz_0_1
  To Clock:  clk_out5_clk_wiz_0

Setup :         1486  Failing Endpoints,  Worst Slack       -2.858ns,  Total Violation    -1573.248ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.858ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.790ns  (logic 3.669ns (47.101%)  route 4.121ns (52.899%))
  Logic Levels:           18  (CARRY4=12 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 3.564 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.739    -1.794    cpu0/id_ex0/clk_out5
    SLICE_X16Y141        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y141        FDRE (Prop_fdre_C_Q)         0.456    -1.338 r  cpu0/id_ex0/ex_reg2_reg[5]/Q
                         net (fo=13, routed)          1.149    -0.189    cpu0/id_ex0/ex_reg2[5]
    SLICE_X19Y136        LUT4 (Prop_lut4_I1_O)        0.124    -0.065 r  cpu0/id_ex0/_jmp_enable_i_121/O
                         net (fo=1, routed)           0.000    -0.065    cpu0/id_ex0/_jmp_enable_i_121_n_0
    SLICE_X19Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.333 r  cpu0/id_ex0/_jmp_enable_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     0.333    cpu0/id_ex0/_jmp_enable_reg_i_81_n_0
    SLICE_X19Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.447 r  cpu0/id_ex0/_jmp_enable_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     0.447    cpu0/id_ex0/_jmp_enable_reg_i_44_n_0
    SLICE_X19Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.561 r  cpu0/id_ex0/_jmp_enable_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.561    cpu0/id_ex0/_jmp_enable_reg_i_9_n_0
    SLICE_X19Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.675 f  cpu0/id_ex0/_jmp_enable_reg_i_4/CO[3]
                         net (fo=3, routed)           1.079     1.755    cpu0/id_ex0/_jmp_enable_reg_i_4_n_0
    SLICE_X29Y140        LUT6 (Prop_lut6_I2_O)        0.124     1.879 f  cpu0/id_ex0/ex_reg1[0]_i_15/O
                         net (fo=2, routed)           0.354     2.232    cpu0/id_ex0/ex_reg1[0]_i_15_n_0
    SLICE_X29Y139        LUT6 (Prop_lut6_I2_O)        0.124     2.356 f  cpu0/id_ex0/ex_reg1[0]_i_7/O
                         net (fo=3, routed)           0.320     2.676    cpu0/id_ex0/ex_reg1[0]_i_7_n_0
    SLICE_X28Y138        LUT6 (Prop_lut6_I2_O)        0.124     2.800 r  cpu0/id_ex0/ex_reg1[0]_i_2/O
                         net (fo=2, routed)           0.774     3.575    cpu0/if_id0/ex_reg1_reg[0]
    SLICE_X13Y138        LUT6 (Prop_lut6_I2_O)        0.124     3.699 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.699    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X13Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.231 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.231    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X13Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.345 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.345    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.459 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.459    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.573 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.573    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X13Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.687 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.687    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X13Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.801 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.801    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X13Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.915 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.915    cpu0/if_id0/ex_jmp_addr_reg[27]_i_3_n_0
    SLICE_X13Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.249 r  cpu0/if_id0/ex_jmp_addr_reg[31]_i_6/O[1]
                         net (fo=1, routed)           0.445     5.693    cpu0/if_id0/id0/jmp_addr1[29]
    SLICE_X11Y145        LUT6 (Prop_lut6_I3_O)        0.303     5.996 r  cpu0/if_id0/ex_jmp_addr[29]_i_1/O
                         net (fo=1, routed)           0.000     5.996    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[29]
    SLICE_X11Y145        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.615     3.564    cpu0/id_ex0/clk_out5
    SLICE_X11Y145        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]/C
                         clock pessimism             -0.394     3.169    
                         clock uncertainty           -0.062     3.107    
    SLICE_X11Y145        FDRE (Setup_fdre_C_D)        0.031     3.138    cpu0/id_ex0/ex_jmp_addr_reg[29]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -5.996    
  -------------------------------------------------------------------
                         slack                                 -2.858    

Slack (VIOLATED) :        -2.850ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.682ns  (logic 2.092ns (27.233%)  route 5.590ns (72.767%))
  Logic Levels:           10  (CARRY4=4 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 3.561 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.795ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.738    -1.795    cpu0/id_ex0/clk_out5
    SLICE_X18Y139        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.339 r  cpu0/id_ex0/ex_reg1_reg[2]/Q
                         net (fo=15, routed)          1.074    -0.265    cpu0/id_ex0/ex_reg1[2]
    SLICE_X21Y144        LUT4 (Prop_lut4_I0_O)        0.124    -0.141 r  cpu0/id_ex0/_jmp_enable_i_130/O
                         net (fo=1, routed)           0.000    -0.141    cpu0/id_ex0/_jmp_enable_i_130_n_0
    SLICE_X21Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.409 r  cpu0/id_ex0/_jmp_enable_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000     0.409    cpu0/id_ex0/_jmp_enable_reg_i_90_n_0
    SLICE_X21Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.523 r  cpu0/id_ex0/_jmp_enable_reg_i_53/CO[3]
                         net (fo=1, routed)           0.000     0.523    cpu0/id_ex0/_jmp_enable_reg_i_53_n_0
    SLICE_X21Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.637 r  cpu0/id_ex0/_jmp_enable_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.637    cpu0/id_ex0/_jmp_enable_reg_i_18_n_0
    SLICE_X21Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.751 f  cpu0/id_ex0/_jmp_enable_reg_i_5/CO[3]
                         net (fo=1, routed)           1.089     1.841    cpu0/id_ex0/ex0/data5
    SLICE_X27Y139        LUT6 (Prop_lut6_I1_O)        0.124     1.965 r  cpu0/id_ex0/_jmp_enable_i_2/O
                         net (fo=1, routed)           0.408     2.372    cpu0/id_ex0/_jmp_enable_i_2_n_0
    SLICE_X25Y138        LUT6 (Prop_lut6_I0_O)        0.124     2.496 f  cpu0/id_ex0/_jmp_enable_i_1/O
                         net (fo=124, routed)         0.381     2.877    cpu0/id_ex0/jmp_enable
    SLICE_X27Y138        LUT4 (Prop_lut4_I1_O)        0.124     3.001 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=126, routed)         1.418     4.419    cpu0/id_ex0/_flush_id_reg
    SLICE_X15Y140        LUT5 (Prop_lut5_I2_O)        0.124     4.543 r  cpu0/id_ex0/i_1_LOPT_REMAP_7/O
                         net (fo=1, routed)           0.601     5.144    cpu0/id_ex0/i_1/O_n_7
    SLICE_X22Y139        LUT6 (Prop_lut6_I5_O)        0.124     5.268 r  cpu0/id_ex0/i_0_LOPT_REMAP_7/O
                         net (fo=1, routed)           0.619     5.887    cpu0/id_ex0/ex_reg2[13]_i_1_n_0
    SLICE_X16Y140        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.612     3.561    cpu0/id_ex0/clk_out5
    SLICE_X16Y140        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[13]/C
                         clock pessimism             -0.380     3.180    
                         clock uncertainty           -0.062     3.118    
    SLICE_X16Y140        FDRE (Setup_fdre_C_D)       -0.081     3.037    cpu0/id_ex0/ex_reg2_reg[13]
  -------------------------------------------------------------------
                         required time                          3.037    
                         arrival time                          -5.887    
  -------------------------------------------------------------------
                         slack                                 -2.850    

Slack (VIOLATED) :        -2.825ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.417ns  (logic 2.092ns (28.207%)  route 5.325ns (71.793%))
  Logic Levels:           10  (CARRY4=4 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.678ns = ( 3.322 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.795ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.738    -1.795    cpu0/id_ex0/clk_out5
    SLICE_X18Y139        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.339 r  cpu0/id_ex0/ex_reg1_reg[2]/Q
                         net (fo=15, routed)          1.074    -0.265    cpu0/id_ex0/ex_reg1[2]
    SLICE_X21Y144        LUT4 (Prop_lut4_I0_O)        0.124    -0.141 r  cpu0/id_ex0/_jmp_enable_i_130/O
                         net (fo=1, routed)           0.000    -0.141    cpu0/id_ex0/_jmp_enable_i_130_n_0
    SLICE_X21Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.409 r  cpu0/id_ex0/_jmp_enable_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000     0.409    cpu0/id_ex0/_jmp_enable_reg_i_90_n_0
    SLICE_X21Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.523 r  cpu0/id_ex0/_jmp_enable_reg_i_53/CO[3]
                         net (fo=1, routed)           0.000     0.523    cpu0/id_ex0/_jmp_enable_reg_i_53_n_0
    SLICE_X21Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.637 r  cpu0/id_ex0/_jmp_enable_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.637    cpu0/id_ex0/_jmp_enable_reg_i_18_n_0
    SLICE_X21Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.751 f  cpu0/id_ex0/_jmp_enable_reg_i_5/CO[3]
                         net (fo=1, routed)           1.089     1.841    cpu0/id_ex0/ex0/data5
    SLICE_X27Y139        LUT6 (Prop_lut6_I1_O)        0.124     1.965 r  cpu0/id_ex0/_jmp_enable_i_2/O
                         net (fo=1, routed)           0.408     2.372    cpu0/id_ex0/_jmp_enable_i_2_n_0
    SLICE_X25Y138        LUT6 (Prop_lut6_I0_O)        0.124     2.496 f  cpu0/id_ex0/_jmp_enable_i_1/O
                         net (fo=124, routed)         0.381     2.877    cpu0/id_ex0/jmp_enable
    SLICE_X27Y138        LUT4 (Prop_lut4_I1_O)        0.124     3.001 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=126, routed)         1.612     4.613    cpu0/id_ex0/_flush_id_reg
    SLICE_X20Y148        LUT5 (Prop_lut5_I2_O)        0.124     4.737 r  cpu0/id_ex0/i_1_LOPT_REMAP_15/O
                         net (fo=1, routed)           0.761     5.498    cpu0/id_ex0/i_1/O_n_15
    SLICE_X27Y141        LUT6 (Prop_lut6_I5_O)        0.124     5.622 r  cpu0/id_ex0/i_0_LOPT_REMAP_15/O
                         net (fo=1, routed)           0.000     5.622    cpu0/id_ex0/ex_reg2[21]_i_1_n_0
    SLICE_X27Y141        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          1.611     3.322    cpu0/id_ex0/clk_out5_repN_alias
    SLICE_X27Y141        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[21]/C
                         clock pessimism             -0.493     2.828    
                         clock uncertainty           -0.062     2.766    
    SLICE_X27Y141        FDRE (Setup_fdre_C_D)        0.031     2.797    cpu0/id_ex0/ex_reg2_reg[21]
  -------------------------------------------------------------------
                         required time                          2.797    
                         arrival time                          -5.622    
  -------------------------------------------------------------------
                         slack                                 -2.825    

Slack (VIOLATED) :        -2.823ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.756ns  (logic 3.423ns (44.135%)  route 4.333ns (55.865%))
  Logic Levels:           16  (CARRY4=10 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 3.565 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.739    -1.794    cpu0/id_ex0/clk_out5
    SLICE_X16Y141        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y141        FDRE (Prop_fdre_C_Q)         0.456    -1.338 r  cpu0/id_ex0/ex_reg2_reg[5]/Q
                         net (fo=13, routed)          1.149    -0.189    cpu0/id_ex0/ex_reg2[5]
    SLICE_X19Y136        LUT4 (Prop_lut4_I1_O)        0.124    -0.065 r  cpu0/id_ex0/_jmp_enable_i_121/O
                         net (fo=1, routed)           0.000    -0.065    cpu0/id_ex0/_jmp_enable_i_121_n_0
    SLICE_X19Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.333 r  cpu0/id_ex0/_jmp_enable_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     0.333    cpu0/id_ex0/_jmp_enable_reg_i_81_n_0
    SLICE_X19Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.447 r  cpu0/id_ex0/_jmp_enable_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     0.447    cpu0/id_ex0/_jmp_enable_reg_i_44_n_0
    SLICE_X19Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.561 r  cpu0/id_ex0/_jmp_enable_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.561    cpu0/id_ex0/_jmp_enable_reg_i_9_n_0
    SLICE_X19Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.675 f  cpu0/id_ex0/_jmp_enable_reg_i_4/CO[3]
                         net (fo=3, routed)           1.079     1.755    cpu0/id_ex0/_jmp_enable_reg_i_4_n_0
    SLICE_X29Y140        LUT6 (Prop_lut6_I2_O)        0.124     1.879 f  cpu0/id_ex0/ex_reg1[0]_i_15/O
                         net (fo=2, routed)           0.354     2.232    cpu0/id_ex0/ex_reg1[0]_i_15_n_0
    SLICE_X29Y139        LUT6 (Prop_lut6_I2_O)        0.124     2.356 f  cpu0/id_ex0/ex_reg1[0]_i_7/O
                         net (fo=3, routed)           0.320     2.676    cpu0/id_ex0/ex_reg1[0]_i_7_n_0
    SLICE_X28Y138        LUT6 (Prop_lut6_I2_O)        0.124     2.800 r  cpu0/id_ex0/ex_reg1[0]_i_2/O
                         net (fo=2, routed)           0.774     3.575    cpu0/if_id0/ex_reg1_reg[0]
    SLICE_X13Y138        LUT6 (Prop_lut6_I2_O)        0.124     3.699 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.699    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X13Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.231 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.231    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X13Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.345 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.345    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.459 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.459    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.573 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.573    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X13Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.687 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.687    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X13Y143        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.000 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/O[3]
                         net (fo=1, routed)           0.657     5.656    cpu0/if_id0/id0/jmp_addr1[23]
    SLICE_X13Y147        LUT6 (Prop_lut6_I3_O)        0.306     5.962 r  cpu0/if_id0/ex_jmp_addr[23]_i_1/O
                         net (fo=1, routed)           0.000     5.962    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[23]
    SLICE_X13Y147        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.616     3.565    cpu0/id_ex0/clk_out5
    SLICE_X13Y147        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[23]/C
                         clock pessimism             -0.394     3.170    
                         clock uncertainty           -0.062     3.108    
    SLICE_X13Y147        FDRE (Setup_fdre_C_D)        0.031     3.139    cpu0/id_ex0/ex_jmp_addr_reg[23]
  -------------------------------------------------------------------
                         required time                          3.139    
                         arrival time                          -5.962    
  -------------------------------------------------------------------
                         slack                                 -2.823    

Slack (VIOLATED) :        -2.769ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.700ns  (logic 3.441ns (44.688%)  route 4.259ns (55.312%))
  Logic Levels:           16  (CARRY4=10 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 3.565 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.739    -1.794    cpu0/id_ex0/clk_out5
    SLICE_X16Y141        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y141        FDRE (Prop_fdre_C_Q)         0.456    -1.338 r  cpu0/id_ex0/ex_reg2_reg[5]/Q
                         net (fo=13, routed)          1.149    -0.189    cpu0/id_ex0/ex_reg2[5]
    SLICE_X19Y136        LUT4 (Prop_lut4_I1_O)        0.124    -0.065 r  cpu0/id_ex0/_jmp_enable_i_121/O
                         net (fo=1, routed)           0.000    -0.065    cpu0/id_ex0/_jmp_enable_i_121_n_0
    SLICE_X19Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.333 r  cpu0/id_ex0/_jmp_enable_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     0.333    cpu0/id_ex0/_jmp_enable_reg_i_81_n_0
    SLICE_X19Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.447 r  cpu0/id_ex0/_jmp_enable_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     0.447    cpu0/id_ex0/_jmp_enable_reg_i_44_n_0
    SLICE_X19Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.561 r  cpu0/id_ex0/_jmp_enable_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.561    cpu0/id_ex0/_jmp_enable_reg_i_9_n_0
    SLICE_X19Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.675 f  cpu0/id_ex0/_jmp_enable_reg_i_4/CO[3]
                         net (fo=3, routed)           1.079     1.755    cpu0/id_ex0/_jmp_enable_reg_i_4_n_0
    SLICE_X29Y140        LUT6 (Prop_lut6_I2_O)        0.124     1.879 f  cpu0/id_ex0/ex_reg1[0]_i_15/O
                         net (fo=2, routed)           0.354     2.232    cpu0/id_ex0/ex_reg1[0]_i_15_n_0
    SLICE_X29Y139        LUT6 (Prop_lut6_I2_O)        0.124     2.356 f  cpu0/id_ex0/ex_reg1[0]_i_7/O
                         net (fo=3, routed)           0.320     2.676    cpu0/id_ex0/ex_reg1[0]_i_7_n_0
    SLICE_X28Y138        LUT6 (Prop_lut6_I2_O)        0.124     2.800 r  cpu0/id_ex0/ex_reg1[0]_i_2/O
                         net (fo=2, routed)           0.774     3.575    cpu0/if_id0/ex_reg1_reg[0]
    SLICE_X13Y138        LUT6 (Prop_lut6_I2_O)        0.124     3.699 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.699    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X13Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.231 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.231    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X13Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.345 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.345    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.459 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.459    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.573 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.573    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X13Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.687 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.687    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X13Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.021 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/O[1]
                         net (fo=1, routed)           0.583     5.603    cpu0/if_id0/id0/jmp_addr1[21]
    SLICE_X13Y147        LUT6 (Prop_lut6_I3_O)        0.303     5.906 r  cpu0/if_id0/ex_jmp_addr[21]_i_1/O
                         net (fo=1, routed)           0.000     5.906    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[21]
    SLICE_X13Y147        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.616     3.565    cpu0/id_ex0/clk_out5
    SLICE_X13Y147        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[21]/C
                         clock pessimism             -0.394     3.170    
                         clock uncertainty           -0.062     3.108    
    SLICE_X13Y147        FDRE (Setup_fdre_C_D)        0.029     3.137    cpu0/id_ex0/ex_jmp_addr_reg[21]
  -------------------------------------------------------------------
                         required time                          3.137    
                         arrival time                          -5.906    
  -------------------------------------------------------------------
                         slack                                 -2.769    

Slack (VIOLATED) :        -2.767ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/pc_reg0/npc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.739ns  (logic 3.464ns (44.760%)  route 4.275ns (55.240%))
  Logic Levels:           16  (CARRY4=8 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 3.557 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.810ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.723    -1.810    cpu0/pc_reg0/clk_out5
    SLICE_X29Y128        FDRE                                         r  cpu0/pc_reg0/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y128        FDRE (Prop_fdre_C_Q)         0.419    -1.391 r  cpu0/pc_reg0/pc_reg[5]/Q
                         net (fo=105, routed)         1.196    -0.195    cpu0/mem_ctrl0/cache0/tag_reg_0_255_2_2/A3
    SLICE_X30Y132        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.408     0.213 r  cpu0/mem_ctrl0/cache0/tag_reg_0_255_2_2/RAMS64E_B/O
                         net (fo=1, routed)           0.000     0.213    cpu0/mem_ctrl0/cache0/tag_reg_0_255_2_2/OB
    SLICE_X30Y132        MUXF7 (Prop_muxf7_I0_O)      0.209     0.422 r  cpu0/mem_ctrl0/cache0/tag_reg_0_255_2_2/F7.A/O
                         net (fo=1, routed)           0.000     0.422    cpu0/mem_ctrl0/cache0/tag_reg_0_255_2_2/O1
    SLICE_X30Y132        MUXF8 (Prop_muxf8_I1_O)      0.088     0.510 r  cpu0/mem_ctrl0/cache0/tag_reg_0_255_2_2/F8/O
                         net (fo=1, routed)           0.549     1.060    cpu0/mem_ctrl0/cache0/isCorrect1[2]
    SLICE_X31Y129        LUT6 (Prop_lut6_I3_O)        0.319     1.379 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_13/O
                         net (fo=1, routed)           0.151     1.530    cpu0/mem_ctrl0/cache0/_inst[31]_i_13_n_0
    SLICE_X31Y129        LUT5 (Prop_lut5_I2_O)        0.124     1.654 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_8/O
                         net (fo=33, routed)          0.843     2.497    cpu0/mem_ctrl0/cache0/isCorrect0
    SLICE_X27Y129        LUT6 (Prop_lut6_I5_O)        0.124     2.621 r  cpu0/mem_ctrl0/cache0/_rw_i_4/O
                         net (fo=36, routed)          0.538     3.159    cpu0/mem_ctrl0/cache1/isCorrect[0]_31
    SLICE_X26Y129        LUT6 (Prop_lut6_I2_O)        0.124     3.283 f  cpu0/mem_ctrl0/cache1/_stallreq_i_1/O
                         net (fo=8, routed)           0.477     3.760    cpu0/mem_ctrl0/cache1/_stallreq_reg
    SLICE_X25Y129        LUT5 (Prop_lut5_I2_O)        0.124     3.884 r  cpu0/mem_ctrl0/cache1/npc[4]_i_2/O
                         net (fo=1, routed)           0.520     4.405    cpu0/id_ex0/DI[0]
    SLICE_X25Y130        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.912 r  cpu0/id_ex0/npc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.912    cpu0/id_ex0/npc_reg[4]_i_1_n_0
    SLICE_X25Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.026 r  cpu0/id_ex0/npc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.026    cpu0/id_ex0/npc_reg[8]_i_1_n_0
    SLICE_X25Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.140 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.140    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X25Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.254 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.254    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X25Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.368 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.368    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X25Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.482 r  cpu0/id_ex0/npc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.482    cpu0/id_ex0/npc_reg[24]_i_1_n_0
    SLICE_X25Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.596 r  cpu0/id_ex0/npc_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.596    cpu0/id_ex0/npc_reg[28]_i_1_n_0
    SLICE_X25Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.930 r  cpu0/id_ex0/npc_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     5.930    cpu0/pc_reg0/D[30]
    SLICE_X25Y137        FDRE                                         r  cpu0/pc_reg0/npc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.608     3.557    cpu0/pc_reg0/clk_out5
    SLICE_X25Y137        FDRE                                         r  cpu0/pc_reg0/npc_reg[30]/C
                         clock pessimism             -0.394     3.162    
                         clock uncertainty           -0.062     3.100    
    SLICE_X25Y137        FDRE (Setup_fdre_C_D)        0.062     3.162    cpu0/pc_reg0/npc_reg[30]
  -------------------------------------------------------------------
                         required time                          3.162    
                         arrival time                          -5.930    
  -------------------------------------------------------------------
                         slack                                 -2.767    

Slack (VIOLATED) :        -2.763ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.695ns  (logic 3.555ns (46.199%)  route 4.140ns (53.801%))
  Logic Levels:           17  (CARRY4=11 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 3.564 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.739    -1.794    cpu0/id_ex0/clk_out5
    SLICE_X16Y141        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y141        FDRE (Prop_fdre_C_Q)         0.456    -1.338 r  cpu0/id_ex0/ex_reg2_reg[5]/Q
                         net (fo=13, routed)          1.149    -0.189    cpu0/id_ex0/ex_reg2[5]
    SLICE_X19Y136        LUT4 (Prop_lut4_I1_O)        0.124    -0.065 r  cpu0/id_ex0/_jmp_enable_i_121/O
                         net (fo=1, routed)           0.000    -0.065    cpu0/id_ex0/_jmp_enable_i_121_n_0
    SLICE_X19Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.333 r  cpu0/id_ex0/_jmp_enable_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     0.333    cpu0/id_ex0/_jmp_enable_reg_i_81_n_0
    SLICE_X19Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.447 r  cpu0/id_ex0/_jmp_enable_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     0.447    cpu0/id_ex0/_jmp_enable_reg_i_44_n_0
    SLICE_X19Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.561 r  cpu0/id_ex0/_jmp_enable_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.561    cpu0/id_ex0/_jmp_enable_reg_i_9_n_0
    SLICE_X19Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.675 f  cpu0/id_ex0/_jmp_enable_reg_i_4/CO[3]
                         net (fo=3, routed)           1.079     1.755    cpu0/id_ex0/_jmp_enable_reg_i_4_n_0
    SLICE_X29Y140        LUT6 (Prop_lut6_I2_O)        0.124     1.879 f  cpu0/id_ex0/ex_reg1[0]_i_15/O
                         net (fo=2, routed)           0.354     2.232    cpu0/id_ex0/ex_reg1[0]_i_15_n_0
    SLICE_X29Y139        LUT6 (Prop_lut6_I2_O)        0.124     2.356 f  cpu0/id_ex0/ex_reg1[0]_i_7/O
                         net (fo=3, routed)           0.320     2.676    cpu0/id_ex0/ex_reg1[0]_i_7_n_0
    SLICE_X28Y138        LUT6 (Prop_lut6_I2_O)        0.124     2.800 r  cpu0/id_ex0/ex_reg1[0]_i_2/O
                         net (fo=2, routed)           0.774     3.575    cpu0/if_id0/ex_reg1_reg[0]
    SLICE_X13Y138        LUT6 (Prop_lut6_I2_O)        0.124     3.699 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.699    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X13Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.231 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.231    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X13Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.345 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.345    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.459 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.459    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.573 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.573    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X13Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.687 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.687    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X13Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.801 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.801    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X13Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.135 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/O[1]
                         net (fo=1, routed)           0.464     5.598    cpu0/if_id0/id0/jmp_addr1[25]
    SLICE_X11Y145        LUT6 (Prop_lut6_I3_O)        0.303     5.901 r  cpu0/if_id0/ex_jmp_addr[25]_i_1/O
                         net (fo=1, routed)           0.000     5.901    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[25]
    SLICE_X11Y145        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.615     3.564    cpu0/id_ex0/clk_out5
    SLICE_X11Y145        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[25]/C
                         clock pessimism             -0.394     3.169    
                         clock uncertainty           -0.062     3.107    
    SLICE_X11Y145        FDRE (Setup_fdre_C_D)        0.031     3.138    cpu0/id_ex0/ex_jmp_addr_reg[25]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -5.901    
  -------------------------------------------------------------------
                         slack                                 -2.763    

Slack (VIOLATED) :        -2.755ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.680ns  (logic 3.195ns (41.600%)  route 4.485ns (58.400%))
  Logic Levels:           14  (CARRY4=8 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 3.559 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.739    -1.794    cpu0/id_ex0/clk_out5
    SLICE_X16Y141        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y141        FDRE (Prop_fdre_C_Q)         0.456    -1.338 r  cpu0/id_ex0/ex_reg2_reg[5]/Q
                         net (fo=13, routed)          1.149    -0.189    cpu0/id_ex0/ex_reg2[5]
    SLICE_X19Y136        LUT4 (Prop_lut4_I1_O)        0.124    -0.065 r  cpu0/id_ex0/_jmp_enable_i_121/O
                         net (fo=1, routed)           0.000    -0.065    cpu0/id_ex0/_jmp_enable_i_121_n_0
    SLICE_X19Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.333 r  cpu0/id_ex0/_jmp_enable_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     0.333    cpu0/id_ex0/_jmp_enable_reg_i_81_n_0
    SLICE_X19Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.447 r  cpu0/id_ex0/_jmp_enable_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     0.447    cpu0/id_ex0/_jmp_enable_reg_i_44_n_0
    SLICE_X19Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.561 r  cpu0/id_ex0/_jmp_enable_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.561    cpu0/id_ex0/_jmp_enable_reg_i_9_n_0
    SLICE_X19Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.675 f  cpu0/id_ex0/_jmp_enable_reg_i_4/CO[3]
                         net (fo=3, routed)           1.079     1.755    cpu0/id_ex0/_jmp_enable_reg_i_4_n_0
    SLICE_X29Y140        LUT6 (Prop_lut6_I2_O)        0.124     1.879 f  cpu0/id_ex0/ex_reg1[0]_i_15/O
                         net (fo=2, routed)           0.354     2.232    cpu0/id_ex0/ex_reg1[0]_i_15_n_0
    SLICE_X29Y139        LUT6 (Prop_lut6_I2_O)        0.124     2.356 f  cpu0/id_ex0/ex_reg1[0]_i_7/O
                         net (fo=3, routed)           0.320     2.676    cpu0/id_ex0/ex_reg1[0]_i_7_n_0
    SLICE_X28Y138        LUT6 (Prop_lut6_I2_O)        0.124     2.800 r  cpu0/id_ex0/ex_reg1[0]_i_2/O
                         net (fo=2, routed)           0.774     3.575    cpu0/if_id0/ex_reg1_reg[0]
    SLICE_X13Y138        LUT6 (Prop_lut6_I2_O)        0.124     3.699 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.699    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X13Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.231 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.231    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X13Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.345 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.345    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.459 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.459    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.772 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/O[3]
                         net (fo=1, routed)           0.809     5.581    cpu0/if_id0/id0/jmp_addr1[15]
    SLICE_X13Y135        LUT6 (Prop_lut6_I3_O)        0.306     5.887 r  cpu0/if_id0/ex_jmp_addr[15]_i_1/O
                         net (fo=1, routed)           0.000     5.887    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[15]
    SLICE_X13Y135        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.610     3.559    cpu0/id_ex0/clk_out5
    SLICE_X13Y135        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[15]/C
                         clock pessimism             -0.394     3.164    
                         clock uncertainty           -0.062     3.102    
    SLICE_X13Y135        FDRE (Setup_fdre_C_D)        0.029     3.131    cpu0/id_ex0/ex_jmp_addr_reg[15]
  -------------------------------------------------------------------
                         required time                          3.131    
                         arrival time                          -5.887    
  -------------------------------------------------------------------
                         slack                                 -2.755    

Slack (VIOLATED) :        -2.731ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.711ns  (logic 3.537ns (45.868%)  route 4.174ns (54.132%))
  Logic Levels:           17  (CARRY4=11 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 3.564 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.739    -1.794    cpu0/id_ex0/clk_out5
    SLICE_X16Y141        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y141        FDRE (Prop_fdre_C_Q)         0.456    -1.338 r  cpu0/id_ex0/ex_reg2_reg[5]/Q
                         net (fo=13, routed)          1.149    -0.189    cpu0/id_ex0/ex_reg2[5]
    SLICE_X19Y136        LUT4 (Prop_lut4_I1_O)        0.124    -0.065 r  cpu0/id_ex0/_jmp_enable_i_121/O
                         net (fo=1, routed)           0.000    -0.065    cpu0/id_ex0/_jmp_enable_i_121_n_0
    SLICE_X19Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.333 r  cpu0/id_ex0/_jmp_enable_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     0.333    cpu0/id_ex0/_jmp_enable_reg_i_81_n_0
    SLICE_X19Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.447 r  cpu0/id_ex0/_jmp_enable_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     0.447    cpu0/id_ex0/_jmp_enable_reg_i_44_n_0
    SLICE_X19Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.561 r  cpu0/id_ex0/_jmp_enable_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.561    cpu0/id_ex0/_jmp_enable_reg_i_9_n_0
    SLICE_X19Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.675 f  cpu0/id_ex0/_jmp_enable_reg_i_4/CO[3]
                         net (fo=3, routed)           1.079     1.755    cpu0/id_ex0/_jmp_enable_reg_i_4_n_0
    SLICE_X29Y140        LUT6 (Prop_lut6_I2_O)        0.124     1.879 f  cpu0/id_ex0/ex_reg1[0]_i_15/O
                         net (fo=2, routed)           0.354     2.232    cpu0/id_ex0/ex_reg1[0]_i_15_n_0
    SLICE_X29Y139        LUT6 (Prop_lut6_I2_O)        0.124     2.356 f  cpu0/id_ex0/ex_reg1[0]_i_7/O
                         net (fo=3, routed)           0.320     2.676    cpu0/id_ex0/ex_reg1[0]_i_7_n_0
    SLICE_X28Y138        LUT6 (Prop_lut6_I2_O)        0.124     2.800 r  cpu0/id_ex0/ex_reg1[0]_i_2/O
                         net (fo=2, routed)           0.774     3.575    cpu0/if_id0/ex_reg1_reg[0]
    SLICE_X13Y138        LUT6 (Prop_lut6_I2_O)        0.124     3.699 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.699    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X13Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.231 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.231    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X13Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.345 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.345    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.459 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.459    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.573 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.573    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X13Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.687 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.687    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X13Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.801 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.801    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X13Y144        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.114 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/O[3]
                         net (fo=1, routed)           0.498     5.612    cpu0/if_id0/id0/jmp_addr1[27]
    SLICE_X14Y145        LUT6 (Prop_lut6_I3_O)        0.306     5.918 r  cpu0/if_id0/ex_jmp_addr[27]_i_1/O
                         net (fo=1, routed)           0.000     5.918    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[27]
    SLICE_X14Y145        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.615     3.564    cpu0/id_ex0/clk_out5
    SLICE_X14Y145        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[27]/C
                         clock pessimism             -0.394     3.169    
                         clock uncertainty           -0.062     3.107    
    SLICE_X14Y145        FDRE (Setup_fdre_C_D)        0.079     3.186    cpu0/id_ex0/ex_jmp_addr_reg[27]
  -------------------------------------------------------------------
                         required time                          3.186    
                         arrival time                          -5.918    
  -------------------------------------------------------------------
                         slack                                 -2.731    

Slack (VIOLATED) :        -2.703ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.685ns  (logic 3.553ns (46.233%)  route 4.132ns (53.767%))
  Logic Levels:           18  (CARRY4=12 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 3.564 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.739    -1.794    cpu0/id_ex0/clk_out5
    SLICE_X16Y141        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y141        FDRE (Prop_fdre_C_Q)         0.456    -1.338 r  cpu0/id_ex0/ex_reg2_reg[5]/Q
                         net (fo=13, routed)          1.149    -0.189    cpu0/id_ex0/ex_reg2[5]
    SLICE_X19Y136        LUT4 (Prop_lut4_I1_O)        0.124    -0.065 r  cpu0/id_ex0/_jmp_enable_i_121/O
                         net (fo=1, routed)           0.000    -0.065    cpu0/id_ex0/_jmp_enable_i_121_n_0
    SLICE_X19Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.333 r  cpu0/id_ex0/_jmp_enable_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     0.333    cpu0/id_ex0/_jmp_enable_reg_i_81_n_0
    SLICE_X19Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.447 r  cpu0/id_ex0/_jmp_enable_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     0.447    cpu0/id_ex0/_jmp_enable_reg_i_44_n_0
    SLICE_X19Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.561 r  cpu0/id_ex0/_jmp_enable_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.561    cpu0/id_ex0/_jmp_enable_reg_i_9_n_0
    SLICE_X19Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.675 f  cpu0/id_ex0/_jmp_enable_reg_i_4/CO[3]
                         net (fo=3, routed)           1.079     1.755    cpu0/id_ex0/_jmp_enable_reg_i_4_n_0
    SLICE_X29Y140        LUT6 (Prop_lut6_I2_O)        0.124     1.879 f  cpu0/id_ex0/ex_reg1[0]_i_15/O
                         net (fo=2, routed)           0.354     2.232    cpu0/id_ex0/ex_reg1[0]_i_15_n_0
    SLICE_X29Y139        LUT6 (Prop_lut6_I2_O)        0.124     2.356 f  cpu0/id_ex0/ex_reg1[0]_i_7/O
                         net (fo=3, routed)           0.320     2.676    cpu0/id_ex0/ex_reg1[0]_i_7_n_0
    SLICE_X28Y138        LUT6 (Prop_lut6_I2_O)        0.124     2.800 r  cpu0/id_ex0/ex_reg1[0]_i_2/O
                         net (fo=2, routed)           0.774     3.575    cpu0/if_id0/ex_reg1_reg[0]
    SLICE_X13Y138        LUT6 (Prop_lut6_I2_O)        0.124     3.699 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.699    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X13Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.231 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.231    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X13Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.345 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.345    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.459 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.459    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.573 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.573    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X13Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.687 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.687    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X13Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.801 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.801    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X13Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.915 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.915    cpu0/if_id0/ex_jmp_addr_reg[27]_i_3_n_0
    SLICE_X13Y145        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.137 r  cpu0/if_id0/ex_jmp_addr_reg[31]_i_6/O[0]
                         net (fo=1, routed)           0.456     5.592    cpu0/if_id0/id0/jmp_addr1[28]
    SLICE_X14Y145        LUT6 (Prop_lut6_I3_O)        0.299     5.891 r  cpu0/if_id0/ex_jmp_addr[28]_i_1/O
                         net (fo=1, routed)           0.000     5.891    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[28]
    SLICE_X14Y145        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.615     3.564    cpu0/id_ex0/clk_out5
    SLICE_X14Y145        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[28]/C
                         clock pessimism             -0.394     3.169    
                         clock uncertainty           -0.062     3.107    
    SLICE_X14Y145        FDRE (Setup_fdre_C_D)        0.081     3.188    cpu0/id_ex0/ex_jmp_addr_reg[28]
  -------------------------------------------------------------------
                         required time                          3.188    
                         arrival time                          -5.891    
  -------------------------------------------------------------------
                         slack                                 -2.703    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.954%)  route 0.203ns (59.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.557    -0.448    hci0/uart_blk/uart_tx_fifo/clk_out5
    SLICE_X36Y84         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.307 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.203    -0.104    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/ADDRD3
    SLICE_X38Y84         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.823    -0.208    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/WCLK
    SLICE_X38Y84         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMA/CLK
                         clock pessimism             -0.226    -0.434    
                         clock uncertainty            0.062    -0.372    
    SLICE_X38Y84         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.132    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.954%)  route 0.203ns (59.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.557    -0.448    hci0/uart_blk/uart_tx_fifo/clk_out5
    SLICE_X36Y84         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.307 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.203    -0.104    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/ADDRD3
    SLICE_X38Y84         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.823    -0.208    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/WCLK
    SLICE_X38Y84         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMB/CLK
                         clock pessimism             -0.226    -0.434    
                         clock uncertainty            0.062    -0.372    
    SLICE_X38Y84         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.132    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.954%)  route 0.203ns (59.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.557    -0.448    hci0/uart_blk/uart_tx_fifo/clk_out5
    SLICE_X36Y84         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.307 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.203    -0.104    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/ADDRD3
    SLICE_X38Y84         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.823    -0.208    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/WCLK
    SLICE_X38Y84         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMC/CLK
                         clock pessimism             -0.226    -0.434    
                         clock uncertainty            0.062    -0.372    
    SLICE_X38Y84         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.132    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.954%)  route 0.203ns (59.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.557    -0.448    hci0/uart_blk/uart_tx_fifo/clk_out5
    SLICE_X36Y84         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.307 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.203    -0.104    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/ADDRD3
    SLICE_X38Y84         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.823    -0.208    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/WCLK
    SLICE_X38Y84         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMD/CLK
                         clock pessimism             -0.226    -0.434    
                         clock uncertainty            0.062    -0.372    
    SLICE_X38Y84         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.132    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_blk/q_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.063%)  route 0.075ns (36.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.115ns
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.642    -0.363    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X35Y105        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDCE (Prop_fdce_C_Q)         0.128    -0.235 r  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/Q
                         net (fo=3, routed)           0.075    -0.160    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/DIC0
    SLICE_X34Y105        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.916    -0.115    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y105        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.235    -0.350    
                         clock uncertainty            0.062    -0.288    
    SLICE_X34Y105        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.090    -0.198    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.088%)  route 0.285ns (66.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.115ns
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.642    -0.363    hci0/uart_blk/uart_rx_fifo/clk_out5
    SLICE_X35Y106        FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.222 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=20, routed)          0.285     0.063    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD1
    SLICE_X34Y106        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.916    -0.115    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X34Y106        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.235    -0.350    
                         clock uncertainty            0.062    -0.288    
    SLICE_X34Y106        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.021    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.088%)  route 0.285ns (66.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.115ns
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.642    -0.363    hci0/uart_blk/uart_rx_fifo/clk_out5
    SLICE_X35Y106        FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.222 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=20, routed)          0.285     0.063    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD1
    SLICE_X34Y106        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.916    -0.115    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X34Y106        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.235    -0.350    
                         clock uncertainty            0.062    -0.288    
    SLICE_X34Y106        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.021    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.088%)  route 0.285ns (66.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.115ns
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.642    -0.363    hci0/uart_blk/uart_rx_fifo/clk_out5
    SLICE_X35Y106        FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.222 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=20, routed)          0.285     0.063    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD1
    SLICE_X34Y106        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.916    -0.115    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X34Y106        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.235    -0.350    
                         clock uncertainty            0.062    -0.288    
    SLICE_X34Y106        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.021    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.088%)  route 0.285ns (66.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.115ns
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.642    -0.363    hci0/uart_blk/uart_rx_fifo/clk_out5
    SLICE_X35Y106        FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.222 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=20, routed)          0.285     0.063    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD1
    SLICE_X34Y106        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.916    -0.115    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X34Y106        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.235    -0.350    
                         clock uncertainty            0.062    -0.288    
    SLICE_X34Y106        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.021    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.088%)  route 0.285ns (66.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.115ns
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.642    -0.363    hci0/uart_blk/uart_rx_fifo/clk_out5
    SLICE_X35Y106        FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.222 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=20, routed)          0.285     0.063    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD1
    SLICE_X34Y106        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.916    -0.115    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X34Y106        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.235    -0.350    
                         clock uncertainty            0.062    -0.288    
    SLICE_X34Y106        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.021    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.042    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_clk_wiz_0
  To Clock:  clk_out5_clk_wiz_0_1

Setup :         1486  Failing Endpoints,  Worst Slack       -2.858ns,  Total Violation    -1573.248ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.858ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.790ns  (logic 3.669ns (47.101%)  route 4.121ns (52.899%))
  Logic Levels:           18  (CARRY4=12 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 3.564 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.739    -1.794    cpu0/id_ex0/clk_out5
    SLICE_X16Y141        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y141        FDRE (Prop_fdre_C_Q)         0.456    -1.338 r  cpu0/id_ex0/ex_reg2_reg[5]/Q
                         net (fo=13, routed)          1.149    -0.189    cpu0/id_ex0/ex_reg2[5]
    SLICE_X19Y136        LUT4 (Prop_lut4_I1_O)        0.124    -0.065 r  cpu0/id_ex0/_jmp_enable_i_121/O
                         net (fo=1, routed)           0.000    -0.065    cpu0/id_ex0/_jmp_enable_i_121_n_0
    SLICE_X19Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.333 r  cpu0/id_ex0/_jmp_enable_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     0.333    cpu0/id_ex0/_jmp_enable_reg_i_81_n_0
    SLICE_X19Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.447 r  cpu0/id_ex0/_jmp_enable_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     0.447    cpu0/id_ex0/_jmp_enable_reg_i_44_n_0
    SLICE_X19Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.561 r  cpu0/id_ex0/_jmp_enable_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.561    cpu0/id_ex0/_jmp_enable_reg_i_9_n_0
    SLICE_X19Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.675 f  cpu0/id_ex0/_jmp_enable_reg_i_4/CO[3]
                         net (fo=3, routed)           1.079     1.755    cpu0/id_ex0/_jmp_enable_reg_i_4_n_0
    SLICE_X29Y140        LUT6 (Prop_lut6_I2_O)        0.124     1.879 f  cpu0/id_ex0/ex_reg1[0]_i_15/O
                         net (fo=2, routed)           0.354     2.232    cpu0/id_ex0/ex_reg1[0]_i_15_n_0
    SLICE_X29Y139        LUT6 (Prop_lut6_I2_O)        0.124     2.356 f  cpu0/id_ex0/ex_reg1[0]_i_7/O
                         net (fo=3, routed)           0.320     2.676    cpu0/id_ex0/ex_reg1[0]_i_7_n_0
    SLICE_X28Y138        LUT6 (Prop_lut6_I2_O)        0.124     2.800 r  cpu0/id_ex0/ex_reg1[0]_i_2/O
                         net (fo=2, routed)           0.774     3.575    cpu0/if_id0/ex_reg1_reg[0]
    SLICE_X13Y138        LUT6 (Prop_lut6_I2_O)        0.124     3.699 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.699    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X13Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.231 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.231    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X13Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.345 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.345    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.459 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.459    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.573 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.573    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X13Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.687 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.687    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X13Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.801 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.801    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X13Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.915 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.915    cpu0/if_id0/ex_jmp_addr_reg[27]_i_3_n_0
    SLICE_X13Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.249 r  cpu0/if_id0/ex_jmp_addr_reg[31]_i_6/O[1]
                         net (fo=1, routed)           0.445     5.693    cpu0/if_id0/id0/jmp_addr1[29]
    SLICE_X11Y145        LUT6 (Prop_lut6_I3_O)        0.303     5.996 r  cpu0/if_id0/ex_jmp_addr[29]_i_1/O
                         net (fo=1, routed)           0.000     5.996    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[29]
    SLICE_X11Y145        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.615     3.564    cpu0/id_ex0/clk_out5
    SLICE_X11Y145        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]/C
                         clock pessimism             -0.394     3.169    
                         clock uncertainty           -0.062     3.107    
    SLICE_X11Y145        FDRE (Setup_fdre_C_D)        0.031     3.138    cpu0/id_ex0/ex_jmp_addr_reg[29]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -5.996    
  -------------------------------------------------------------------
                         slack                                 -2.858    

Slack (VIOLATED) :        -2.850ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.682ns  (logic 2.092ns (27.233%)  route 5.590ns (72.767%))
  Logic Levels:           10  (CARRY4=4 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 3.561 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.795ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.738    -1.795    cpu0/id_ex0/clk_out5
    SLICE_X18Y139        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.339 r  cpu0/id_ex0/ex_reg1_reg[2]/Q
                         net (fo=15, routed)          1.074    -0.265    cpu0/id_ex0/ex_reg1[2]
    SLICE_X21Y144        LUT4 (Prop_lut4_I0_O)        0.124    -0.141 r  cpu0/id_ex0/_jmp_enable_i_130/O
                         net (fo=1, routed)           0.000    -0.141    cpu0/id_ex0/_jmp_enable_i_130_n_0
    SLICE_X21Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.409 r  cpu0/id_ex0/_jmp_enable_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000     0.409    cpu0/id_ex0/_jmp_enable_reg_i_90_n_0
    SLICE_X21Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.523 r  cpu0/id_ex0/_jmp_enable_reg_i_53/CO[3]
                         net (fo=1, routed)           0.000     0.523    cpu0/id_ex0/_jmp_enable_reg_i_53_n_0
    SLICE_X21Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.637 r  cpu0/id_ex0/_jmp_enable_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.637    cpu0/id_ex0/_jmp_enable_reg_i_18_n_0
    SLICE_X21Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.751 f  cpu0/id_ex0/_jmp_enable_reg_i_5/CO[3]
                         net (fo=1, routed)           1.089     1.841    cpu0/id_ex0/ex0/data5
    SLICE_X27Y139        LUT6 (Prop_lut6_I1_O)        0.124     1.965 r  cpu0/id_ex0/_jmp_enable_i_2/O
                         net (fo=1, routed)           0.408     2.372    cpu0/id_ex0/_jmp_enable_i_2_n_0
    SLICE_X25Y138        LUT6 (Prop_lut6_I0_O)        0.124     2.496 f  cpu0/id_ex0/_jmp_enable_i_1/O
                         net (fo=124, routed)         0.381     2.877    cpu0/id_ex0/jmp_enable
    SLICE_X27Y138        LUT4 (Prop_lut4_I1_O)        0.124     3.001 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=126, routed)         1.418     4.419    cpu0/id_ex0/_flush_id_reg
    SLICE_X15Y140        LUT5 (Prop_lut5_I2_O)        0.124     4.543 r  cpu0/id_ex0/i_1_LOPT_REMAP_7/O
                         net (fo=1, routed)           0.601     5.144    cpu0/id_ex0/i_1/O_n_7
    SLICE_X22Y139        LUT6 (Prop_lut6_I5_O)        0.124     5.268 r  cpu0/id_ex0/i_0_LOPT_REMAP_7/O
                         net (fo=1, routed)           0.619     5.887    cpu0/id_ex0/ex_reg2[13]_i_1_n_0
    SLICE_X16Y140        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.612     3.561    cpu0/id_ex0/clk_out5
    SLICE_X16Y140        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[13]/C
                         clock pessimism             -0.380     3.180    
                         clock uncertainty           -0.062     3.118    
    SLICE_X16Y140        FDRE (Setup_fdre_C_D)       -0.081     3.037    cpu0/id_ex0/ex_reg2_reg[13]
  -------------------------------------------------------------------
                         required time                          3.037    
                         arrival time                          -5.887    
  -------------------------------------------------------------------
                         slack                                 -2.850    

Slack (VIOLATED) :        -2.825ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.417ns  (logic 2.092ns (28.207%)  route 5.325ns (71.793%))
  Logic Levels:           10  (CARRY4=4 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.678ns = ( 3.322 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.795ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.738    -1.795    cpu0/id_ex0/clk_out5
    SLICE_X18Y139        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.339 r  cpu0/id_ex0/ex_reg1_reg[2]/Q
                         net (fo=15, routed)          1.074    -0.265    cpu0/id_ex0/ex_reg1[2]
    SLICE_X21Y144        LUT4 (Prop_lut4_I0_O)        0.124    -0.141 r  cpu0/id_ex0/_jmp_enable_i_130/O
                         net (fo=1, routed)           0.000    -0.141    cpu0/id_ex0/_jmp_enable_i_130_n_0
    SLICE_X21Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.409 r  cpu0/id_ex0/_jmp_enable_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000     0.409    cpu0/id_ex0/_jmp_enable_reg_i_90_n_0
    SLICE_X21Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.523 r  cpu0/id_ex0/_jmp_enable_reg_i_53/CO[3]
                         net (fo=1, routed)           0.000     0.523    cpu0/id_ex0/_jmp_enable_reg_i_53_n_0
    SLICE_X21Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.637 r  cpu0/id_ex0/_jmp_enable_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.637    cpu0/id_ex0/_jmp_enable_reg_i_18_n_0
    SLICE_X21Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.751 f  cpu0/id_ex0/_jmp_enable_reg_i_5/CO[3]
                         net (fo=1, routed)           1.089     1.841    cpu0/id_ex0/ex0/data5
    SLICE_X27Y139        LUT6 (Prop_lut6_I1_O)        0.124     1.965 r  cpu0/id_ex0/_jmp_enable_i_2/O
                         net (fo=1, routed)           0.408     2.372    cpu0/id_ex0/_jmp_enable_i_2_n_0
    SLICE_X25Y138        LUT6 (Prop_lut6_I0_O)        0.124     2.496 f  cpu0/id_ex0/_jmp_enable_i_1/O
                         net (fo=124, routed)         0.381     2.877    cpu0/id_ex0/jmp_enable
    SLICE_X27Y138        LUT4 (Prop_lut4_I1_O)        0.124     3.001 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=126, routed)         1.612     4.613    cpu0/id_ex0/_flush_id_reg
    SLICE_X20Y148        LUT5 (Prop_lut5_I2_O)        0.124     4.737 r  cpu0/id_ex0/i_1_LOPT_REMAP_15/O
                         net (fo=1, routed)           0.761     5.498    cpu0/id_ex0/i_1/O_n_15
    SLICE_X27Y141        LUT6 (Prop_lut6_I5_O)        0.124     5.622 r  cpu0/id_ex0/i_0_LOPT_REMAP_15/O
                         net (fo=1, routed)           0.000     5.622    cpu0/id_ex0/ex_reg2[21]_i_1_n_0
    SLICE_X27Y141        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          1.611     3.322    cpu0/id_ex0/clk_out5_repN_alias
    SLICE_X27Y141        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[21]/C
                         clock pessimism             -0.493     2.828    
                         clock uncertainty           -0.062     2.766    
    SLICE_X27Y141        FDRE (Setup_fdre_C_D)        0.031     2.797    cpu0/id_ex0/ex_reg2_reg[21]
  -------------------------------------------------------------------
                         required time                          2.797    
                         arrival time                          -5.622    
  -------------------------------------------------------------------
                         slack                                 -2.825    

Slack (VIOLATED) :        -2.823ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.756ns  (logic 3.423ns (44.135%)  route 4.333ns (55.865%))
  Logic Levels:           16  (CARRY4=10 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 3.565 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.739    -1.794    cpu0/id_ex0/clk_out5
    SLICE_X16Y141        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y141        FDRE (Prop_fdre_C_Q)         0.456    -1.338 r  cpu0/id_ex0/ex_reg2_reg[5]/Q
                         net (fo=13, routed)          1.149    -0.189    cpu0/id_ex0/ex_reg2[5]
    SLICE_X19Y136        LUT4 (Prop_lut4_I1_O)        0.124    -0.065 r  cpu0/id_ex0/_jmp_enable_i_121/O
                         net (fo=1, routed)           0.000    -0.065    cpu0/id_ex0/_jmp_enable_i_121_n_0
    SLICE_X19Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.333 r  cpu0/id_ex0/_jmp_enable_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     0.333    cpu0/id_ex0/_jmp_enable_reg_i_81_n_0
    SLICE_X19Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.447 r  cpu0/id_ex0/_jmp_enable_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     0.447    cpu0/id_ex0/_jmp_enable_reg_i_44_n_0
    SLICE_X19Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.561 r  cpu0/id_ex0/_jmp_enable_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.561    cpu0/id_ex0/_jmp_enable_reg_i_9_n_0
    SLICE_X19Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.675 f  cpu0/id_ex0/_jmp_enable_reg_i_4/CO[3]
                         net (fo=3, routed)           1.079     1.755    cpu0/id_ex0/_jmp_enable_reg_i_4_n_0
    SLICE_X29Y140        LUT6 (Prop_lut6_I2_O)        0.124     1.879 f  cpu0/id_ex0/ex_reg1[0]_i_15/O
                         net (fo=2, routed)           0.354     2.232    cpu0/id_ex0/ex_reg1[0]_i_15_n_0
    SLICE_X29Y139        LUT6 (Prop_lut6_I2_O)        0.124     2.356 f  cpu0/id_ex0/ex_reg1[0]_i_7/O
                         net (fo=3, routed)           0.320     2.676    cpu0/id_ex0/ex_reg1[0]_i_7_n_0
    SLICE_X28Y138        LUT6 (Prop_lut6_I2_O)        0.124     2.800 r  cpu0/id_ex0/ex_reg1[0]_i_2/O
                         net (fo=2, routed)           0.774     3.575    cpu0/if_id0/ex_reg1_reg[0]
    SLICE_X13Y138        LUT6 (Prop_lut6_I2_O)        0.124     3.699 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.699    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X13Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.231 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.231    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X13Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.345 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.345    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.459 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.459    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.573 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.573    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X13Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.687 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.687    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X13Y143        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.000 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/O[3]
                         net (fo=1, routed)           0.657     5.656    cpu0/if_id0/id0/jmp_addr1[23]
    SLICE_X13Y147        LUT6 (Prop_lut6_I3_O)        0.306     5.962 r  cpu0/if_id0/ex_jmp_addr[23]_i_1/O
                         net (fo=1, routed)           0.000     5.962    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[23]
    SLICE_X13Y147        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.616     3.565    cpu0/id_ex0/clk_out5
    SLICE_X13Y147        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[23]/C
                         clock pessimism             -0.394     3.170    
                         clock uncertainty           -0.062     3.108    
    SLICE_X13Y147        FDRE (Setup_fdre_C_D)        0.031     3.139    cpu0/id_ex0/ex_jmp_addr_reg[23]
  -------------------------------------------------------------------
                         required time                          3.139    
                         arrival time                          -5.962    
  -------------------------------------------------------------------
                         slack                                 -2.823    

Slack (VIOLATED) :        -2.769ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.700ns  (logic 3.441ns (44.688%)  route 4.259ns (55.312%))
  Logic Levels:           16  (CARRY4=10 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 3.565 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.739    -1.794    cpu0/id_ex0/clk_out5
    SLICE_X16Y141        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y141        FDRE (Prop_fdre_C_Q)         0.456    -1.338 r  cpu0/id_ex0/ex_reg2_reg[5]/Q
                         net (fo=13, routed)          1.149    -0.189    cpu0/id_ex0/ex_reg2[5]
    SLICE_X19Y136        LUT4 (Prop_lut4_I1_O)        0.124    -0.065 r  cpu0/id_ex0/_jmp_enable_i_121/O
                         net (fo=1, routed)           0.000    -0.065    cpu0/id_ex0/_jmp_enable_i_121_n_0
    SLICE_X19Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.333 r  cpu0/id_ex0/_jmp_enable_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     0.333    cpu0/id_ex0/_jmp_enable_reg_i_81_n_0
    SLICE_X19Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.447 r  cpu0/id_ex0/_jmp_enable_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     0.447    cpu0/id_ex0/_jmp_enable_reg_i_44_n_0
    SLICE_X19Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.561 r  cpu0/id_ex0/_jmp_enable_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.561    cpu0/id_ex0/_jmp_enable_reg_i_9_n_0
    SLICE_X19Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.675 f  cpu0/id_ex0/_jmp_enable_reg_i_4/CO[3]
                         net (fo=3, routed)           1.079     1.755    cpu0/id_ex0/_jmp_enable_reg_i_4_n_0
    SLICE_X29Y140        LUT6 (Prop_lut6_I2_O)        0.124     1.879 f  cpu0/id_ex0/ex_reg1[0]_i_15/O
                         net (fo=2, routed)           0.354     2.232    cpu0/id_ex0/ex_reg1[0]_i_15_n_0
    SLICE_X29Y139        LUT6 (Prop_lut6_I2_O)        0.124     2.356 f  cpu0/id_ex0/ex_reg1[0]_i_7/O
                         net (fo=3, routed)           0.320     2.676    cpu0/id_ex0/ex_reg1[0]_i_7_n_0
    SLICE_X28Y138        LUT6 (Prop_lut6_I2_O)        0.124     2.800 r  cpu0/id_ex0/ex_reg1[0]_i_2/O
                         net (fo=2, routed)           0.774     3.575    cpu0/if_id0/ex_reg1_reg[0]
    SLICE_X13Y138        LUT6 (Prop_lut6_I2_O)        0.124     3.699 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.699    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X13Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.231 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.231    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X13Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.345 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.345    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.459 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.459    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.573 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.573    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X13Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.687 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.687    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X13Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.021 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/O[1]
                         net (fo=1, routed)           0.583     5.603    cpu0/if_id0/id0/jmp_addr1[21]
    SLICE_X13Y147        LUT6 (Prop_lut6_I3_O)        0.303     5.906 r  cpu0/if_id0/ex_jmp_addr[21]_i_1/O
                         net (fo=1, routed)           0.000     5.906    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[21]
    SLICE_X13Y147        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.616     3.565    cpu0/id_ex0/clk_out5
    SLICE_X13Y147        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[21]/C
                         clock pessimism             -0.394     3.170    
                         clock uncertainty           -0.062     3.108    
    SLICE_X13Y147        FDRE (Setup_fdre_C_D)        0.029     3.137    cpu0/id_ex0/ex_jmp_addr_reg[21]
  -------------------------------------------------------------------
                         required time                          3.137    
                         arrival time                          -5.906    
  -------------------------------------------------------------------
                         slack                                 -2.769    

Slack (VIOLATED) :        -2.767ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/pc_reg0/npc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.739ns  (logic 3.464ns (44.760%)  route 4.275ns (55.240%))
  Logic Levels:           16  (CARRY4=8 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 3.557 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.810ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.723    -1.810    cpu0/pc_reg0/clk_out5
    SLICE_X29Y128        FDRE                                         r  cpu0/pc_reg0/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y128        FDRE (Prop_fdre_C_Q)         0.419    -1.391 r  cpu0/pc_reg0/pc_reg[5]/Q
                         net (fo=105, routed)         1.196    -0.195    cpu0/mem_ctrl0/cache0/tag_reg_0_255_2_2/A3
    SLICE_X30Y132        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.408     0.213 r  cpu0/mem_ctrl0/cache0/tag_reg_0_255_2_2/RAMS64E_B/O
                         net (fo=1, routed)           0.000     0.213    cpu0/mem_ctrl0/cache0/tag_reg_0_255_2_2/OB
    SLICE_X30Y132        MUXF7 (Prop_muxf7_I0_O)      0.209     0.422 r  cpu0/mem_ctrl0/cache0/tag_reg_0_255_2_2/F7.A/O
                         net (fo=1, routed)           0.000     0.422    cpu0/mem_ctrl0/cache0/tag_reg_0_255_2_2/O1
    SLICE_X30Y132        MUXF8 (Prop_muxf8_I1_O)      0.088     0.510 r  cpu0/mem_ctrl0/cache0/tag_reg_0_255_2_2/F8/O
                         net (fo=1, routed)           0.549     1.060    cpu0/mem_ctrl0/cache0/isCorrect1[2]
    SLICE_X31Y129        LUT6 (Prop_lut6_I3_O)        0.319     1.379 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_13/O
                         net (fo=1, routed)           0.151     1.530    cpu0/mem_ctrl0/cache0/_inst[31]_i_13_n_0
    SLICE_X31Y129        LUT5 (Prop_lut5_I2_O)        0.124     1.654 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_8/O
                         net (fo=33, routed)          0.843     2.497    cpu0/mem_ctrl0/cache0/isCorrect0
    SLICE_X27Y129        LUT6 (Prop_lut6_I5_O)        0.124     2.621 r  cpu0/mem_ctrl0/cache0/_rw_i_4/O
                         net (fo=36, routed)          0.538     3.159    cpu0/mem_ctrl0/cache1/isCorrect[0]_31
    SLICE_X26Y129        LUT6 (Prop_lut6_I2_O)        0.124     3.283 f  cpu0/mem_ctrl0/cache1/_stallreq_i_1/O
                         net (fo=8, routed)           0.477     3.760    cpu0/mem_ctrl0/cache1/_stallreq_reg
    SLICE_X25Y129        LUT5 (Prop_lut5_I2_O)        0.124     3.884 r  cpu0/mem_ctrl0/cache1/npc[4]_i_2/O
                         net (fo=1, routed)           0.520     4.405    cpu0/id_ex0/DI[0]
    SLICE_X25Y130        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.912 r  cpu0/id_ex0/npc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.912    cpu0/id_ex0/npc_reg[4]_i_1_n_0
    SLICE_X25Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.026 r  cpu0/id_ex0/npc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.026    cpu0/id_ex0/npc_reg[8]_i_1_n_0
    SLICE_X25Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.140 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.140    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X25Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.254 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.254    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X25Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.368 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.368    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X25Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.482 r  cpu0/id_ex0/npc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.482    cpu0/id_ex0/npc_reg[24]_i_1_n_0
    SLICE_X25Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.596 r  cpu0/id_ex0/npc_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.596    cpu0/id_ex0/npc_reg[28]_i_1_n_0
    SLICE_X25Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.930 r  cpu0/id_ex0/npc_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     5.930    cpu0/pc_reg0/D[30]
    SLICE_X25Y137        FDRE                                         r  cpu0/pc_reg0/npc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.608     3.557    cpu0/pc_reg0/clk_out5
    SLICE_X25Y137        FDRE                                         r  cpu0/pc_reg0/npc_reg[30]/C
                         clock pessimism             -0.394     3.162    
                         clock uncertainty           -0.062     3.100    
    SLICE_X25Y137        FDRE (Setup_fdre_C_D)        0.062     3.162    cpu0/pc_reg0/npc_reg[30]
  -------------------------------------------------------------------
                         required time                          3.162    
                         arrival time                          -5.930    
  -------------------------------------------------------------------
                         slack                                 -2.767    

Slack (VIOLATED) :        -2.763ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.695ns  (logic 3.555ns (46.199%)  route 4.140ns (53.801%))
  Logic Levels:           17  (CARRY4=11 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 3.564 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.739    -1.794    cpu0/id_ex0/clk_out5
    SLICE_X16Y141        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y141        FDRE (Prop_fdre_C_Q)         0.456    -1.338 r  cpu0/id_ex0/ex_reg2_reg[5]/Q
                         net (fo=13, routed)          1.149    -0.189    cpu0/id_ex0/ex_reg2[5]
    SLICE_X19Y136        LUT4 (Prop_lut4_I1_O)        0.124    -0.065 r  cpu0/id_ex0/_jmp_enable_i_121/O
                         net (fo=1, routed)           0.000    -0.065    cpu0/id_ex0/_jmp_enable_i_121_n_0
    SLICE_X19Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.333 r  cpu0/id_ex0/_jmp_enable_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     0.333    cpu0/id_ex0/_jmp_enable_reg_i_81_n_0
    SLICE_X19Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.447 r  cpu0/id_ex0/_jmp_enable_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     0.447    cpu0/id_ex0/_jmp_enable_reg_i_44_n_0
    SLICE_X19Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.561 r  cpu0/id_ex0/_jmp_enable_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.561    cpu0/id_ex0/_jmp_enable_reg_i_9_n_0
    SLICE_X19Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.675 f  cpu0/id_ex0/_jmp_enable_reg_i_4/CO[3]
                         net (fo=3, routed)           1.079     1.755    cpu0/id_ex0/_jmp_enable_reg_i_4_n_0
    SLICE_X29Y140        LUT6 (Prop_lut6_I2_O)        0.124     1.879 f  cpu0/id_ex0/ex_reg1[0]_i_15/O
                         net (fo=2, routed)           0.354     2.232    cpu0/id_ex0/ex_reg1[0]_i_15_n_0
    SLICE_X29Y139        LUT6 (Prop_lut6_I2_O)        0.124     2.356 f  cpu0/id_ex0/ex_reg1[0]_i_7/O
                         net (fo=3, routed)           0.320     2.676    cpu0/id_ex0/ex_reg1[0]_i_7_n_0
    SLICE_X28Y138        LUT6 (Prop_lut6_I2_O)        0.124     2.800 r  cpu0/id_ex0/ex_reg1[0]_i_2/O
                         net (fo=2, routed)           0.774     3.575    cpu0/if_id0/ex_reg1_reg[0]
    SLICE_X13Y138        LUT6 (Prop_lut6_I2_O)        0.124     3.699 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.699    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X13Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.231 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.231    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X13Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.345 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.345    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.459 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.459    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.573 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.573    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X13Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.687 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.687    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X13Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.801 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.801    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X13Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.135 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/O[1]
                         net (fo=1, routed)           0.464     5.598    cpu0/if_id0/id0/jmp_addr1[25]
    SLICE_X11Y145        LUT6 (Prop_lut6_I3_O)        0.303     5.901 r  cpu0/if_id0/ex_jmp_addr[25]_i_1/O
                         net (fo=1, routed)           0.000     5.901    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[25]
    SLICE_X11Y145        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.615     3.564    cpu0/id_ex0/clk_out5
    SLICE_X11Y145        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[25]/C
                         clock pessimism             -0.394     3.169    
                         clock uncertainty           -0.062     3.107    
    SLICE_X11Y145        FDRE (Setup_fdre_C_D)        0.031     3.138    cpu0/id_ex0/ex_jmp_addr_reg[25]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -5.901    
  -------------------------------------------------------------------
                         slack                                 -2.763    

Slack (VIOLATED) :        -2.755ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.680ns  (logic 3.195ns (41.600%)  route 4.485ns (58.400%))
  Logic Levels:           14  (CARRY4=8 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 3.559 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.739    -1.794    cpu0/id_ex0/clk_out5
    SLICE_X16Y141        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y141        FDRE (Prop_fdre_C_Q)         0.456    -1.338 r  cpu0/id_ex0/ex_reg2_reg[5]/Q
                         net (fo=13, routed)          1.149    -0.189    cpu0/id_ex0/ex_reg2[5]
    SLICE_X19Y136        LUT4 (Prop_lut4_I1_O)        0.124    -0.065 r  cpu0/id_ex0/_jmp_enable_i_121/O
                         net (fo=1, routed)           0.000    -0.065    cpu0/id_ex0/_jmp_enable_i_121_n_0
    SLICE_X19Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.333 r  cpu0/id_ex0/_jmp_enable_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     0.333    cpu0/id_ex0/_jmp_enable_reg_i_81_n_0
    SLICE_X19Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.447 r  cpu0/id_ex0/_jmp_enable_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     0.447    cpu0/id_ex0/_jmp_enable_reg_i_44_n_0
    SLICE_X19Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.561 r  cpu0/id_ex0/_jmp_enable_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.561    cpu0/id_ex0/_jmp_enable_reg_i_9_n_0
    SLICE_X19Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.675 f  cpu0/id_ex0/_jmp_enable_reg_i_4/CO[3]
                         net (fo=3, routed)           1.079     1.755    cpu0/id_ex0/_jmp_enable_reg_i_4_n_0
    SLICE_X29Y140        LUT6 (Prop_lut6_I2_O)        0.124     1.879 f  cpu0/id_ex0/ex_reg1[0]_i_15/O
                         net (fo=2, routed)           0.354     2.232    cpu0/id_ex0/ex_reg1[0]_i_15_n_0
    SLICE_X29Y139        LUT6 (Prop_lut6_I2_O)        0.124     2.356 f  cpu0/id_ex0/ex_reg1[0]_i_7/O
                         net (fo=3, routed)           0.320     2.676    cpu0/id_ex0/ex_reg1[0]_i_7_n_0
    SLICE_X28Y138        LUT6 (Prop_lut6_I2_O)        0.124     2.800 r  cpu0/id_ex0/ex_reg1[0]_i_2/O
                         net (fo=2, routed)           0.774     3.575    cpu0/if_id0/ex_reg1_reg[0]
    SLICE_X13Y138        LUT6 (Prop_lut6_I2_O)        0.124     3.699 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.699    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X13Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.231 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.231    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X13Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.345 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.345    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.459 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.459    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.772 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/O[3]
                         net (fo=1, routed)           0.809     5.581    cpu0/if_id0/id0/jmp_addr1[15]
    SLICE_X13Y135        LUT6 (Prop_lut6_I3_O)        0.306     5.887 r  cpu0/if_id0/ex_jmp_addr[15]_i_1/O
                         net (fo=1, routed)           0.000     5.887    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[15]
    SLICE_X13Y135        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.610     3.559    cpu0/id_ex0/clk_out5
    SLICE_X13Y135        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[15]/C
                         clock pessimism             -0.394     3.164    
                         clock uncertainty           -0.062     3.102    
    SLICE_X13Y135        FDRE (Setup_fdre_C_D)        0.029     3.131    cpu0/id_ex0/ex_jmp_addr_reg[15]
  -------------------------------------------------------------------
                         required time                          3.131    
                         arrival time                          -5.887    
  -------------------------------------------------------------------
                         slack                                 -2.755    

Slack (VIOLATED) :        -2.731ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.711ns  (logic 3.537ns (45.868%)  route 4.174ns (54.132%))
  Logic Levels:           17  (CARRY4=11 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 3.564 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.739    -1.794    cpu0/id_ex0/clk_out5
    SLICE_X16Y141        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y141        FDRE (Prop_fdre_C_Q)         0.456    -1.338 r  cpu0/id_ex0/ex_reg2_reg[5]/Q
                         net (fo=13, routed)          1.149    -0.189    cpu0/id_ex0/ex_reg2[5]
    SLICE_X19Y136        LUT4 (Prop_lut4_I1_O)        0.124    -0.065 r  cpu0/id_ex0/_jmp_enable_i_121/O
                         net (fo=1, routed)           0.000    -0.065    cpu0/id_ex0/_jmp_enable_i_121_n_0
    SLICE_X19Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.333 r  cpu0/id_ex0/_jmp_enable_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     0.333    cpu0/id_ex0/_jmp_enable_reg_i_81_n_0
    SLICE_X19Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.447 r  cpu0/id_ex0/_jmp_enable_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     0.447    cpu0/id_ex0/_jmp_enable_reg_i_44_n_0
    SLICE_X19Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.561 r  cpu0/id_ex0/_jmp_enable_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.561    cpu0/id_ex0/_jmp_enable_reg_i_9_n_0
    SLICE_X19Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.675 f  cpu0/id_ex0/_jmp_enable_reg_i_4/CO[3]
                         net (fo=3, routed)           1.079     1.755    cpu0/id_ex0/_jmp_enable_reg_i_4_n_0
    SLICE_X29Y140        LUT6 (Prop_lut6_I2_O)        0.124     1.879 f  cpu0/id_ex0/ex_reg1[0]_i_15/O
                         net (fo=2, routed)           0.354     2.232    cpu0/id_ex0/ex_reg1[0]_i_15_n_0
    SLICE_X29Y139        LUT6 (Prop_lut6_I2_O)        0.124     2.356 f  cpu0/id_ex0/ex_reg1[0]_i_7/O
                         net (fo=3, routed)           0.320     2.676    cpu0/id_ex0/ex_reg1[0]_i_7_n_0
    SLICE_X28Y138        LUT6 (Prop_lut6_I2_O)        0.124     2.800 r  cpu0/id_ex0/ex_reg1[0]_i_2/O
                         net (fo=2, routed)           0.774     3.575    cpu0/if_id0/ex_reg1_reg[0]
    SLICE_X13Y138        LUT6 (Prop_lut6_I2_O)        0.124     3.699 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.699    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X13Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.231 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.231    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X13Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.345 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.345    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.459 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.459    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.573 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.573    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X13Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.687 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.687    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X13Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.801 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.801    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X13Y144        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.114 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/O[3]
                         net (fo=1, routed)           0.498     5.612    cpu0/if_id0/id0/jmp_addr1[27]
    SLICE_X14Y145        LUT6 (Prop_lut6_I3_O)        0.306     5.918 r  cpu0/if_id0/ex_jmp_addr[27]_i_1/O
                         net (fo=1, routed)           0.000     5.918    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[27]
    SLICE_X14Y145        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.615     3.564    cpu0/id_ex0/clk_out5
    SLICE_X14Y145        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[27]/C
                         clock pessimism             -0.394     3.169    
                         clock uncertainty           -0.062     3.107    
    SLICE_X14Y145        FDRE (Setup_fdre_C_D)        0.079     3.186    cpu0/id_ex0/ex_jmp_addr_reg[27]
  -------------------------------------------------------------------
                         required time                          3.186    
                         arrival time                          -5.918    
  -------------------------------------------------------------------
                         slack                                 -2.731    

Slack (VIOLATED) :        -2.703ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.685ns  (logic 3.553ns (46.233%)  route 4.132ns (53.767%))
  Logic Levels:           18  (CARRY4=12 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 3.564 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.739    -1.794    cpu0/id_ex0/clk_out5
    SLICE_X16Y141        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y141        FDRE (Prop_fdre_C_Q)         0.456    -1.338 r  cpu0/id_ex0/ex_reg2_reg[5]/Q
                         net (fo=13, routed)          1.149    -0.189    cpu0/id_ex0/ex_reg2[5]
    SLICE_X19Y136        LUT4 (Prop_lut4_I1_O)        0.124    -0.065 r  cpu0/id_ex0/_jmp_enable_i_121/O
                         net (fo=1, routed)           0.000    -0.065    cpu0/id_ex0/_jmp_enable_i_121_n_0
    SLICE_X19Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.333 r  cpu0/id_ex0/_jmp_enable_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     0.333    cpu0/id_ex0/_jmp_enable_reg_i_81_n_0
    SLICE_X19Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.447 r  cpu0/id_ex0/_jmp_enable_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     0.447    cpu0/id_ex0/_jmp_enable_reg_i_44_n_0
    SLICE_X19Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.561 r  cpu0/id_ex0/_jmp_enable_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.561    cpu0/id_ex0/_jmp_enable_reg_i_9_n_0
    SLICE_X19Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.675 f  cpu0/id_ex0/_jmp_enable_reg_i_4/CO[3]
                         net (fo=3, routed)           1.079     1.755    cpu0/id_ex0/_jmp_enable_reg_i_4_n_0
    SLICE_X29Y140        LUT6 (Prop_lut6_I2_O)        0.124     1.879 f  cpu0/id_ex0/ex_reg1[0]_i_15/O
                         net (fo=2, routed)           0.354     2.232    cpu0/id_ex0/ex_reg1[0]_i_15_n_0
    SLICE_X29Y139        LUT6 (Prop_lut6_I2_O)        0.124     2.356 f  cpu0/id_ex0/ex_reg1[0]_i_7/O
                         net (fo=3, routed)           0.320     2.676    cpu0/id_ex0/ex_reg1[0]_i_7_n_0
    SLICE_X28Y138        LUT6 (Prop_lut6_I2_O)        0.124     2.800 r  cpu0/id_ex0/ex_reg1[0]_i_2/O
                         net (fo=2, routed)           0.774     3.575    cpu0/if_id0/ex_reg1_reg[0]
    SLICE_X13Y138        LUT6 (Prop_lut6_I2_O)        0.124     3.699 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.699    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X13Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.231 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.231    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X13Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.345 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.345    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.459 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.459    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.573 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.573    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X13Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.687 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.687    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X13Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.801 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.801    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X13Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.915 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.915    cpu0/if_id0/ex_jmp_addr_reg[27]_i_3_n_0
    SLICE_X13Y145        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.137 r  cpu0/if_id0/ex_jmp_addr_reg[31]_i_6/O[0]
                         net (fo=1, routed)           0.456     5.592    cpu0/if_id0/id0/jmp_addr1[28]
    SLICE_X14Y145        LUT6 (Prop_lut6_I3_O)        0.299     5.891 r  cpu0/if_id0/ex_jmp_addr[28]_i_1/O
                         net (fo=1, routed)           0.000     5.891    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[28]
    SLICE_X14Y145        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.615     3.564    cpu0/id_ex0/clk_out5
    SLICE_X14Y145        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[28]/C
                         clock pessimism             -0.394     3.169    
                         clock uncertainty           -0.062     3.107    
    SLICE_X14Y145        FDRE (Setup_fdre_C_D)        0.081     3.188    cpu0/id_ex0/ex_jmp_addr_reg[28]
  -------------------------------------------------------------------
                         required time                          3.188    
                         arrival time                          -5.891    
  -------------------------------------------------------------------
                         slack                                 -2.703    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.954%)  route 0.203ns (59.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.557    -0.448    hci0/uart_blk/uart_tx_fifo/clk_out5
    SLICE_X36Y84         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.307 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.203    -0.104    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/ADDRD3
    SLICE_X38Y84         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.823    -0.208    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/WCLK
    SLICE_X38Y84         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMA/CLK
                         clock pessimism             -0.226    -0.434    
                         clock uncertainty            0.062    -0.372    
    SLICE_X38Y84         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.132    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.954%)  route 0.203ns (59.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.557    -0.448    hci0/uart_blk/uart_tx_fifo/clk_out5
    SLICE_X36Y84         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.307 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.203    -0.104    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/ADDRD3
    SLICE_X38Y84         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.823    -0.208    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/WCLK
    SLICE_X38Y84         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMB/CLK
                         clock pessimism             -0.226    -0.434    
                         clock uncertainty            0.062    -0.372    
    SLICE_X38Y84         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.132    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.954%)  route 0.203ns (59.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.557    -0.448    hci0/uart_blk/uart_tx_fifo/clk_out5
    SLICE_X36Y84         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.307 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.203    -0.104    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/ADDRD3
    SLICE_X38Y84         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.823    -0.208    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/WCLK
    SLICE_X38Y84         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMC/CLK
                         clock pessimism             -0.226    -0.434    
                         clock uncertainty            0.062    -0.372    
    SLICE_X38Y84         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.132    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.954%)  route 0.203ns (59.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.557    -0.448    hci0/uart_blk/uart_tx_fifo/clk_out5
    SLICE_X36Y84         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.307 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.203    -0.104    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/ADDRD3
    SLICE_X38Y84         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.823    -0.208    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/WCLK
    SLICE_X38Y84         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMD/CLK
                         clock pessimism             -0.226    -0.434    
                         clock uncertainty            0.062    -0.372    
    SLICE_X38Y84         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.132    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_blk/q_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.063%)  route 0.075ns (36.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.115ns
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.642    -0.363    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X35Y105        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDCE (Prop_fdce_C_Q)         0.128    -0.235 r  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/Q
                         net (fo=3, routed)           0.075    -0.160    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/DIC0
    SLICE_X34Y105        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.916    -0.115    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y105        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.235    -0.350    
                         clock uncertainty            0.062    -0.288    
    SLICE_X34Y105        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.090    -0.198    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.088%)  route 0.285ns (66.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.115ns
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.642    -0.363    hci0/uart_blk/uart_rx_fifo/clk_out5
    SLICE_X35Y106        FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.222 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=20, routed)          0.285     0.063    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD1
    SLICE_X34Y106        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.916    -0.115    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X34Y106        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.235    -0.350    
                         clock uncertainty            0.062    -0.288    
    SLICE_X34Y106        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.021    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.088%)  route 0.285ns (66.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.115ns
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.642    -0.363    hci0/uart_blk/uart_rx_fifo/clk_out5
    SLICE_X35Y106        FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.222 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=20, routed)          0.285     0.063    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD1
    SLICE_X34Y106        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.916    -0.115    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X34Y106        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.235    -0.350    
                         clock uncertainty            0.062    -0.288    
    SLICE_X34Y106        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.021    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.088%)  route 0.285ns (66.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.115ns
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.642    -0.363    hci0/uart_blk/uart_rx_fifo/clk_out5
    SLICE_X35Y106        FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.222 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=20, routed)          0.285     0.063    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD1
    SLICE_X34Y106        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.916    -0.115    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X34Y106        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.235    -0.350    
                         clock uncertainty            0.062    -0.288    
    SLICE_X34Y106        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.021    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.088%)  route 0.285ns (66.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.115ns
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.642    -0.363    hci0/uart_blk/uart_rx_fifo/clk_out5
    SLICE_X35Y106        FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.222 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=20, routed)          0.285     0.063    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD1
    SLICE_X34Y106        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.916    -0.115    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X34Y106        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.235    -0.350    
                         clock uncertainty            0.062    -0.288    
    SLICE_X34Y106        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.021    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.088%)  route 0.285ns (66.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.115ns
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.642    -0.363    hci0/uart_blk/uart_rx_fifo/clk_out5
    SLICE_X35Y106        FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.222 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=20, routed)          0.285     0.063    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD1
    SLICE_X34Y106        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.916    -0.115    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X34Y106        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.235    -0.350    
                         clock uncertainty            0.062    -0.288    
    SLICE_X34Y106        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.021    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.042    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out5_clk_wiz_0
  To Clock:  clk_out5_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.558ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.001ns  (required time - arrival time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.233ns  (logic 0.456ns (14.106%)  route 2.777ns (85.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 3.379 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.796ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.737    -1.796    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.340 f  rst_reg_replica_11/Q
                         net (fo=184, routed)         2.777     1.437    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X31Y87         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.431     3.379    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X31Y87         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/C
                         clock pessimism             -0.474     2.905    
                         clock uncertainty           -0.062     2.843    
    SLICE_X31Y87         FDCE (Recov_fdce_C_CLR)     -0.405     2.438    hci0/uart_blk/uart_tx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          2.438    
                         arrival time                          -1.437    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.001ns  (required time - arrival time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.233ns  (logic 0.456ns (14.106%)  route 2.777ns (85.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 3.379 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.796ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.737    -1.796    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.340 f  rst_reg_replica_11/Q
                         net (fo=184, routed)         2.777     1.437    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X31Y87         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.431     3.379    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X31Y87         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/C
                         clock pessimism             -0.474     2.905    
                         clock uncertainty           -0.062     2.843    
    SLICE_X31Y87         FDCE (Recov_fdce_C_CLR)     -0.405     2.438    hci0/uart_blk/uart_tx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          2.438    
                         arrival time                          -1.437    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.001ns  (required time - arrival time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.233ns  (logic 0.456ns (14.106%)  route 2.777ns (85.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 3.379 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.796ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.737    -1.796    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.340 f  rst_reg_replica_11/Q
                         net (fo=184, routed)         2.777     1.437    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X31Y87         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.431     3.379    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X31Y87         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/C
                         clock pessimism             -0.474     2.905    
                         clock uncertainty           -0.062     2.843    
    SLICE_X31Y87         FDCE (Recov_fdce_C_CLR)     -0.405     2.438    hci0/uart_blk/uart_tx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          2.438    
                         arrival time                          -1.437    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.001ns  (required time - arrival time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.233ns  (logic 0.456ns (14.106%)  route 2.777ns (85.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 3.379 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.796ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.737    -1.796    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.340 f  rst_reg_replica_11/Q
                         net (fo=184, routed)         2.777     1.437    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X31Y87         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.431     3.379    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X31Y87         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/C
                         clock pessimism             -0.474     2.905    
                         clock uncertainty           -0.062     2.843    
    SLICE_X31Y87         FDCE (Recov_fdce_C_CLR)     -0.405     2.438    hci0/uart_blk/uart_tx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          2.438    
                         arrival time                          -1.437    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.047ns  (required time - arrival time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.233ns  (logic 0.456ns (14.106%)  route 2.777ns (85.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 3.379 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.796ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.737    -1.796    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.340 f  rst_reg_replica_11/Q
                         net (fo=184, routed)         2.777     1.437    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X31Y87         FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.431     3.379    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X31Y87         FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/C
                         clock pessimism             -0.474     2.905    
                         clock uncertainty           -0.062     2.843    
    SLICE_X31Y87         FDPE (Recov_fdpe_C_PRE)     -0.359     2.484    hci0/uart_blk/uart_tx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          2.484    
                         arrival time                          -1.437    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.106ns  (required time - arrival time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 0.456ns (14.590%)  route 2.669ns (85.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 3.378 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.795ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.738    -1.795    clk
    SLICE_X27Y106        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.339 f  rst_reg_replica_12/Q
                         net (fo=111, routed)         2.669     1.331    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X32Y86         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.430     3.378    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X32Y86         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/C
                         clock pessimism             -0.474     2.904    
                         clock uncertainty           -0.062     2.842    
    SLICE_X32Y86         FDCE (Recov_fdce_C_CLR)     -0.405     2.437    hci0/uart_blk/uart_tx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          2.437    
                         arrival time                          -1.331    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.106ns  (required time - arrival time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 0.456ns (14.590%)  route 2.669ns (85.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 3.378 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.795ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.738    -1.795    clk
    SLICE_X27Y106        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.339 f  rst_reg_replica_12/Q
                         net (fo=111, routed)         2.669     1.331    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X32Y86         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.430     3.378    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X32Y86         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/C
                         clock pessimism             -0.474     2.904    
                         clock uncertainty           -0.062     2.842    
    SLICE_X32Y86         FDCE (Recov_fdce_C_CLR)     -0.405     2.437    hci0/uart_blk/uart_tx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          2.437    
                         arrival time                          -1.331    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.106ns  (required time - arrival time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 0.456ns (14.590%)  route 2.669ns (85.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 3.378 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.795ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.738    -1.795    clk
    SLICE_X27Y106        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.339 f  rst_reg_replica_12/Q
                         net (fo=111, routed)         2.669     1.331    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X32Y86         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.430     3.378    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X32Y86         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/C
                         clock pessimism             -0.474     2.904    
                         clock uncertainty           -0.062     2.842    
    SLICE_X32Y86         FDCE (Recov_fdce_C_CLR)     -0.405     2.437    hci0/uart_blk/uart_tx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          2.437    
                         arrival time                          -1.331    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.106ns  (required time - arrival time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 0.456ns (14.590%)  route 2.669ns (85.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 3.378 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.795ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.738    -1.795    clk
    SLICE_X27Y106        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.339 f  rst_reg_replica_12/Q
                         net (fo=111, routed)         2.669     1.331    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X32Y86         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.430     3.378    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X32Y86         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/C
                         clock pessimism             -0.474     2.904    
                         clock uncertainty           -0.062     2.842    
    SLICE_X32Y86         FDCE (Recov_fdce_C_CLR)     -0.405     2.437    hci0/uart_blk/uart_tx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          2.437    
                         arrival time                          -1.331    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.110ns  (required time - arrival time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.121ns  (logic 0.456ns (14.610%)  route 2.665ns (85.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 3.378 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.795ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.738    -1.795    clk
    SLICE_X27Y106        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.339 f  rst_reg_replica_12/Q
                         net (fo=111, routed)         2.665     1.327    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X33Y86         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.430     3.378    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X33Y86         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism             -0.474     2.904    
                         clock uncertainty           -0.062     2.842    
    SLICE_X33Y86         FDCE (Recov_fdce_C_CLR)     -0.405     2.437    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          2.437    
                         arrival time                          -1.327    
  -------------------------------------------------------------------
                         slack                                  1.110    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.141ns (21.944%)  route 0.502ns (78.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.207ns
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    -0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.643    -0.362    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.141    -0.221 f  rst_reg_replica_11/Q
                         net (fo=184, routed)         0.502     0.281    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X32Y85         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.824    -0.207    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X32Y85         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/C
                         clock pessimism              0.021    -0.185    
    SLICE_X32Y85         FDCE (Remov_fdce_C_CLR)     -0.092    -0.277    hci0/uart_blk/uart_tx_blk/q_parity_bit_reg
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.141ns (16.765%)  route 0.700ns (83.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.201ns
    Source Clock Delay      (SCD):    -0.361ns
    Clock Pessimism Removal (CPR):    -0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.644    -0.361    clk
    SLICE_X27Y106        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y106        FDPE (Prop_fdpe_C_Q)         0.141    -0.220 f  rst_reg_replica_12/Q
                         net (fo=111, routed)         0.700     0.480    hci0/uart_blk/uart_baud_clk_blk/rst_repN_12_alias
    SLICE_X28Y94         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.831    -0.201    hci0/uart_blk/uart_baud_clk_blk/clk_out5
    SLICE_X28Y94         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/C
                         clock pessimism              0.021    -0.179    
    SLICE_X28Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.271    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.141ns (16.765%)  route 0.700ns (83.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.201ns
    Source Clock Delay      (SCD):    -0.361ns
    Clock Pessimism Removal (CPR):    -0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.644    -0.361    clk
    SLICE_X27Y106        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y106        FDPE (Prop_fdpe_C_Q)         0.141    -0.220 f  rst_reg_replica_12/Q
                         net (fo=111, routed)         0.700     0.480    hci0/uart_blk/uart_baud_clk_blk/rst_repN_12_alias
    SLICE_X28Y94         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.831    -0.201    hci0/uart_blk/uart_baud_clk_blk/clk_out5
    SLICE_X28Y94         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/C
                         clock pessimism              0.021    -0.179    
    SLICE_X28Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.271    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.141ns (16.765%)  route 0.700ns (83.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.201ns
    Source Clock Delay      (SCD):    -0.361ns
    Clock Pessimism Removal (CPR):    -0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.644    -0.361    clk
    SLICE_X27Y106        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y106        FDPE (Prop_fdpe_C_Q)         0.141    -0.220 f  rst_reg_replica_12/Q
                         net (fo=111, routed)         0.700     0.480    hci0/uart_blk/uart_baud_clk_blk/rst_repN_12_alias
    SLICE_X28Y94         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.831    -0.201    hci0/uart_blk/uart_baud_clk_blk/clk_out5
    SLICE_X28Y94         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/C
                         clock pessimism              0.021    -0.179    
    SLICE_X28Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.271    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.141ns (16.765%)  route 0.700ns (83.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.201ns
    Source Clock Delay      (SCD):    -0.361ns
    Clock Pessimism Removal (CPR):    -0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.644    -0.361    clk
    SLICE_X27Y106        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y106        FDPE (Prop_fdpe_C_Q)         0.141    -0.220 f  rst_reg_replica_12/Q
                         net (fo=111, routed)         0.700     0.480    hci0/uart_blk/uart_baud_clk_blk/rst_repN_12_alias
    SLICE_X28Y94         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.831    -0.201    hci0/uart_blk/uart_baud_clk_blk/clk_out5
    SLICE_X28Y94         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/C
                         clock pessimism              0.021    -0.179    
    SLICE_X28Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.271    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.141ns (14.554%)  route 0.828ns (85.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.115ns
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    -0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.643    -0.362    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.141    -0.221 f  rst_reg_replica_11/Q
                         net (fo=184, routed)         0.828     0.607    hci0/uart_blk/uart_rx_blk/rst_repN_11_alias
    SLICE_X38Y105        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.916    -0.115    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X38Y105        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/C
                         clock pessimism              0.017    -0.098    
    SLICE_X38Y105        FDCE (Remov_fdce_C_CLR)     -0.067    -0.165    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.141ns (16.052%)  route 0.737ns (83.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.202ns
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    -0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.643    -0.362    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.141    -0.221 f  rst_reg_replica_11/Q
                         net (fo=184, routed)         0.737     0.517    hci0/uart_blk/uart_baud_clk_blk/rst_repN_11_alias
    SLICE_X28Y92         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.830    -0.202    hci0/uart_blk/uart_baud_clk_blk/clk_out5
    SLICE_X28Y92         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/C
                         clock pessimism              0.021    -0.180    
    SLICE_X28Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.272    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.141ns (16.052%)  route 0.737ns (83.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.202ns
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    -0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.643    -0.362    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.141    -0.221 f  rst_reg_replica_11/Q
                         net (fo=184, routed)         0.737     0.517    hci0/uart_blk/uart_baud_clk_blk/rst_repN_11_alias
    SLICE_X28Y92         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.830    -0.202    hci0/uart_blk/uart_baud_clk_blk/clk_out5
    SLICE_X28Y92         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/C
                         clock pessimism              0.021    -0.180    
    SLICE_X28Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.272    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.141ns (14.554%)  route 0.828ns (85.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.115ns
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    -0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.643    -0.362    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.141    -0.221 f  rst_reg_replica_11/Q
                         net (fo=184, routed)         0.828     0.607    hci0/uart_blk/uart_rx_blk/rst_repN_11_alias
    SLICE_X39Y105        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.916    -0.115    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X39Y105        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/C
                         clock pessimism              0.017    -0.098    
    SLICE_X39Y105        FDCE (Remov_fdce_C_CLR)     -0.092    -0.190    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.825ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.141ns (15.415%)  route 0.774ns (84.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.201ns
    Source Clock Delay      (SCD):    -0.361ns
    Clock Pessimism Removal (CPR):    -0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.644    -0.361    clk
    SLICE_X27Y106        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y106        FDPE (Prop_fdpe_C_Q)         0.141    -0.220 f  rst_reg_replica_12/Q
                         net (fo=111, routed)         0.774     0.554    hci0/uart_blk/uart_baud_clk_blk/rst_repN_12_alias
    SLICE_X28Y93         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.831    -0.201    hci0/uart_blk/uart_baud_clk_blk/clk_out5
    SLICE_X28Y93         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/C
                         clock pessimism              0.021    -0.179    
    SLICE_X28Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.271    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                           0.554    
  -------------------------------------------------------------------
                         slack                                  0.825    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out5_clk_wiz_0_1
  To Clock:  clk_out5_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.496ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.001ns  (required time - arrival time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.233ns  (logic 0.456ns (14.106%)  route 2.777ns (85.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 3.379 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.796ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.737    -1.796    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.340 f  rst_reg_replica_11/Q
                         net (fo=184, routed)         2.777     1.437    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X31Y87         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.431     3.379    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X31Y87         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/C
                         clock pessimism             -0.474     2.905    
                         clock uncertainty           -0.062     2.843    
    SLICE_X31Y87         FDCE (Recov_fdce_C_CLR)     -0.405     2.438    hci0/uart_blk/uart_tx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          2.438    
                         arrival time                          -1.437    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.001ns  (required time - arrival time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.233ns  (logic 0.456ns (14.106%)  route 2.777ns (85.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 3.379 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.796ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.737    -1.796    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.340 f  rst_reg_replica_11/Q
                         net (fo=184, routed)         2.777     1.437    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X31Y87         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.431     3.379    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X31Y87         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/C
                         clock pessimism             -0.474     2.905    
                         clock uncertainty           -0.062     2.843    
    SLICE_X31Y87         FDCE (Recov_fdce_C_CLR)     -0.405     2.438    hci0/uart_blk/uart_tx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          2.438    
                         arrival time                          -1.437    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.001ns  (required time - arrival time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.233ns  (logic 0.456ns (14.106%)  route 2.777ns (85.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 3.379 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.796ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.737    -1.796    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.340 f  rst_reg_replica_11/Q
                         net (fo=184, routed)         2.777     1.437    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X31Y87         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.431     3.379    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X31Y87         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/C
                         clock pessimism             -0.474     2.905    
                         clock uncertainty           -0.062     2.843    
    SLICE_X31Y87         FDCE (Recov_fdce_C_CLR)     -0.405     2.438    hci0/uart_blk/uart_tx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          2.438    
                         arrival time                          -1.437    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.001ns  (required time - arrival time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.233ns  (logic 0.456ns (14.106%)  route 2.777ns (85.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 3.379 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.796ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.737    -1.796    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.340 f  rst_reg_replica_11/Q
                         net (fo=184, routed)         2.777     1.437    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X31Y87         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.431     3.379    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X31Y87         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/C
                         clock pessimism             -0.474     2.905    
                         clock uncertainty           -0.062     2.843    
    SLICE_X31Y87         FDCE (Recov_fdce_C_CLR)     -0.405     2.438    hci0/uart_blk/uart_tx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          2.438    
                         arrival time                          -1.437    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.047ns  (required time - arrival time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.233ns  (logic 0.456ns (14.106%)  route 2.777ns (85.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 3.379 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.796ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.737    -1.796    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.340 f  rst_reg_replica_11/Q
                         net (fo=184, routed)         2.777     1.437    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X31Y87         FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.431     3.379    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X31Y87         FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/C
                         clock pessimism             -0.474     2.905    
                         clock uncertainty           -0.062     2.843    
    SLICE_X31Y87         FDPE (Recov_fdpe_C_PRE)     -0.359     2.484    hci0/uart_blk/uart_tx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          2.484    
                         arrival time                          -1.437    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.106ns  (required time - arrival time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 0.456ns (14.590%)  route 2.669ns (85.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 3.378 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.795ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.738    -1.795    clk
    SLICE_X27Y106        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.339 f  rst_reg_replica_12/Q
                         net (fo=111, routed)         2.669     1.331    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X32Y86         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.430     3.378    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X32Y86         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/C
                         clock pessimism             -0.474     2.904    
                         clock uncertainty           -0.062     2.842    
    SLICE_X32Y86         FDCE (Recov_fdce_C_CLR)     -0.405     2.437    hci0/uart_blk/uart_tx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          2.437    
                         arrival time                          -1.331    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.106ns  (required time - arrival time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 0.456ns (14.590%)  route 2.669ns (85.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 3.378 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.795ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.738    -1.795    clk
    SLICE_X27Y106        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.339 f  rst_reg_replica_12/Q
                         net (fo=111, routed)         2.669     1.331    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X32Y86         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.430     3.378    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X32Y86         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/C
                         clock pessimism             -0.474     2.904    
                         clock uncertainty           -0.062     2.842    
    SLICE_X32Y86         FDCE (Recov_fdce_C_CLR)     -0.405     2.437    hci0/uart_blk/uart_tx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          2.437    
                         arrival time                          -1.331    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.106ns  (required time - arrival time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 0.456ns (14.590%)  route 2.669ns (85.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 3.378 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.795ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.738    -1.795    clk
    SLICE_X27Y106        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.339 f  rst_reg_replica_12/Q
                         net (fo=111, routed)         2.669     1.331    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X32Y86         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.430     3.378    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X32Y86         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/C
                         clock pessimism             -0.474     2.904    
                         clock uncertainty           -0.062     2.842    
    SLICE_X32Y86         FDCE (Recov_fdce_C_CLR)     -0.405     2.437    hci0/uart_blk/uart_tx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          2.437    
                         arrival time                          -1.331    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.106ns  (required time - arrival time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 0.456ns (14.590%)  route 2.669ns (85.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 3.378 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.795ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.738    -1.795    clk
    SLICE_X27Y106        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.339 f  rst_reg_replica_12/Q
                         net (fo=111, routed)         2.669     1.331    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X32Y86         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.430     3.378    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X32Y86         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/C
                         clock pessimism             -0.474     2.904    
                         clock uncertainty           -0.062     2.842    
    SLICE_X32Y86         FDCE (Recov_fdce_C_CLR)     -0.405     2.437    hci0/uart_blk/uart_tx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          2.437    
                         arrival time                          -1.331    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.110ns  (required time - arrival time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.121ns  (logic 0.456ns (14.610%)  route 2.665ns (85.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 3.378 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.795ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.738    -1.795    clk
    SLICE_X27Y106        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.339 f  rst_reg_replica_12/Q
                         net (fo=111, routed)         2.665     1.327    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X33Y86         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.430     3.378    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X33Y86         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism             -0.474     2.904    
                         clock uncertainty           -0.062     2.842    
    SLICE_X33Y86         FDCE (Recov_fdce_C_CLR)     -0.405     2.437    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          2.437    
                         arrival time                          -1.327    
  -------------------------------------------------------------------
                         slack                                  1.110    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.141ns (21.944%)  route 0.502ns (78.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.207ns
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    -0.021ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.643    -0.362    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.141    -0.221 f  rst_reg_replica_11/Q
                         net (fo=184, routed)         0.502     0.281    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X32Y85         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.824    -0.207    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X32Y85         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/C
                         clock pessimism              0.021    -0.185    
                         clock uncertainty            0.062    -0.123    
    SLICE_X32Y85         FDCE (Remov_fdce_C_CLR)     -0.092    -0.215    hci0/uart_blk/uart_tx_blk/q_parity_bit_reg
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.141ns (16.765%)  route 0.700ns (83.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.201ns
    Source Clock Delay      (SCD):    -0.361ns
    Clock Pessimism Removal (CPR):    -0.021ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.644    -0.361    clk
    SLICE_X27Y106        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y106        FDPE (Prop_fdpe_C_Q)         0.141    -0.220 f  rst_reg_replica_12/Q
                         net (fo=111, routed)         0.700     0.480    hci0/uart_blk/uart_baud_clk_blk/rst_repN_12_alias
    SLICE_X28Y94         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.831    -0.201    hci0/uart_blk/uart_baud_clk_blk/clk_out5
    SLICE_X28Y94         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/C
                         clock pessimism              0.021    -0.179    
                         clock uncertainty            0.062    -0.117    
    SLICE_X28Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.209    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.141ns (16.765%)  route 0.700ns (83.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.201ns
    Source Clock Delay      (SCD):    -0.361ns
    Clock Pessimism Removal (CPR):    -0.021ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.644    -0.361    clk
    SLICE_X27Y106        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y106        FDPE (Prop_fdpe_C_Q)         0.141    -0.220 f  rst_reg_replica_12/Q
                         net (fo=111, routed)         0.700     0.480    hci0/uart_blk/uart_baud_clk_blk/rst_repN_12_alias
    SLICE_X28Y94         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.831    -0.201    hci0/uart_blk/uart_baud_clk_blk/clk_out5
    SLICE_X28Y94         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/C
                         clock pessimism              0.021    -0.179    
                         clock uncertainty            0.062    -0.117    
    SLICE_X28Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.209    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.141ns (16.765%)  route 0.700ns (83.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.201ns
    Source Clock Delay      (SCD):    -0.361ns
    Clock Pessimism Removal (CPR):    -0.021ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.644    -0.361    clk
    SLICE_X27Y106        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y106        FDPE (Prop_fdpe_C_Q)         0.141    -0.220 f  rst_reg_replica_12/Q
                         net (fo=111, routed)         0.700     0.480    hci0/uart_blk/uart_baud_clk_blk/rst_repN_12_alias
    SLICE_X28Y94         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.831    -0.201    hci0/uart_blk/uart_baud_clk_blk/clk_out5
    SLICE_X28Y94         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/C
                         clock pessimism              0.021    -0.179    
                         clock uncertainty            0.062    -0.117    
    SLICE_X28Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.209    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.141ns (16.765%)  route 0.700ns (83.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.201ns
    Source Clock Delay      (SCD):    -0.361ns
    Clock Pessimism Removal (CPR):    -0.021ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.644    -0.361    clk
    SLICE_X27Y106        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y106        FDPE (Prop_fdpe_C_Q)         0.141    -0.220 f  rst_reg_replica_12/Q
                         net (fo=111, routed)         0.700     0.480    hci0/uart_blk/uart_baud_clk_blk/rst_repN_12_alias
    SLICE_X28Y94         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.831    -0.201    hci0/uart_blk/uart_baud_clk_blk/clk_out5
    SLICE_X28Y94         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/C
                         clock pessimism              0.021    -0.179    
                         clock uncertainty            0.062    -0.117    
    SLICE_X28Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.209    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.141ns (14.554%)  route 0.828ns (85.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.115ns
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.643    -0.362    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.141    -0.221 f  rst_reg_replica_11/Q
                         net (fo=184, routed)         0.828     0.607    hci0/uart_blk/uart_rx_blk/rst_repN_11_alias
    SLICE_X38Y105        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.916    -0.115    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X38Y105        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/C
                         clock pessimism              0.017    -0.098    
                         clock uncertainty            0.062    -0.036    
    SLICE_X38Y105        FDCE (Remov_fdce_C_CLR)     -0.067    -0.103    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.727ns  (arrival time - required time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.141ns (16.052%)  route 0.737ns (83.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.202ns
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    -0.021ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.643    -0.362    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.141    -0.221 f  rst_reg_replica_11/Q
                         net (fo=184, routed)         0.737     0.517    hci0/uart_blk/uart_baud_clk_blk/rst_repN_11_alias
    SLICE_X28Y92         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.830    -0.202    hci0/uart_blk/uart_baud_clk_blk/clk_out5
    SLICE_X28Y92         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/C
                         clock pessimism              0.021    -0.180    
                         clock uncertainty            0.062    -0.118    
    SLICE_X28Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.210    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.727ns  (arrival time - required time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.141ns (16.052%)  route 0.737ns (83.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.202ns
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    -0.021ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.643    -0.362    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.141    -0.221 f  rst_reg_replica_11/Q
                         net (fo=184, routed)         0.737     0.517    hci0/uart_blk/uart_baud_clk_blk/rst_repN_11_alias
    SLICE_X28Y92         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.830    -0.202    hci0/uart_blk/uart_baud_clk_blk/clk_out5
    SLICE_X28Y92         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/C
                         clock pessimism              0.021    -0.180    
                         clock uncertainty            0.062    -0.118    
    SLICE_X28Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.210    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.141ns (14.554%)  route 0.828ns (85.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.115ns
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.643    -0.362    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.141    -0.221 f  rst_reg_replica_11/Q
                         net (fo=184, routed)         0.828     0.607    hci0/uart_blk/uart_rx_blk/rst_repN_11_alias
    SLICE_X39Y105        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.916    -0.115    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X39Y105        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/C
                         clock pessimism              0.017    -0.098    
                         clock uncertainty            0.062    -0.036    
    SLICE_X39Y105        FDCE (Remov_fdce_C_CLR)     -0.092    -0.128    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.141ns (15.415%)  route 0.774ns (84.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.201ns
    Source Clock Delay      (SCD):    -0.361ns
    Clock Pessimism Removal (CPR):    -0.021ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.644    -0.361    clk
    SLICE_X27Y106        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y106        FDPE (Prop_fdpe_C_Q)         0.141    -0.220 f  rst_reg_replica_12/Q
                         net (fo=111, routed)         0.774     0.554    hci0/uart_blk/uart_baud_clk_blk/rst_repN_12_alias
    SLICE_X28Y93         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.831    -0.201    hci0/uart_blk/uart_baud_clk_blk/clk_out5
    SLICE_X28Y93         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/C
                         clock pessimism              0.021    -0.179    
                         clock uncertainty            0.062    -0.117    
    SLICE_X28Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.209    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                           0.554    
  -------------------------------------------------------------------
                         slack                                  0.763    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out5_clk_wiz_0
  To Clock:  clk_out5_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.496ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.001ns  (required time - arrival time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.233ns  (logic 0.456ns (14.106%)  route 2.777ns (85.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 3.379 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.796ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.737    -1.796    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.340 f  rst_reg_replica_11/Q
                         net (fo=184, routed)         2.777     1.437    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X31Y87         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.431     3.379    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X31Y87         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/C
                         clock pessimism             -0.474     2.905    
                         clock uncertainty           -0.062     2.843    
    SLICE_X31Y87         FDCE (Recov_fdce_C_CLR)     -0.405     2.438    hci0/uart_blk/uart_tx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          2.438    
                         arrival time                          -1.437    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.001ns  (required time - arrival time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.233ns  (logic 0.456ns (14.106%)  route 2.777ns (85.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 3.379 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.796ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.737    -1.796    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.340 f  rst_reg_replica_11/Q
                         net (fo=184, routed)         2.777     1.437    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X31Y87         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.431     3.379    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X31Y87         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/C
                         clock pessimism             -0.474     2.905    
                         clock uncertainty           -0.062     2.843    
    SLICE_X31Y87         FDCE (Recov_fdce_C_CLR)     -0.405     2.438    hci0/uart_blk/uart_tx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          2.438    
                         arrival time                          -1.437    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.001ns  (required time - arrival time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.233ns  (logic 0.456ns (14.106%)  route 2.777ns (85.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 3.379 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.796ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.737    -1.796    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.340 f  rst_reg_replica_11/Q
                         net (fo=184, routed)         2.777     1.437    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X31Y87         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.431     3.379    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X31Y87         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/C
                         clock pessimism             -0.474     2.905    
                         clock uncertainty           -0.062     2.843    
    SLICE_X31Y87         FDCE (Recov_fdce_C_CLR)     -0.405     2.438    hci0/uart_blk/uart_tx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          2.438    
                         arrival time                          -1.437    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.001ns  (required time - arrival time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.233ns  (logic 0.456ns (14.106%)  route 2.777ns (85.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 3.379 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.796ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.737    -1.796    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.340 f  rst_reg_replica_11/Q
                         net (fo=184, routed)         2.777     1.437    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X31Y87         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.431     3.379    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X31Y87         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/C
                         clock pessimism             -0.474     2.905    
                         clock uncertainty           -0.062     2.843    
    SLICE_X31Y87         FDCE (Recov_fdce_C_CLR)     -0.405     2.438    hci0/uart_blk/uart_tx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          2.438    
                         arrival time                          -1.437    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.047ns  (required time - arrival time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.233ns  (logic 0.456ns (14.106%)  route 2.777ns (85.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 3.379 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.796ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.737    -1.796    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.340 f  rst_reg_replica_11/Q
                         net (fo=184, routed)         2.777     1.437    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X31Y87         FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.431     3.379    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X31Y87         FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/C
                         clock pessimism             -0.474     2.905    
                         clock uncertainty           -0.062     2.843    
    SLICE_X31Y87         FDPE (Recov_fdpe_C_PRE)     -0.359     2.484    hci0/uart_blk/uart_tx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          2.484    
                         arrival time                          -1.437    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.106ns  (required time - arrival time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 0.456ns (14.590%)  route 2.669ns (85.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 3.378 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.795ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.738    -1.795    clk
    SLICE_X27Y106        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.339 f  rst_reg_replica_12/Q
                         net (fo=111, routed)         2.669     1.331    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X32Y86         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.430     3.378    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X32Y86         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/C
                         clock pessimism             -0.474     2.904    
                         clock uncertainty           -0.062     2.842    
    SLICE_X32Y86         FDCE (Recov_fdce_C_CLR)     -0.405     2.437    hci0/uart_blk/uart_tx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          2.437    
                         arrival time                          -1.331    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.106ns  (required time - arrival time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 0.456ns (14.590%)  route 2.669ns (85.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 3.378 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.795ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.738    -1.795    clk
    SLICE_X27Y106        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.339 f  rst_reg_replica_12/Q
                         net (fo=111, routed)         2.669     1.331    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X32Y86         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.430     3.378    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X32Y86         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/C
                         clock pessimism             -0.474     2.904    
                         clock uncertainty           -0.062     2.842    
    SLICE_X32Y86         FDCE (Recov_fdce_C_CLR)     -0.405     2.437    hci0/uart_blk/uart_tx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          2.437    
                         arrival time                          -1.331    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.106ns  (required time - arrival time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 0.456ns (14.590%)  route 2.669ns (85.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 3.378 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.795ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.738    -1.795    clk
    SLICE_X27Y106        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.339 f  rst_reg_replica_12/Q
                         net (fo=111, routed)         2.669     1.331    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X32Y86         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.430     3.378    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X32Y86         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/C
                         clock pessimism             -0.474     2.904    
                         clock uncertainty           -0.062     2.842    
    SLICE_X32Y86         FDCE (Recov_fdce_C_CLR)     -0.405     2.437    hci0/uart_blk/uart_tx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          2.437    
                         arrival time                          -1.331    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.106ns  (required time - arrival time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 0.456ns (14.590%)  route 2.669ns (85.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 3.378 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.795ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.738    -1.795    clk
    SLICE_X27Y106        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.339 f  rst_reg_replica_12/Q
                         net (fo=111, routed)         2.669     1.331    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X32Y86         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.430     3.378    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X32Y86         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/C
                         clock pessimism             -0.474     2.904    
                         clock uncertainty           -0.062     2.842    
    SLICE_X32Y86         FDCE (Recov_fdce_C_CLR)     -0.405     2.437    hci0/uart_blk/uart_tx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          2.437    
                         arrival time                          -1.331    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.110ns  (required time - arrival time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.121ns  (logic 0.456ns (14.610%)  route 2.665ns (85.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 3.378 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.795ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.738    -1.795    clk
    SLICE_X27Y106        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.339 f  rst_reg_replica_12/Q
                         net (fo=111, routed)         2.665     1.327    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X33Y86         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.430     3.378    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X33Y86         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism             -0.474     2.904    
                         clock uncertainty           -0.062     2.842    
    SLICE_X33Y86         FDCE (Recov_fdce_C_CLR)     -0.405     2.437    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          2.437    
                         arrival time                          -1.327    
  -------------------------------------------------------------------
                         slack                                  1.110    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.141ns (21.944%)  route 0.502ns (78.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.207ns
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    -0.021ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.643    -0.362    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.141    -0.221 f  rst_reg_replica_11/Q
                         net (fo=184, routed)         0.502     0.281    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X32Y85         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.824    -0.207    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X32Y85         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/C
                         clock pessimism              0.021    -0.185    
                         clock uncertainty            0.062    -0.123    
    SLICE_X32Y85         FDCE (Remov_fdce_C_CLR)     -0.092    -0.215    hci0/uart_blk/uart_tx_blk/q_parity_bit_reg
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.141ns (16.765%)  route 0.700ns (83.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.201ns
    Source Clock Delay      (SCD):    -0.361ns
    Clock Pessimism Removal (CPR):    -0.021ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.644    -0.361    clk
    SLICE_X27Y106        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y106        FDPE (Prop_fdpe_C_Q)         0.141    -0.220 f  rst_reg_replica_12/Q
                         net (fo=111, routed)         0.700     0.480    hci0/uart_blk/uart_baud_clk_blk/rst_repN_12_alias
    SLICE_X28Y94         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.831    -0.201    hci0/uart_blk/uart_baud_clk_blk/clk_out5
    SLICE_X28Y94         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/C
                         clock pessimism              0.021    -0.179    
                         clock uncertainty            0.062    -0.117    
    SLICE_X28Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.209    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.141ns (16.765%)  route 0.700ns (83.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.201ns
    Source Clock Delay      (SCD):    -0.361ns
    Clock Pessimism Removal (CPR):    -0.021ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.644    -0.361    clk
    SLICE_X27Y106        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y106        FDPE (Prop_fdpe_C_Q)         0.141    -0.220 f  rst_reg_replica_12/Q
                         net (fo=111, routed)         0.700     0.480    hci0/uart_blk/uart_baud_clk_blk/rst_repN_12_alias
    SLICE_X28Y94         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.831    -0.201    hci0/uart_blk/uart_baud_clk_blk/clk_out5
    SLICE_X28Y94         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/C
                         clock pessimism              0.021    -0.179    
                         clock uncertainty            0.062    -0.117    
    SLICE_X28Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.209    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.141ns (16.765%)  route 0.700ns (83.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.201ns
    Source Clock Delay      (SCD):    -0.361ns
    Clock Pessimism Removal (CPR):    -0.021ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.644    -0.361    clk
    SLICE_X27Y106        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y106        FDPE (Prop_fdpe_C_Q)         0.141    -0.220 f  rst_reg_replica_12/Q
                         net (fo=111, routed)         0.700     0.480    hci0/uart_blk/uart_baud_clk_blk/rst_repN_12_alias
    SLICE_X28Y94         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.831    -0.201    hci0/uart_blk/uart_baud_clk_blk/clk_out5
    SLICE_X28Y94         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/C
                         clock pessimism              0.021    -0.179    
                         clock uncertainty            0.062    -0.117    
    SLICE_X28Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.209    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.141ns (16.765%)  route 0.700ns (83.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.201ns
    Source Clock Delay      (SCD):    -0.361ns
    Clock Pessimism Removal (CPR):    -0.021ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.644    -0.361    clk
    SLICE_X27Y106        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y106        FDPE (Prop_fdpe_C_Q)         0.141    -0.220 f  rst_reg_replica_12/Q
                         net (fo=111, routed)         0.700     0.480    hci0/uart_blk/uart_baud_clk_blk/rst_repN_12_alias
    SLICE_X28Y94         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.831    -0.201    hci0/uart_blk/uart_baud_clk_blk/clk_out5
    SLICE_X28Y94         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/C
                         clock pessimism              0.021    -0.179    
                         clock uncertainty            0.062    -0.117    
    SLICE_X28Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.209    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.141ns (14.554%)  route 0.828ns (85.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.115ns
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.643    -0.362    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.141    -0.221 f  rst_reg_replica_11/Q
                         net (fo=184, routed)         0.828     0.607    hci0/uart_blk/uart_rx_blk/rst_repN_11_alias
    SLICE_X38Y105        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.916    -0.115    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X38Y105        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/C
                         clock pessimism              0.017    -0.098    
                         clock uncertainty            0.062    -0.036    
    SLICE_X38Y105        FDCE (Remov_fdce_C_CLR)     -0.067    -0.103    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.727ns  (arrival time - required time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.141ns (16.052%)  route 0.737ns (83.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.202ns
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    -0.021ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.643    -0.362    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.141    -0.221 f  rst_reg_replica_11/Q
                         net (fo=184, routed)         0.737     0.517    hci0/uart_blk/uart_baud_clk_blk/rst_repN_11_alias
    SLICE_X28Y92         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.830    -0.202    hci0/uart_blk/uart_baud_clk_blk/clk_out5
    SLICE_X28Y92         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/C
                         clock pessimism              0.021    -0.180    
                         clock uncertainty            0.062    -0.118    
    SLICE_X28Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.210    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.727ns  (arrival time - required time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.141ns (16.052%)  route 0.737ns (83.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.202ns
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    -0.021ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.643    -0.362    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.141    -0.221 f  rst_reg_replica_11/Q
                         net (fo=184, routed)         0.737     0.517    hci0/uart_blk/uart_baud_clk_blk/rst_repN_11_alias
    SLICE_X28Y92         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.830    -0.202    hci0/uart_blk/uart_baud_clk_blk/clk_out5
    SLICE_X28Y92         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/C
                         clock pessimism              0.021    -0.180    
                         clock uncertainty            0.062    -0.118    
    SLICE_X28Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.210    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.141ns (14.554%)  route 0.828ns (85.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.115ns
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.643    -0.362    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.141    -0.221 f  rst_reg_replica_11/Q
                         net (fo=184, routed)         0.828     0.607    hci0/uart_blk/uart_rx_blk/rst_repN_11_alias
    SLICE_X39Y105        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.916    -0.115    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X39Y105        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/C
                         clock pessimism              0.017    -0.098    
                         clock uncertainty            0.062    -0.036    
    SLICE_X39Y105        FDCE (Remov_fdce_C_CLR)     -0.092    -0.128    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.141ns (15.415%)  route 0.774ns (84.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.201ns
    Source Clock Delay      (SCD):    -0.361ns
    Clock Pessimism Removal (CPR):    -0.021ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.644    -0.361    clk
    SLICE_X27Y106        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y106        FDPE (Prop_fdpe_C_Q)         0.141    -0.220 f  rst_reg_replica_12/Q
                         net (fo=111, routed)         0.774     0.554    hci0/uart_blk/uart_baud_clk_blk/rst_repN_12_alias
    SLICE_X28Y93         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.831    -0.201    hci0/uart_blk/uart_baud_clk_blk/clk_out5
    SLICE_X28Y93         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/C
                         clock pessimism              0.021    -0.179    
                         clock uncertainty            0.062    -0.117    
    SLICE_X28Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.209    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                           0.554    
  -------------------------------------------------------------------
                         slack                                  0.763    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out5_clk_wiz_0_1
  To Clock:  clk_out5_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.558ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.001ns  (required time - arrival time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.233ns  (logic 0.456ns (14.106%)  route 2.777ns (85.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 3.379 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.796ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.737    -1.796    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.340 f  rst_reg_replica_11/Q
                         net (fo=184, routed)         2.777     1.437    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X31Y87         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.431     3.379    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X31Y87         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/C
                         clock pessimism             -0.474     2.905    
                         clock uncertainty           -0.061     2.843    
    SLICE_X31Y87         FDCE (Recov_fdce_C_CLR)     -0.405     2.438    hci0/uart_blk/uart_tx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          2.438    
                         arrival time                          -1.437    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.001ns  (required time - arrival time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.233ns  (logic 0.456ns (14.106%)  route 2.777ns (85.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 3.379 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.796ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.737    -1.796    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.340 f  rst_reg_replica_11/Q
                         net (fo=184, routed)         2.777     1.437    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X31Y87         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.431     3.379    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X31Y87         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/C
                         clock pessimism             -0.474     2.905    
                         clock uncertainty           -0.061     2.843    
    SLICE_X31Y87         FDCE (Recov_fdce_C_CLR)     -0.405     2.438    hci0/uart_blk/uart_tx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          2.438    
                         arrival time                          -1.437    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.001ns  (required time - arrival time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.233ns  (logic 0.456ns (14.106%)  route 2.777ns (85.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 3.379 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.796ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.737    -1.796    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.340 f  rst_reg_replica_11/Q
                         net (fo=184, routed)         2.777     1.437    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X31Y87         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.431     3.379    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X31Y87         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/C
                         clock pessimism             -0.474     2.905    
                         clock uncertainty           -0.061     2.843    
    SLICE_X31Y87         FDCE (Recov_fdce_C_CLR)     -0.405     2.438    hci0/uart_blk/uart_tx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          2.438    
                         arrival time                          -1.437    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.001ns  (required time - arrival time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.233ns  (logic 0.456ns (14.106%)  route 2.777ns (85.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 3.379 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.796ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.737    -1.796    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.340 f  rst_reg_replica_11/Q
                         net (fo=184, routed)         2.777     1.437    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X31Y87         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.431     3.379    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X31Y87         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/C
                         clock pessimism             -0.474     2.905    
                         clock uncertainty           -0.061     2.843    
    SLICE_X31Y87         FDCE (Recov_fdce_C_CLR)     -0.405     2.438    hci0/uart_blk/uart_tx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          2.438    
                         arrival time                          -1.437    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.047ns  (required time - arrival time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.233ns  (logic 0.456ns (14.106%)  route 2.777ns (85.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 3.379 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.796ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.737    -1.796    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.340 f  rst_reg_replica_11/Q
                         net (fo=184, routed)         2.777     1.437    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X31Y87         FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.431     3.379    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X31Y87         FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/C
                         clock pessimism             -0.474     2.905    
                         clock uncertainty           -0.061     2.843    
    SLICE_X31Y87         FDPE (Recov_fdpe_C_PRE)     -0.359     2.484    hci0/uart_blk/uart_tx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          2.484    
                         arrival time                          -1.437    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.106ns  (required time - arrival time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 0.456ns (14.590%)  route 2.669ns (85.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 3.378 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.795ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.738    -1.795    clk
    SLICE_X27Y106        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.339 f  rst_reg_replica_12/Q
                         net (fo=111, routed)         2.669     1.331    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X32Y86         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.430     3.378    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X32Y86         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/C
                         clock pessimism             -0.474     2.904    
                         clock uncertainty           -0.061     2.842    
    SLICE_X32Y86         FDCE (Recov_fdce_C_CLR)     -0.405     2.437    hci0/uart_blk/uart_tx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          2.437    
                         arrival time                          -1.331    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.106ns  (required time - arrival time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 0.456ns (14.590%)  route 2.669ns (85.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 3.378 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.795ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.738    -1.795    clk
    SLICE_X27Y106        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.339 f  rst_reg_replica_12/Q
                         net (fo=111, routed)         2.669     1.331    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X32Y86         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.430     3.378    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X32Y86         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/C
                         clock pessimism             -0.474     2.904    
                         clock uncertainty           -0.061     2.842    
    SLICE_X32Y86         FDCE (Recov_fdce_C_CLR)     -0.405     2.437    hci0/uart_blk/uart_tx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          2.437    
                         arrival time                          -1.331    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.106ns  (required time - arrival time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 0.456ns (14.590%)  route 2.669ns (85.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 3.378 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.795ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.738    -1.795    clk
    SLICE_X27Y106        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.339 f  rst_reg_replica_12/Q
                         net (fo=111, routed)         2.669     1.331    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X32Y86         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.430     3.378    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X32Y86         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/C
                         clock pessimism             -0.474     2.904    
                         clock uncertainty           -0.061     2.842    
    SLICE_X32Y86         FDCE (Recov_fdce_C_CLR)     -0.405     2.437    hci0/uart_blk/uart_tx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          2.437    
                         arrival time                          -1.331    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.106ns  (required time - arrival time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 0.456ns (14.590%)  route 2.669ns (85.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 3.378 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.795ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.738    -1.795    clk
    SLICE_X27Y106        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.339 f  rst_reg_replica_12/Q
                         net (fo=111, routed)         2.669     1.331    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X32Y86         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.430     3.378    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X32Y86         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/C
                         clock pessimism             -0.474     2.904    
                         clock uncertainty           -0.061     2.842    
    SLICE_X32Y86         FDCE (Recov_fdce_C_CLR)     -0.405     2.437    hci0/uart_blk/uart_tx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          2.437    
                         arrival time                          -1.331    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.111ns  (required time - arrival time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.121ns  (logic 0.456ns (14.610%)  route 2.665ns (85.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 3.378 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.795ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.140    -3.879    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.154    -3.629    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.738    -1.795    clk
    SLICE_X27Y106        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.339 f  rst_reg_replica_12/Q
                         net (fo=111, routed)         2.665     1.327    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X33Y86         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.133     1.620    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.711 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.147     1.858    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.949 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        1.430     3.378    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X33Y86         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism             -0.474     2.904    
                         clock uncertainty           -0.061     2.842    
    SLICE_X33Y86         FDCE (Recov_fdce_C_CLR)     -0.405     2.437    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          2.437    
                         arrival time                          -1.327    
  -------------------------------------------------------------------
                         slack                                  1.111    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.141ns (21.944%)  route 0.502ns (78.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.207ns
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    -0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.643    -0.362    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.141    -0.221 f  rst_reg_replica_11/Q
                         net (fo=184, routed)         0.502     0.281    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X32Y85         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.824    -0.207    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X32Y85         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/C
                         clock pessimism              0.021    -0.185    
    SLICE_X32Y85         FDCE (Remov_fdce_C_CLR)     -0.092    -0.277    hci0/uart_blk/uart_tx_blk/q_parity_bit_reg
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.141ns (16.765%)  route 0.700ns (83.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.201ns
    Source Clock Delay      (SCD):    -0.361ns
    Clock Pessimism Removal (CPR):    -0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.644    -0.361    clk
    SLICE_X27Y106        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y106        FDPE (Prop_fdpe_C_Q)         0.141    -0.220 f  rst_reg_replica_12/Q
                         net (fo=111, routed)         0.700     0.480    hci0/uart_blk/uart_baud_clk_blk/rst_repN_12_alias
    SLICE_X28Y94         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.831    -0.201    hci0/uart_blk/uart_baud_clk_blk/clk_out5
    SLICE_X28Y94         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/C
                         clock pessimism              0.021    -0.179    
    SLICE_X28Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.271    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.141ns (16.765%)  route 0.700ns (83.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.201ns
    Source Clock Delay      (SCD):    -0.361ns
    Clock Pessimism Removal (CPR):    -0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.644    -0.361    clk
    SLICE_X27Y106        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y106        FDPE (Prop_fdpe_C_Q)         0.141    -0.220 f  rst_reg_replica_12/Q
                         net (fo=111, routed)         0.700     0.480    hci0/uart_blk/uart_baud_clk_blk/rst_repN_12_alias
    SLICE_X28Y94         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.831    -0.201    hci0/uart_blk/uart_baud_clk_blk/clk_out5
    SLICE_X28Y94         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/C
                         clock pessimism              0.021    -0.179    
    SLICE_X28Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.271    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.141ns (16.765%)  route 0.700ns (83.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.201ns
    Source Clock Delay      (SCD):    -0.361ns
    Clock Pessimism Removal (CPR):    -0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.644    -0.361    clk
    SLICE_X27Y106        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y106        FDPE (Prop_fdpe_C_Q)         0.141    -0.220 f  rst_reg_replica_12/Q
                         net (fo=111, routed)         0.700     0.480    hci0/uart_blk/uart_baud_clk_blk/rst_repN_12_alias
    SLICE_X28Y94         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.831    -0.201    hci0/uart_blk/uart_baud_clk_blk/clk_out5
    SLICE_X28Y94         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/C
                         clock pessimism              0.021    -0.179    
    SLICE_X28Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.271    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.141ns (16.765%)  route 0.700ns (83.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.201ns
    Source Clock Delay      (SCD):    -0.361ns
    Clock Pessimism Removal (CPR):    -0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.644    -0.361    clk
    SLICE_X27Y106        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y106        FDPE (Prop_fdpe_C_Q)         0.141    -0.220 f  rst_reg_replica_12/Q
                         net (fo=111, routed)         0.700     0.480    hci0/uart_blk/uart_baud_clk_blk/rst_repN_12_alias
    SLICE_X28Y94         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.831    -0.201    hci0/uart_blk/uart_baud_clk_blk/clk_out5
    SLICE_X28Y94         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/C
                         clock pessimism              0.021    -0.179    
    SLICE_X28Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.271    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.141ns (14.554%)  route 0.828ns (85.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.115ns
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    -0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.643    -0.362    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.141    -0.221 f  rst_reg_replica_11/Q
                         net (fo=184, routed)         0.828     0.607    hci0/uart_blk/uart_rx_blk/rst_repN_11_alias
    SLICE_X38Y105        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.916    -0.115    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X38Y105        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/C
                         clock pessimism              0.017    -0.098    
    SLICE_X38Y105        FDCE (Remov_fdce_C_CLR)     -0.067    -0.165    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.141ns (16.052%)  route 0.737ns (83.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.202ns
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    -0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.643    -0.362    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.141    -0.221 f  rst_reg_replica_11/Q
                         net (fo=184, routed)         0.737     0.517    hci0/uart_blk/uart_baud_clk_blk/rst_repN_11_alias
    SLICE_X28Y92         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.830    -0.202    hci0/uart_blk/uart_baud_clk_blk/clk_out5
    SLICE_X28Y92         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/C
                         clock pessimism              0.021    -0.180    
    SLICE_X28Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.272    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.141ns (16.052%)  route 0.737ns (83.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.202ns
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    -0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.643    -0.362    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.141    -0.221 f  rst_reg_replica_11/Q
                         net (fo=184, routed)         0.737     0.517    hci0/uart_blk/uart_baud_clk_blk/rst_repN_11_alias
    SLICE_X28Y92         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.830    -0.202    hci0/uart_blk/uart_baud_clk_blk/clk_out5
    SLICE_X28Y92         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/C
                         clock pessimism              0.021    -0.180    
    SLICE_X28Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.272    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.141ns (14.554%)  route 0.828ns (85.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.115ns
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    -0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.643    -0.362    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.141    -0.221 f  rst_reg_replica_11/Q
                         net (fo=184, routed)         0.828     0.607    hci0/uart_blk/uart_rx_blk/rst_repN_11_alias
    SLICE_X39Y105        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.916    -0.115    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X39Y105        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/C
                         clock pessimism              0.017    -0.098    
    SLICE_X39Y105        FDCE (Remov_fdce_C_CLR)     -0.092    -0.190    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.825ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.141ns (15.415%)  route 0.774ns (84.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.201ns
    Source Clock Delay      (SCD):    -0.361ns
    Clock Pessimism Removal (CPR):    -0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.030    -1.099    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.042    -1.031    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.644    -0.361    clk
    SLICE_X27Y106        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y106        FDPE (Prop_fdpe_C_Q)         0.141    -0.220 f  rst_reg_replica_12/Q
                         net (fo=111, routed)         0.774     0.554    hci0/uart_blk/uart_baud_clk_blk/rst_repN_12_alias
    SLICE_X28Y93         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf_replica_1/O
                         net (fo=7, routed)           0.033    -1.135    clk_inst/inst/clk_out5_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout5_buf_replica/O
                         net (fo=65, routed)          0.046    -1.060    clk_inst/inst/clk_out5_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3132, routed)        0.831    -0.201    hci0/uart_blk/uart_baud_clk_blk/clk_out5
    SLICE_X28Y93         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/C
                         clock pessimism              0.021    -0.179    
    SLICE_X28Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.271    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                           0.554    
  -------------------------------------------------------------------
                         slack                                  0.825    





