{"Source Block": ["oh/elink/dv/elink_e16_model.v@5714:5734@HdlStmProcess", "       access_out <= 1'b0;\n     else if(clk_en)\n       if(!wait_in)\n\t access_out <= access;\n\n   always @ (posedge clk)\n     if (clk_en)\n       if(!wait_in & access)\n\t begin\n\t    srcaddr_out[AW-1:0] <= srcaddr[AW-1:0];\n\t    data_out[DW-1:0]    <= data[DW-1:0];\n\t    write_out           <= write;\n\t    datamode_out[1:0]   <= datamode[1:0]; \n\t    dstaddr_out[AW-1:0] <= dstaddr[AW-1:0];\n\t    ctrlmode_out[3:0]   <= ctrlmode[3:0];\n\t end\n \n   //#####################\n   //# Wait out control\n   //#####################\n   always @ (posedge clk or posedge reset)\n"], "Clone Blocks": [["oh/elink/dv/elink_e16_model.v@5691:5711", "       access_reg <= 1'b0;\n     else if(clk_en)\n       if(~wait_int)\n\t access_reg <= access_in;\n      \n   always @ (posedge clk)\n     if(clk_en)\n       if(~wait_int & access_in)\n\t begin\n\t    write_reg           <= write_in;\n\t    datamode_reg[1:0]   <= datamode_in[1:0];\n\t    ctrlmode_reg[3:0]   <= ctrlmode_in[3:0];\n\t    data_reg[DW-1:0]    <= data_in[DW-1:0];\n\t    dstaddr_reg[AW-1:0] <= dstaddr_in[AW-1:0];\n\t    srcaddr_reg[AW-1:0] <= srcaddr_in[AW-1:0];\n\t end\n\n   //##########################\n   //# mesh output busses  \n   //##########################\n\n"]], "Diff Content": {"Delete": [[5719, "   always @ (posedge clk)\n"], [5720, "     if (clk_en)\n"], [5721, "       if(!wait_in & access)\n"], [5722, "\t begin\n"], [5723, "\t    srcaddr_out[AW-1:0] <= srcaddr[AW-1:0];\n"], [5724, "\t    data_out[DW-1:0]    <= data[DW-1:0];\n"], [5725, "\t    write_out           <= write;\n"], [5726, "\t    datamode_out[1:0]   <= datamode[1:0]; \n"], [5727, "\t    dstaddr_out[AW-1:0] <= dstaddr[AW-1:0];\n"], [5728, "\t    ctrlmode_out[3:0]   <= ctrlmode[3:0];\n"], [5729, "\t end\n"]], "Add": []}}