// Seed: 2116083552
module module_0 ();
  logic id_1;
  assign module_1.id_22 = 0;
  assign id_1 = 1;
endmodule
module module_1 #(
    parameter id_7 = 32'd58
) (
    input uwire id_0,
    output wire id_1,
    input wor id_2,
    input uwire id_3,
    input tri0 id_4,
    output tri id_5,
    output wor id_6,
    input supply1 _id_7,
    output tri id_8,
    output wand id_9,
    input tri0 id_10,
    input wand id_11,
    output tri1 id_12,
    input wand id_13,
    output tri0 id_14,
    input tri0 id_15,
    output supply0 id_16,
    input tri1 id_17,
    input uwire id_18,
    input tri1 id_19,
    input wire id_20,
    input supply1 id_21,
    output wor id_22,
    output wor id_23,
    output supply1 id_24
);
  logic [id_7 : 1] id_26;
  wire id_27;
  module_0 modCall_1 ();
endmodule
