{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Web Edition " "Info: Version 8.0 Build 215 05/29/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 04 14:12:34 2016 " "Info: Processing started: Fri Mar 04 14:12:34 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off project1 -c project1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off project1 -c project1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "IOW " "Info: Assuming node \"IOW\" is an undefined clock" {  } { { "project1.bdf" "" { Schematic "D:/project1/project1.bdf" { { 480 296 464 496 "IOW" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "IOW" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "A " "Info: Assuming node \"A\" is an undefined clock" {  } { { "project1.bdf" "" { Schematic "D:/project1/project1.bdf" { { 328 296 464 344 "A" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "A" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "C " "Info: Assuming node \"C\" is an undefined clock" {  } { { "project1.bdf" "" { Schematic "D:/project1/project1.bdf" { { 360 296 464 376 "C" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "C" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "B " "Info: Assuming node \"B\" is an undefined clock" {  } { { "project1.bdf" "" { Schematic "D:/project1/project1.bdf" { { 344 296 464 360 "B" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "B" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst8 " "Info: Detected gated clock \"inst8\" as buffer" {  } { { "project1.bdf" "" { Schematic "D:/project1/project1.bdf" { { 336 632 696 384 "inst8" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "IOW " "Info: No valid register-to-register data paths exist for clock \"IOW\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "A " "Info: No valid register-to-register data paths exist for clock \"A\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "C " "Info: No valid register-to-register data paths exist for clock \"C\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B " "Info: No valid register-to-register data paths exist for clock \"B\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "74273:inst\|15 D4 IOW 3.054 ns register " "Info: tsu for register \"74273:inst\|15\" (data pin = \"D4\", clock pin = \"IOW\") is 3.054 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.010 ns + Longest pin register " "Info: + Longest pin to register delay is 8.010 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns D4 1 PIN PIN_48 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_48; Fanout = 1; PIN Node = 'D4'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { D4 } "NODE_NAME" } } { "project1.bdf" "" { Schematic "D:/project1/project1.bdf" { { 168 296 464 184 "D4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.752 ns) + CELL(0.206 ns) 7.902 ns 74273:inst\|15~feeder 2 COMB LCCOMB_X15_Y2_N0 1 " "Info: 2: + IC(6.752 ns) + CELL(0.206 ns) = 7.902 ns; Loc. = LCCOMB_X15_Y2_N0; Fanout = 1; COMB Node = '74273:inst\|15~feeder'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.958 ns" { D4 74273:inst|15~feeder } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74273.bdf" { { 528 320 384 608 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.010 ns 74273:inst\|15 3 REG LCFF_X15_Y2_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.010 ns; Loc. = LCFF_X15_Y2_N1; Fanout = 1; REG Node = '74273:inst\|15'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74273:inst|15~feeder 74273:inst|15 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74273.bdf" { { 528 320 384 608 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.258 ns ( 15.71 % ) " "Info: Total cell delay = 1.258 ns ( 15.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.752 ns ( 84.29 % ) " "Info: Total interconnect delay = 6.752 ns ( 84.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.010 ns" { D4 74273:inst|15~feeder 74273:inst|15 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.010 ns" { D4 {} D4~combout {} 74273:inst|15~feeder {} 74273:inst|15 {} } { 0.000ns 0.000ns 6.752ns 0.000ns } { 0.000ns 0.944ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74273.bdf" { { 528 320 384 608 "15" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IOW destination 4.916 ns - Shortest register " "Info: - Shortest clock path from clock \"IOW\" to destination register is 4.916 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns IOW 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'IOW'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { IOW } "NODE_NAME" } } { "project1.bdf" "" { Schematic "D:/project1/project1.bdf" { { 480 296 464 496 "IOW" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.202 ns) 2.300 ns inst8 2 COMB LCCOMB_X27_Y5_N0 1 " "Info: 2: + IC(0.988 ns) + CELL(0.202 ns) = 2.300 ns; Loc. = LCCOMB_X27_Y5_N0; Fanout = 1; COMB Node = 'inst8'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.190 ns" { IOW inst8 } "NODE_NAME" } } { "project1.bdf" "" { Schematic "D:/project1/project1.bdf" { { 336 632 696 384 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.110 ns) + CELL(0.000 ns) 3.410 ns inst8~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(1.110 ns) + CELL(0.000 ns) = 3.410 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst8~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { inst8 inst8~clkctrl } "NODE_NAME" } } { "project1.bdf" "" { Schematic "D:/project1/project1.bdf" { { 336 632 696 384 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.666 ns) 4.916 ns 74273:inst\|15 4 REG LCFF_X15_Y2_N1 1 " "Info: 4: + IC(0.840 ns) + CELL(0.666 ns) = 4.916 ns; Loc. = LCFF_X15_Y2_N1; Fanout = 1; REG Node = '74273:inst\|15'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { inst8~clkctrl 74273:inst|15 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74273.bdf" { { 528 320 384 608 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.978 ns ( 40.24 % ) " "Info: Total cell delay = 1.978 ns ( 40.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.938 ns ( 59.76 % ) " "Info: Total interconnect delay = 2.938 ns ( 59.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.916 ns" { IOW inst8 inst8~clkctrl 74273:inst|15 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.916 ns" { IOW {} IOW~combout {} inst8 {} inst8~clkctrl {} 74273:inst|15 {} } { 0.000ns 0.000ns 0.988ns 1.110ns 0.840ns } { 0.000ns 1.110ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.010 ns" { D4 74273:inst|15~feeder 74273:inst|15 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.010 ns" { D4 {} D4~combout {} 74273:inst|15~feeder {} 74273:inst|15 {} } { 0.000ns 0.000ns 6.752ns 0.000ns } { 0.000ns 0.944ns 0.206ns 0.108ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.916 ns" { IOW inst8 inst8~clkctrl 74273:inst|15 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.916 ns" { IOW {} IOW~combout {} inst8 {} inst8~clkctrl {} 74273:inst|15 {} } { 0.000ns 0.000ns 0.988ns 1.110ns 0.840ns } { 0.000ns 1.110ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "B Q4 74273:inst\|15 11.725 ns register " "Info: tco from clock \"B\" to destination pin \"Q4\" through register \"74273:inst\|15\" is 11.725 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "B source 5.533 ns + Longest register " "Info: + Longest clock path from clock \"B\" to source register is 5.533 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns B 1 CLK PIN_74 1 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_74; Fanout = 1; CLK Node = 'B'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B } "NODE_NAME" } } { "project1.bdf" "" { Schematic "D:/project1/project1.bdf" { { 344 296 464 360 "B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.417 ns) + CELL(0.535 ns) 2.917 ns inst8 2 COMB LCCOMB_X27_Y5_N0 1 " "Info: 2: + IC(1.417 ns) + CELL(0.535 ns) = 2.917 ns; Loc. = LCCOMB_X27_Y5_N0; Fanout = 1; COMB Node = 'inst8'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.952 ns" { B inst8 } "NODE_NAME" } } { "project1.bdf" "" { Schematic "D:/project1/project1.bdf" { { 336 632 696 384 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.110 ns) + CELL(0.000 ns) 4.027 ns inst8~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(1.110 ns) + CELL(0.000 ns) = 4.027 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst8~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { inst8 inst8~clkctrl } "NODE_NAME" } } { "project1.bdf" "" { Schematic "D:/project1/project1.bdf" { { 336 632 696 384 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.666 ns) 5.533 ns 74273:inst\|15 4 REG LCFF_X15_Y2_N1 1 " "Info: 4: + IC(0.840 ns) + CELL(0.666 ns) = 5.533 ns; Loc. = LCFF_X15_Y2_N1; Fanout = 1; REG Node = '74273:inst\|15'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { inst8~clkctrl 74273:inst|15 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74273.bdf" { { 528 320 384 608 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.166 ns ( 39.15 % ) " "Info: Total cell delay = 2.166 ns ( 39.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.367 ns ( 60.85 % ) " "Info: Total interconnect delay = 3.367 ns ( 60.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.533 ns" { B inst8 inst8~clkctrl 74273:inst|15 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.533 ns" { B {} B~combout {} inst8 {} inst8~clkctrl {} 74273:inst|15 {} } { 0.000ns 0.000ns 1.417ns 1.110ns 0.840ns } { 0.000ns 0.965ns 0.535ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74273.bdf" { { 528 320 384 608 "15" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.888 ns + Longest register pin " "Info: + Longest register to pin delay is 5.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74273:inst\|15 1 REG LCFF_X15_Y2_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y2_N1; Fanout = 1; REG Node = '74273:inst\|15'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74273:inst|15 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74273.bdf" { { 528 320 384 608 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.832 ns) + CELL(3.056 ns) 5.888 ns Q4 2 PIN PIN_9 0 " "Info: 2: + IC(2.832 ns) + CELL(3.056 ns) = 5.888 ns; Loc. = PIN_9; Fanout = 0; PIN Node = 'Q4'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.888 ns" { 74273:inst|15 Q4 } "NODE_NAME" } } { "project1.bdf" "" { Schematic "D:/project1/project1.bdf" { { 168 880 1056 184 "Q4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.056 ns ( 51.90 % ) " "Info: Total cell delay = 3.056 ns ( 51.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.832 ns ( 48.10 % ) " "Info: Total interconnect delay = 2.832 ns ( 48.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.888 ns" { 74273:inst|15 Q4 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.888 ns" { 74273:inst|15 {} Q4 {} } { 0.000ns 2.832ns } { 0.000ns 3.056ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.533 ns" { B inst8 inst8~clkctrl 74273:inst|15 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.533 ns" { B {} B~combout {} inst8 {} inst8~clkctrl {} 74273:inst|15 {} } { 0.000ns 0.000ns 1.417ns 1.110ns 0.840ns } { 0.000ns 0.965ns 0.535ns 0.000ns 0.666ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.888 ns" { 74273:inst|15 Q4 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.888 ns" { 74273:inst|15 {} Q4 {} } { 0.000ns 2.832ns } { 0.000ns 3.056ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "74273:inst\|14 D5 B -1.145 ns register " "Info: th for register \"74273:inst\|14\" (data pin = \"D5\", clock pin = \"B\") is -1.145 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "B destination 5.531 ns + Longest register " "Info: + Longest clock path from clock \"B\" to destination register is 5.531 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns B 1 CLK PIN_74 1 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_74; Fanout = 1; CLK Node = 'B'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B } "NODE_NAME" } } { "project1.bdf" "" { Schematic "D:/project1/project1.bdf" { { 344 296 464 360 "B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.417 ns) + CELL(0.535 ns) 2.917 ns inst8 2 COMB LCCOMB_X27_Y5_N0 1 " "Info: 2: + IC(1.417 ns) + CELL(0.535 ns) = 2.917 ns; Loc. = LCCOMB_X27_Y5_N0; Fanout = 1; COMB Node = 'inst8'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.952 ns" { B inst8 } "NODE_NAME" } } { "project1.bdf" "" { Schematic "D:/project1/project1.bdf" { { 336 632 696 384 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.110 ns) + CELL(0.000 ns) 4.027 ns inst8~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(1.110 ns) + CELL(0.000 ns) = 4.027 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst8~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { inst8 inst8~clkctrl } "NODE_NAME" } } { "project1.bdf" "" { Schematic "D:/project1/project1.bdf" { { 336 632 696 384 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.666 ns) 5.531 ns 74273:inst\|14 4 REG LCFF_X7_Y4_N1 1 " "Info: 4: + IC(0.838 ns) + CELL(0.666 ns) = 5.531 ns; Loc. = LCFF_X7_Y4_N1; Fanout = 1; REG Node = '74273:inst\|14'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { inst8~clkctrl 74273:inst|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.166 ns ( 39.16 % ) " "Info: Total cell delay = 2.166 ns ( 39.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.365 ns ( 60.84 % ) " "Info: Total interconnect delay = 3.365 ns ( 60.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.531 ns" { B inst8 inst8~clkctrl 74273:inst|14 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.531 ns" { B {} B~combout {} inst8 {} inst8~clkctrl {} 74273:inst|14 {} } { 0.000ns 0.000ns 1.417ns 1.110ns 0.838ns } { 0.000ns 0.965ns 0.535ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.982 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.982 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns D5 1 PIN PIN_51 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_51; Fanout = 1; PIN Node = 'D5'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { D5 } "NODE_NAME" } } { "project1.bdf" "" { Schematic "D:/project1/project1.bdf" { { 184 296 464 200 "D5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.724 ns) + CELL(0.206 ns) 6.874 ns 74273:inst\|14~feeder 2 COMB LCCOMB_X7_Y4_N0 1 " "Info: 2: + IC(5.724 ns) + CELL(0.206 ns) = 6.874 ns; Loc. = LCCOMB_X7_Y4_N0; Fanout = 1; COMB Node = '74273:inst\|14~feeder'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.930 ns" { D5 74273:inst|14~feeder } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.982 ns 74273:inst\|14 3 REG LCFF_X7_Y4_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 6.982 ns; Loc. = LCFF_X7_Y4_N1; Fanout = 1; REG Node = '74273:inst\|14'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74273:inst|14~feeder 74273:inst|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.258 ns ( 18.02 % ) " "Info: Total cell delay = 1.258 ns ( 18.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.724 ns ( 81.98 % ) " "Info: Total interconnect delay = 5.724 ns ( 81.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.982 ns" { D5 74273:inst|14~feeder 74273:inst|14 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.982 ns" { D5 {} D5~combout {} 74273:inst|14~feeder {} 74273:inst|14 {} } { 0.000ns 0.000ns 5.724ns 0.000ns } { 0.000ns 0.944ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.531 ns" { B inst8 inst8~clkctrl 74273:inst|14 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.531 ns" { B {} B~combout {} inst8 {} inst8~clkctrl {} 74273:inst|14 {} } { 0.000ns 0.000ns 1.417ns 1.110ns 0.838ns } { 0.000ns 0.965ns 0.535ns 0.000ns 0.666ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.982 ns" { D5 74273:inst|14~feeder 74273:inst|14 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.982 ns" { D5 {} D5~combout {} 74273:inst|14~feeder {} 74273:inst|14 {} } { 0.000ns 0.000ns 5.724ns 0.000ns } { 0.000ns 0.944ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "122 " "Info: Peak virtual memory: 122 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 04 14:12:34 2016 " "Info: Processing ended: Fri Mar 04 14:12:34 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
