// Seed: 576426975
module module_0;
endmodule
module module_1 (
    output wor   id_0,
    input  wor   id_1,
    input  tri   id_2,
    input  wire  id_3,
    output tri   id_4,
    input  tri   id_5,
    input  wand  id_6,
    input  wire  id_7,
    input  uwire id_8,
    input  uwire id_9
);
  wire id_11;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  input wire id_20;
  inout wire id_19;
  input wire id_18;
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  id_21(
      .id_0(id_8),
      .id_1(1),
      .id_2(1),
      .id_3(1),
      .id_4(id_4),
      .id_5(id_15),
      .id_6(id_6),
      .id_7(id_3),
      .id_8(~1 ? 1 : 1),
      .id_9(id_12),
      .id_10(id_17),
      .id_11(1),
      .id_12(id_12),
      .id_13(id_1),
      .id_14(1),
      .id_15(1)
  ); module_0();
endmodule
