m255
K4
z2
!s11f vlog 2020.1_3 2020.04, Apr 27 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog
T_opt
!s110 1609845990
VX`ndz]0cIbYm][b=4[@hj2
04 3 4 work top fast 0
=1-005056b17572-5ff44ce5-caa15-2ba
o-quiet -auto_acc_if_foreign -work work +acc
Z1 tCvgOpt 0
n@_opt
OL;O;10.7d;67
valu
Z2 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z3 DXx4 work 8 typedefs 0 22 <7]g?SS^k1[TZQE^KO1[72
!s110 1609589207
!i10b 1
!s100 z`kY8DR`:f?odY`Gl<Cfi0
Z4 !s11b Dg1SIo80bB@j0V0VzS_@n1
IGWje]Dn4IkL9SL8NgYgI90
Z5 VDg1SIo80bB@j0V0VzS_@n1
S1
R0
w1609589195
8/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab05-alu/alu.sv
F/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab05-alu/alu.sv
!i122 22
L0 1 30
Z6 OV;L;2020.1_3;71
r1
!s85 0
31
!s108 1609589207.000000
!s107 /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab05-alu/alu.sv|
!s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab05-alu/alu.sv|
!i113 1
Z7 o-work work
R1
valu_test
R2
R3
DXx4 work 16 alu_test_sv_unit 0 22 e^@h8^eJh;>e@I`eJWUC83
Z8 !s110 1609588947
R5
r1
!s85 0
!i10b 1
!s100 9IFcQdPoannT=d_ajO8R21
IMLL>=[0RmDF:8b03m8:l;1
!s105 alu_test_sv_unit
S1
R0
Z9 w1518181990
Z10 8/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab05-alu/alu_test.sv
Z11 F/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab05-alu/alu_test.sv
!i122 18
L0 16 67
R6
31
Z12 !s108 1609588947.000000
Z13 !s107 /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab05-alu/alu_test.sv|
Z14 !s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab05-alu/alu_test.sv|
!i113 1
R7
R1
Xalu_test_sv_unit
R2
R3
R8
Ve^@h8^eJh;>e@I`eJWUC83
r1
!s85 0
!i10b 1
!s100 KoiGkVMdkKZ14klY]@78@0
Ie^@h8^eJh;>e@I`eJWUC83
!i103 1
S1
R0
R9
R10
R11
!i122 18
Z15 L0 14 0
R6
31
R12
R13
R14
!i113 1
R7
R1
Ybus
Z16 DXx6 sv_std 3 std 0 22 d=_JfHTnXCN[H5FjiaJJc0
!s110 1609845683
!i10b 1
!s100 ZU_lFoBkYFWcZ3oQ7P]?P1
IT0]V;B23giEaY0<dCB=il0
R5
!s105 intf_sv_unit
S1
Z17 d/home/phanq/Cadence/system_verilog/SystemVerilog
w1609845677
8/home/phanq/Cadence/system_verilog/SystemVerilog/lab10-memrnd/intf.sv
F/home/phanq/Cadence/system_verilog/SystemVerilog/lab10-memrnd/intf.sv
L0 1
Z18 OL;L;10.7d;67
r1
!s85 0
31
!s108 1609845683.000000
!s107 /home/phanq/Cadence/system_verilog/SystemVerilog/lab10-memrnd/intf.sv|
!s90 -reportprogress|300|-work|work|/home/phanq/Cadence/system_verilog/SystemVerilog/lab10-memrnd/intf.sv|
!i113 0
R7
R1
vcontrol
R2
Z19 DXx4 work 8 typedefs 0 22 dFnEYllo]ldWfSShQnONk1
!s110 1609588133
!i10b 1
!s100 I1Y9438]82`iA4mQ3bLgh0
R4
IdEILcJ0Vnjiojb5:2F6_A0
R5
S1
R0
w1609588098
Z20 8/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab04-ctrl/control.sv
Z21 F/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab04-ctrl/control.sv
!i122 16
L0 15 76
R6
r1
!s85 0
31
!s108 1609588133.000000
Z22 !s107 /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab04-ctrl/control.sv|
Z23 !s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab04-ctrl/control.sv|
!i113 1
R7
R1
Xcontrol_sv_unit
R2
R19
!s110 1609585054
VmCDjTUUMJmclUHhZP^zU52
r1
!s85 0
!i10b 1
!s100 2SJElMzl6Q?`9XkT4A@Zd3
ImCDjTUUMJmclUHhZP^zU52
!i103 1
S1
R0
w1609585033
R20
R21
!i122 15
R15
R6
31
!s108 1609585054.000000
R22
R23
!i113 1
R7
R1
vcontrol_test
R2
R19
!s110 1609584819
!i10b 1
!s100 ngoBVKJ;1KOCl73oP?W>G3
R4
I7d_EIcSU<g_GoV[SG?lGD0
R5
S1
R0
w1609584806
8/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab04-ctrl/control_test.sv
F/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab04-ctrl/control_test.sv
!i122 14
L0 13 91
R6
r1
!s85 0
31
!s108 1609584819.000000
!s107 /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab04-ctrl/control_test.sv|
!s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab04-ctrl/control_test.sv|
!i113 1
R7
R1
vcounter
R2
Z24 !s110 1609535699
!i10b 1
!s100 C54S2@FY6CM<>ELD:9VhI1
R4
I;;[3D6`GBlgIl0EgVoiFg3
R5
S1
R0
w1609535683
8/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab03-count/counter.sv
F/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab03-count/counter.sv
!i122 4
L0 1 22
R6
r1
!s85 0
31
Z25 !s108 1609535699.000000
!s107 /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab03-count/counter.sv|
!s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab03-count/counter.sv|
!i113 1
R7
R1
vcounter_test
R2
R24
!i10b 1
!s100 aZ2kV9]HVP19B[Cb9BEDN0
R4
I]SIjb^b@iTKM`B1I]=?OI0
R5
S1
R0
R9
8/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab03-count/counter_test.sv
F/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab03-count/counter_test.sv
!i122 5
L0 13 74
R6
r1
!s85 0
31
R25
!s107 /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab03-count/counter_test.sv|
!s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab03-count/counter_test.sv|
!i113 1
R7
R1
vflipflop
R2
!s110 1609804327
!i10b 1
!s100 cbaJ776U7iihhV@_dA3m73
R4
IE_13i??F9SXbMD2lHg`dC0
R5
S1
R0
w1609804307
8/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab09-cb/flipflop.sv
F/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab09-cb/flipflop.sv
!i122 66
L0 13 12
R6
r1
!s85 0
31
!s108 1609804327.000000
!s107 /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab09-cb/flipflop.sv|
!s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab09-cb/flipflop.sv|
!i113 1
R7
R1
vmem
R16
Z26 !s110 1609845622
!i10b 1
!s100 0DZY8^<E8>g1lFc7_@H960
Ia=kCmM@d[oOI<6fVn03JB3
R5
!s105 mem_sv_unit
S1
R17
Z27 w1609845515
8/home/phanq/Cadence/system_verilog/SystemVerilog/lab10-memrnd/mem.sv
F/home/phanq/Cadence/system_verilog/SystemVerilog/lab10-memrnd/mem.sv
L0 20
R18
r1
!s85 0
31
Z28 !s108 1609845622.000000
!s107 /home/phanq/Cadence/system_verilog/SystemVerilog/lab10-memrnd/mem.sv|
!s90 -reportprogress|300|-work|work|/home/phanq/Cadence/system_verilog/SystemVerilog/lab10-memrnd/mem.sv|
!i113 0
R7
R1
vmem_test
R16
!s110 1609845982
!i10b 1
!s100 XiWDP=DVQT[H8mf[fCVaf3
I?Jfg3gfQTZ`>:Z_z@dFX83
R5
!s105 mem_test_sv_unit
S1
R17
w1609845951
8/home/phanq/Cadence/system_verilog/SystemVerilog/lab10-memrnd/mem_test.sv
F/home/phanq/Cadence/system_verilog/SystemVerilog/lab10-memrnd/mem_test.sv
L0 13
R18
r1
!s85 0
31
!s108 1609845982.000000
!s107 /home/phanq/Cadence/system_verilog/SystemVerilog/lab10-memrnd/mem_test.sv|
!s90 -reportprogress|300|-work|work|/home/phanq/Cadence/system_verilog/SystemVerilog/lab10-memrnd/mem_test.sv|
!i113 0
R7
R1
vregister
R2
Z29 !s110 1609528553
!i10b 1
!s100 of_UNe8Z0jH`Jo1LQ`Nm=3
R4
IFddO]:afM0?47W2OCe6zb1
R5
S1
R0
w1609528316
8/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab01-reg/register.sv
F/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab01-reg/register.sv
!i122 0
Z30 L0 1 19
R6
r1
!s85 0
31
Z31 !s108 1609528553.000000
!s107 /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab01-reg/register.sv|
!s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab01-reg/register.sv|
!i113 1
R7
R1
vregister_test
R2
R29
!i10b 1
!s100 UBZ@T^ZT5?Be@5TbT[a@`3
R4
I_L8T1QX9_z7[gZ3fz:Ym^2
R5
S1
R0
R9
8/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab01-reg/register_test.sv
F/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab01-reg/register_test.sv
!i122 1
L0 13 55
R6
r1
!s85 0
31
R31
!s107 /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab01-reg/register_test.sv|
!s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab01-reg/register_test.sv|
!i113 1
R7
R1
vscale_mux
R2
!s110 1609529137
!i10b 1
!s100 5WXFDD<_:5jL0Q7dOSTo;1
R4
I7VDfX_`D3PXF07Vgl8Q[_1
R5
S1
R0
w1609529126
8/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab02-mux/scale_mux.sv
F/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab02-mux/scale_mux.sv