// Seed: 764742896
module module_0 (
    input tri0 id_0
    , id_2
);
  id_4(
      1, id_5, id_0, {1{id_3}}
  );
  wire id_6;
  genvar id_7;
endmodule
module module_0 (
    input wire id_0,
    input wor id_1,
    input supply1 id_2,
    output uwire id_3,
    input logic id_4,
    input logic id_5,
    input supply0 id_6,
    input tri0 id_7,
    output wor id_8,
    output tri1 id_9,
    input tri1 id_10,
    input supply0 id_11,
    output tri1 id_12,
    input wor id_13,
    input supply0 module_1,
    input tri0 id_15,
    input supply0 id_16,
    input wor id_17,
    output logic id_18,
    input tri0 id_19
);
  always @(negedge 1) begin
    while (1 - id_6) begin
      if (1) begin
        id_18 <= 1'b0 ? id_4 : id_5;
      end
    end
  end
  xnor (id_9, id_17, id_15, id_5, id_6, id_11, id_7, id_16, id_1, id_10, id_13);
  module_0(
      id_0
  );
endmodule
