{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587411001427 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587411001427 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 20 22:30:01 2020 " "Processing started: Mon Apr 20 22:30:01 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587411001427 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1587411001427 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cursach -c Cursach --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Cursach -c Cursach --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1587411001428 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1587411001653 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1587411001653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 6 6 " "Found 6 design units, including 6 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockwise " "Found entity 1: clockwise" {  } { { "main.v" "" { Text "E:/Quartus-Lite/Cursach/main.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587411008510 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter " "Found entity 2: counter" {  } { { "main.v" "" { Text "E:/Quartus-Lite/Cursach/main.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587411008510 ""} { "Info" "ISGN_ENTITY_NAME" "3 comparator " "Found entity 3: comparator" {  } { { "main.v" "" { Text "E:/Quartus-Lite/Cursach/main.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587411008510 ""} { "Info" "ISGN_ENTITY_NAME" "4 twoInputOr " "Found entity 4: twoInputOr" {  } { { "main.v" "" { Text "E:/Quartus-Lite/Cursach/main.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587411008510 ""} { "Info" "ISGN_ENTITY_NAME" "5 twoinputXor " "Found entity 5: twoinputXor" {  } { { "main.v" "" { Text "E:/Quartus-Lite/Cursach/main.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587411008510 ""} { "Info" "ISGN_ENTITY_NAME" "6 Cursach " "Found entity 6: Cursach" {  } { { "main.v" "" { Text "E:/Quartus-Lite/Cursach/main.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587411008510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1587411008510 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aLessThanB_1 main.v(123) " "Verilog HDL Implicit Net warning at main.v(123): created implicit net for \"aLessThanB_1\"" {  } { { "main.v" "" { Text "E:/Quartus-Lite/Cursach/main.v" 123 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1587411008511 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aMoreThanB_1 main.v(123) " "Verilog HDL Implicit Net warning at main.v(123): created implicit net for \"aMoreThanB_1\"" {  } { { "main.v" "" { Text "E:/Quartus-Lite/Cursach/main.v" 123 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1587411008511 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aEqualB_1 main.v(123) " "Verilog HDL Implicit Net warning at main.v(123): created implicit net for \"aEqualB_1\"" {  } { { "main.v" "" { Text "E:/Quartus-Lite/Cursach/main.v" 123 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1587411008511 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aLessThanB_2 main.v(124) " "Verilog HDL Implicit Net warning at main.v(124): created implicit net for \"aLessThanB_2\"" {  } { { "main.v" "" { Text "E:/Quartus-Lite/Cursach/main.v" 124 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1587411008511 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aMoreThanB_2 main.v(124) " "Verilog HDL Implicit Net warning at main.v(124): created implicit net for \"aMoreThanB_2\"" {  } { { "main.v" "" { Text "E:/Quartus-Lite/Cursach/main.v" 124 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1587411008511 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aEqualB_2 main.v(124) " "Verilog HDL Implicit Net warning at main.v(124): created implicit net for \"aEqualB_2\"" {  } { { "main.v" "" { Text "E:/Quartus-Lite/Cursach/main.v" 124 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1587411008511 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_1 main.v(126) " "Verilog HDL Implicit Net warning at main.v(126): created implicit net for \"out_1\"" {  } { { "main.v" "" { Text "E:/Quartus-Lite/Cursach/main.v" 126 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1587411008511 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_2 main.v(127) " "Verilog HDL Implicit Net warning at main.v(127): created implicit net for \"out_2\"" {  } { { "main.v" "" { Text "E:/Quartus-Lite/Cursach/main.v" 127 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1587411008511 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aEqualThanB_2 main.v(128) " "Verilog HDL Implicit Net warning at main.v(128): created implicit net for \"aEqualThanB_2\"" {  } { { "main.v" "" { Text "E:/Quartus-Lite/Cursach/main.v" 128 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1587411008511 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_3 main.v(128) " "Verilog HDL Implicit Net warning at main.v(128): created implicit net for \"out_3\"" {  } { { "main.v" "" { Text "E:/Quartus-Lite/Cursach/main.v" 128 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1587411008511 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_ac main.v(130) " "Verilog HDL Implicit Net warning at main.v(130): created implicit net for \"out_ac\"" {  } { { "main.v" "" { Text "E:/Quartus-Lite/Cursach/main.v" 130 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1587411008511 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result main.v(131) " "Verilog HDL Implicit Net warning at main.v(131): created implicit net for \"result\"" {  } { { "main.v" "" { Text "E:/Quartus-Lite/Cursach/main.v" 131 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1587411008511 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clockOutput_1 main.v(133) " "Verilog HDL Implicit Net warning at main.v(133): created implicit net for \"clockOutput_1\"" {  } { { "main.v" "" { Text "E:/Quartus-Lite/Cursach/main.v" 133 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1587411008511 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clockOutput_2 main.v(134) " "Verilog HDL Implicit Net warning at main.v(134): created implicit net for \"clockOutput_2\"" {  } { { "main.v" "" { Text "E:/Quartus-Lite/Cursach/main.v" 134 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1587411008511 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clockForFirstCounter main.v(136) " "Verilog HDL Implicit Net warning at main.v(136): created implicit net for \"clockForFirstCounter\"" {  } { { "main.v" "" { Text "E:/Quartus-Lite/Cursach/main.v" 136 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1587411008511 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clockForSecondCounter main.v(137) " "Verilog HDL Implicit Net warning at main.v(137): created implicit net for \"clockForSecondCounter\"" {  } { { "main.v" "" { Text "E:/Quartus-Lite/Cursach/main.v" 137 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1587411008512 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Cursach " "Elaborating entity \"Cursach\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1587411008532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:COUNTER_1 " "Elaborating entity \"counter\" for hierarchy \"counter:COUNTER_1\"" {  } { { "main.v" "COUNTER_1" { Text "E:/Quartus-Lite/Cursach/main.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1587411008547 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main.v(38) " "Verilog HDL assignment warning at main.v(38): truncated value with size 32 to match size of target (4)" {  } { { "main.v" "" { Text "E:/Quartus-Lite/Cursach/main.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1587411008547 "|Cursach|counter:COUNTER_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:COMPARATOR_1 " "Elaborating entity \"comparator\" for hierarchy \"comparator:COMPARATOR_1\"" {  } { { "main.v" "COMPARATOR_1" { Text "E:/Quartus-Lite/Cursach/main.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1587411008556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoInputOr twoInputOr:forAandCOutputs " "Elaborating entity \"twoInputOr\" for hierarchy \"twoInputOr:forAandCOutputs\"" {  } { { "main.v" "forAandCOutputs" { Text "E:/Quartus-Lite/Cursach/main.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1587411008582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockwise clockwise:firstClock " "Elaborating entity \"clockwise\" for hierarchy \"clockwise:firstClock\"" {  } { { "main.v" "firstClock" { Text "E:/Quartus-Lite/Cursach/main.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1587411008595 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_dt main.v(9) " "Verilog HDL or VHDL warning at main.v(9): object \"clk_dt\" assigned a value but never read" {  } { { "main.v" "" { Text "E:/Quartus-Lite/Cursach/main.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1587411008596 "|Cursach|clockwise:firstClock"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk main.v(11) " "Verilog HDL warning at main.v(11): assignments to clk create a combinational loop" {  } { { "main.v" "" { Text "E:/Quartus-Lite/Cursach/main.v" 11 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1587411008596 "|Cursach|clockwise:firstClock"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "main.v(24) " "Verilog HDL warning at main.v(24): ignoring unsupported system task" {  } { { "main.v" "" { Text "E:/Quartus-Lite/Cursach/main.v" 24 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1587411008596 "|Cursach|clockwise:firstClock"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "forALessThanB twoInputXor " "Node instance \"forALessThanB\" instantiates undefined entity \"twoInputXor\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "main.v" "forALessThanB" { Text "E:/Quartus-Lite/Cursach/main.v" 126 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1587411008605 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "forAMoreThanB twoInputXor " "Node instance \"forAMoreThanB\" instantiates undefined entity \"twoInputXor\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "main.v" "forAMoreThanB" { Text "E:/Quartus-Lite/Cursach/main.v" 127 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1587411008605 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "forAEqualThanB twoInputXor " "Node instance \"forAEqualThanB\" instantiates undefined entity \"twoInputXor\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "main.v" "forAEqualThanB" { Text "E:/Quartus-Lite/Cursach/main.v" 128 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1587411008605 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 3 s 21 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 3 errors, 21 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4711 " "Peak virtual memory: 4711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587411008659 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 20 22:30:08 2020 " "Processing ended: Mon Apr 20 22:30:08 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587411008659 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587411008659 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587411008659 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1587411008659 ""}
