
WaterBlasterV2Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b15c  080000b8  080000b8  000010b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000638  0800b218  0800b218  0000c218  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b850  0800b850  0000d1dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800b850  0800b850  0000d1dc  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800b850  0800b850  0000d1dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b850  0800b850  0000c850  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b854  0800b854  0000c854  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  0800b858  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000278  200001dc  0800ba34  0000d1dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000454  0800ba34  0000d454  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000d1dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007093  00000000  00000000  0000d204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000019a1  00000000  00000000  00014297  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000848  00000000  00000000  00015c38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000620  00000000  00000000  00016480  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001638a  00000000  00000000  00016aa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009048  00000000  00000000  0002ce2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008a09e  00000000  00000000  00035e72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bff10  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003334  00000000  00000000  000bff54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000076  00000000  00000000  000c3288  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	@ (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	@ (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	@ (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	200001dc 	.word	0x200001dc
 80000d8:	00000000 	.word	0x00000000
 80000dc:	0800b1fc 	.word	0x0800b1fc

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	@ (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	@ (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	@ (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			@ (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	200001e0 	.word	0x200001e0
 80000fc:	0800b1fc 	.word	0x0800b1fc

08000100 <strlen>:
 8000100:	2300      	movs	r3, #0
 8000102:	5cc2      	ldrb	r2, [r0, r3]
 8000104:	3301      	adds	r3, #1
 8000106:	2a00      	cmp	r2, #0
 8000108:	d1fb      	bne.n	8000102 <strlen+0x2>
 800010a:	1e58      	subs	r0, r3, #1
 800010c:	4770      	bx	lr
	...

08000110 <__gnu_thumb1_case_uqi>:
 8000110:	b402      	push	{r1}
 8000112:	4671      	mov	r1, lr
 8000114:	0849      	lsrs	r1, r1, #1
 8000116:	0049      	lsls	r1, r1, #1
 8000118:	5c09      	ldrb	r1, [r1, r0]
 800011a:	0049      	lsls	r1, r1, #1
 800011c:	448e      	add	lr, r1
 800011e:	bc02      	pop	{r1}
 8000120:	4770      	bx	lr
 8000122:	46c0      	nop			@ (mov r8, r8)

08000124 <__gnu_thumb1_case_shi>:
 8000124:	b403      	push	{r0, r1}
 8000126:	4671      	mov	r1, lr
 8000128:	0849      	lsrs	r1, r1, #1
 800012a:	0040      	lsls	r0, r0, #1
 800012c:	0049      	lsls	r1, r1, #1
 800012e:	5e09      	ldrsh	r1, [r1, r0]
 8000130:	0049      	lsls	r1, r1, #1
 8000132:	448e      	add	lr, r1
 8000134:	bc03      	pop	{r0, r1}
 8000136:	4770      	bx	lr

08000138 <__udivsi3>:
 8000138:	2200      	movs	r2, #0
 800013a:	0843      	lsrs	r3, r0, #1
 800013c:	428b      	cmp	r3, r1
 800013e:	d374      	bcc.n	800022a <__udivsi3+0xf2>
 8000140:	0903      	lsrs	r3, r0, #4
 8000142:	428b      	cmp	r3, r1
 8000144:	d35f      	bcc.n	8000206 <__udivsi3+0xce>
 8000146:	0a03      	lsrs	r3, r0, #8
 8000148:	428b      	cmp	r3, r1
 800014a:	d344      	bcc.n	80001d6 <__udivsi3+0x9e>
 800014c:	0b03      	lsrs	r3, r0, #12
 800014e:	428b      	cmp	r3, r1
 8000150:	d328      	bcc.n	80001a4 <__udivsi3+0x6c>
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d30d      	bcc.n	8000174 <__udivsi3+0x3c>
 8000158:	22ff      	movs	r2, #255	@ 0xff
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	ba12      	rev	r2, r2
 800015e:	0c03      	lsrs	r3, r0, #16
 8000160:	428b      	cmp	r3, r1
 8000162:	d302      	bcc.n	800016a <__udivsi3+0x32>
 8000164:	1212      	asrs	r2, r2, #8
 8000166:	0209      	lsls	r1, r1, #8
 8000168:	d065      	beq.n	8000236 <__udivsi3+0xfe>
 800016a:	0b03      	lsrs	r3, r0, #12
 800016c:	428b      	cmp	r3, r1
 800016e:	d319      	bcc.n	80001a4 <__udivsi3+0x6c>
 8000170:	e000      	b.n	8000174 <__udivsi3+0x3c>
 8000172:	0a09      	lsrs	r1, r1, #8
 8000174:	0bc3      	lsrs	r3, r0, #15
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x46>
 800017a:	03cb      	lsls	r3, r1, #15
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b83      	lsrs	r3, r0, #14
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x52>
 8000186:	038b      	lsls	r3, r1, #14
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b43      	lsrs	r3, r0, #13
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x5e>
 8000192:	034b      	lsls	r3, r1, #13
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0b03      	lsrs	r3, r0, #12
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x6a>
 800019e:	030b      	lsls	r3, r1, #12
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0ac3      	lsrs	r3, r0, #11
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x76>
 80001aa:	02cb      	lsls	r3, r1, #11
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a83      	lsrs	r3, r0, #10
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x82>
 80001b6:	028b      	lsls	r3, r1, #10
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a43      	lsrs	r3, r0, #9
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x8e>
 80001c2:	024b      	lsls	r3, r1, #9
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	0a03      	lsrs	r3, r0, #8
 80001ca:	428b      	cmp	r3, r1
 80001cc:	d301      	bcc.n	80001d2 <__udivsi3+0x9a>
 80001ce:	020b      	lsls	r3, r1, #8
 80001d0:	1ac0      	subs	r0, r0, r3
 80001d2:	4152      	adcs	r2, r2
 80001d4:	d2cd      	bcs.n	8000172 <__udivsi3+0x3a>
 80001d6:	09c3      	lsrs	r3, r0, #7
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xa8>
 80001dc:	01cb      	lsls	r3, r1, #7
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0983      	lsrs	r3, r0, #6
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xb4>
 80001e8:	018b      	lsls	r3, r1, #6
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0943      	lsrs	r3, r0, #5
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xc0>
 80001f4:	014b      	lsls	r3, r1, #5
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	0903      	lsrs	r3, r0, #4
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xcc>
 8000200:	010b      	lsls	r3, r1, #4
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	08c3      	lsrs	r3, r0, #3
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xd8>
 800020c:	00cb      	lsls	r3, r1, #3
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0883      	lsrs	r3, r0, #2
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xe4>
 8000218:	008b      	lsls	r3, r1, #2
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	0843      	lsrs	r3, r0, #1
 8000220:	428b      	cmp	r3, r1
 8000222:	d301      	bcc.n	8000228 <__udivsi3+0xf0>
 8000224:	004b      	lsls	r3, r1, #1
 8000226:	1ac0      	subs	r0, r0, r3
 8000228:	4152      	adcs	r2, r2
 800022a:	1a41      	subs	r1, r0, r1
 800022c:	d200      	bcs.n	8000230 <__udivsi3+0xf8>
 800022e:	4601      	mov	r1, r0
 8000230:	4152      	adcs	r2, r2
 8000232:	4610      	mov	r0, r2
 8000234:	4770      	bx	lr
 8000236:	e7ff      	b.n	8000238 <__udivsi3+0x100>
 8000238:	b501      	push	{r0, lr}
 800023a:	2000      	movs	r0, #0
 800023c:	f000 f8f0 	bl	8000420 <__aeabi_idiv0>
 8000240:	bd02      	pop	{r1, pc}
 8000242:	46c0      	nop			@ (mov r8, r8)

08000244 <__aeabi_uidivmod>:
 8000244:	2900      	cmp	r1, #0
 8000246:	d0f7      	beq.n	8000238 <__udivsi3+0x100>
 8000248:	e776      	b.n	8000138 <__udivsi3>
 800024a:	4770      	bx	lr

0800024c <__divsi3>:
 800024c:	4603      	mov	r3, r0
 800024e:	430b      	orrs	r3, r1
 8000250:	d47f      	bmi.n	8000352 <__divsi3+0x106>
 8000252:	2200      	movs	r2, #0
 8000254:	0843      	lsrs	r3, r0, #1
 8000256:	428b      	cmp	r3, r1
 8000258:	d374      	bcc.n	8000344 <__divsi3+0xf8>
 800025a:	0903      	lsrs	r3, r0, #4
 800025c:	428b      	cmp	r3, r1
 800025e:	d35f      	bcc.n	8000320 <__divsi3+0xd4>
 8000260:	0a03      	lsrs	r3, r0, #8
 8000262:	428b      	cmp	r3, r1
 8000264:	d344      	bcc.n	80002f0 <__divsi3+0xa4>
 8000266:	0b03      	lsrs	r3, r0, #12
 8000268:	428b      	cmp	r3, r1
 800026a:	d328      	bcc.n	80002be <__divsi3+0x72>
 800026c:	0c03      	lsrs	r3, r0, #16
 800026e:	428b      	cmp	r3, r1
 8000270:	d30d      	bcc.n	800028e <__divsi3+0x42>
 8000272:	22ff      	movs	r2, #255	@ 0xff
 8000274:	0209      	lsls	r1, r1, #8
 8000276:	ba12      	rev	r2, r2
 8000278:	0c03      	lsrs	r3, r0, #16
 800027a:	428b      	cmp	r3, r1
 800027c:	d302      	bcc.n	8000284 <__divsi3+0x38>
 800027e:	1212      	asrs	r2, r2, #8
 8000280:	0209      	lsls	r1, r1, #8
 8000282:	d065      	beq.n	8000350 <__divsi3+0x104>
 8000284:	0b03      	lsrs	r3, r0, #12
 8000286:	428b      	cmp	r3, r1
 8000288:	d319      	bcc.n	80002be <__divsi3+0x72>
 800028a:	e000      	b.n	800028e <__divsi3+0x42>
 800028c:	0a09      	lsrs	r1, r1, #8
 800028e:	0bc3      	lsrs	r3, r0, #15
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x4c>
 8000294:	03cb      	lsls	r3, r1, #15
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0b83      	lsrs	r3, r0, #14
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x58>
 80002a0:	038b      	lsls	r3, r1, #14
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0b43      	lsrs	r3, r0, #13
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x64>
 80002ac:	034b      	lsls	r3, r1, #13
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0b03      	lsrs	r3, r0, #12
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x70>
 80002b8:	030b      	lsls	r3, r1, #12
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0ac3      	lsrs	r3, r0, #11
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x7c>
 80002c4:	02cb      	lsls	r3, r1, #11
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0a83      	lsrs	r3, r0, #10
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x88>
 80002d0:	028b      	lsls	r3, r1, #10
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0a43      	lsrs	r3, r0, #9
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0x94>
 80002dc:	024b      	lsls	r3, r1, #9
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	0a03      	lsrs	r3, r0, #8
 80002e4:	428b      	cmp	r3, r1
 80002e6:	d301      	bcc.n	80002ec <__divsi3+0xa0>
 80002e8:	020b      	lsls	r3, r1, #8
 80002ea:	1ac0      	subs	r0, r0, r3
 80002ec:	4152      	adcs	r2, r2
 80002ee:	d2cd      	bcs.n	800028c <__divsi3+0x40>
 80002f0:	09c3      	lsrs	r3, r0, #7
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xae>
 80002f6:	01cb      	lsls	r3, r1, #7
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0983      	lsrs	r3, r0, #6
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xba>
 8000302:	018b      	lsls	r3, r1, #6
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0943      	lsrs	r3, r0, #5
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xc6>
 800030e:	014b      	lsls	r3, r1, #5
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	0903      	lsrs	r3, r0, #4
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xd2>
 800031a:	010b      	lsls	r3, r1, #4
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	08c3      	lsrs	r3, r0, #3
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xde>
 8000326:	00cb      	lsls	r3, r1, #3
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0883      	lsrs	r3, r0, #2
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xea>
 8000332:	008b      	lsls	r3, r1, #2
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	0843      	lsrs	r3, r0, #1
 800033a:	428b      	cmp	r3, r1
 800033c:	d301      	bcc.n	8000342 <__divsi3+0xf6>
 800033e:	004b      	lsls	r3, r1, #1
 8000340:	1ac0      	subs	r0, r0, r3
 8000342:	4152      	adcs	r2, r2
 8000344:	1a41      	subs	r1, r0, r1
 8000346:	d200      	bcs.n	800034a <__divsi3+0xfe>
 8000348:	4601      	mov	r1, r0
 800034a:	4152      	adcs	r2, r2
 800034c:	4610      	mov	r0, r2
 800034e:	4770      	bx	lr
 8000350:	e05d      	b.n	800040e <__divsi3+0x1c2>
 8000352:	0fca      	lsrs	r2, r1, #31
 8000354:	d000      	beq.n	8000358 <__divsi3+0x10c>
 8000356:	4249      	negs	r1, r1
 8000358:	1003      	asrs	r3, r0, #32
 800035a:	d300      	bcc.n	800035e <__divsi3+0x112>
 800035c:	4240      	negs	r0, r0
 800035e:	4053      	eors	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	469c      	mov	ip, r3
 8000364:	0903      	lsrs	r3, r0, #4
 8000366:	428b      	cmp	r3, r1
 8000368:	d32d      	bcc.n	80003c6 <__divsi3+0x17a>
 800036a:	0a03      	lsrs	r3, r0, #8
 800036c:	428b      	cmp	r3, r1
 800036e:	d312      	bcc.n	8000396 <__divsi3+0x14a>
 8000370:	22fc      	movs	r2, #252	@ 0xfc
 8000372:	0189      	lsls	r1, r1, #6
 8000374:	ba12      	rev	r2, r2
 8000376:	0a03      	lsrs	r3, r0, #8
 8000378:	428b      	cmp	r3, r1
 800037a:	d30c      	bcc.n	8000396 <__divsi3+0x14a>
 800037c:	0189      	lsls	r1, r1, #6
 800037e:	1192      	asrs	r2, r2, #6
 8000380:	428b      	cmp	r3, r1
 8000382:	d308      	bcc.n	8000396 <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d304      	bcc.n	8000396 <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	d03a      	beq.n	8000406 <__divsi3+0x1ba>
 8000390:	1192      	asrs	r2, r2, #6
 8000392:	e000      	b.n	8000396 <__divsi3+0x14a>
 8000394:	0989      	lsrs	r1, r1, #6
 8000396:	09c3      	lsrs	r3, r0, #7
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x154>
 800039c:	01cb      	lsls	r3, r1, #7
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0983      	lsrs	r3, r0, #6
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x160>
 80003a8:	018b      	lsls	r3, r1, #6
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0943      	lsrs	r3, r0, #5
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x16c>
 80003b4:	014b      	lsls	r3, r1, #5
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	0903      	lsrs	r3, r0, #4
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x178>
 80003c0:	010b      	lsls	r3, r1, #4
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	08c3      	lsrs	r3, r0, #3
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x184>
 80003cc:	00cb      	lsls	r3, r1, #3
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	0883      	lsrs	r3, r0, #2
 80003d4:	428b      	cmp	r3, r1
 80003d6:	d301      	bcc.n	80003dc <__divsi3+0x190>
 80003d8:	008b      	lsls	r3, r1, #2
 80003da:	1ac0      	subs	r0, r0, r3
 80003dc:	4152      	adcs	r2, r2
 80003de:	d2d9      	bcs.n	8000394 <__divsi3+0x148>
 80003e0:	0843      	lsrs	r3, r0, #1
 80003e2:	428b      	cmp	r3, r1
 80003e4:	d301      	bcc.n	80003ea <__divsi3+0x19e>
 80003e6:	004b      	lsls	r3, r1, #1
 80003e8:	1ac0      	subs	r0, r0, r3
 80003ea:	4152      	adcs	r2, r2
 80003ec:	1a41      	subs	r1, r0, r1
 80003ee:	d200      	bcs.n	80003f2 <__divsi3+0x1a6>
 80003f0:	4601      	mov	r1, r0
 80003f2:	4663      	mov	r3, ip
 80003f4:	4152      	adcs	r2, r2
 80003f6:	105b      	asrs	r3, r3, #1
 80003f8:	4610      	mov	r0, r2
 80003fa:	d301      	bcc.n	8000400 <__divsi3+0x1b4>
 80003fc:	4240      	negs	r0, r0
 80003fe:	2b00      	cmp	r3, #0
 8000400:	d500      	bpl.n	8000404 <__divsi3+0x1b8>
 8000402:	4249      	negs	r1, r1
 8000404:	4770      	bx	lr
 8000406:	4663      	mov	r3, ip
 8000408:	105b      	asrs	r3, r3, #1
 800040a:	d300      	bcc.n	800040e <__divsi3+0x1c2>
 800040c:	4240      	negs	r0, r0
 800040e:	b501      	push	{r0, lr}
 8000410:	2000      	movs	r0, #0
 8000412:	f000 f805 	bl	8000420 <__aeabi_idiv0>
 8000416:	bd02      	pop	{r1, pc}

08000418 <__aeabi_idivmod>:
 8000418:	2900      	cmp	r1, #0
 800041a:	d0f8      	beq.n	800040e <__divsi3+0x1c2>
 800041c:	e716      	b.n	800024c <__divsi3>
 800041e:	4770      	bx	lr

08000420 <__aeabi_idiv0>:
 8000420:	4770      	bx	lr
 8000422:	46c0      	nop			@ (mov r8, r8)

08000424 <__aeabi_cdrcmple>:
 8000424:	4684      	mov	ip, r0
 8000426:	0010      	movs	r0, r2
 8000428:	4662      	mov	r2, ip
 800042a:	468c      	mov	ip, r1
 800042c:	0019      	movs	r1, r3
 800042e:	4663      	mov	r3, ip
 8000430:	e000      	b.n	8000434 <__aeabi_cdcmpeq>
 8000432:	46c0      	nop			@ (mov r8, r8)

08000434 <__aeabi_cdcmpeq>:
 8000434:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000436:	f002 f851 	bl	80024dc <__ledf2>
 800043a:	2800      	cmp	r0, #0
 800043c:	d401      	bmi.n	8000442 <__aeabi_cdcmpeq+0xe>
 800043e:	2100      	movs	r1, #0
 8000440:	42c8      	cmn	r0, r1
 8000442:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000444 <__aeabi_dcmpeq>:
 8000444:	b510      	push	{r4, lr}
 8000446:	f001 ff95 	bl	8002374 <__eqdf2>
 800044a:	4240      	negs	r0, r0
 800044c:	3001      	adds	r0, #1
 800044e:	bd10      	pop	{r4, pc}

08000450 <__aeabi_dcmplt>:
 8000450:	b510      	push	{r4, lr}
 8000452:	f002 f843 	bl	80024dc <__ledf2>
 8000456:	2800      	cmp	r0, #0
 8000458:	db01      	blt.n	800045e <__aeabi_dcmplt+0xe>
 800045a:	2000      	movs	r0, #0
 800045c:	bd10      	pop	{r4, pc}
 800045e:	2001      	movs	r0, #1
 8000460:	bd10      	pop	{r4, pc}
 8000462:	46c0      	nop			@ (mov r8, r8)

08000464 <__aeabi_dcmple>:
 8000464:	b510      	push	{r4, lr}
 8000466:	f002 f839 	bl	80024dc <__ledf2>
 800046a:	2800      	cmp	r0, #0
 800046c:	dd01      	ble.n	8000472 <__aeabi_dcmple+0xe>
 800046e:	2000      	movs	r0, #0
 8000470:	bd10      	pop	{r4, pc}
 8000472:	2001      	movs	r0, #1
 8000474:	bd10      	pop	{r4, pc}
 8000476:	46c0      	nop			@ (mov r8, r8)

08000478 <__aeabi_dcmpgt>:
 8000478:	b510      	push	{r4, lr}
 800047a:	f001 ffbf 	bl	80023fc <__gedf2>
 800047e:	2800      	cmp	r0, #0
 8000480:	dc01      	bgt.n	8000486 <__aeabi_dcmpgt+0xe>
 8000482:	2000      	movs	r0, #0
 8000484:	bd10      	pop	{r4, pc}
 8000486:	2001      	movs	r0, #1
 8000488:	bd10      	pop	{r4, pc}
 800048a:	46c0      	nop			@ (mov r8, r8)

0800048c <__aeabi_dcmpge>:
 800048c:	b510      	push	{r4, lr}
 800048e:	f001 ffb5 	bl	80023fc <__gedf2>
 8000492:	2800      	cmp	r0, #0
 8000494:	da01      	bge.n	800049a <__aeabi_dcmpge+0xe>
 8000496:	2000      	movs	r0, #0
 8000498:	bd10      	pop	{r4, pc}
 800049a:	2001      	movs	r0, #1
 800049c:	bd10      	pop	{r4, pc}
 800049e:	46c0      	nop			@ (mov r8, r8)

080004a0 <__aeabi_cfrcmple>:
 80004a0:	4684      	mov	ip, r0
 80004a2:	0008      	movs	r0, r1
 80004a4:	4661      	mov	r1, ip
 80004a6:	e7ff      	b.n	80004a8 <__aeabi_cfcmpeq>

080004a8 <__aeabi_cfcmpeq>:
 80004a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004aa:	f000 fc19 	bl	8000ce0 <__lesf2>
 80004ae:	2800      	cmp	r0, #0
 80004b0:	d401      	bmi.n	80004b6 <__aeabi_cfcmpeq+0xe>
 80004b2:	2100      	movs	r1, #0
 80004b4:	42c8      	cmn	r0, r1
 80004b6:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004b8 <__aeabi_fcmpeq>:
 80004b8:	b510      	push	{r4, lr}
 80004ba:	f000 fba1 	bl	8000c00 <__eqsf2>
 80004be:	4240      	negs	r0, r0
 80004c0:	3001      	adds	r0, #1
 80004c2:	bd10      	pop	{r4, pc}

080004c4 <__aeabi_fcmplt>:
 80004c4:	b510      	push	{r4, lr}
 80004c6:	f000 fc0b 	bl	8000ce0 <__lesf2>
 80004ca:	2800      	cmp	r0, #0
 80004cc:	db01      	blt.n	80004d2 <__aeabi_fcmplt+0xe>
 80004ce:	2000      	movs	r0, #0
 80004d0:	bd10      	pop	{r4, pc}
 80004d2:	2001      	movs	r0, #1
 80004d4:	bd10      	pop	{r4, pc}
 80004d6:	46c0      	nop			@ (mov r8, r8)

080004d8 <__aeabi_fcmple>:
 80004d8:	b510      	push	{r4, lr}
 80004da:	f000 fc01 	bl	8000ce0 <__lesf2>
 80004de:	2800      	cmp	r0, #0
 80004e0:	dd01      	ble.n	80004e6 <__aeabi_fcmple+0xe>
 80004e2:	2000      	movs	r0, #0
 80004e4:	bd10      	pop	{r4, pc}
 80004e6:	2001      	movs	r0, #1
 80004e8:	bd10      	pop	{r4, pc}
 80004ea:	46c0      	nop			@ (mov r8, r8)

080004ec <__aeabi_fcmpgt>:
 80004ec:	b510      	push	{r4, lr}
 80004ee:	f000 fbaf 	bl	8000c50 <__gesf2>
 80004f2:	2800      	cmp	r0, #0
 80004f4:	dc01      	bgt.n	80004fa <__aeabi_fcmpgt+0xe>
 80004f6:	2000      	movs	r0, #0
 80004f8:	bd10      	pop	{r4, pc}
 80004fa:	2001      	movs	r0, #1
 80004fc:	bd10      	pop	{r4, pc}
 80004fe:	46c0      	nop			@ (mov r8, r8)

08000500 <__aeabi_fcmpge>:
 8000500:	b510      	push	{r4, lr}
 8000502:	f000 fba5 	bl	8000c50 <__gesf2>
 8000506:	2800      	cmp	r0, #0
 8000508:	da01      	bge.n	800050e <__aeabi_fcmpge+0xe>
 800050a:	2000      	movs	r0, #0
 800050c:	bd10      	pop	{r4, pc}
 800050e:	2001      	movs	r0, #1
 8000510:	bd10      	pop	{r4, pc}
 8000512:	46c0      	nop			@ (mov r8, r8)

08000514 <__aeabi_d2uiz>:
 8000514:	b570      	push	{r4, r5, r6, lr}
 8000516:	2200      	movs	r2, #0
 8000518:	4b0c      	ldr	r3, [pc, #48]	@ (800054c <__aeabi_d2uiz+0x38>)
 800051a:	0004      	movs	r4, r0
 800051c:	000d      	movs	r5, r1
 800051e:	f7ff ffb5 	bl	800048c <__aeabi_dcmpge>
 8000522:	2800      	cmp	r0, #0
 8000524:	d104      	bne.n	8000530 <__aeabi_d2uiz+0x1c>
 8000526:	0020      	movs	r0, r4
 8000528:	0029      	movs	r1, r5
 800052a:	f002 ff57 	bl	80033dc <__aeabi_d2iz>
 800052e:	bd70      	pop	{r4, r5, r6, pc}
 8000530:	4b06      	ldr	r3, [pc, #24]	@ (800054c <__aeabi_d2uiz+0x38>)
 8000532:	2200      	movs	r2, #0
 8000534:	0020      	movs	r0, r4
 8000536:	0029      	movs	r1, r5
 8000538:	f002 fb24 	bl	8002b84 <__aeabi_dsub>
 800053c:	f002 ff4e 	bl	80033dc <__aeabi_d2iz>
 8000540:	2380      	movs	r3, #128	@ 0x80
 8000542:	061b      	lsls	r3, r3, #24
 8000544:	469c      	mov	ip, r3
 8000546:	4460      	add	r0, ip
 8000548:	e7f1      	b.n	800052e <__aeabi_d2uiz+0x1a>
 800054a:	46c0      	nop			@ (mov r8, r8)
 800054c:	41e00000 	.word	0x41e00000

08000550 <__aeabi_d2lz>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	2200      	movs	r2, #0
 8000554:	2300      	movs	r3, #0
 8000556:	0004      	movs	r4, r0
 8000558:	000d      	movs	r5, r1
 800055a:	f7ff ff79 	bl	8000450 <__aeabi_dcmplt>
 800055e:	2800      	cmp	r0, #0
 8000560:	d108      	bne.n	8000574 <__aeabi_d2lz+0x24>
 8000562:	0020      	movs	r0, r4
 8000564:	0029      	movs	r1, r5
 8000566:	f000 f80f 	bl	8000588 <__aeabi_d2ulz>
 800056a:	0002      	movs	r2, r0
 800056c:	000b      	movs	r3, r1
 800056e:	0010      	movs	r0, r2
 8000570:	0019      	movs	r1, r3
 8000572:	bd70      	pop	{r4, r5, r6, pc}
 8000574:	2380      	movs	r3, #128	@ 0x80
 8000576:	061b      	lsls	r3, r3, #24
 8000578:	18e9      	adds	r1, r5, r3
 800057a:	0020      	movs	r0, r4
 800057c:	f000 f804 	bl	8000588 <__aeabi_d2ulz>
 8000580:	2300      	movs	r3, #0
 8000582:	4242      	negs	r2, r0
 8000584:	418b      	sbcs	r3, r1
 8000586:	e7f2      	b.n	800056e <__aeabi_d2lz+0x1e>

08000588 <__aeabi_d2ulz>:
 8000588:	b570      	push	{r4, r5, r6, lr}
 800058a:	2200      	movs	r2, #0
 800058c:	4b0b      	ldr	r3, [pc, #44]	@ (80005bc <__aeabi_d2ulz+0x34>)
 800058e:	000d      	movs	r5, r1
 8000590:	0004      	movs	r4, r0
 8000592:	f002 f811 	bl	80025b8 <__aeabi_dmul>
 8000596:	f7ff ffbd 	bl	8000514 <__aeabi_d2uiz>
 800059a:	0006      	movs	r6, r0
 800059c:	f002 ff88 	bl	80034b0 <__aeabi_ui2d>
 80005a0:	2200      	movs	r2, #0
 80005a2:	4b07      	ldr	r3, [pc, #28]	@ (80005c0 <__aeabi_d2ulz+0x38>)
 80005a4:	f002 f808 	bl	80025b8 <__aeabi_dmul>
 80005a8:	0002      	movs	r2, r0
 80005aa:	000b      	movs	r3, r1
 80005ac:	0020      	movs	r0, r4
 80005ae:	0029      	movs	r1, r5
 80005b0:	f002 fae8 	bl	8002b84 <__aeabi_dsub>
 80005b4:	f7ff ffae 	bl	8000514 <__aeabi_d2uiz>
 80005b8:	0031      	movs	r1, r6
 80005ba:	bd70      	pop	{r4, r5, r6, pc}
 80005bc:	3df00000 	.word	0x3df00000
 80005c0:	41f00000 	.word	0x41f00000

080005c4 <__aeabi_l2d>:
 80005c4:	b570      	push	{r4, r5, r6, lr}
 80005c6:	0006      	movs	r6, r0
 80005c8:	0008      	movs	r0, r1
 80005ca:	f002 ff43 	bl	8003454 <__aeabi_i2d>
 80005ce:	2200      	movs	r2, #0
 80005d0:	4b06      	ldr	r3, [pc, #24]	@ (80005ec <__aeabi_l2d+0x28>)
 80005d2:	f001 fff1 	bl	80025b8 <__aeabi_dmul>
 80005d6:	000d      	movs	r5, r1
 80005d8:	0004      	movs	r4, r0
 80005da:	0030      	movs	r0, r6
 80005dc:	f002 ff68 	bl	80034b0 <__aeabi_ui2d>
 80005e0:	002b      	movs	r3, r5
 80005e2:	0022      	movs	r2, r4
 80005e4:	f000 ffe8 	bl	80015b8 <__aeabi_dadd>
 80005e8:	bd70      	pop	{r4, r5, r6, pc}
 80005ea:	46c0      	nop			@ (mov r8, r8)
 80005ec:	41f00000 	.word	0x41f00000

080005f0 <__aeabi_fadd>:
 80005f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80005f2:	024b      	lsls	r3, r1, #9
 80005f4:	0a5a      	lsrs	r2, r3, #9
 80005f6:	4694      	mov	ip, r2
 80005f8:	004a      	lsls	r2, r1, #1
 80005fa:	0fc9      	lsrs	r1, r1, #31
 80005fc:	46ce      	mov	lr, r9
 80005fe:	4647      	mov	r7, r8
 8000600:	4689      	mov	r9, r1
 8000602:	0045      	lsls	r5, r0, #1
 8000604:	0246      	lsls	r6, r0, #9
 8000606:	0e2d      	lsrs	r5, r5, #24
 8000608:	0e12      	lsrs	r2, r2, #24
 800060a:	b580      	push	{r7, lr}
 800060c:	0999      	lsrs	r1, r3, #6
 800060e:	0a77      	lsrs	r7, r6, #9
 8000610:	0fc4      	lsrs	r4, r0, #31
 8000612:	09b6      	lsrs	r6, r6, #6
 8000614:	1aab      	subs	r3, r5, r2
 8000616:	454c      	cmp	r4, r9
 8000618:	d020      	beq.n	800065c <__aeabi_fadd+0x6c>
 800061a:	2b00      	cmp	r3, #0
 800061c:	dd0c      	ble.n	8000638 <__aeabi_fadd+0x48>
 800061e:	2a00      	cmp	r2, #0
 8000620:	d134      	bne.n	800068c <__aeabi_fadd+0x9c>
 8000622:	2900      	cmp	r1, #0
 8000624:	d02a      	beq.n	800067c <__aeabi_fadd+0x8c>
 8000626:	1e5a      	subs	r2, r3, #1
 8000628:	2b01      	cmp	r3, #1
 800062a:	d100      	bne.n	800062e <__aeabi_fadd+0x3e>
 800062c:	e08f      	b.n	800074e <__aeabi_fadd+0x15e>
 800062e:	2bff      	cmp	r3, #255	@ 0xff
 8000630:	d100      	bne.n	8000634 <__aeabi_fadd+0x44>
 8000632:	e0cd      	b.n	80007d0 <__aeabi_fadd+0x1e0>
 8000634:	0013      	movs	r3, r2
 8000636:	e02f      	b.n	8000698 <__aeabi_fadd+0xa8>
 8000638:	2b00      	cmp	r3, #0
 800063a:	d060      	beq.n	80006fe <__aeabi_fadd+0x10e>
 800063c:	1b53      	subs	r3, r2, r5
 800063e:	2d00      	cmp	r5, #0
 8000640:	d000      	beq.n	8000644 <__aeabi_fadd+0x54>
 8000642:	e0ee      	b.n	8000822 <__aeabi_fadd+0x232>
 8000644:	2e00      	cmp	r6, #0
 8000646:	d100      	bne.n	800064a <__aeabi_fadd+0x5a>
 8000648:	e13e      	b.n	80008c8 <__aeabi_fadd+0x2d8>
 800064a:	1e5c      	subs	r4, r3, #1
 800064c:	2b01      	cmp	r3, #1
 800064e:	d100      	bne.n	8000652 <__aeabi_fadd+0x62>
 8000650:	e16b      	b.n	800092a <__aeabi_fadd+0x33a>
 8000652:	2bff      	cmp	r3, #255	@ 0xff
 8000654:	d100      	bne.n	8000658 <__aeabi_fadd+0x68>
 8000656:	e0b9      	b.n	80007cc <__aeabi_fadd+0x1dc>
 8000658:	0023      	movs	r3, r4
 800065a:	e0e7      	b.n	800082c <__aeabi_fadd+0x23c>
 800065c:	2b00      	cmp	r3, #0
 800065e:	dc00      	bgt.n	8000662 <__aeabi_fadd+0x72>
 8000660:	e0a4      	b.n	80007ac <__aeabi_fadd+0x1bc>
 8000662:	2a00      	cmp	r2, #0
 8000664:	d069      	beq.n	800073a <__aeabi_fadd+0x14a>
 8000666:	2dff      	cmp	r5, #255	@ 0xff
 8000668:	d100      	bne.n	800066c <__aeabi_fadd+0x7c>
 800066a:	e0b1      	b.n	80007d0 <__aeabi_fadd+0x1e0>
 800066c:	2280      	movs	r2, #128	@ 0x80
 800066e:	04d2      	lsls	r2, r2, #19
 8000670:	4311      	orrs	r1, r2
 8000672:	2b1b      	cmp	r3, #27
 8000674:	dc00      	bgt.n	8000678 <__aeabi_fadd+0x88>
 8000676:	e0e9      	b.n	800084c <__aeabi_fadd+0x25c>
 8000678:	002b      	movs	r3, r5
 800067a:	3605      	adds	r6, #5
 800067c:	08f7      	lsrs	r7, r6, #3
 800067e:	2bff      	cmp	r3, #255	@ 0xff
 8000680:	d100      	bne.n	8000684 <__aeabi_fadd+0x94>
 8000682:	e0a5      	b.n	80007d0 <__aeabi_fadd+0x1e0>
 8000684:	027a      	lsls	r2, r7, #9
 8000686:	0a52      	lsrs	r2, r2, #9
 8000688:	b2d8      	uxtb	r0, r3
 800068a:	e030      	b.n	80006ee <__aeabi_fadd+0xfe>
 800068c:	2dff      	cmp	r5, #255	@ 0xff
 800068e:	d100      	bne.n	8000692 <__aeabi_fadd+0xa2>
 8000690:	e09e      	b.n	80007d0 <__aeabi_fadd+0x1e0>
 8000692:	2280      	movs	r2, #128	@ 0x80
 8000694:	04d2      	lsls	r2, r2, #19
 8000696:	4311      	orrs	r1, r2
 8000698:	2001      	movs	r0, #1
 800069a:	2b1b      	cmp	r3, #27
 800069c:	dc08      	bgt.n	80006b0 <__aeabi_fadd+0xc0>
 800069e:	0008      	movs	r0, r1
 80006a0:	2220      	movs	r2, #32
 80006a2:	40d8      	lsrs	r0, r3
 80006a4:	1ad3      	subs	r3, r2, r3
 80006a6:	4099      	lsls	r1, r3
 80006a8:	000b      	movs	r3, r1
 80006aa:	1e5a      	subs	r2, r3, #1
 80006ac:	4193      	sbcs	r3, r2
 80006ae:	4318      	orrs	r0, r3
 80006b0:	1a36      	subs	r6, r6, r0
 80006b2:	0173      	lsls	r3, r6, #5
 80006b4:	d400      	bmi.n	80006b8 <__aeabi_fadd+0xc8>
 80006b6:	e071      	b.n	800079c <__aeabi_fadd+0x1ac>
 80006b8:	01b6      	lsls	r6, r6, #6
 80006ba:	09b7      	lsrs	r7, r6, #6
 80006bc:	0038      	movs	r0, r7
 80006be:	f002 ff9d 	bl	80035fc <__clzsi2>
 80006c2:	003b      	movs	r3, r7
 80006c4:	3805      	subs	r0, #5
 80006c6:	4083      	lsls	r3, r0
 80006c8:	4285      	cmp	r5, r0
 80006ca:	dd4d      	ble.n	8000768 <__aeabi_fadd+0x178>
 80006cc:	4eb4      	ldr	r6, [pc, #720]	@ (80009a0 <__aeabi_fadd+0x3b0>)
 80006ce:	1a2d      	subs	r5, r5, r0
 80006d0:	401e      	ands	r6, r3
 80006d2:	075a      	lsls	r2, r3, #29
 80006d4:	d068      	beq.n	80007a8 <__aeabi_fadd+0x1b8>
 80006d6:	220f      	movs	r2, #15
 80006d8:	4013      	ands	r3, r2
 80006da:	2b04      	cmp	r3, #4
 80006dc:	d064      	beq.n	80007a8 <__aeabi_fadd+0x1b8>
 80006de:	3604      	adds	r6, #4
 80006e0:	0173      	lsls	r3, r6, #5
 80006e2:	d561      	bpl.n	80007a8 <__aeabi_fadd+0x1b8>
 80006e4:	1c68      	adds	r0, r5, #1
 80006e6:	2dfe      	cmp	r5, #254	@ 0xfe
 80006e8:	d154      	bne.n	8000794 <__aeabi_fadd+0x1a4>
 80006ea:	20ff      	movs	r0, #255	@ 0xff
 80006ec:	2200      	movs	r2, #0
 80006ee:	05c0      	lsls	r0, r0, #23
 80006f0:	4310      	orrs	r0, r2
 80006f2:	07e4      	lsls	r4, r4, #31
 80006f4:	4320      	orrs	r0, r4
 80006f6:	bcc0      	pop	{r6, r7}
 80006f8:	46b9      	mov	r9, r7
 80006fa:	46b0      	mov	r8, r6
 80006fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80006fe:	22fe      	movs	r2, #254	@ 0xfe
 8000700:	4690      	mov	r8, r2
 8000702:	1c68      	adds	r0, r5, #1
 8000704:	0002      	movs	r2, r0
 8000706:	4640      	mov	r0, r8
 8000708:	4210      	tst	r0, r2
 800070a:	d16b      	bne.n	80007e4 <__aeabi_fadd+0x1f4>
 800070c:	2d00      	cmp	r5, #0
 800070e:	d000      	beq.n	8000712 <__aeabi_fadd+0x122>
 8000710:	e0dd      	b.n	80008ce <__aeabi_fadd+0x2de>
 8000712:	2e00      	cmp	r6, #0
 8000714:	d100      	bne.n	8000718 <__aeabi_fadd+0x128>
 8000716:	e102      	b.n	800091e <__aeabi_fadd+0x32e>
 8000718:	2900      	cmp	r1, #0
 800071a:	d0b3      	beq.n	8000684 <__aeabi_fadd+0x94>
 800071c:	2280      	movs	r2, #128	@ 0x80
 800071e:	1a77      	subs	r7, r6, r1
 8000720:	04d2      	lsls	r2, r2, #19
 8000722:	4217      	tst	r7, r2
 8000724:	d100      	bne.n	8000728 <__aeabi_fadd+0x138>
 8000726:	e136      	b.n	8000996 <__aeabi_fadd+0x3a6>
 8000728:	464c      	mov	r4, r9
 800072a:	1b8e      	subs	r6, r1, r6
 800072c:	d061      	beq.n	80007f2 <__aeabi_fadd+0x202>
 800072e:	2001      	movs	r0, #1
 8000730:	4216      	tst	r6, r2
 8000732:	d130      	bne.n	8000796 <__aeabi_fadd+0x1a6>
 8000734:	2300      	movs	r3, #0
 8000736:	08f7      	lsrs	r7, r6, #3
 8000738:	e7a4      	b.n	8000684 <__aeabi_fadd+0x94>
 800073a:	2900      	cmp	r1, #0
 800073c:	d09e      	beq.n	800067c <__aeabi_fadd+0x8c>
 800073e:	1e5a      	subs	r2, r3, #1
 8000740:	2b01      	cmp	r3, #1
 8000742:	d100      	bne.n	8000746 <__aeabi_fadd+0x156>
 8000744:	e0ca      	b.n	80008dc <__aeabi_fadd+0x2ec>
 8000746:	2bff      	cmp	r3, #255	@ 0xff
 8000748:	d042      	beq.n	80007d0 <__aeabi_fadd+0x1e0>
 800074a:	0013      	movs	r3, r2
 800074c:	e791      	b.n	8000672 <__aeabi_fadd+0x82>
 800074e:	1a71      	subs	r1, r6, r1
 8000750:	014b      	lsls	r3, r1, #5
 8000752:	d400      	bmi.n	8000756 <__aeabi_fadd+0x166>
 8000754:	e0d1      	b.n	80008fa <__aeabi_fadd+0x30a>
 8000756:	018f      	lsls	r7, r1, #6
 8000758:	09bf      	lsrs	r7, r7, #6
 800075a:	0038      	movs	r0, r7
 800075c:	f002 ff4e 	bl	80035fc <__clzsi2>
 8000760:	003b      	movs	r3, r7
 8000762:	3805      	subs	r0, #5
 8000764:	4083      	lsls	r3, r0
 8000766:	2501      	movs	r5, #1
 8000768:	2220      	movs	r2, #32
 800076a:	1b40      	subs	r0, r0, r5
 800076c:	3001      	adds	r0, #1
 800076e:	1a12      	subs	r2, r2, r0
 8000770:	001e      	movs	r6, r3
 8000772:	4093      	lsls	r3, r2
 8000774:	40c6      	lsrs	r6, r0
 8000776:	1e5a      	subs	r2, r3, #1
 8000778:	4193      	sbcs	r3, r2
 800077a:	431e      	orrs	r6, r3
 800077c:	d039      	beq.n	80007f2 <__aeabi_fadd+0x202>
 800077e:	0773      	lsls	r3, r6, #29
 8000780:	d100      	bne.n	8000784 <__aeabi_fadd+0x194>
 8000782:	e11b      	b.n	80009bc <__aeabi_fadd+0x3cc>
 8000784:	230f      	movs	r3, #15
 8000786:	2500      	movs	r5, #0
 8000788:	4033      	ands	r3, r6
 800078a:	2b04      	cmp	r3, #4
 800078c:	d1a7      	bne.n	80006de <__aeabi_fadd+0xee>
 800078e:	2001      	movs	r0, #1
 8000790:	0172      	lsls	r2, r6, #5
 8000792:	d57c      	bpl.n	800088e <__aeabi_fadd+0x29e>
 8000794:	b2c0      	uxtb	r0, r0
 8000796:	01b2      	lsls	r2, r6, #6
 8000798:	0a52      	lsrs	r2, r2, #9
 800079a:	e7a8      	b.n	80006ee <__aeabi_fadd+0xfe>
 800079c:	0773      	lsls	r3, r6, #29
 800079e:	d003      	beq.n	80007a8 <__aeabi_fadd+0x1b8>
 80007a0:	230f      	movs	r3, #15
 80007a2:	4033      	ands	r3, r6
 80007a4:	2b04      	cmp	r3, #4
 80007a6:	d19a      	bne.n	80006de <__aeabi_fadd+0xee>
 80007a8:	002b      	movs	r3, r5
 80007aa:	e767      	b.n	800067c <__aeabi_fadd+0x8c>
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d023      	beq.n	80007f8 <__aeabi_fadd+0x208>
 80007b0:	1b53      	subs	r3, r2, r5
 80007b2:	2d00      	cmp	r5, #0
 80007b4:	d17b      	bne.n	80008ae <__aeabi_fadd+0x2be>
 80007b6:	2e00      	cmp	r6, #0
 80007b8:	d100      	bne.n	80007bc <__aeabi_fadd+0x1cc>
 80007ba:	e086      	b.n	80008ca <__aeabi_fadd+0x2da>
 80007bc:	1e5d      	subs	r5, r3, #1
 80007be:	2b01      	cmp	r3, #1
 80007c0:	d100      	bne.n	80007c4 <__aeabi_fadd+0x1d4>
 80007c2:	e08b      	b.n	80008dc <__aeabi_fadd+0x2ec>
 80007c4:	2bff      	cmp	r3, #255	@ 0xff
 80007c6:	d002      	beq.n	80007ce <__aeabi_fadd+0x1de>
 80007c8:	002b      	movs	r3, r5
 80007ca:	e075      	b.n	80008b8 <__aeabi_fadd+0x2c8>
 80007cc:	464c      	mov	r4, r9
 80007ce:	4667      	mov	r7, ip
 80007d0:	2f00      	cmp	r7, #0
 80007d2:	d100      	bne.n	80007d6 <__aeabi_fadd+0x1e6>
 80007d4:	e789      	b.n	80006ea <__aeabi_fadd+0xfa>
 80007d6:	2280      	movs	r2, #128	@ 0x80
 80007d8:	03d2      	lsls	r2, r2, #15
 80007da:	433a      	orrs	r2, r7
 80007dc:	0252      	lsls	r2, r2, #9
 80007de:	20ff      	movs	r0, #255	@ 0xff
 80007e0:	0a52      	lsrs	r2, r2, #9
 80007e2:	e784      	b.n	80006ee <__aeabi_fadd+0xfe>
 80007e4:	1a77      	subs	r7, r6, r1
 80007e6:	017b      	lsls	r3, r7, #5
 80007e8:	d46b      	bmi.n	80008c2 <__aeabi_fadd+0x2d2>
 80007ea:	2f00      	cmp	r7, #0
 80007ec:	d000      	beq.n	80007f0 <__aeabi_fadd+0x200>
 80007ee:	e765      	b.n	80006bc <__aeabi_fadd+0xcc>
 80007f0:	2400      	movs	r4, #0
 80007f2:	2000      	movs	r0, #0
 80007f4:	2200      	movs	r2, #0
 80007f6:	e77a      	b.n	80006ee <__aeabi_fadd+0xfe>
 80007f8:	22fe      	movs	r2, #254	@ 0xfe
 80007fa:	1c6b      	adds	r3, r5, #1
 80007fc:	421a      	tst	r2, r3
 80007fe:	d149      	bne.n	8000894 <__aeabi_fadd+0x2a4>
 8000800:	2d00      	cmp	r5, #0
 8000802:	d000      	beq.n	8000806 <__aeabi_fadd+0x216>
 8000804:	e09f      	b.n	8000946 <__aeabi_fadd+0x356>
 8000806:	2e00      	cmp	r6, #0
 8000808:	d100      	bne.n	800080c <__aeabi_fadd+0x21c>
 800080a:	e0ba      	b.n	8000982 <__aeabi_fadd+0x392>
 800080c:	2900      	cmp	r1, #0
 800080e:	d100      	bne.n	8000812 <__aeabi_fadd+0x222>
 8000810:	e0cf      	b.n	80009b2 <__aeabi_fadd+0x3c2>
 8000812:	1872      	adds	r2, r6, r1
 8000814:	0153      	lsls	r3, r2, #5
 8000816:	d400      	bmi.n	800081a <__aeabi_fadd+0x22a>
 8000818:	e0cd      	b.n	80009b6 <__aeabi_fadd+0x3c6>
 800081a:	0192      	lsls	r2, r2, #6
 800081c:	2001      	movs	r0, #1
 800081e:	0a52      	lsrs	r2, r2, #9
 8000820:	e765      	b.n	80006ee <__aeabi_fadd+0xfe>
 8000822:	2aff      	cmp	r2, #255	@ 0xff
 8000824:	d0d2      	beq.n	80007cc <__aeabi_fadd+0x1dc>
 8000826:	2080      	movs	r0, #128	@ 0x80
 8000828:	04c0      	lsls	r0, r0, #19
 800082a:	4306      	orrs	r6, r0
 800082c:	2001      	movs	r0, #1
 800082e:	2b1b      	cmp	r3, #27
 8000830:	dc08      	bgt.n	8000844 <__aeabi_fadd+0x254>
 8000832:	0030      	movs	r0, r6
 8000834:	2420      	movs	r4, #32
 8000836:	40d8      	lsrs	r0, r3
 8000838:	1ae3      	subs	r3, r4, r3
 800083a:	409e      	lsls	r6, r3
 800083c:	0033      	movs	r3, r6
 800083e:	1e5c      	subs	r4, r3, #1
 8000840:	41a3      	sbcs	r3, r4
 8000842:	4318      	orrs	r0, r3
 8000844:	464c      	mov	r4, r9
 8000846:	0015      	movs	r5, r2
 8000848:	1a0e      	subs	r6, r1, r0
 800084a:	e732      	b.n	80006b2 <__aeabi_fadd+0xc2>
 800084c:	0008      	movs	r0, r1
 800084e:	2220      	movs	r2, #32
 8000850:	40d8      	lsrs	r0, r3
 8000852:	1ad3      	subs	r3, r2, r3
 8000854:	4099      	lsls	r1, r3
 8000856:	000b      	movs	r3, r1
 8000858:	1e5a      	subs	r2, r3, #1
 800085a:	4193      	sbcs	r3, r2
 800085c:	4303      	orrs	r3, r0
 800085e:	18f6      	adds	r6, r6, r3
 8000860:	0173      	lsls	r3, r6, #5
 8000862:	d59b      	bpl.n	800079c <__aeabi_fadd+0x1ac>
 8000864:	3501      	adds	r5, #1
 8000866:	2dff      	cmp	r5, #255	@ 0xff
 8000868:	d100      	bne.n	800086c <__aeabi_fadd+0x27c>
 800086a:	e73e      	b.n	80006ea <__aeabi_fadd+0xfa>
 800086c:	2301      	movs	r3, #1
 800086e:	494d      	ldr	r1, [pc, #308]	@ (80009a4 <__aeabi_fadd+0x3b4>)
 8000870:	0872      	lsrs	r2, r6, #1
 8000872:	4033      	ands	r3, r6
 8000874:	400a      	ands	r2, r1
 8000876:	431a      	orrs	r2, r3
 8000878:	0016      	movs	r6, r2
 800087a:	0753      	lsls	r3, r2, #29
 800087c:	d004      	beq.n	8000888 <__aeabi_fadd+0x298>
 800087e:	230f      	movs	r3, #15
 8000880:	4013      	ands	r3, r2
 8000882:	2b04      	cmp	r3, #4
 8000884:	d000      	beq.n	8000888 <__aeabi_fadd+0x298>
 8000886:	e72a      	b.n	80006de <__aeabi_fadd+0xee>
 8000888:	0173      	lsls	r3, r6, #5
 800088a:	d500      	bpl.n	800088e <__aeabi_fadd+0x29e>
 800088c:	e72a      	b.n	80006e4 <__aeabi_fadd+0xf4>
 800088e:	002b      	movs	r3, r5
 8000890:	08f7      	lsrs	r7, r6, #3
 8000892:	e6f7      	b.n	8000684 <__aeabi_fadd+0x94>
 8000894:	2bff      	cmp	r3, #255	@ 0xff
 8000896:	d100      	bne.n	800089a <__aeabi_fadd+0x2aa>
 8000898:	e727      	b.n	80006ea <__aeabi_fadd+0xfa>
 800089a:	1871      	adds	r1, r6, r1
 800089c:	0849      	lsrs	r1, r1, #1
 800089e:	074a      	lsls	r2, r1, #29
 80008a0:	d02f      	beq.n	8000902 <__aeabi_fadd+0x312>
 80008a2:	220f      	movs	r2, #15
 80008a4:	400a      	ands	r2, r1
 80008a6:	2a04      	cmp	r2, #4
 80008a8:	d02b      	beq.n	8000902 <__aeabi_fadd+0x312>
 80008aa:	1d0e      	adds	r6, r1, #4
 80008ac:	e6e6      	b.n	800067c <__aeabi_fadd+0x8c>
 80008ae:	2aff      	cmp	r2, #255	@ 0xff
 80008b0:	d08d      	beq.n	80007ce <__aeabi_fadd+0x1de>
 80008b2:	2080      	movs	r0, #128	@ 0x80
 80008b4:	04c0      	lsls	r0, r0, #19
 80008b6:	4306      	orrs	r6, r0
 80008b8:	2b1b      	cmp	r3, #27
 80008ba:	dd24      	ble.n	8000906 <__aeabi_fadd+0x316>
 80008bc:	0013      	movs	r3, r2
 80008be:	1d4e      	adds	r6, r1, #5
 80008c0:	e6dc      	b.n	800067c <__aeabi_fadd+0x8c>
 80008c2:	464c      	mov	r4, r9
 80008c4:	1b8f      	subs	r7, r1, r6
 80008c6:	e6f9      	b.n	80006bc <__aeabi_fadd+0xcc>
 80008c8:	464c      	mov	r4, r9
 80008ca:	000e      	movs	r6, r1
 80008cc:	e6d6      	b.n	800067c <__aeabi_fadd+0x8c>
 80008ce:	2e00      	cmp	r6, #0
 80008d0:	d149      	bne.n	8000966 <__aeabi_fadd+0x376>
 80008d2:	2900      	cmp	r1, #0
 80008d4:	d068      	beq.n	80009a8 <__aeabi_fadd+0x3b8>
 80008d6:	4667      	mov	r7, ip
 80008d8:	464c      	mov	r4, r9
 80008da:	e77c      	b.n	80007d6 <__aeabi_fadd+0x1e6>
 80008dc:	1870      	adds	r0, r6, r1
 80008de:	0143      	lsls	r3, r0, #5
 80008e0:	d574      	bpl.n	80009cc <__aeabi_fadd+0x3dc>
 80008e2:	4930      	ldr	r1, [pc, #192]	@ (80009a4 <__aeabi_fadd+0x3b4>)
 80008e4:	0840      	lsrs	r0, r0, #1
 80008e6:	4001      	ands	r1, r0
 80008e8:	0743      	lsls	r3, r0, #29
 80008ea:	d009      	beq.n	8000900 <__aeabi_fadd+0x310>
 80008ec:	230f      	movs	r3, #15
 80008ee:	4003      	ands	r3, r0
 80008f0:	2b04      	cmp	r3, #4
 80008f2:	d005      	beq.n	8000900 <__aeabi_fadd+0x310>
 80008f4:	2302      	movs	r3, #2
 80008f6:	1d0e      	adds	r6, r1, #4
 80008f8:	e6c0      	b.n	800067c <__aeabi_fadd+0x8c>
 80008fa:	2301      	movs	r3, #1
 80008fc:	08cf      	lsrs	r7, r1, #3
 80008fe:	e6c1      	b.n	8000684 <__aeabi_fadd+0x94>
 8000900:	2302      	movs	r3, #2
 8000902:	08cf      	lsrs	r7, r1, #3
 8000904:	e6be      	b.n	8000684 <__aeabi_fadd+0x94>
 8000906:	2520      	movs	r5, #32
 8000908:	0030      	movs	r0, r6
 800090a:	40d8      	lsrs	r0, r3
 800090c:	1aeb      	subs	r3, r5, r3
 800090e:	409e      	lsls	r6, r3
 8000910:	0033      	movs	r3, r6
 8000912:	1e5d      	subs	r5, r3, #1
 8000914:	41ab      	sbcs	r3, r5
 8000916:	4303      	orrs	r3, r0
 8000918:	0015      	movs	r5, r2
 800091a:	185e      	adds	r6, r3, r1
 800091c:	e7a0      	b.n	8000860 <__aeabi_fadd+0x270>
 800091e:	2900      	cmp	r1, #0
 8000920:	d100      	bne.n	8000924 <__aeabi_fadd+0x334>
 8000922:	e765      	b.n	80007f0 <__aeabi_fadd+0x200>
 8000924:	464c      	mov	r4, r9
 8000926:	4667      	mov	r7, ip
 8000928:	e6ac      	b.n	8000684 <__aeabi_fadd+0x94>
 800092a:	1b8f      	subs	r7, r1, r6
 800092c:	017b      	lsls	r3, r7, #5
 800092e:	d52e      	bpl.n	800098e <__aeabi_fadd+0x39e>
 8000930:	01bf      	lsls	r7, r7, #6
 8000932:	09bf      	lsrs	r7, r7, #6
 8000934:	0038      	movs	r0, r7
 8000936:	f002 fe61 	bl	80035fc <__clzsi2>
 800093a:	003b      	movs	r3, r7
 800093c:	3805      	subs	r0, #5
 800093e:	4083      	lsls	r3, r0
 8000940:	464c      	mov	r4, r9
 8000942:	3501      	adds	r5, #1
 8000944:	e710      	b.n	8000768 <__aeabi_fadd+0x178>
 8000946:	2e00      	cmp	r6, #0
 8000948:	d100      	bne.n	800094c <__aeabi_fadd+0x35c>
 800094a:	e740      	b.n	80007ce <__aeabi_fadd+0x1de>
 800094c:	2900      	cmp	r1, #0
 800094e:	d100      	bne.n	8000952 <__aeabi_fadd+0x362>
 8000950:	e741      	b.n	80007d6 <__aeabi_fadd+0x1e6>
 8000952:	2380      	movs	r3, #128	@ 0x80
 8000954:	03db      	lsls	r3, r3, #15
 8000956:	429f      	cmp	r7, r3
 8000958:	d200      	bcs.n	800095c <__aeabi_fadd+0x36c>
 800095a:	e73c      	b.n	80007d6 <__aeabi_fadd+0x1e6>
 800095c:	459c      	cmp	ip, r3
 800095e:	d300      	bcc.n	8000962 <__aeabi_fadd+0x372>
 8000960:	e739      	b.n	80007d6 <__aeabi_fadd+0x1e6>
 8000962:	4667      	mov	r7, ip
 8000964:	e737      	b.n	80007d6 <__aeabi_fadd+0x1e6>
 8000966:	2900      	cmp	r1, #0
 8000968:	d100      	bne.n	800096c <__aeabi_fadd+0x37c>
 800096a:	e734      	b.n	80007d6 <__aeabi_fadd+0x1e6>
 800096c:	2380      	movs	r3, #128	@ 0x80
 800096e:	03db      	lsls	r3, r3, #15
 8000970:	429f      	cmp	r7, r3
 8000972:	d200      	bcs.n	8000976 <__aeabi_fadd+0x386>
 8000974:	e72f      	b.n	80007d6 <__aeabi_fadd+0x1e6>
 8000976:	459c      	cmp	ip, r3
 8000978:	d300      	bcc.n	800097c <__aeabi_fadd+0x38c>
 800097a:	e72c      	b.n	80007d6 <__aeabi_fadd+0x1e6>
 800097c:	464c      	mov	r4, r9
 800097e:	4667      	mov	r7, ip
 8000980:	e729      	b.n	80007d6 <__aeabi_fadd+0x1e6>
 8000982:	2900      	cmp	r1, #0
 8000984:	d100      	bne.n	8000988 <__aeabi_fadd+0x398>
 8000986:	e734      	b.n	80007f2 <__aeabi_fadd+0x202>
 8000988:	2300      	movs	r3, #0
 800098a:	08cf      	lsrs	r7, r1, #3
 800098c:	e67a      	b.n	8000684 <__aeabi_fadd+0x94>
 800098e:	464c      	mov	r4, r9
 8000990:	2301      	movs	r3, #1
 8000992:	08ff      	lsrs	r7, r7, #3
 8000994:	e676      	b.n	8000684 <__aeabi_fadd+0x94>
 8000996:	2f00      	cmp	r7, #0
 8000998:	d100      	bne.n	800099c <__aeabi_fadd+0x3ac>
 800099a:	e729      	b.n	80007f0 <__aeabi_fadd+0x200>
 800099c:	08ff      	lsrs	r7, r7, #3
 800099e:	e671      	b.n	8000684 <__aeabi_fadd+0x94>
 80009a0:	fbffffff 	.word	0xfbffffff
 80009a4:	7dffffff 	.word	0x7dffffff
 80009a8:	2280      	movs	r2, #128	@ 0x80
 80009aa:	2400      	movs	r4, #0
 80009ac:	20ff      	movs	r0, #255	@ 0xff
 80009ae:	03d2      	lsls	r2, r2, #15
 80009b0:	e69d      	b.n	80006ee <__aeabi_fadd+0xfe>
 80009b2:	2300      	movs	r3, #0
 80009b4:	e666      	b.n	8000684 <__aeabi_fadd+0x94>
 80009b6:	2300      	movs	r3, #0
 80009b8:	08d7      	lsrs	r7, r2, #3
 80009ba:	e663      	b.n	8000684 <__aeabi_fadd+0x94>
 80009bc:	2001      	movs	r0, #1
 80009be:	0172      	lsls	r2, r6, #5
 80009c0:	d500      	bpl.n	80009c4 <__aeabi_fadd+0x3d4>
 80009c2:	e6e7      	b.n	8000794 <__aeabi_fadd+0x1a4>
 80009c4:	0031      	movs	r1, r6
 80009c6:	2300      	movs	r3, #0
 80009c8:	08cf      	lsrs	r7, r1, #3
 80009ca:	e65b      	b.n	8000684 <__aeabi_fadd+0x94>
 80009cc:	2301      	movs	r3, #1
 80009ce:	08c7      	lsrs	r7, r0, #3
 80009d0:	e658      	b.n	8000684 <__aeabi_fadd+0x94>
 80009d2:	46c0      	nop			@ (mov r8, r8)

080009d4 <__aeabi_fdiv>:
 80009d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80009d6:	4646      	mov	r6, r8
 80009d8:	464f      	mov	r7, r9
 80009da:	46d6      	mov	lr, sl
 80009dc:	0245      	lsls	r5, r0, #9
 80009de:	b5c0      	push	{r6, r7, lr}
 80009e0:	0fc3      	lsrs	r3, r0, #31
 80009e2:	0047      	lsls	r7, r0, #1
 80009e4:	4698      	mov	r8, r3
 80009e6:	1c0e      	adds	r6, r1, #0
 80009e8:	0a6d      	lsrs	r5, r5, #9
 80009ea:	0e3f      	lsrs	r7, r7, #24
 80009ec:	d05b      	beq.n	8000aa6 <__aeabi_fdiv+0xd2>
 80009ee:	2fff      	cmp	r7, #255	@ 0xff
 80009f0:	d021      	beq.n	8000a36 <__aeabi_fdiv+0x62>
 80009f2:	2380      	movs	r3, #128	@ 0x80
 80009f4:	00ed      	lsls	r5, r5, #3
 80009f6:	04db      	lsls	r3, r3, #19
 80009f8:	431d      	orrs	r5, r3
 80009fa:	2300      	movs	r3, #0
 80009fc:	4699      	mov	r9, r3
 80009fe:	469a      	mov	sl, r3
 8000a00:	3f7f      	subs	r7, #127	@ 0x7f
 8000a02:	0274      	lsls	r4, r6, #9
 8000a04:	0073      	lsls	r3, r6, #1
 8000a06:	0a64      	lsrs	r4, r4, #9
 8000a08:	0e1b      	lsrs	r3, r3, #24
 8000a0a:	0ff6      	lsrs	r6, r6, #31
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d020      	beq.n	8000a52 <__aeabi_fdiv+0x7e>
 8000a10:	2bff      	cmp	r3, #255	@ 0xff
 8000a12:	d043      	beq.n	8000a9c <__aeabi_fdiv+0xc8>
 8000a14:	2280      	movs	r2, #128	@ 0x80
 8000a16:	2000      	movs	r0, #0
 8000a18:	00e4      	lsls	r4, r4, #3
 8000a1a:	04d2      	lsls	r2, r2, #19
 8000a1c:	4314      	orrs	r4, r2
 8000a1e:	3b7f      	subs	r3, #127	@ 0x7f
 8000a20:	4642      	mov	r2, r8
 8000a22:	1aff      	subs	r7, r7, r3
 8000a24:	464b      	mov	r3, r9
 8000a26:	4072      	eors	r2, r6
 8000a28:	2b0f      	cmp	r3, #15
 8000a2a:	d900      	bls.n	8000a2e <__aeabi_fdiv+0x5a>
 8000a2c:	e09d      	b.n	8000b6a <__aeabi_fdiv+0x196>
 8000a2e:	4971      	ldr	r1, [pc, #452]	@ (8000bf4 <__aeabi_fdiv+0x220>)
 8000a30:	009b      	lsls	r3, r3, #2
 8000a32:	58cb      	ldr	r3, [r1, r3]
 8000a34:	469f      	mov	pc, r3
 8000a36:	2d00      	cmp	r5, #0
 8000a38:	d15a      	bne.n	8000af0 <__aeabi_fdiv+0x11c>
 8000a3a:	2308      	movs	r3, #8
 8000a3c:	4699      	mov	r9, r3
 8000a3e:	3b06      	subs	r3, #6
 8000a40:	0274      	lsls	r4, r6, #9
 8000a42:	469a      	mov	sl, r3
 8000a44:	0073      	lsls	r3, r6, #1
 8000a46:	27ff      	movs	r7, #255	@ 0xff
 8000a48:	0a64      	lsrs	r4, r4, #9
 8000a4a:	0e1b      	lsrs	r3, r3, #24
 8000a4c:	0ff6      	lsrs	r6, r6, #31
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d1de      	bne.n	8000a10 <__aeabi_fdiv+0x3c>
 8000a52:	2c00      	cmp	r4, #0
 8000a54:	d13b      	bne.n	8000ace <__aeabi_fdiv+0xfa>
 8000a56:	2301      	movs	r3, #1
 8000a58:	4642      	mov	r2, r8
 8000a5a:	4649      	mov	r1, r9
 8000a5c:	4072      	eors	r2, r6
 8000a5e:	4319      	orrs	r1, r3
 8000a60:	290e      	cmp	r1, #14
 8000a62:	d818      	bhi.n	8000a96 <__aeabi_fdiv+0xc2>
 8000a64:	4864      	ldr	r0, [pc, #400]	@ (8000bf8 <__aeabi_fdiv+0x224>)
 8000a66:	0089      	lsls	r1, r1, #2
 8000a68:	5841      	ldr	r1, [r0, r1]
 8000a6a:	468f      	mov	pc, r1
 8000a6c:	4653      	mov	r3, sl
 8000a6e:	2b02      	cmp	r3, #2
 8000a70:	d100      	bne.n	8000a74 <__aeabi_fdiv+0xa0>
 8000a72:	e0b8      	b.n	8000be6 <__aeabi_fdiv+0x212>
 8000a74:	2b03      	cmp	r3, #3
 8000a76:	d06e      	beq.n	8000b56 <__aeabi_fdiv+0x182>
 8000a78:	4642      	mov	r2, r8
 8000a7a:	002c      	movs	r4, r5
 8000a7c:	2b01      	cmp	r3, #1
 8000a7e:	d140      	bne.n	8000b02 <__aeabi_fdiv+0x12e>
 8000a80:	2000      	movs	r0, #0
 8000a82:	2400      	movs	r4, #0
 8000a84:	05c0      	lsls	r0, r0, #23
 8000a86:	4320      	orrs	r0, r4
 8000a88:	07d2      	lsls	r2, r2, #31
 8000a8a:	4310      	orrs	r0, r2
 8000a8c:	bce0      	pop	{r5, r6, r7}
 8000a8e:	46ba      	mov	sl, r7
 8000a90:	46b1      	mov	r9, r6
 8000a92:	46a8      	mov	r8, r5
 8000a94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a96:	20ff      	movs	r0, #255	@ 0xff
 8000a98:	2400      	movs	r4, #0
 8000a9a:	e7f3      	b.n	8000a84 <__aeabi_fdiv+0xb0>
 8000a9c:	2c00      	cmp	r4, #0
 8000a9e:	d120      	bne.n	8000ae2 <__aeabi_fdiv+0x10e>
 8000aa0:	2302      	movs	r3, #2
 8000aa2:	3fff      	subs	r7, #255	@ 0xff
 8000aa4:	e7d8      	b.n	8000a58 <__aeabi_fdiv+0x84>
 8000aa6:	2d00      	cmp	r5, #0
 8000aa8:	d105      	bne.n	8000ab6 <__aeabi_fdiv+0xe2>
 8000aaa:	2304      	movs	r3, #4
 8000aac:	4699      	mov	r9, r3
 8000aae:	3b03      	subs	r3, #3
 8000ab0:	2700      	movs	r7, #0
 8000ab2:	469a      	mov	sl, r3
 8000ab4:	e7a5      	b.n	8000a02 <__aeabi_fdiv+0x2e>
 8000ab6:	0028      	movs	r0, r5
 8000ab8:	f002 fda0 	bl	80035fc <__clzsi2>
 8000abc:	2776      	movs	r7, #118	@ 0x76
 8000abe:	1f43      	subs	r3, r0, #5
 8000ac0:	409d      	lsls	r5, r3
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	427f      	negs	r7, r7
 8000ac6:	4699      	mov	r9, r3
 8000ac8:	469a      	mov	sl, r3
 8000aca:	1a3f      	subs	r7, r7, r0
 8000acc:	e799      	b.n	8000a02 <__aeabi_fdiv+0x2e>
 8000ace:	0020      	movs	r0, r4
 8000ad0:	f002 fd94 	bl	80035fc <__clzsi2>
 8000ad4:	1f43      	subs	r3, r0, #5
 8000ad6:	409c      	lsls	r4, r3
 8000ad8:	2376      	movs	r3, #118	@ 0x76
 8000ada:	425b      	negs	r3, r3
 8000adc:	1a1b      	subs	r3, r3, r0
 8000ade:	2000      	movs	r0, #0
 8000ae0:	e79e      	b.n	8000a20 <__aeabi_fdiv+0x4c>
 8000ae2:	2303      	movs	r3, #3
 8000ae4:	464a      	mov	r2, r9
 8000ae6:	431a      	orrs	r2, r3
 8000ae8:	4691      	mov	r9, r2
 8000aea:	2003      	movs	r0, #3
 8000aec:	33fc      	adds	r3, #252	@ 0xfc
 8000aee:	e797      	b.n	8000a20 <__aeabi_fdiv+0x4c>
 8000af0:	230c      	movs	r3, #12
 8000af2:	4699      	mov	r9, r3
 8000af4:	3b09      	subs	r3, #9
 8000af6:	27ff      	movs	r7, #255	@ 0xff
 8000af8:	469a      	mov	sl, r3
 8000afa:	e782      	b.n	8000a02 <__aeabi_fdiv+0x2e>
 8000afc:	2803      	cmp	r0, #3
 8000afe:	d02c      	beq.n	8000b5a <__aeabi_fdiv+0x186>
 8000b00:	0032      	movs	r2, r6
 8000b02:	0038      	movs	r0, r7
 8000b04:	307f      	adds	r0, #127	@ 0x7f
 8000b06:	2800      	cmp	r0, #0
 8000b08:	dd47      	ble.n	8000b9a <__aeabi_fdiv+0x1c6>
 8000b0a:	0763      	lsls	r3, r4, #29
 8000b0c:	d004      	beq.n	8000b18 <__aeabi_fdiv+0x144>
 8000b0e:	230f      	movs	r3, #15
 8000b10:	4023      	ands	r3, r4
 8000b12:	2b04      	cmp	r3, #4
 8000b14:	d000      	beq.n	8000b18 <__aeabi_fdiv+0x144>
 8000b16:	3404      	adds	r4, #4
 8000b18:	0123      	lsls	r3, r4, #4
 8000b1a:	d503      	bpl.n	8000b24 <__aeabi_fdiv+0x150>
 8000b1c:	0038      	movs	r0, r7
 8000b1e:	4b37      	ldr	r3, [pc, #220]	@ (8000bfc <__aeabi_fdiv+0x228>)
 8000b20:	3080      	adds	r0, #128	@ 0x80
 8000b22:	401c      	ands	r4, r3
 8000b24:	28fe      	cmp	r0, #254	@ 0xfe
 8000b26:	dcb6      	bgt.n	8000a96 <__aeabi_fdiv+0xc2>
 8000b28:	01a4      	lsls	r4, r4, #6
 8000b2a:	0a64      	lsrs	r4, r4, #9
 8000b2c:	b2c0      	uxtb	r0, r0
 8000b2e:	e7a9      	b.n	8000a84 <__aeabi_fdiv+0xb0>
 8000b30:	2480      	movs	r4, #128	@ 0x80
 8000b32:	2200      	movs	r2, #0
 8000b34:	20ff      	movs	r0, #255	@ 0xff
 8000b36:	03e4      	lsls	r4, r4, #15
 8000b38:	e7a4      	b.n	8000a84 <__aeabi_fdiv+0xb0>
 8000b3a:	2380      	movs	r3, #128	@ 0x80
 8000b3c:	03db      	lsls	r3, r3, #15
 8000b3e:	421d      	tst	r5, r3
 8000b40:	d001      	beq.n	8000b46 <__aeabi_fdiv+0x172>
 8000b42:	421c      	tst	r4, r3
 8000b44:	d00b      	beq.n	8000b5e <__aeabi_fdiv+0x18a>
 8000b46:	2480      	movs	r4, #128	@ 0x80
 8000b48:	03e4      	lsls	r4, r4, #15
 8000b4a:	432c      	orrs	r4, r5
 8000b4c:	0264      	lsls	r4, r4, #9
 8000b4e:	4642      	mov	r2, r8
 8000b50:	20ff      	movs	r0, #255	@ 0xff
 8000b52:	0a64      	lsrs	r4, r4, #9
 8000b54:	e796      	b.n	8000a84 <__aeabi_fdiv+0xb0>
 8000b56:	4646      	mov	r6, r8
 8000b58:	002c      	movs	r4, r5
 8000b5a:	2380      	movs	r3, #128	@ 0x80
 8000b5c:	03db      	lsls	r3, r3, #15
 8000b5e:	431c      	orrs	r4, r3
 8000b60:	0264      	lsls	r4, r4, #9
 8000b62:	0032      	movs	r2, r6
 8000b64:	20ff      	movs	r0, #255	@ 0xff
 8000b66:	0a64      	lsrs	r4, r4, #9
 8000b68:	e78c      	b.n	8000a84 <__aeabi_fdiv+0xb0>
 8000b6a:	016d      	lsls	r5, r5, #5
 8000b6c:	0160      	lsls	r0, r4, #5
 8000b6e:	4285      	cmp	r5, r0
 8000b70:	d22d      	bcs.n	8000bce <__aeabi_fdiv+0x1fa>
 8000b72:	231b      	movs	r3, #27
 8000b74:	2400      	movs	r4, #0
 8000b76:	3f01      	subs	r7, #1
 8000b78:	2601      	movs	r6, #1
 8000b7a:	0029      	movs	r1, r5
 8000b7c:	0064      	lsls	r4, r4, #1
 8000b7e:	006d      	lsls	r5, r5, #1
 8000b80:	2900      	cmp	r1, #0
 8000b82:	db01      	blt.n	8000b88 <__aeabi_fdiv+0x1b4>
 8000b84:	4285      	cmp	r5, r0
 8000b86:	d301      	bcc.n	8000b8c <__aeabi_fdiv+0x1b8>
 8000b88:	1a2d      	subs	r5, r5, r0
 8000b8a:	4334      	orrs	r4, r6
 8000b8c:	3b01      	subs	r3, #1
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d1f3      	bne.n	8000b7a <__aeabi_fdiv+0x1a6>
 8000b92:	1e6b      	subs	r3, r5, #1
 8000b94:	419d      	sbcs	r5, r3
 8000b96:	432c      	orrs	r4, r5
 8000b98:	e7b3      	b.n	8000b02 <__aeabi_fdiv+0x12e>
 8000b9a:	2301      	movs	r3, #1
 8000b9c:	1a1b      	subs	r3, r3, r0
 8000b9e:	2b1b      	cmp	r3, #27
 8000ba0:	dd00      	ble.n	8000ba4 <__aeabi_fdiv+0x1d0>
 8000ba2:	e76d      	b.n	8000a80 <__aeabi_fdiv+0xac>
 8000ba4:	0021      	movs	r1, r4
 8000ba6:	379e      	adds	r7, #158	@ 0x9e
 8000ba8:	40d9      	lsrs	r1, r3
 8000baa:	40bc      	lsls	r4, r7
 8000bac:	000b      	movs	r3, r1
 8000bae:	1e61      	subs	r1, r4, #1
 8000bb0:	418c      	sbcs	r4, r1
 8000bb2:	4323      	orrs	r3, r4
 8000bb4:	0759      	lsls	r1, r3, #29
 8000bb6:	d004      	beq.n	8000bc2 <__aeabi_fdiv+0x1ee>
 8000bb8:	210f      	movs	r1, #15
 8000bba:	4019      	ands	r1, r3
 8000bbc:	2904      	cmp	r1, #4
 8000bbe:	d000      	beq.n	8000bc2 <__aeabi_fdiv+0x1ee>
 8000bc0:	3304      	adds	r3, #4
 8000bc2:	0159      	lsls	r1, r3, #5
 8000bc4:	d413      	bmi.n	8000bee <__aeabi_fdiv+0x21a>
 8000bc6:	019b      	lsls	r3, r3, #6
 8000bc8:	2000      	movs	r0, #0
 8000bca:	0a5c      	lsrs	r4, r3, #9
 8000bcc:	e75a      	b.n	8000a84 <__aeabi_fdiv+0xb0>
 8000bce:	231a      	movs	r3, #26
 8000bd0:	2401      	movs	r4, #1
 8000bd2:	1a2d      	subs	r5, r5, r0
 8000bd4:	e7d0      	b.n	8000b78 <__aeabi_fdiv+0x1a4>
 8000bd6:	1e98      	subs	r0, r3, #2
 8000bd8:	4243      	negs	r3, r0
 8000bda:	4158      	adcs	r0, r3
 8000bdc:	4240      	negs	r0, r0
 8000bde:	0032      	movs	r2, r6
 8000be0:	2400      	movs	r4, #0
 8000be2:	b2c0      	uxtb	r0, r0
 8000be4:	e74e      	b.n	8000a84 <__aeabi_fdiv+0xb0>
 8000be6:	4642      	mov	r2, r8
 8000be8:	20ff      	movs	r0, #255	@ 0xff
 8000bea:	2400      	movs	r4, #0
 8000bec:	e74a      	b.n	8000a84 <__aeabi_fdiv+0xb0>
 8000bee:	2001      	movs	r0, #1
 8000bf0:	2400      	movs	r4, #0
 8000bf2:	e747      	b.n	8000a84 <__aeabi_fdiv+0xb0>
 8000bf4:	0800b32c 	.word	0x0800b32c
 8000bf8:	0800b36c 	.word	0x0800b36c
 8000bfc:	f7ffffff 	.word	0xf7ffffff

08000c00 <__eqsf2>:
 8000c00:	b570      	push	{r4, r5, r6, lr}
 8000c02:	0042      	lsls	r2, r0, #1
 8000c04:	024e      	lsls	r6, r1, #9
 8000c06:	004c      	lsls	r4, r1, #1
 8000c08:	0245      	lsls	r5, r0, #9
 8000c0a:	0a6d      	lsrs	r5, r5, #9
 8000c0c:	0e12      	lsrs	r2, r2, #24
 8000c0e:	0fc3      	lsrs	r3, r0, #31
 8000c10:	0a76      	lsrs	r6, r6, #9
 8000c12:	0e24      	lsrs	r4, r4, #24
 8000c14:	0fc9      	lsrs	r1, r1, #31
 8000c16:	2aff      	cmp	r2, #255	@ 0xff
 8000c18:	d010      	beq.n	8000c3c <__eqsf2+0x3c>
 8000c1a:	2cff      	cmp	r4, #255	@ 0xff
 8000c1c:	d00c      	beq.n	8000c38 <__eqsf2+0x38>
 8000c1e:	2001      	movs	r0, #1
 8000c20:	42a2      	cmp	r2, r4
 8000c22:	d10a      	bne.n	8000c3a <__eqsf2+0x3a>
 8000c24:	42b5      	cmp	r5, r6
 8000c26:	d108      	bne.n	8000c3a <__eqsf2+0x3a>
 8000c28:	428b      	cmp	r3, r1
 8000c2a:	d00f      	beq.n	8000c4c <__eqsf2+0x4c>
 8000c2c:	2a00      	cmp	r2, #0
 8000c2e:	d104      	bne.n	8000c3a <__eqsf2+0x3a>
 8000c30:	0028      	movs	r0, r5
 8000c32:	1e43      	subs	r3, r0, #1
 8000c34:	4198      	sbcs	r0, r3
 8000c36:	e000      	b.n	8000c3a <__eqsf2+0x3a>
 8000c38:	2001      	movs	r0, #1
 8000c3a:	bd70      	pop	{r4, r5, r6, pc}
 8000c3c:	2001      	movs	r0, #1
 8000c3e:	2cff      	cmp	r4, #255	@ 0xff
 8000c40:	d1fb      	bne.n	8000c3a <__eqsf2+0x3a>
 8000c42:	4335      	orrs	r5, r6
 8000c44:	d1f9      	bne.n	8000c3a <__eqsf2+0x3a>
 8000c46:	404b      	eors	r3, r1
 8000c48:	0018      	movs	r0, r3
 8000c4a:	e7f6      	b.n	8000c3a <__eqsf2+0x3a>
 8000c4c:	2000      	movs	r0, #0
 8000c4e:	e7f4      	b.n	8000c3a <__eqsf2+0x3a>

08000c50 <__gesf2>:
 8000c50:	b530      	push	{r4, r5, lr}
 8000c52:	0042      	lsls	r2, r0, #1
 8000c54:	0244      	lsls	r4, r0, #9
 8000c56:	024d      	lsls	r5, r1, #9
 8000c58:	0fc3      	lsrs	r3, r0, #31
 8000c5a:	0048      	lsls	r0, r1, #1
 8000c5c:	0a64      	lsrs	r4, r4, #9
 8000c5e:	0e12      	lsrs	r2, r2, #24
 8000c60:	0a6d      	lsrs	r5, r5, #9
 8000c62:	0e00      	lsrs	r0, r0, #24
 8000c64:	0fc9      	lsrs	r1, r1, #31
 8000c66:	2aff      	cmp	r2, #255	@ 0xff
 8000c68:	d018      	beq.n	8000c9c <__gesf2+0x4c>
 8000c6a:	28ff      	cmp	r0, #255	@ 0xff
 8000c6c:	d00a      	beq.n	8000c84 <__gesf2+0x34>
 8000c6e:	2a00      	cmp	r2, #0
 8000c70:	d11e      	bne.n	8000cb0 <__gesf2+0x60>
 8000c72:	2800      	cmp	r0, #0
 8000c74:	d10a      	bne.n	8000c8c <__gesf2+0x3c>
 8000c76:	2d00      	cmp	r5, #0
 8000c78:	d029      	beq.n	8000cce <__gesf2+0x7e>
 8000c7a:	2c00      	cmp	r4, #0
 8000c7c:	d12d      	bne.n	8000cda <__gesf2+0x8a>
 8000c7e:	0048      	lsls	r0, r1, #1
 8000c80:	3801      	subs	r0, #1
 8000c82:	bd30      	pop	{r4, r5, pc}
 8000c84:	2d00      	cmp	r5, #0
 8000c86:	d125      	bne.n	8000cd4 <__gesf2+0x84>
 8000c88:	2a00      	cmp	r2, #0
 8000c8a:	d101      	bne.n	8000c90 <__gesf2+0x40>
 8000c8c:	2c00      	cmp	r4, #0
 8000c8e:	d0f6      	beq.n	8000c7e <__gesf2+0x2e>
 8000c90:	428b      	cmp	r3, r1
 8000c92:	d019      	beq.n	8000cc8 <__gesf2+0x78>
 8000c94:	2001      	movs	r0, #1
 8000c96:	425b      	negs	r3, r3
 8000c98:	4318      	orrs	r0, r3
 8000c9a:	e7f2      	b.n	8000c82 <__gesf2+0x32>
 8000c9c:	2c00      	cmp	r4, #0
 8000c9e:	d119      	bne.n	8000cd4 <__gesf2+0x84>
 8000ca0:	28ff      	cmp	r0, #255	@ 0xff
 8000ca2:	d1f7      	bne.n	8000c94 <__gesf2+0x44>
 8000ca4:	2d00      	cmp	r5, #0
 8000ca6:	d115      	bne.n	8000cd4 <__gesf2+0x84>
 8000ca8:	2000      	movs	r0, #0
 8000caa:	428b      	cmp	r3, r1
 8000cac:	d1f2      	bne.n	8000c94 <__gesf2+0x44>
 8000cae:	e7e8      	b.n	8000c82 <__gesf2+0x32>
 8000cb0:	2800      	cmp	r0, #0
 8000cb2:	d0ef      	beq.n	8000c94 <__gesf2+0x44>
 8000cb4:	428b      	cmp	r3, r1
 8000cb6:	d1ed      	bne.n	8000c94 <__gesf2+0x44>
 8000cb8:	4282      	cmp	r2, r0
 8000cba:	dceb      	bgt.n	8000c94 <__gesf2+0x44>
 8000cbc:	db04      	blt.n	8000cc8 <__gesf2+0x78>
 8000cbe:	42ac      	cmp	r4, r5
 8000cc0:	d8e8      	bhi.n	8000c94 <__gesf2+0x44>
 8000cc2:	2000      	movs	r0, #0
 8000cc4:	42ac      	cmp	r4, r5
 8000cc6:	d2dc      	bcs.n	8000c82 <__gesf2+0x32>
 8000cc8:	0058      	lsls	r0, r3, #1
 8000cca:	3801      	subs	r0, #1
 8000ccc:	e7d9      	b.n	8000c82 <__gesf2+0x32>
 8000cce:	2c00      	cmp	r4, #0
 8000cd0:	d0d7      	beq.n	8000c82 <__gesf2+0x32>
 8000cd2:	e7df      	b.n	8000c94 <__gesf2+0x44>
 8000cd4:	2002      	movs	r0, #2
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	e7d3      	b.n	8000c82 <__gesf2+0x32>
 8000cda:	428b      	cmp	r3, r1
 8000cdc:	d1da      	bne.n	8000c94 <__gesf2+0x44>
 8000cde:	e7ee      	b.n	8000cbe <__gesf2+0x6e>

08000ce0 <__lesf2>:
 8000ce0:	b530      	push	{r4, r5, lr}
 8000ce2:	0042      	lsls	r2, r0, #1
 8000ce4:	0244      	lsls	r4, r0, #9
 8000ce6:	024d      	lsls	r5, r1, #9
 8000ce8:	0fc3      	lsrs	r3, r0, #31
 8000cea:	0048      	lsls	r0, r1, #1
 8000cec:	0a64      	lsrs	r4, r4, #9
 8000cee:	0e12      	lsrs	r2, r2, #24
 8000cf0:	0a6d      	lsrs	r5, r5, #9
 8000cf2:	0e00      	lsrs	r0, r0, #24
 8000cf4:	0fc9      	lsrs	r1, r1, #31
 8000cf6:	2aff      	cmp	r2, #255	@ 0xff
 8000cf8:	d017      	beq.n	8000d2a <__lesf2+0x4a>
 8000cfa:	28ff      	cmp	r0, #255	@ 0xff
 8000cfc:	d00a      	beq.n	8000d14 <__lesf2+0x34>
 8000cfe:	2a00      	cmp	r2, #0
 8000d00:	d11b      	bne.n	8000d3a <__lesf2+0x5a>
 8000d02:	2800      	cmp	r0, #0
 8000d04:	d10a      	bne.n	8000d1c <__lesf2+0x3c>
 8000d06:	2d00      	cmp	r5, #0
 8000d08:	d01d      	beq.n	8000d46 <__lesf2+0x66>
 8000d0a:	2c00      	cmp	r4, #0
 8000d0c:	d12d      	bne.n	8000d6a <__lesf2+0x8a>
 8000d0e:	0048      	lsls	r0, r1, #1
 8000d10:	3801      	subs	r0, #1
 8000d12:	e011      	b.n	8000d38 <__lesf2+0x58>
 8000d14:	2d00      	cmp	r5, #0
 8000d16:	d10e      	bne.n	8000d36 <__lesf2+0x56>
 8000d18:	2a00      	cmp	r2, #0
 8000d1a:	d101      	bne.n	8000d20 <__lesf2+0x40>
 8000d1c:	2c00      	cmp	r4, #0
 8000d1e:	d0f6      	beq.n	8000d0e <__lesf2+0x2e>
 8000d20:	428b      	cmp	r3, r1
 8000d22:	d10c      	bne.n	8000d3e <__lesf2+0x5e>
 8000d24:	0058      	lsls	r0, r3, #1
 8000d26:	3801      	subs	r0, #1
 8000d28:	e006      	b.n	8000d38 <__lesf2+0x58>
 8000d2a:	2c00      	cmp	r4, #0
 8000d2c:	d103      	bne.n	8000d36 <__lesf2+0x56>
 8000d2e:	28ff      	cmp	r0, #255	@ 0xff
 8000d30:	d105      	bne.n	8000d3e <__lesf2+0x5e>
 8000d32:	2d00      	cmp	r5, #0
 8000d34:	d015      	beq.n	8000d62 <__lesf2+0x82>
 8000d36:	2002      	movs	r0, #2
 8000d38:	bd30      	pop	{r4, r5, pc}
 8000d3a:	2800      	cmp	r0, #0
 8000d3c:	d106      	bne.n	8000d4c <__lesf2+0x6c>
 8000d3e:	2001      	movs	r0, #1
 8000d40:	425b      	negs	r3, r3
 8000d42:	4318      	orrs	r0, r3
 8000d44:	e7f8      	b.n	8000d38 <__lesf2+0x58>
 8000d46:	2c00      	cmp	r4, #0
 8000d48:	d0f6      	beq.n	8000d38 <__lesf2+0x58>
 8000d4a:	e7f8      	b.n	8000d3e <__lesf2+0x5e>
 8000d4c:	428b      	cmp	r3, r1
 8000d4e:	d1f6      	bne.n	8000d3e <__lesf2+0x5e>
 8000d50:	4282      	cmp	r2, r0
 8000d52:	dcf4      	bgt.n	8000d3e <__lesf2+0x5e>
 8000d54:	dbe6      	blt.n	8000d24 <__lesf2+0x44>
 8000d56:	42ac      	cmp	r4, r5
 8000d58:	d8f1      	bhi.n	8000d3e <__lesf2+0x5e>
 8000d5a:	2000      	movs	r0, #0
 8000d5c:	42ac      	cmp	r4, r5
 8000d5e:	d2eb      	bcs.n	8000d38 <__lesf2+0x58>
 8000d60:	e7e0      	b.n	8000d24 <__lesf2+0x44>
 8000d62:	2000      	movs	r0, #0
 8000d64:	428b      	cmp	r3, r1
 8000d66:	d1ea      	bne.n	8000d3e <__lesf2+0x5e>
 8000d68:	e7e6      	b.n	8000d38 <__lesf2+0x58>
 8000d6a:	428b      	cmp	r3, r1
 8000d6c:	d1e7      	bne.n	8000d3e <__lesf2+0x5e>
 8000d6e:	e7f2      	b.n	8000d56 <__lesf2+0x76>

08000d70 <__aeabi_fmul>:
 8000d70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d72:	464f      	mov	r7, r9
 8000d74:	4646      	mov	r6, r8
 8000d76:	46d6      	mov	lr, sl
 8000d78:	0044      	lsls	r4, r0, #1
 8000d7a:	b5c0      	push	{r6, r7, lr}
 8000d7c:	0246      	lsls	r6, r0, #9
 8000d7e:	1c0f      	adds	r7, r1, #0
 8000d80:	0a76      	lsrs	r6, r6, #9
 8000d82:	0e24      	lsrs	r4, r4, #24
 8000d84:	0fc5      	lsrs	r5, r0, #31
 8000d86:	2c00      	cmp	r4, #0
 8000d88:	d100      	bne.n	8000d8c <__aeabi_fmul+0x1c>
 8000d8a:	e0da      	b.n	8000f42 <__aeabi_fmul+0x1d2>
 8000d8c:	2cff      	cmp	r4, #255	@ 0xff
 8000d8e:	d074      	beq.n	8000e7a <__aeabi_fmul+0x10a>
 8000d90:	2380      	movs	r3, #128	@ 0x80
 8000d92:	00f6      	lsls	r6, r6, #3
 8000d94:	04db      	lsls	r3, r3, #19
 8000d96:	431e      	orrs	r6, r3
 8000d98:	2300      	movs	r3, #0
 8000d9a:	4699      	mov	r9, r3
 8000d9c:	469a      	mov	sl, r3
 8000d9e:	3c7f      	subs	r4, #127	@ 0x7f
 8000da0:	027b      	lsls	r3, r7, #9
 8000da2:	0a5b      	lsrs	r3, r3, #9
 8000da4:	4698      	mov	r8, r3
 8000da6:	007b      	lsls	r3, r7, #1
 8000da8:	0e1b      	lsrs	r3, r3, #24
 8000daa:	0fff      	lsrs	r7, r7, #31
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d074      	beq.n	8000e9a <__aeabi_fmul+0x12a>
 8000db0:	2bff      	cmp	r3, #255	@ 0xff
 8000db2:	d100      	bne.n	8000db6 <__aeabi_fmul+0x46>
 8000db4:	e08e      	b.n	8000ed4 <__aeabi_fmul+0x164>
 8000db6:	4642      	mov	r2, r8
 8000db8:	2180      	movs	r1, #128	@ 0x80
 8000dba:	00d2      	lsls	r2, r2, #3
 8000dbc:	04c9      	lsls	r1, r1, #19
 8000dbe:	4311      	orrs	r1, r2
 8000dc0:	3b7f      	subs	r3, #127	@ 0x7f
 8000dc2:	002a      	movs	r2, r5
 8000dc4:	18e4      	adds	r4, r4, r3
 8000dc6:	464b      	mov	r3, r9
 8000dc8:	407a      	eors	r2, r7
 8000dca:	4688      	mov	r8, r1
 8000dcc:	b2d2      	uxtb	r2, r2
 8000dce:	2b0a      	cmp	r3, #10
 8000dd0:	dc75      	bgt.n	8000ebe <__aeabi_fmul+0x14e>
 8000dd2:	464b      	mov	r3, r9
 8000dd4:	2000      	movs	r0, #0
 8000dd6:	2b02      	cmp	r3, #2
 8000dd8:	dd0f      	ble.n	8000dfa <__aeabi_fmul+0x8a>
 8000dda:	4649      	mov	r1, r9
 8000ddc:	2301      	movs	r3, #1
 8000dde:	408b      	lsls	r3, r1
 8000de0:	21a6      	movs	r1, #166	@ 0xa6
 8000de2:	00c9      	lsls	r1, r1, #3
 8000de4:	420b      	tst	r3, r1
 8000de6:	d169      	bne.n	8000ebc <__aeabi_fmul+0x14c>
 8000de8:	2190      	movs	r1, #144	@ 0x90
 8000dea:	0089      	lsls	r1, r1, #2
 8000dec:	420b      	tst	r3, r1
 8000dee:	d000      	beq.n	8000df2 <__aeabi_fmul+0x82>
 8000df0:	e100      	b.n	8000ff4 <__aeabi_fmul+0x284>
 8000df2:	2188      	movs	r1, #136	@ 0x88
 8000df4:	4219      	tst	r1, r3
 8000df6:	d000      	beq.n	8000dfa <__aeabi_fmul+0x8a>
 8000df8:	e0f5      	b.n	8000fe6 <__aeabi_fmul+0x276>
 8000dfa:	4641      	mov	r1, r8
 8000dfc:	0409      	lsls	r1, r1, #16
 8000dfe:	0c09      	lsrs	r1, r1, #16
 8000e00:	4643      	mov	r3, r8
 8000e02:	0008      	movs	r0, r1
 8000e04:	0c35      	lsrs	r5, r6, #16
 8000e06:	0436      	lsls	r6, r6, #16
 8000e08:	0c1b      	lsrs	r3, r3, #16
 8000e0a:	0c36      	lsrs	r6, r6, #16
 8000e0c:	4370      	muls	r0, r6
 8000e0e:	4369      	muls	r1, r5
 8000e10:	435e      	muls	r6, r3
 8000e12:	435d      	muls	r5, r3
 8000e14:	1876      	adds	r6, r6, r1
 8000e16:	0c03      	lsrs	r3, r0, #16
 8000e18:	199b      	adds	r3, r3, r6
 8000e1a:	4299      	cmp	r1, r3
 8000e1c:	d903      	bls.n	8000e26 <__aeabi_fmul+0xb6>
 8000e1e:	2180      	movs	r1, #128	@ 0x80
 8000e20:	0249      	lsls	r1, r1, #9
 8000e22:	468c      	mov	ip, r1
 8000e24:	4465      	add	r5, ip
 8000e26:	0400      	lsls	r0, r0, #16
 8000e28:	0419      	lsls	r1, r3, #16
 8000e2a:	0c00      	lsrs	r0, r0, #16
 8000e2c:	1809      	adds	r1, r1, r0
 8000e2e:	018e      	lsls	r6, r1, #6
 8000e30:	1e70      	subs	r0, r6, #1
 8000e32:	4186      	sbcs	r6, r0
 8000e34:	0c1b      	lsrs	r3, r3, #16
 8000e36:	0e89      	lsrs	r1, r1, #26
 8000e38:	195b      	adds	r3, r3, r5
 8000e3a:	430e      	orrs	r6, r1
 8000e3c:	019b      	lsls	r3, r3, #6
 8000e3e:	431e      	orrs	r6, r3
 8000e40:	011b      	lsls	r3, r3, #4
 8000e42:	d46c      	bmi.n	8000f1e <__aeabi_fmul+0x1ae>
 8000e44:	0023      	movs	r3, r4
 8000e46:	337f      	adds	r3, #127	@ 0x7f
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	dc00      	bgt.n	8000e4e <__aeabi_fmul+0xde>
 8000e4c:	e0b1      	b.n	8000fb2 <__aeabi_fmul+0x242>
 8000e4e:	0015      	movs	r5, r2
 8000e50:	0771      	lsls	r1, r6, #29
 8000e52:	d00b      	beq.n	8000e6c <__aeabi_fmul+0xfc>
 8000e54:	200f      	movs	r0, #15
 8000e56:	0021      	movs	r1, r4
 8000e58:	4030      	ands	r0, r6
 8000e5a:	2804      	cmp	r0, #4
 8000e5c:	d006      	beq.n	8000e6c <__aeabi_fmul+0xfc>
 8000e5e:	3604      	adds	r6, #4
 8000e60:	0132      	lsls	r2, r6, #4
 8000e62:	d503      	bpl.n	8000e6c <__aeabi_fmul+0xfc>
 8000e64:	4b6e      	ldr	r3, [pc, #440]	@ (8001020 <__aeabi_fmul+0x2b0>)
 8000e66:	401e      	ands	r6, r3
 8000e68:	000b      	movs	r3, r1
 8000e6a:	3380      	adds	r3, #128	@ 0x80
 8000e6c:	2bfe      	cmp	r3, #254	@ 0xfe
 8000e6e:	dd00      	ble.n	8000e72 <__aeabi_fmul+0x102>
 8000e70:	e0bd      	b.n	8000fee <__aeabi_fmul+0x27e>
 8000e72:	01b2      	lsls	r2, r6, #6
 8000e74:	0a52      	lsrs	r2, r2, #9
 8000e76:	b2db      	uxtb	r3, r3
 8000e78:	e048      	b.n	8000f0c <__aeabi_fmul+0x19c>
 8000e7a:	2e00      	cmp	r6, #0
 8000e7c:	d000      	beq.n	8000e80 <__aeabi_fmul+0x110>
 8000e7e:	e092      	b.n	8000fa6 <__aeabi_fmul+0x236>
 8000e80:	2308      	movs	r3, #8
 8000e82:	4699      	mov	r9, r3
 8000e84:	3b06      	subs	r3, #6
 8000e86:	469a      	mov	sl, r3
 8000e88:	027b      	lsls	r3, r7, #9
 8000e8a:	0a5b      	lsrs	r3, r3, #9
 8000e8c:	4698      	mov	r8, r3
 8000e8e:	007b      	lsls	r3, r7, #1
 8000e90:	24ff      	movs	r4, #255	@ 0xff
 8000e92:	0e1b      	lsrs	r3, r3, #24
 8000e94:	0fff      	lsrs	r7, r7, #31
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d18a      	bne.n	8000db0 <__aeabi_fmul+0x40>
 8000e9a:	4642      	mov	r2, r8
 8000e9c:	2a00      	cmp	r2, #0
 8000e9e:	d164      	bne.n	8000f6a <__aeabi_fmul+0x1fa>
 8000ea0:	4649      	mov	r1, r9
 8000ea2:	3201      	adds	r2, #1
 8000ea4:	4311      	orrs	r1, r2
 8000ea6:	4689      	mov	r9, r1
 8000ea8:	290a      	cmp	r1, #10
 8000eaa:	dc08      	bgt.n	8000ebe <__aeabi_fmul+0x14e>
 8000eac:	407d      	eors	r5, r7
 8000eae:	2001      	movs	r0, #1
 8000eb0:	b2ea      	uxtb	r2, r5
 8000eb2:	2902      	cmp	r1, #2
 8000eb4:	dc91      	bgt.n	8000dda <__aeabi_fmul+0x6a>
 8000eb6:	0015      	movs	r5, r2
 8000eb8:	2200      	movs	r2, #0
 8000eba:	e027      	b.n	8000f0c <__aeabi_fmul+0x19c>
 8000ebc:	0015      	movs	r5, r2
 8000ebe:	4653      	mov	r3, sl
 8000ec0:	2b02      	cmp	r3, #2
 8000ec2:	d100      	bne.n	8000ec6 <__aeabi_fmul+0x156>
 8000ec4:	e093      	b.n	8000fee <__aeabi_fmul+0x27e>
 8000ec6:	2b03      	cmp	r3, #3
 8000ec8:	d01a      	beq.n	8000f00 <__aeabi_fmul+0x190>
 8000eca:	2b01      	cmp	r3, #1
 8000ecc:	d12c      	bne.n	8000f28 <__aeabi_fmul+0x1b8>
 8000ece:	2300      	movs	r3, #0
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	e01b      	b.n	8000f0c <__aeabi_fmul+0x19c>
 8000ed4:	4643      	mov	r3, r8
 8000ed6:	34ff      	adds	r4, #255	@ 0xff
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d055      	beq.n	8000f88 <__aeabi_fmul+0x218>
 8000edc:	2103      	movs	r1, #3
 8000ede:	464b      	mov	r3, r9
 8000ee0:	430b      	orrs	r3, r1
 8000ee2:	0019      	movs	r1, r3
 8000ee4:	2b0a      	cmp	r3, #10
 8000ee6:	dc00      	bgt.n	8000eea <__aeabi_fmul+0x17a>
 8000ee8:	e092      	b.n	8001010 <__aeabi_fmul+0x2a0>
 8000eea:	2b0f      	cmp	r3, #15
 8000eec:	d000      	beq.n	8000ef0 <__aeabi_fmul+0x180>
 8000eee:	e08c      	b.n	800100a <__aeabi_fmul+0x29a>
 8000ef0:	2280      	movs	r2, #128	@ 0x80
 8000ef2:	03d2      	lsls	r2, r2, #15
 8000ef4:	4216      	tst	r6, r2
 8000ef6:	d003      	beq.n	8000f00 <__aeabi_fmul+0x190>
 8000ef8:	4643      	mov	r3, r8
 8000efa:	4213      	tst	r3, r2
 8000efc:	d100      	bne.n	8000f00 <__aeabi_fmul+0x190>
 8000efe:	e07d      	b.n	8000ffc <__aeabi_fmul+0x28c>
 8000f00:	2280      	movs	r2, #128	@ 0x80
 8000f02:	03d2      	lsls	r2, r2, #15
 8000f04:	4332      	orrs	r2, r6
 8000f06:	0252      	lsls	r2, r2, #9
 8000f08:	0a52      	lsrs	r2, r2, #9
 8000f0a:	23ff      	movs	r3, #255	@ 0xff
 8000f0c:	05d8      	lsls	r0, r3, #23
 8000f0e:	07ed      	lsls	r5, r5, #31
 8000f10:	4310      	orrs	r0, r2
 8000f12:	4328      	orrs	r0, r5
 8000f14:	bce0      	pop	{r5, r6, r7}
 8000f16:	46ba      	mov	sl, r7
 8000f18:	46b1      	mov	r9, r6
 8000f1a:	46a8      	mov	r8, r5
 8000f1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f1e:	2301      	movs	r3, #1
 8000f20:	0015      	movs	r5, r2
 8000f22:	0871      	lsrs	r1, r6, #1
 8000f24:	401e      	ands	r6, r3
 8000f26:	430e      	orrs	r6, r1
 8000f28:	0023      	movs	r3, r4
 8000f2a:	3380      	adds	r3, #128	@ 0x80
 8000f2c:	1c61      	adds	r1, r4, #1
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	dd41      	ble.n	8000fb6 <__aeabi_fmul+0x246>
 8000f32:	0772      	lsls	r2, r6, #29
 8000f34:	d094      	beq.n	8000e60 <__aeabi_fmul+0xf0>
 8000f36:	220f      	movs	r2, #15
 8000f38:	4032      	ands	r2, r6
 8000f3a:	2a04      	cmp	r2, #4
 8000f3c:	d000      	beq.n	8000f40 <__aeabi_fmul+0x1d0>
 8000f3e:	e78e      	b.n	8000e5e <__aeabi_fmul+0xee>
 8000f40:	e78e      	b.n	8000e60 <__aeabi_fmul+0xf0>
 8000f42:	2e00      	cmp	r6, #0
 8000f44:	d105      	bne.n	8000f52 <__aeabi_fmul+0x1e2>
 8000f46:	2304      	movs	r3, #4
 8000f48:	4699      	mov	r9, r3
 8000f4a:	3b03      	subs	r3, #3
 8000f4c:	2400      	movs	r4, #0
 8000f4e:	469a      	mov	sl, r3
 8000f50:	e726      	b.n	8000da0 <__aeabi_fmul+0x30>
 8000f52:	0030      	movs	r0, r6
 8000f54:	f002 fb52 	bl	80035fc <__clzsi2>
 8000f58:	2476      	movs	r4, #118	@ 0x76
 8000f5a:	1f43      	subs	r3, r0, #5
 8000f5c:	409e      	lsls	r6, r3
 8000f5e:	2300      	movs	r3, #0
 8000f60:	4264      	negs	r4, r4
 8000f62:	4699      	mov	r9, r3
 8000f64:	469a      	mov	sl, r3
 8000f66:	1a24      	subs	r4, r4, r0
 8000f68:	e71a      	b.n	8000da0 <__aeabi_fmul+0x30>
 8000f6a:	4640      	mov	r0, r8
 8000f6c:	f002 fb46 	bl	80035fc <__clzsi2>
 8000f70:	464b      	mov	r3, r9
 8000f72:	1a24      	subs	r4, r4, r0
 8000f74:	3c76      	subs	r4, #118	@ 0x76
 8000f76:	2b0a      	cmp	r3, #10
 8000f78:	dca1      	bgt.n	8000ebe <__aeabi_fmul+0x14e>
 8000f7a:	4643      	mov	r3, r8
 8000f7c:	3805      	subs	r0, #5
 8000f7e:	4083      	lsls	r3, r0
 8000f80:	407d      	eors	r5, r7
 8000f82:	4698      	mov	r8, r3
 8000f84:	b2ea      	uxtb	r2, r5
 8000f86:	e724      	b.n	8000dd2 <__aeabi_fmul+0x62>
 8000f88:	464a      	mov	r2, r9
 8000f8a:	3302      	adds	r3, #2
 8000f8c:	4313      	orrs	r3, r2
 8000f8e:	002a      	movs	r2, r5
 8000f90:	407a      	eors	r2, r7
 8000f92:	b2d2      	uxtb	r2, r2
 8000f94:	2b0a      	cmp	r3, #10
 8000f96:	dc92      	bgt.n	8000ebe <__aeabi_fmul+0x14e>
 8000f98:	4649      	mov	r1, r9
 8000f9a:	0015      	movs	r5, r2
 8000f9c:	2900      	cmp	r1, #0
 8000f9e:	d026      	beq.n	8000fee <__aeabi_fmul+0x27e>
 8000fa0:	4699      	mov	r9, r3
 8000fa2:	2002      	movs	r0, #2
 8000fa4:	e719      	b.n	8000dda <__aeabi_fmul+0x6a>
 8000fa6:	230c      	movs	r3, #12
 8000fa8:	4699      	mov	r9, r3
 8000faa:	3b09      	subs	r3, #9
 8000fac:	24ff      	movs	r4, #255	@ 0xff
 8000fae:	469a      	mov	sl, r3
 8000fb0:	e6f6      	b.n	8000da0 <__aeabi_fmul+0x30>
 8000fb2:	0015      	movs	r5, r2
 8000fb4:	0021      	movs	r1, r4
 8000fb6:	2201      	movs	r2, #1
 8000fb8:	1ad3      	subs	r3, r2, r3
 8000fba:	2b1b      	cmp	r3, #27
 8000fbc:	dd00      	ble.n	8000fc0 <__aeabi_fmul+0x250>
 8000fbe:	e786      	b.n	8000ece <__aeabi_fmul+0x15e>
 8000fc0:	319e      	adds	r1, #158	@ 0x9e
 8000fc2:	0032      	movs	r2, r6
 8000fc4:	408e      	lsls	r6, r1
 8000fc6:	40da      	lsrs	r2, r3
 8000fc8:	1e73      	subs	r3, r6, #1
 8000fca:	419e      	sbcs	r6, r3
 8000fcc:	4332      	orrs	r2, r6
 8000fce:	0753      	lsls	r3, r2, #29
 8000fd0:	d004      	beq.n	8000fdc <__aeabi_fmul+0x26c>
 8000fd2:	230f      	movs	r3, #15
 8000fd4:	4013      	ands	r3, r2
 8000fd6:	2b04      	cmp	r3, #4
 8000fd8:	d000      	beq.n	8000fdc <__aeabi_fmul+0x26c>
 8000fda:	3204      	adds	r2, #4
 8000fdc:	0153      	lsls	r3, r2, #5
 8000fde:	d510      	bpl.n	8001002 <__aeabi_fmul+0x292>
 8000fe0:	2301      	movs	r3, #1
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	e792      	b.n	8000f0c <__aeabi_fmul+0x19c>
 8000fe6:	003d      	movs	r5, r7
 8000fe8:	4646      	mov	r6, r8
 8000fea:	4682      	mov	sl, r0
 8000fec:	e767      	b.n	8000ebe <__aeabi_fmul+0x14e>
 8000fee:	23ff      	movs	r3, #255	@ 0xff
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	e78b      	b.n	8000f0c <__aeabi_fmul+0x19c>
 8000ff4:	2280      	movs	r2, #128	@ 0x80
 8000ff6:	2500      	movs	r5, #0
 8000ff8:	03d2      	lsls	r2, r2, #15
 8000ffa:	e786      	b.n	8000f0a <__aeabi_fmul+0x19a>
 8000ffc:	003d      	movs	r5, r7
 8000ffe:	431a      	orrs	r2, r3
 8001000:	e783      	b.n	8000f0a <__aeabi_fmul+0x19a>
 8001002:	0192      	lsls	r2, r2, #6
 8001004:	2300      	movs	r3, #0
 8001006:	0a52      	lsrs	r2, r2, #9
 8001008:	e780      	b.n	8000f0c <__aeabi_fmul+0x19c>
 800100a:	003d      	movs	r5, r7
 800100c:	4646      	mov	r6, r8
 800100e:	e777      	b.n	8000f00 <__aeabi_fmul+0x190>
 8001010:	002a      	movs	r2, r5
 8001012:	2301      	movs	r3, #1
 8001014:	407a      	eors	r2, r7
 8001016:	408b      	lsls	r3, r1
 8001018:	2003      	movs	r0, #3
 800101a:	b2d2      	uxtb	r2, r2
 800101c:	e6e9      	b.n	8000df2 <__aeabi_fmul+0x82>
 800101e:	46c0      	nop			@ (mov r8, r8)
 8001020:	f7ffffff 	.word	0xf7ffffff

08001024 <__aeabi_fsub>:
 8001024:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001026:	4647      	mov	r7, r8
 8001028:	46ce      	mov	lr, r9
 800102a:	0243      	lsls	r3, r0, #9
 800102c:	b580      	push	{r7, lr}
 800102e:	0a5f      	lsrs	r7, r3, #9
 8001030:	099b      	lsrs	r3, r3, #6
 8001032:	0045      	lsls	r5, r0, #1
 8001034:	004a      	lsls	r2, r1, #1
 8001036:	469c      	mov	ip, r3
 8001038:	024b      	lsls	r3, r1, #9
 800103a:	0fc4      	lsrs	r4, r0, #31
 800103c:	0fce      	lsrs	r6, r1, #31
 800103e:	0e2d      	lsrs	r5, r5, #24
 8001040:	0a58      	lsrs	r0, r3, #9
 8001042:	0e12      	lsrs	r2, r2, #24
 8001044:	0999      	lsrs	r1, r3, #6
 8001046:	2aff      	cmp	r2, #255	@ 0xff
 8001048:	d06b      	beq.n	8001122 <__aeabi_fsub+0xfe>
 800104a:	2301      	movs	r3, #1
 800104c:	405e      	eors	r6, r3
 800104e:	1aab      	subs	r3, r5, r2
 8001050:	42b4      	cmp	r4, r6
 8001052:	d04b      	beq.n	80010ec <__aeabi_fsub+0xc8>
 8001054:	2b00      	cmp	r3, #0
 8001056:	dc00      	bgt.n	800105a <__aeabi_fsub+0x36>
 8001058:	e0ff      	b.n	800125a <__aeabi_fsub+0x236>
 800105a:	2a00      	cmp	r2, #0
 800105c:	d100      	bne.n	8001060 <__aeabi_fsub+0x3c>
 800105e:	e088      	b.n	8001172 <__aeabi_fsub+0x14e>
 8001060:	2dff      	cmp	r5, #255	@ 0xff
 8001062:	d100      	bne.n	8001066 <__aeabi_fsub+0x42>
 8001064:	e0ef      	b.n	8001246 <__aeabi_fsub+0x222>
 8001066:	2280      	movs	r2, #128	@ 0x80
 8001068:	04d2      	lsls	r2, r2, #19
 800106a:	4311      	orrs	r1, r2
 800106c:	2001      	movs	r0, #1
 800106e:	2b1b      	cmp	r3, #27
 8001070:	dc08      	bgt.n	8001084 <__aeabi_fsub+0x60>
 8001072:	0008      	movs	r0, r1
 8001074:	2220      	movs	r2, #32
 8001076:	40d8      	lsrs	r0, r3
 8001078:	1ad3      	subs	r3, r2, r3
 800107a:	4099      	lsls	r1, r3
 800107c:	000b      	movs	r3, r1
 800107e:	1e5a      	subs	r2, r3, #1
 8001080:	4193      	sbcs	r3, r2
 8001082:	4318      	orrs	r0, r3
 8001084:	4663      	mov	r3, ip
 8001086:	1a1b      	subs	r3, r3, r0
 8001088:	469c      	mov	ip, r3
 800108a:	4663      	mov	r3, ip
 800108c:	015b      	lsls	r3, r3, #5
 800108e:	d400      	bmi.n	8001092 <__aeabi_fsub+0x6e>
 8001090:	e0cd      	b.n	800122e <__aeabi_fsub+0x20a>
 8001092:	4663      	mov	r3, ip
 8001094:	019f      	lsls	r7, r3, #6
 8001096:	09bf      	lsrs	r7, r7, #6
 8001098:	0038      	movs	r0, r7
 800109a:	f002 faaf 	bl	80035fc <__clzsi2>
 800109e:	003b      	movs	r3, r7
 80010a0:	3805      	subs	r0, #5
 80010a2:	4083      	lsls	r3, r0
 80010a4:	4285      	cmp	r5, r0
 80010a6:	dc00      	bgt.n	80010aa <__aeabi_fsub+0x86>
 80010a8:	e0a2      	b.n	80011f0 <__aeabi_fsub+0x1cc>
 80010aa:	4ab7      	ldr	r2, [pc, #732]	@ (8001388 <__aeabi_fsub+0x364>)
 80010ac:	1a2d      	subs	r5, r5, r0
 80010ae:	401a      	ands	r2, r3
 80010b0:	4694      	mov	ip, r2
 80010b2:	075a      	lsls	r2, r3, #29
 80010b4:	d100      	bne.n	80010b8 <__aeabi_fsub+0x94>
 80010b6:	e0c3      	b.n	8001240 <__aeabi_fsub+0x21c>
 80010b8:	220f      	movs	r2, #15
 80010ba:	4013      	ands	r3, r2
 80010bc:	2b04      	cmp	r3, #4
 80010be:	d100      	bne.n	80010c2 <__aeabi_fsub+0x9e>
 80010c0:	e0be      	b.n	8001240 <__aeabi_fsub+0x21c>
 80010c2:	2304      	movs	r3, #4
 80010c4:	4698      	mov	r8, r3
 80010c6:	44c4      	add	ip, r8
 80010c8:	4663      	mov	r3, ip
 80010ca:	015b      	lsls	r3, r3, #5
 80010cc:	d400      	bmi.n	80010d0 <__aeabi_fsub+0xac>
 80010ce:	e0b7      	b.n	8001240 <__aeabi_fsub+0x21c>
 80010d0:	1c68      	adds	r0, r5, #1
 80010d2:	2dfe      	cmp	r5, #254	@ 0xfe
 80010d4:	d000      	beq.n	80010d8 <__aeabi_fsub+0xb4>
 80010d6:	e0a5      	b.n	8001224 <__aeabi_fsub+0x200>
 80010d8:	20ff      	movs	r0, #255	@ 0xff
 80010da:	2200      	movs	r2, #0
 80010dc:	05c0      	lsls	r0, r0, #23
 80010de:	4310      	orrs	r0, r2
 80010e0:	07e4      	lsls	r4, r4, #31
 80010e2:	4320      	orrs	r0, r4
 80010e4:	bcc0      	pop	{r6, r7}
 80010e6:	46b9      	mov	r9, r7
 80010e8:	46b0      	mov	r8, r6
 80010ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	dc00      	bgt.n	80010f2 <__aeabi_fsub+0xce>
 80010f0:	e1eb      	b.n	80014ca <__aeabi_fsub+0x4a6>
 80010f2:	2a00      	cmp	r2, #0
 80010f4:	d046      	beq.n	8001184 <__aeabi_fsub+0x160>
 80010f6:	2dff      	cmp	r5, #255	@ 0xff
 80010f8:	d100      	bne.n	80010fc <__aeabi_fsub+0xd8>
 80010fa:	e0a4      	b.n	8001246 <__aeabi_fsub+0x222>
 80010fc:	2280      	movs	r2, #128	@ 0x80
 80010fe:	04d2      	lsls	r2, r2, #19
 8001100:	4311      	orrs	r1, r2
 8001102:	2b1b      	cmp	r3, #27
 8001104:	dc00      	bgt.n	8001108 <__aeabi_fsub+0xe4>
 8001106:	e0fb      	b.n	8001300 <__aeabi_fsub+0x2dc>
 8001108:	2305      	movs	r3, #5
 800110a:	4698      	mov	r8, r3
 800110c:	002b      	movs	r3, r5
 800110e:	44c4      	add	ip, r8
 8001110:	4662      	mov	r2, ip
 8001112:	08d7      	lsrs	r7, r2, #3
 8001114:	2bff      	cmp	r3, #255	@ 0xff
 8001116:	d100      	bne.n	800111a <__aeabi_fsub+0xf6>
 8001118:	e095      	b.n	8001246 <__aeabi_fsub+0x222>
 800111a:	027a      	lsls	r2, r7, #9
 800111c:	0a52      	lsrs	r2, r2, #9
 800111e:	b2d8      	uxtb	r0, r3
 8001120:	e7dc      	b.n	80010dc <__aeabi_fsub+0xb8>
 8001122:	002b      	movs	r3, r5
 8001124:	3bff      	subs	r3, #255	@ 0xff
 8001126:	4699      	mov	r9, r3
 8001128:	2900      	cmp	r1, #0
 800112a:	d118      	bne.n	800115e <__aeabi_fsub+0x13a>
 800112c:	2301      	movs	r3, #1
 800112e:	405e      	eors	r6, r3
 8001130:	42b4      	cmp	r4, r6
 8001132:	d100      	bne.n	8001136 <__aeabi_fsub+0x112>
 8001134:	e0ca      	b.n	80012cc <__aeabi_fsub+0x2a8>
 8001136:	464b      	mov	r3, r9
 8001138:	2b00      	cmp	r3, #0
 800113a:	d02d      	beq.n	8001198 <__aeabi_fsub+0x174>
 800113c:	2d00      	cmp	r5, #0
 800113e:	d000      	beq.n	8001142 <__aeabi_fsub+0x11e>
 8001140:	e13c      	b.n	80013bc <__aeabi_fsub+0x398>
 8001142:	23ff      	movs	r3, #255	@ 0xff
 8001144:	4664      	mov	r4, ip
 8001146:	2c00      	cmp	r4, #0
 8001148:	d100      	bne.n	800114c <__aeabi_fsub+0x128>
 800114a:	e15f      	b.n	800140c <__aeabi_fsub+0x3e8>
 800114c:	1e5d      	subs	r5, r3, #1
 800114e:	2b01      	cmp	r3, #1
 8001150:	d100      	bne.n	8001154 <__aeabi_fsub+0x130>
 8001152:	e174      	b.n	800143e <__aeabi_fsub+0x41a>
 8001154:	0034      	movs	r4, r6
 8001156:	2bff      	cmp	r3, #255	@ 0xff
 8001158:	d074      	beq.n	8001244 <__aeabi_fsub+0x220>
 800115a:	002b      	movs	r3, r5
 800115c:	e103      	b.n	8001366 <__aeabi_fsub+0x342>
 800115e:	42b4      	cmp	r4, r6
 8001160:	d100      	bne.n	8001164 <__aeabi_fsub+0x140>
 8001162:	e09c      	b.n	800129e <__aeabi_fsub+0x27a>
 8001164:	2b00      	cmp	r3, #0
 8001166:	d017      	beq.n	8001198 <__aeabi_fsub+0x174>
 8001168:	2d00      	cmp	r5, #0
 800116a:	d0ea      	beq.n	8001142 <__aeabi_fsub+0x11e>
 800116c:	0007      	movs	r7, r0
 800116e:	0034      	movs	r4, r6
 8001170:	e06c      	b.n	800124c <__aeabi_fsub+0x228>
 8001172:	2900      	cmp	r1, #0
 8001174:	d0cc      	beq.n	8001110 <__aeabi_fsub+0xec>
 8001176:	1e5a      	subs	r2, r3, #1
 8001178:	2b01      	cmp	r3, #1
 800117a:	d02b      	beq.n	80011d4 <__aeabi_fsub+0x1b0>
 800117c:	2bff      	cmp	r3, #255	@ 0xff
 800117e:	d062      	beq.n	8001246 <__aeabi_fsub+0x222>
 8001180:	0013      	movs	r3, r2
 8001182:	e773      	b.n	800106c <__aeabi_fsub+0x48>
 8001184:	2900      	cmp	r1, #0
 8001186:	d0c3      	beq.n	8001110 <__aeabi_fsub+0xec>
 8001188:	1e5a      	subs	r2, r3, #1
 800118a:	2b01      	cmp	r3, #1
 800118c:	d100      	bne.n	8001190 <__aeabi_fsub+0x16c>
 800118e:	e11e      	b.n	80013ce <__aeabi_fsub+0x3aa>
 8001190:	2bff      	cmp	r3, #255	@ 0xff
 8001192:	d058      	beq.n	8001246 <__aeabi_fsub+0x222>
 8001194:	0013      	movs	r3, r2
 8001196:	e7b4      	b.n	8001102 <__aeabi_fsub+0xde>
 8001198:	22fe      	movs	r2, #254	@ 0xfe
 800119a:	1c6b      	adds	r3, r5, #1
 800119c:	421a      	tst	r2, r3
 800119e:	d10d      	bne.n	80011bc <__aeabi_fsub+0x198>
 80011a0:	2d00      	cmp	r5, #0
 80011a2:	d060      	beq.n	8001266 <__aeabi_fsub+0x242>
 80011a4:	4663      	mov	r3, ip
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d000      	beq.n	80011ac <__aeabi_fsub+0x188>
 80011aa:	e120      	b.n	80013ee <__aeabi_fsub+0x3ca>
 80011ac:	2900      	cmp	r1, #0
 80011ae:	d000      	beq.n	80011b2 <__aeabi_fsub+0x18e>
 80011b0:	e128      	b.n	8001404 <__aeabi_fsub+0x3e0>
 80011b2:	2280      	movs	r2, #128	@ 0x80
 80011b4:	2400      	movs	r4, #0
 80011b6:	20ff      	movs	r0, #255	@ 0xff
 80011b8:	03d2      	lsls	r2, r2, #15
 80011ba:	e78f      	b.n	80010dc <__aeabi_fsub+0xb8>
 80011bc:	4663      	mov	r3, ip
 80011be:	1a5f      	subs	r7, r3, r1
 80011c0:	017b      	lsls	r3, r7, #5
 80011c2:	d500      	bpl.n	80011c6 <__aeabi_fsub+0x1a2>
 80011c4:	e0fe      	b.n	80013c4 <__aeabi_fsub+0x3a0>
 80011c6:	2f00      	cmp	r7, #0
 80011c8:	d000      	beq.n	80011cc <__aeabi_fsub+0x1a8>
 80011ca:	e765      	b.n	8001098 <__aeabi_fsub+0x74>
 80011cc:	2400      	movs	r4, #0
 80011ce:	2000      	movs	r0, #0
 80011d0:	2200      	movs	r2, #0
 80011d2:	e783      	b.n	80010dc <__aeabi_fsub+0xb8>
 80011d4:	4663      	mov	r3, ip
 80011d6:	1a59      	subs	r1, r3, r1
 80011d8:	014b      	lsls	r3, r1, #5
 80011da:	d400      	bmi.n	80011de <__aeabi_fsub+0x1ba>
 80011dc:	e119      	b.n	8001412 <__aeabi_fsub+0x3ee>
 80011de:	018f      	lsls	r7, r1, #6
 80011e0:	09bf      	lsrs	r7, r7, #6
 80011e2:	0038      	movs	r0, r7
 80011e4:	f002 fa0a 	bl	80035fc <__clzsi2>
 80011e8:	003b      	movs	r3, r7
 80011ea:	3805      	subs	r0, #5
 80011ec:	4083      	lsls	r3, r0
 80011ee:	2501      	movs	r5, #1
 80011f0:	2220      	movs	r2, #32
 80011f2:	1b40      	subs	r0, r0, r5
 80011f4:	3001      	adds	r0, #1
 80011f6:	1a12      	subs	r2, r2, r0
 80011f8:	0019      	movs	r1, r3
 80011fa:	4093      	lsls	r3, r2
 80011fc:	40c1      	lsrs	r1, r0
 80011fe:	1e5a      	subs	r2, r3, #1
 8001200:	4193      	sbcs	r3, r2
 8001202:	4319      	orrs	r1, r3
 8001204:	468c      	mov	ip, r1
 8001206:	1e0b      	subs	r3, r1, #0
 8001208:	d0e1      	beq.n	80011ce <__aeabi_fsub+0x1aa>
 800120a:	075b      	lsls	r3, r3, #29
 800120c:	d100      	bne.n	8001210 <__aeabi_fsub+0x1ec>
 800120e:	e152      	b.n	80014b6 <__aeabi_fsub+0x492>
 8001210:	230f      	movs	r3, #15
 8001212:	2500      	movs	r5, #0
 8001214:	400b      	ands	r3, r1
 8001216:	2b04      	cmp	r3, #4
 8001218:	d000      	beq.n	800121c <__aeabi_fsub+0x1f8>
 800121a:	e752      	b.n	80010c2 <__aeabi_fsub+0x9e>
 800121c:	2001      	movs	r0, #1
 800121e:	014a      	lsls	r2, r1, #5
 8001220:	d400      	bmi.n	8001224 <__aeabi_fsub+0x200>
 8001222:	e092      	b.n	800134a <__aeabi_fsub+0x326>
 8001224:	b2c0      	uxtb	r0, r0
 8001226:	4663      	mov	r3, ip
 8001228:	019a      	lsls	r2, r3, #6
 800122a:	0a52      	lsrs	r2, r2, #9
 800122c:	e756      	b.n	80010dc <__aeabi_fsub+0xb8>
 800122e:	4663      	mov	r3, ip
 8001230:	075b      	lsls	r3, r3, #29
 8001232:	d005      	beq.n	8001240 <__aeabi_fsub+0x21c>
 8001234:	230f      	movs	r3, #15
 8001236:	4662      	mov	r2, ip
 8001238:	4013      	ands	r3, r2
 800123a:	2b04      	cmp	r3, #4
 800123c:	d000      	beq.n	8001240 <__aeabi_fsub+0x21c>
 800123e:	e740      	b.n	80010c2 <__aeabi_fsub+0x9e>
 8001240:	002b      	movs	r3, r5
 8001242:	e765      	b.n	8001110 <__aeabi_fsub+0xec>
 8001244:	0007      	movs	r7, r0
 8001246:	2f00      	cmp	r7, #0
 8001248:	d100      	bne.n	800124c <__aeabi_fsub+0x228>
 800124a:	e745      	b.n	80010d8 <__aeabi_fsub+0xb4>
 800124c:	2280      	movs	r2, #128	@ 0x80
 800124e:	03d2      	lsls	r2, r2, #15
 8001250:	433a      	orrs	r2, r7
 8001252:	0252      	lsls	r2, r2, #9
 8001254:	20ff      	movs	r0, #255	@ 0xff
 8001256:	0a52      	lsrs	r2, r2, #9
 8001258:	e740      	b.n	80010dc <__aeabi_fsub+0xb8>
 800125a:	2b00      	cmp	r3, #0
 800125c:	d179      	bne.n	8001352 <__aeabi_fsub+0x32e>
 800125e:	22fe      	movs	r2, #254	@ 0xfe
 8001260:	1c6b      	adds	r3, r5, #1
 8001262:	421a      	tst	r2, r3
 8001264:	d1aa      	bne.n	80011bc <__aeabi_fsub+0x198>
 8001266:	4663      	mov	r3, ip
 8001268:	2b00      	cmp	r3, #0
 800126a:	d100      	bne.n	800126e <__aeabi_fsub+0x24a>
 800126c:	e0f5      	b.n	800145a <__aeabi_fsub+0x436>
 800126e:	2900      	cmp	r1, #0
 8001270:	d100      	bne.n	8001274 <__aeabi_fsub+0x250>
 8001272:	e0d1      	b.n	8001418 <__aeabi_fsub+0x3f4>
 8001274:	1a5f      	subs	r7, r3, r1
 8001276:	2380      	movs	r3, #128	@ 0x80
 8001278:	04db      	lsls	r3, r3, #19
 800127a:	421f      	tst	r7, r3
 800127c:	d100      	bne.n	8001280 <__aeabi_fsub+0x25c>
 800127e:	e10e      	b.n	800149e <__aeabi_fsub+0x47a>
 8001280:	4662      	mov	r2, ip
 8001282:	2401      	movs	r4, #1
 8001284:	1a8a      	subs	r2, r1, r2
 8001286:	4694      	mov	ip, r2
 8001288:	2000      	movs	r0, #0
 800128a:	4034      	ands	r4, r6
 800128c:	2a00      	cmp	r2, #0
 800128e:	d100      	bne.n	8001292 <__aeabi_fsub+0x26e>
 8001290:	e724      	b.n	80010dc <__aeabi_fsub+0xb8>
 8001292:	2001      	movs	r0, #1
 8001294:	421a      	tst	r2, r3
 8001296:	d1c6      	bne.n	8001226 <__aeabi_fsub+0x202>
 8001298:	2300      	movs	r3, #0
 800129a:	08d7      	lsrs	r7, r2, #3
 800129c:	e73d      	b.n	800111a <__aeabi_fsub+0xf6>
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d017      	beq.n	80012d2 <__aeabi_fsub+0x2ae>
 80012a2:	2d00      	cmp	r5, #0
 80012a4:	d000      	beq.n	80012a8 <__aeabi_fsub+0x284>
 80012a6:	e0af      	b.n	8001408 <__aeabi_fsub+0x3e4>
 80012a8:	23ff      	movs	r3, #255	@ 0xff
 80012aa:	4665      	mov	r5, ip
 80012ac:	2d00      	cmp	r5, #0
 80012ae:	d100      	bne.n	80012b2 <__aeabi_fsub+0x28e>
 80012b0:	e0ad      	b.n	800140e <__aeabi_fsub+0x3ea>
 80012b2:	1e5e      	subs	r6, r3, #1
 80012b4:	2b01      	cmp	r3, #1
 80012b6:	d100      	bne.n	80012ba <__aeabi_fsub+0x296>
 80012b8:	e089      	b.n	80013ce <__aeabi_fsub+0x3aa>
 80012ba:	2bff      	cmp	r3, #255	@ 0xff
 80012bc:	d0c2      	beq.n	8001244 <__aeabi_fsub+0x220>
 80012be:	2e1b      	cmp	r6, #27
 80012c0:	dc00      	bgt.n	80012c4 <__aeabi_fsub+0x2a0>
 80012c2:	e0ab      	b.n	800141c <__aeabi_fsub+0x3f8>
 80012c4:	1d4b      	adds	r3, r1, #5
 80012c6:	469c      	mov	ip, r3
 80012c8:	0013      	movs	r3, r2
 80012ca:	e721      	b.n	8001110 <__aeabi_fsub+0xec>
 80012cc:	464b      	mov	r3, r9
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d170      	bne.n	80013b4 <__aeabi_fsub+0x390>
 80012d2:	22fe      	movs	r2, #254	@ 0xfe
 80012d4:	1c6b      	adds	r3, r5, #1
 80012d6:	421a      	tst	r2, r3
 80012d8:	d15e      	bne.n	8001398 <__aeabi_fsub+0x374>
 80012da:	2d00      	cmp	r5, #0
 80012dc:	d000      	beq.n	80012e0 <__aeabi_fsub+0x2bc>
 80012de:	e0c3      	b.n	8001468 <__aeabi_fsub+0x444>
 80012e0:	4663      	mov	r3, ip
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d100      	bne.n	80012e8 <__aeabi_fsub+0x2c4>
 80012e6:	e0d0      	b.n	800148a <__aeabi_fsub+0x466>
 80012e8:	2900      	cmp	r1, #0
 80012ea:	d100      	bne.n	80012ee <__aeabi_fsub+0x2ca>
 80012ec:	e094      	b.n	8001418 <__aeabi_fsub+0x3f4>
 80012ee:	000a      	movs	r2, r1
 80012f0:	4462      	add	r2, ip
 80012f2:	0153      	lsls	r3, r2, #5
 80012f4:	d400      	bmi.n	80012f8 <__aeabi_fsub+0x2d4>
 80012f6:	e0d8      	b.n	80014aa <__aeabi_fsub+0x486>
 80012f8:	0192      	lsls	r2, r2, #6
 80012fa:	2001      	movs	r0, #1
 80012fc:	0a52      	lsrs	r2, r2, #9
 80012fe:	e6ed      	b.n	80010dc <__aeabi_fsub+0xb8>
 8001300:	0008      	movs	r0, r1
 8001302:	2220      	movs	r2, #32
 8001304:	40d8      	lsrs	r0, r3
 8001306:	1ad3      	subs	r3, r2, r3
 8001308:	4099      	lsls	r1, r3
 800130a:	000b      	movs	r3, r1
 800130c:	1e5a      	subs	r2, r3, #1
 800130e:	4193      	sbcs	r3, r2
 8001310:	4303      	orrs	r3, r0
 8001312:	449c      	add	ip, r3
 8001314:	4663      	mov	r3, ip
 8001316:	015b      	lsls	r3, r3, #5
 8001318:	d589      	bpl.n	800122e <__aeabi_fsub+0x20a>
 800131a:	3501      	adds	r5, #1
 800131c:	2dff      	cmp	r5, #255	@ 0xff
 800131e:	d100      	bne.n	8001322 <__aeabi_fsub+0x2fe>
 8001320:	e6da      	b.n	80010d8 <__aeabi_fsub+0xb4>
 8001322:	4662      	mov	r2, ip
 8001324:	2301      	movs	r3, #1
 8001326:	4919      	ldr	r1, [pc, #100]	@ (800138c <__aeabi_fsub+0x368>)
 8001328:	4013      	ands	r3, r2
 800132a:	0852      	lsrs	r2, r2, #1
 800132c:	400a      	ands	r2, r1
 800132e:	431a      	orrs	r2, r3
 8001330:	0013      	movs	r3, r2
 8001332:	4694      	mov	ip, r2
 8001334:	075b      	lsls	r3, r3, #29
 8001336:	d004      	beq.n	8001342 <__aeabi_fsub+0x31e>
 8001338:	230f      	movs	r3, #15
 800133a:	4013      	ands	r3, r2
 800133c:	2b04      	cmp	r3, #4
 800133e:	d000      	beq.n	8001342 <__aeabi_fsub+0x31e>
 8001340:	e6bf      	b.n	80010c2 <__aeabi_fsub+0x9e>
 8001342:	4663      	mov	r3, ip
 8001344:	015b      	lsls	r3, r3, #5
 8001346:	d500      	bpl.n	800134a <__aeabi_fsub+0x326>
 8001348:	e6c2      	b.n	80010d0 <__aeabi_fsub+0xac>
 800134a:	4663      	mov	r3, ip
 800134c:	08df      	lsrs	r7, r3, #3
 800134e:	002b      	movs	r3, r5
 8001350:	e6e3      	b.n	800111a <__aeabi_fsub+0xf6>
 8001352:	1b53      	subs	r3, r2, r5
 8001354:	2d00      	cmp	r5, #0
 8001356:	d100      	bne.n	800135a <__aeabi_fsub+0x336>
 8001358:	e6f4      	b.n	8001144 <__aeabi_fsub+0x120>
 800135a:	2080      	movs	r0, #128	@ 0x80
 800135c:	4664      	mov	r4, ip
 800135e:	04c0      	lsls	r0, r0, #19
 8001360:	4304      	orrs	r4, r0
 8001362:	46a4      	mov	ip, r4
 8001364:	0034      	movs	r4, r6
 8001366:	2001      	movs	r0, #1
 8001368:	2b1b      	cmp	r3, #27
 800136a:	dc09      	bgt.n	8001380 <__aeabi_fsub+0x35c>
 800136c:	2520      	movs	r5, #32
 800136e:	4660      	mov	r0, ip
 8001370:	40d8      	lsrs	r0, r3
 8001372:	1aeb      	subs	r3, r5, r3
 8001374:	4665      	mov	r5, ip
 8001376:	409d      	lsls	r5, r3
 8001378:	002b      	movs	r3, r5
 800137a:	1e5d      	subs	r5, r3, #1
 800137c:	41ab      	sbcs	r3, r5
 800137e:	4318      	orrs	r0, r3
 8001380:	1a0b      	subs	r3, r1, r0
 8001382:	469c      	mov	ip, r3
 8001384:	0015      	movs	r5, r2
 8001386:	e680      	b.n	800108a <__aeabi_fsub+0x66>
 8001388:	fbffffff 	.word	0xfbffffff
 800138c:	7dffffff 	.word	0x7dffffff
 8001390:	22fe      	movs	r2, #254	@ 0xfe
 8001392:	1c6b      	adds	r3, r5, #1
 8001394:	4213      	tst	r3, r2
 8001396:	d0a3      	beq.n	80012e0 <__aeabi_fsub+0x2bc>
 8001398:	2bff      	cmp	r3, #255	@ 0xff
 800139a:	d100      	bne.n	800139e <__aeabi_fsub+0x37a>
 800139c:	e69c      	b.n	80010d8 <__aeabi_fsub+0xb4>
 800139e:	4461      	add	r1, ip
 80013a0:	0849      	lsrs	r1, r1, #1
 80013a2:	074a      	lsls	r2, r1, #29
 80013a4:	d049      	beq.n	800143a <__aeabi_fsub+0x416>
 80013a6:	220f      	movs	r2, #15
 80013a8:	400a      	ands	r2, r1
 80013aa:	2a04      	cmp	r2, #4
 80013ac:	d045      	beq.n	800143a <__aeabi_fsub+0x416>
 80013ae:	1d0a      	adds	r2, r1, #4
 80013b0:	4694      	mov	ip, r2
 80013b2:	e6ad      	b.n	8001110 <__aeabi_fsub+0xec>
 80013b4:	2d00      	cmp	r5, #0
 80013b6:	d100      	bne.n	80013ba <__aeabi_fsub+0x396>
 80013b8:	e776      	b.n	80012a8 <__aeabi_fsub+0x284>
 80013ba:	e68d      	b.n	80010d8 <__aeabi_fsub+0xb4>
 80013bc:	0034      	movs	r4, r6
 80013be:	20ff      	movs	r0, #255	@ 0xff
 80013c0:	2200      	movs	r2, #0
 80013c2:	e68b      	b.n	80010dc <__aeabi_fsub+0xb8>
 80013c4:	4663      	mov	r3, ip
 80013c6:	2401      	movs	r4, #1
 80013c8:	1acf      	subs	r7, r1, r3
 80013ca:	4034      	ands	r4, r6
 80013cc:	e664      	b.n	8001098 <__aeabi_fsub+0x74>
 80013ce:	4461      	add	r1, ip
 80013d0:	014b      	lsls	r3, r1, #5
 80013d2:	d56d      	bpl.n	80014b0 <__aeabi_fsub+0x48c>
 80013d4:	0848      	lsrs	r0, r1, #1
 80013d6:	4944      	ldr	r1, [pc, #272]	@ (80014e8 <__aeabi_fsub+0x4c4>)
 80013d8:	4001      	ands	r1, r0
 80013da:	0743      	lsls	r3, r0, #29
 80013dc:	d02c      	beq.n	8001438 <__aeabi_fsub+0x414>
 80013de:	230f      	movs	r3, #15
 80013e0:	4003      	ands	r3, r0
 80013e2:	2b04      	cmp	r3, #4
 80013e4:	d028      	beq.n	8001438 <__aeabi_fsub+0x414>
 80013e6:	1d0b      	adds	r3, r1, #4
 80013e8:	469c      	mov	ip, r3
 80013ea:	2302      	movs	r3, #2
 80013ec:	e690      	b.n	8001110 <__aeabi_fsub+0xec>
 80013ee:	2900      	cmp	r1, #0
 80013f0:	d100      	bne.n	80013f4 <__aeabi_fsub+0x3d0>
 80013f2:	e72b      	b.n	800124c <__aeabi_fsub+0x228>
 80013f4:	2380      	movs	r3, #128	@ 0x80
 80013f6:	03db      	lsls	r3, r3, #15
 80013f8:	429f      	cmp	r7, r3
 80013fa:	d200      	bcs.n	80013fe <__aeabi_fsub+0x3da>
 80013fc:	e726      	b.n	800124c <__aeabi_fsub+0x228>
 80013fe:	4298      	cmp	r0, r3
 8001400:	d300      	bcc.n	8001404 <__aeabi_fsub+0x3e0>
 8001402:	e723      	b.n	800124c <__aeabi_fsub+0x228>
 8001404:	2401      	movs	r4, #1
 8001406:	4034      	ands	r4, r6
 8001408:	0007      	movs	r7, r0
 800140a:	e71f      	b.n	800124c <__aeabi_fsub+0x228>
 800140c:	0034      	movs	r4, r6
 800140e:	468c      	mov	ip, r1
 8001410:	e67e      	b.n	8001110 <__aeabi_fsub+0xec>
 8001412:	2301      	movs	r3, #1
 8001414:	08cf      	lsrs	r7, r1, #3
 8001416:	e680      	b.n	800111a <__aeabi_fsub+0xf6>
 8001418:	2300      	movs	r3, #0
 800141a:	e67e      	b.n	800111a <__aeabi_fsub+0xf6>
 800141c:	2020      	movs	r0, #32
 800141e:	4665      	mov	r5, ip
 8001420:	1b80      	subs	r0, r0, r6
 8001422:	4085      	lsls	r5, r0
 8001424:	4663      	mov	r3, ip
 8001426:	0028      	movs	r0, r5
 8001428:	40f3      	lsrs	r3, r6
 800142a:	1e45      	subs	r5, r0, #1
 800142c:	41a8      	sbcs	r0, r5
 800142e:	4303      	orrs	r3, r0
 8001430:	469c      	mov	ip, r3
 8001432:	0015      	movs	r5, r2
 8001434:	448c      	add	ip, r1
 8001436:	e76d      	b.n	8001314 <__aeabi_fsub+0x2f0>
 8001438:	2302      	movs	r3, #2
 800143a:	08cf      	lsrs	r7, r1, #3
 800143c:	e66d      	b.n	800111a <__aeabi_fsub+0xf6>
 800143e:	1b0f      	subs	r7, r1, r4
 8001440:	017b      	lsls	r3, r7, #5
 8001442:	d528      	bpl.n	8001496 <__aeabi_fsub+0x472>
 8001444:	01bf      	lsls	r7, r7, #6
 8001446:	09bf      	lsrs	r7, r7, #6
 8001448:	0038      	movs	r0, r7
 800144a:	f002 f8d7 	bl	80035fc <__clzsi2>
 800144e:	003b      	movs	r3, r7
 8001450:	3805      	subs	r0, #5
 8001452:	4083      	lsls	r3, r0
 8001454:	0034      	movs	r4, r6
 8001456:	2501      	movs	r5, #1
 8001458:	e6ca      	b.n	80011f0 <__aeabi_fsub+0x1cc>
 800145a:	2900      	cmp	r1, #0
 800145c:	d100      	bne.n	8001460 <__aeabi_fsub+0x43c>
 800145e:	e6b5      	b.n	80011cc <__aeabi_fsub+0x1a8>
 8001460:	2401      	movs	r4, #1
 8001462:	0007      	movs	r7, r0
 8001464:	4034      	ands	r4, r6
 8001466:	e658      	b.n	800111a <__aeabi_fsub+0xf6>
 8001468:	4663      	mov	r3, ip
 800146a:	2b00      	cmp	r3, #0
 800146c:	d100      	bne.n	8001470 <__aeabi_fsub+0x44c>
 800146e:	e6e9      	b.n	8001244 <__aeabi_fsub+0x220>
 8001470:	2900      	cmp	r1, #0
 8001472:	d100      	bne.n	8001476 <__aeabi_fsub+0x452>
 8001474:	e6ea      	b.n	800124c <__aeabi_fsub+0x228>
 8001476:	2380      	movs	r3, #128	@ 0x80
 8001478:	03db      	lsls	r3, r3, #15
 800147a:	429f      	cmp	r7, r3
 800147c:	d200      	bcs.n	8001480 <__aeabi_fsub+0x45c>
 800147e:	e6e5      	b.n	800124c <__aeabi_fsub+0x228>
 8001480:	4298      	cmp	r0, r3
 8001482:	d300      	bcc.n	8001486 <__aeabi_fsub+0x462>
 8001484:	e6e2      	b.n	800124c <__aeabi_fsub+0x228>
 8001486:	0007      	movs	r7, r0
 8001488:	e6e0      	b.n	800124c <__aeabi_fsub+0x228>
 800148a:	2900      	cmp	r1, #0
 800148c:	d100      	bne.n	8001490 <__aeabi_fsub+0x46c>
 800148e:	e69e      	b.n	80011ce <__aeabi_fsub+0x1aa>
 8001490:	2300      	movs	r3, #0
 8001492:	08cf      	lsrs	r7, r1, #3
 8001494:	e641      	b.n	800111a <__aeabi_fsub+0xf6>
 8001496:	0034      	movs	r4, r6
 8001498:	2301      	movs	r3, #1
 800149a:	08ff      	lsrs	r7, r7, #3
 800149c:	e63d      	b.n	800111a <__aeabi_fsub+0xf6>
 800149e:	2f00      	cmp	r7, #0
 80014a0:	d100      	bne.n	80014a4 <__aeabi_fsub+0x480>
 80014a2:	e693      	b.n	80011cc <__aeabi_fsub+0x1a8>
 80014a4:	2300      	movs	r3, #0
 80014a6:	08ff      	lsrs	r7, r7, #3
 80014a8:	e637      	b.n	800111a <__aeabi_fsub+0xf6>
 80014aa:	2300      	movs	r3, #0
 80014ac:	08d7      	lsrs	r7, r2, #3
 80014ae:	e634      	b.n	800111a <__aeabi_fsub+0xf6>
 80014b0:	2301      	movs	r3, #1
 80014b2:	08cf      	lsrs	r7, r1, #3
 80014b4:	e631      	b.n	800111a <__aeabi_fsub+0xf6>
 80014b6:	2280      	movs	r2, #128	@ 0x80
 80014b8:	000b      	movs	r3, r1
 80014ba:	04d2      	lsls	r2, r2, #19
 80014bc:	2001      	movs	r0, #1
 80014be:	4013      	ands	r3, r2
 80014c0:	4211      	tst	r1, r2
 80014c2:	d000      	beq.n	80014c6 <__aeabi_fsub+0x4a2>
 80014c4:	e6ae      	b.n	8001224 <__aeabi_fsub+0x200>
 80014c6:	08cf      	lsrs	r7, r1, #3
 80014c8:	e627      	b.n	800111a <__aeabi_fsub+0xf6>
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d100      	bne.n	80014d0 <__aeabi_fsub+0x4ac>
 80014ce:	e75f      	b.n	8001390 <__aeabi_fsub+0x36c>
 80014d0:	1b56      	subs	r6, r2, r5
 80014d2:	2d00      	cmp	r5, #0
 80014d4:	d101      	bne.n	80014da <__aeabi_fsub+0x4b6>
 80014d6:	0033      	movs	r3, r6
 80014d8:	e6e7      	b.n	80012aa <__aeabi_fsub+0x286>
 80014da:	2380      	movs	r3, #128	@ 0x80
 80014dc:	4660      	mov	r0, ip
 80014de:	04db      	lsls	r3, r3, #19
 80014e0:	4318      	orrs	r0, r3
 80014e2:	4684      	mov	ip, r0
 80014e4:	e6eb      	b.n	80012be <__aeabi_fsub+0x29a>
 80014e6:	46c0      	nop			@ (mov r8, r8)
 80014e8:	7dffffff 	.word	0x7dffffff

080014ec <__aeabi_f2iz>:
 80014ec:	0241      	lsls	r1, r0, #9
 80014ee:	0042      	lsls	r2, r0, #1
 80014f0:	0fc3      	lsrs	r3, r0, #31
 80014f2:	0a49      	lsrs	r1, r1, #9
 80014f4:	2000      	movs	r0, #0
 80014f6:	0e12      	lsrs	r2, r2, #24
 80014f8:	2a7e      	cmp	r2, #126	@ 0x7e
 80014fa:	dd03      	ble.n	8001504 <__aeabi_f2iz+0x18>
 80014fc:	2a9d      	cmp	r2, #157	@ 0x9d
 80014fe:	dd02      	ble.n	8001506 <__aeabi_f2iz+0x1a>
 8001500:	4a09      	ldr	r2, [pc, #36]	@ (8001528 <__aeabi_f2iz+0x3c>)
 8001502:	1898      	adds	r0, r3, r2
 8001504:	4770      	bx	lr
 8001506:	2080      	movs	r0, #128	@ 0x80
 8001508:	0400      	lsls	r0, r0, #16
 800150a:	4301      	orrs	r1, r0
 800150c:	2a95      	cmp	r2, #149	@ 0x95
 800150e:	dc07      	bgt.n	8001520 <__aeabi_f2iz+0x34>
 8001510:	2096      	movs	r0, #150	@ 0x96
 8001512:	1a82      	subs	r2, r0, r2
 8001514:	40d1      	lsrs	r1, r2
 8001516:	4248      	negs	r0, r1
 8001518:	2b00      	cmp	r3, #0
 800151a:	d1f3      	bne.n	8001504 <__aeabi_f2iz+0x18>
 800151c:	0008      	movs	r0, r1
 800151e:	e7f1      	b.n	8001504 <__aeabi_f2iz+0x18>
 8001520:	3a96      	subs	r2, #150	@ 0x96
 8001522:	4091      	lsls	r1, r2
 8001524:	e7f7      	b.n	8001516 <__aeabi_f2iz+0x2a>
 8001526:	46c0      	nop			@ (mov r8, r8)
 8001528:	7fffffff 	.word	0x7fffffff

0800152c <__aeabi_ui2f>:
 800152c:	b510      	push	{r4, lr}
 800152e:	1e04      	subs	r4, r0, #0
 8001530:	d00d      	beq.n	800154e <__aeabi_ui2f+0x22>
 8001532:	f002 f863 	bl	80035fc <__clzsi2>
 8001536:	239e      	movs	r3, #158	@ 0x9e
 8001538:	1a1b      	subs	r3, r3, r0
 800153a:	2b96      	cmp	r3, #150	@ 0x96
 800153c:	dc0c      	bgt.n	8001558 <__aeabi_ui2f+0x2c>
 800153e:	2808      	cmp	r0, #8
 8001540:	d034      	beq.n	80015ac <__aeabi_ui2f+0x80>
 8001542:	3808      	subs	r0, #8
 8001544:	4084      	lsls	r4, r0
 8001546:	0264      	lsls	r4, r4, #9
 8001548:	0a64      	lsrs	r4, r4, #9
 800154a:	b2d8      	uxtb	r0, r3
 800154c:	e001      	b.n	8001552 <__aeabi_ui2f+0x26>
 800154e:	2000      	movs	r0, #0
 8001550:	2400      	movs	r4, #0
 8001552:	05c0      	lsls	r0, r0, #23
 8001554:	4320      	orrs	r0, r4
 8001556:	bd10      	pop	{r4, pc}
 8001558:	2b99      	cmp	r3, #153	@ 0x99
 800155a:	dc13      	bgt.n	8001584 <__aeabi_ui2f+0x58>
 800155c:	1f42      	subs	r2, r0, #5
 800155e:	4094      	lsls	r4, r2
 8001560:	4a14      	ldr	r2, [pc, #80]	@ (80015b4 <__aeabi_ui2f+0x88>)
 8001562:	4022      	ands	r2, r4
 8001564:	0761      	lsls	r1, r4, #29
 8001566:	d01c      	beq.n	80015a2 <__aeabi_ui2f+0x76>
 8001568:	210f      	movs	r1, #15
 800156a:	4021      	ands	r1, r4
 800156c:	2904      	cmp	r1, #4
 800156e:	d018      	beq.n	80015a2 <__aeabi_ui2f+0x76>
 8001570:	3204      	adds	r2, #4
 8001572:	08d4      	lsrs	r4, r2, #3
 8001574:	0152      	lsls	r2, r2, #5
 8001576:	d515      	bpl.n	80015a4 <__aeabi_ui2f+0x78>
 8001578:	239f      	movs	r3, #159	@ 0x9f
 800157a:	0264      	lsls	r4, r4, #9
 800157c:	1a18      	subs	r0, r3, r0
 800157e:	0a64      	lsrs	r4, r4, #9
 8001580:	b2c0      	uxtb	r0, r0
 8001582:	e7e6      	b.n	8001552 <__aeabi_ui2f+0x26>
 8001584:	0002      	movs	r2, r0
 8001586:	0021      	movs	r1, r4
 8001588:	321b      	adds	r2, #27
 800158a:	4091      	lsls	r1, r2
 800158c:	000a      	movs	r2, r1
 800158e:	1e51      	subs	r1, r2, #1
 8001590:	418a      	sbcs	r2, r1
 8001592:	2105      	movs	r1, #5
 8001594:	1a09      	subs	r1, r1, r0
 8001596:	40cc      	lsrs	r4, r1
 8001598:	4314      	orrs	r4, r2
 800159a:	4a06      	ldr	r2, [pc, #24]	@ (80015b4 <__aeabi_ui2f+0x88>)
 800159c:	4022      	ands	r2, r4
 800159e:	0761      	lsls	r1, r4, #29
 80015a0:	d1e2      	bne.n	8001568 <__aeabi_ui2f+0x3c>
 80015a2:	08d4      	lsrs	r4, r2, #3
 80015a4:	0264      	lsls	r4, r4, #9
 80015a6:	0a64      	lsrs	r4, r4, #9
 80015a8:	b2d8      	uxtb	r0, r3
 80015aa:	e7d2      	b.n	8001552 <__aeabi_ui2f+0x26>
 80015ac:	0264      	lsls	r4, r4, #9
 80015ae:	0a64      	lsrs	r4, r4, #9
 80015b0:	308e      	adds	r0, #142	@ 0x8e
 80015b2:	e7ce      	b.n	8001552 <__aeabi_ui2f+0x26>
 80015b4:	fbffffff 	.word	0xfbffffff

080015b8 <__aeabi_dadd>:
 80015b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015ba:	464f      	mov	r7, r9
 80015bc:	4646      	mov	r6, r8
 80015be:	46d6      	mov	lr, sl
 80015c0:	b5c0      	push	{r6, r7, lr}
 80015c2:	b082      	sub	sp, #8
 80015c4:	9000      	str	r0, [sp, #0]
 80015c6:	9101      	str	r1, [sp, #4]
 80015c8:	030e      	lsls	r6, r1, #12
 80015ca:	004c      	lsls	r4, r1, #1
 80015cc:	0fcd      	lsrs	r5, r1, #31
 80015ce:	0a71      	lsrs	r1, r6, #9
 80015d0:	9e00      	ldr	r6, [sp, #0]
 80015d2:	005f      	lsls	r7, r3, #1
 80015d4:	0f76      	lsrs	r6, r6, #29
 80015d6:	430e      	orrs	r6, r1
 80015d8:	9900      	ldr	r1, [sp, #0]
 80015da:	9200      	str	r2, [sp, #0]
 80015dc:	9301      	str	r3, [sp, #4]
 80015de:	00c9      	lsls	r1, r1, #3
 80015e0:	4689      	mov	r9, r1
 80015e2:	0319      	lsls	r1, r3, #12
 80015e4:	0d7b      	lsrs	r3, r7, #21
 80015e6:	4698      	mov	r8, r3
 80015e8:	9b01      	ldr	r3, [sp, #4]
 80015ea:	0a49      	lsrs	r1, r1, #9
 80015ec:	0fdb      	lsrs	r3, r3, #31
 80015ee:	469c      	mov	ip, r3
 80015f0:	9b00      	ldr	r3, [sp, #0]
 80015f2:	9a00      	ldr	r2, [sp, #0]
 80015f4:	0f5b      	lsrs	r3, r3, #29
 80015f6:	430b      	orrs	r3, r1
 80015f8:	4641      	mov	r1, r8
 80015fa:	0d64      	lsrs	r4, r4, #21
 80015fc:	00d2      	lsls	r2, r2, #3
 80015fe:	1a61      	subs	r1, r4, r1
 8001600:	4565      	cmp	r5, ip
 8001602:	d100      	bne.n	8001606 <__aeabi_dadd+0x4e>
 8001604:	e0a6      	b.n	8001754 <__aeabi_dadd+0x19c>
 8001606:	2900      	cmp	r1, #0
 8001608:	dd72      	ble.n	80016f0 <__aeabi_dadd+0x138>
 800160a:	4647      	mov	r7, r8
 800160c:	2f00      	cmp	r7, #0
 800160e:	d100      	bne.n	8001612 <__aeabi_dadd+0x5a>
 8001610:	e0dd      	b.n	80017ce <__aeabi_dadd+0x216>
 8001612:	4fcc      	ldr	r7, [pc, #816]	@ (8001944 <__aeabi_dadd+0x38c>)
 8001614:	42bc      	cmp	r4, r7
 8001616:	d100      	bne.n	800161a <__aeabi_dadd+0x62>
 8001618:	e19a      	b.n	8001950 <__aeabi_dadd+0x398>
 800161a:	2701      	movs	r7, #1
 800161c:	2938      	cmp	r1, #56	@ 0x38
 800161e:	dc17      	bgt.n	8001650 <__aeabi_dadd+0x98>
 8001620:	2780      	movs	r7, #128	@ 0x80
 8001622:	043f      	lsls	r7, r7, #16
 8001624:	433b      	orrs	r3, r7
 8001626:	291f      	cmp	r1, #31
 8001628:	dd00      	ble.n	800162c <__aeabi_dadd+0x74>
 800162a:	e1dd      	b.n	80019e8 <__aeabi_dadd+0x430>
 800162c:	2720      	movs	r7, #32
 800162e:	1a78      	subs	r0, r7, r1
 8001630:	001f      	movs	r7, r3
 8001632:	4087      	lsls	r7, r0
 8001634:	46ba      	mov	sl, r7
 8001636:	0017      	movs	r7, r2
 8001638:	40cf      	lsrs	r7, r1
 800163a:	4684      	mov	ip, r0
 800163c:	0038      	movs	r0, r7
 800163e:	4657      	mov	r7, sl
 8001640:	4307      	orrs	r7, r0
 8001642:	4660      	mov	r0, ip
 8001644:	4082      	lsls	r2, r0
 8001646:	40cb      	lsrs	r3, r1
 8001648:	1e50      	subs	r0, r2, #1
 800164a:	4182      	sbcs	r2, r0
 800164c:	1af6      	subs	r6, r6, r3
 800164e:	4317      	orrs	r7, r2
 8001650:	464b      	mov	r3, r9
 8001652:	1bdf      	subs	r7, r3, r7
 8001654:	45b9      	cmp	r9, r7
 8001656:	4180      	sbcs	r0, r0
 8001658:	4240      	negs	r0, r0
 800165a:	1a36      	subs	r6, r6, r0
 800165c:	0233      	lsls	r3, r6, #8
 800165e:	d400      	bmi.n	8001662 <__aeabi_dadd+0xaa>
 8001660:	e0ff      	b.n	8001862 <__aeabi_dadd+0x2aa>
 8001662:	0276      	lsls	r6, r6, #9
 8001664:	0a76      	lsrs	r6, r6, #9
 8001666:	2e00      	cmp	r6, #0
 8001668:	d100      	bne.n	800166c <__aeabi_dadd+0xb4>
 800166a:	e13c      	b.n	80018e6 <__aeabi_dadd+0x32e>
 800166c:	0030      	movs	r0, r6
 800166e:	f001 ffc5 	bl	80035fc <__clzsi2>
 8001672:	0003      	movs	r3, r0
 8001674:	3b08      	subs	r3, #8
 8001676:	2120      	movs	r1, #32
 8001678:	0038      	movs	r0, r7
 800167a:	1aca      	subs	r2, r1, r3
 800167c:	40d0      	lsrs	r0, r2
 800167e:	409e      	lsls	r6, r3
 8001680:	0002      	movs	r2, r0
 8001682:	409f      	lsls	r7, r3
 8001684:	4332      	orrs	r2, r6
 8001686:	429c      	cmp	r4, r3
 8001688:	dd00      	ble.n	800168c <__aeabi_dadd+0xd4>
 800168a:	e1a6      	b.n	80019da <__aeabi_dadd+0x422>
 800168c:	1b18      	subs	r0, r3, r4
 800168e:	3001      	adds	r0, #1
 8001690:	1a09      	subs	r1, r1, r0
 8001692:	003e      	movs	r6, r7
 8001694:	408f      	lsls	r7, r1
 8001696:	40c6      	lsrs	r6, r0
 8001698:	1e7b      	subs	r3, r7, #1
 800169a:	419f      	sbcs	r7, r3
 800169c:	0013      	movs	r3, r2
 800169e:	408b      	lsls	r3, r1
 80016a0:	4337      	orrs	r7, r6
 80016a2:	431f      	orrs	r7, r3
 80016a4:	40c2      	lsrs	r2, r0
 80016a6:	003b      	movs	r3, r7
 80016a8:	0016      	movs	r6, r2
 80016aa:	2400      	movs	r4, #0
 80016ac:	4313      	orrs	r3, r2
 80016ae:	d100      	bne.n	80016b2 <__aeabi_dadd+0xfa>
 80016b0:	e1df      	b.n	8001a72 <__aeabi_dadd+0x4ba>
 80016b2:	077b      	lsls	r3, r7, #29
 80016b4:	d100      	bne.n	80016b8 <__aeabi_dadd+0x100>
 80016b6:	e332      	b.n	8001d1e <__aeabi_dadd+0x766>
 80016b8:	230f      	movs	r3, #15
 80016ba:	003a      	movs	r2, r7
 80016bc:	403b      	ands	r3, r7
 80016be:	2b04      	cmp	r3, #4
 80016c0:	d004      	beq.n	80016cc <__aeabi_dadd+0x114>
 80016c2:	1d3a      	adds	r2, r7, #4
 80016c4:	42ba      	cmp	r2, r7
 80016c6:	41bf      	sbcs	r7, r7
 80016c8:	427f      	negs	r7, r7
 80016ca:	19f6      	adds	r6, r6, r7
 80016cc:	0233      	lsls	r3, r6, #8
 80016ce:	d400      	bmi.n	80016d2 <__aeabi_dadd+0x11a>
 80016d0:	e323      	b.n	8001d1a <__aeabi_dadd+0x762>
 80016d2:	4b9c      	ldr	r3, [pc, #624]	@ (8001944 <__aeabi_dadd+0x38c>)
 80016d4:	3401      	adds	r4, #1
 80016d6:	429c      	cmp	r4, r3
 80016d8:	d100      	bne.n	80016dc <__aeabi_dadd+0x124>
 80016da:	e0b4      	b.n	8001846 <__aeabi_dadd+0x28e>
 80016dc:	4b9a      	ldr	r3, [pc, #616]	@ (8001948 <__aeabi_dadd+0x390>)
 80016de:	0564      	lsls	r4, r4, #21
 80016e0:	401e      	ands	r6, r3
 80016e2:	0d64      	lsrs	r4, r4, #21
 80016e4:	0777      	lsls	r7, r6, #29
 80016e6:	08d2      	lsrs	r2, r2, #3
 80016e8:	0276      	lsls	r6, r6, #9
 80016ea:	4317      	orrs	r7, r2
 80016ec:	0b36      	lsrs	r6, r6, #12
 80016ee:	e0ac      	b.n	800184a <__aeabi_dadd+0x292>
 80016f0:	2900      	cmp	r1, #0
 80016f2:	d100      	bne.n	80016f6 <__aeabi_dadd+0x13e>
 80016f4:	e07e      	b.n	80017f4 <__aeabi_dadd+0x23c>
 80016f6:	4641      	mov	r1, r8
 80016f8:	1b09      	subs	r1, r1, r4
 80016fa:	2c00      	cmp	r4, #0
 80016fc:	d000      	beq.n	8001700 <__aeabi_dadd+0x148>
 80016fe:	e160      	b.n	80019c2 <__aeabi_dadd+0x40a>
 8001700:	0034      	movs	r4, r6
 8001702:	4648      	mov	r0, r9
 8001704:	4304      	orrs	r4, r0
 8001706:	d100      	bne.n	800170a <__aeabi_dadd+0x152>
 8001708:	e1c9      	b.n	8001a9e <__aeabi_dadd+0x4e6>
 800170a:	1e4c      	subs	r4, r1, #1
 800170c:	2901      	cmp	r1, #1
 800170e:	d100      	bne.n	8001712 <__aeabi_dadd+0x15a>
 8001710:	e22e      	b.n	8001b70 <__aeabi_dadd+0x5b8>
 8001712:	4d8c      	ldr	r5, [pc, #560]	@ (8001944 <__aeabi_dadd+0x38c>)
 8001714:	42a9      	cmp	r1, r5
 8001716:	d100      	bne.n	800171a <__aeabi_dadd+0x162>
 8001718:	e224      	b.n	8001b64 <__aeabi_dadd+0x5ac>
 800171a:	2701      	movs	r7, #1
 800171c:	2c38      	cmp	r4, #56	@ 0x38
 800171e:	dc11      	bgt.n	8001744 <__aeabi_dadd+0x18c>
 8001720:	0021      	movs	r1, r4
 8001722:	291f      	cmp	r1, #31
 8001724:	dd00      	ble.n	8001728 <__aeabi_dadd+0x170>
 8001726:	e20b      	b.n	8001b40 <__aeabi_dadd+0x588>
 8001728:	2420      	movs	r4, #32
 800172a:	0037      	movs	r7, r6
 800172c:	4648      	mov	r0, r9
 800172e:	1a64      	subs	r4, r4, r1
 8001730:	40a7      	lsls	r7, r4
 8001732:	40c8      	lsrs	r0, r1
 8001734:	4307      	orrs	r7, r0
 8001736:	4648      	mov	r0, r9
 8001738:	40a0      	lsls	r0, r4
 800173a:	40ce      	lsrs	r6, r1
 800173c:	1e44      	subs	r4, r0, #1
 800173e:	41a0      	sbcs	r0, r4
 8001740:	1b9b      	subs	r3, r3, r6
 8001742:	4307      	orrs	r7, r0
 8001744:	1bd7      	subs	r7, r2, r7
 8001746:	42ba      	cmp	r2, r7
 8001748:	4192      	sbcs	r2, r2
 800174a:	4252      	negs	r2, r2
 800174c:	4665      	mov	r5, ip
 800174e:	4644      	mov	r4, r8
 8001750:	1a9e      	subs	r6, r3, r2
 8001752:	e783      	b.n	800165c <__aeabi_dadd+0xa4>
 8001754:	2900      	cmp	r1, #0
 8001756:	dc00      	bgt.n	800175a <__aeabi_dadd+0x1a2>
 8001758:	e09c      	b.n	8001894 <__aeabi_dadd+0x2dc>
 800175a:	4647      	mov	r7, r8
 800175c:	2f00      	cmp	r7, #0
 800175e:	d167      	bne.n	8001830 <__aeabi_dadd+0x278>
 8001760:	001f      	movs	r7, r3
 8001762:	4317      	orrs	r7, r2
 8001764:	d100      	bne.n	8001768 <__aeabi_dadd+0x1b0>
 8001766:	e0e4      	b.n	8001932 <__aeabi_dadd+0x37a>
 8001768:	1e48      	subs	r0, r1, #1
 800176a:	2901      	cmp	r1, #1
 800176c:	d100      	bne.n	8001770 <__aeabi_dadd+0x1b8>
 800176e:	e19b      	b.n	8001aa8 <__aeabi_dadd+0x4f0>
 8001770:	4f74      	ldr	r7, [pc, #464]	@ (8001944 <__aeabi_dadd+0x38c>)
 8001772:	42b9      	cmp	r1, r7
 8001774:	d100      	bne.n	8001778 <__aeabi_dadd+0x1c0>
 8001776:	e0eb      	b.n	8001950 <__aeabi_dadd+0x398>
 8001778:	2701      	movs	r7, #1
 800177a:	0001      	movs	r1, r0
 800177c:	2838      	cmp	r0, #56	@ 0x38
 800177e:	dc11      	bgt.n	80017a4 <__aeabi_dadd+0x1ec>
 8001780:	291f      	cmp	r1, #31
 8001782:	dd00      	ble.n	8001786 <__aeabi_dadd+0x1ce>
 8001784:	e1c7      	b.n	8001b16 <__aeabi_dadd+0x55e>
 8001786:	2720      	movs	r7, #32
 8001788:	1a78      	subs	r0, r7, r1
 800178a:	001f      	movs	r7, r3
 800178c:	4684      	mov	ip, r0
 800178e:	4087      	lsls	r7, r0
 8001790:	0010      	movs	r0, r2
 8001792:	40c8      	lsrs	r0, r1
 8001794:	4307      	orrs	r7, r0
 8001796:	4660      	mov	r0, ip
 8001798:	4082      	lsls	r2, r0
 800179a:	40cb      	lsrs	r3, r1
 800179c:	1e50      	subs	r0, r2, #1
 800179e:	4182      	sbcs	r2, r0
 80017a0:	18f6      	adds	r6, r6, r3
 80017a2:	4317      	orrs	r7, r2
 80017a4:	444f      	add	r7, r9
 80017a6:	454f      	cmp	r7, r9
 80017a8:	4180      	sbcs	r0, r0
 80017aa:	4240      	negs	r0, r0
 80017ac:	1836      	adds	r6, r6, r0
 80017ae:	0233      	lsls	r3, r6, #8
 80017b0:	d557      	bpl.n	8001862 <__aeabi_dadd+0x2aa>
 80017b2:	4b64      	ldr	r3, [pc, #400]	@ (8001944 <__aeabi_dadd+0x38c>)
 80017b4:	3401      	adds	r4, #1
 80017b6:	429c      	cmp	r4, r3
 80017b8:	d045      	beq.n	8001846 <__aeabi_dadd+0x28e>
 80017ba:	2101      	movs	r1, #1
 80017bc:	4b62      	ldr	r3, [pc, #392]	@ (8001948 <__aeabi_dadd+0x390>)
 80017be:	087a      	lsrs	r2, r7, #1
 80017c0:	401e      	ands	r6, r3
 80017c2:	4039      	ands	r1, r7
 80017c4:	430a      	orrs	r2, r1
 80017c6:	07f7      	lsls	r7, r6, #31
 80017c8:	4317      	orrs	r7, r2
 80017ca:	0876      	lsrs	r6, r6, #1
 80017cc:	e771      	b.n	80016b2 <__aeabi_dadd+0xfa>
 80017ce:	001f      	movs	r7, r3
 80017d0:	4317      	orrs	r7, r2
 80017d2:	d100      	bne.n	80017d6 <__aeabi_dadd+0x21e>
 80017d4:	e0ad      	b.n	8001932 <__aeabi_dadd+0x37a>
 80017d6:	1e4f      	subs	r7, r1, #1
 80017d8:	46bc      	mov	ip, r7
 80017da:	2901      	cmp	r1, #1
 80017dc:	d100      	bne.n	80017e0 <__aeabi_dadd+0x228>
 80017de:	e182      	b.n	8001ae6 <__aeabi_dadd+0x52e>
 80017e0:	4f58      	ldr	r7, [pc, #352]	@ (8001944 <__aeabi_dadd+0x38c>)
 80017e2:	42b9      	cmp	r1, r7
 80017e4:	d100      	bne.n	80017e8 <__aeabi_dadd+0x230>
 80017e6:	e190      	b.n	8001b0a <__aeabi_dadd+0x552>
 80017e8:	4661      	mov	r1, ip
 80017ea:	2701      	movs	r7, #1
 80017ec:	2938      	cmp	r1, #56	@ 0x38
 80017ee:	dd00      	ble.n	80017f2 <__aeabi_dadd+0x23a>
 80017f0:	e72e      	b.n	8001650 <__aeabi_dadd+0x98>
 80017f2:	e718      	b.n	8001626 <__aeabi_dadd+0x6e>
 80017f4:	4f55      	ldr	r7, [pc, #340]	@ (800194c <__aeabi_dadd+0x394>)
 80017f6:	1c61      	adds	r1, r4, #1
 80017f8:	4239      	tst	r1, r7
 80017fa:	d000      	beq.n	80017fe <__aeabi_dadd+0x246>
 80017fc:	e0d0      	b.n	80019a0 <__aeabi_dadd+0x3e8>
 80017fe:	0031      	movs	r1, r6
 8001800:	4648      	mov	r0, r9
 8001802:	001f      	movs	r7, r3
 8001804:	4301      	orrs	r1, r0
 8001806:	4317      	orrs	r7, r2
 8001808:	2c00      	cmp	r4, #0
 800180a:	d000      	beq.n	800180e <__aeabi_dadd+0x256>
 800180c:	e13d      	b.n	8001a8a <__aeabi_dadd+0x4d2>
 800180e:	2900      	cmp	r1, #0
 8001810:	d100      	bne.n	8001814 <__aeabi_dadd+0x25c>
 8001812:	e1bc      	b.n	8001b8e <__aeabi_dadd+0x5d6>
 8001814:	2f00      	cmp	r7, #0
 8001816:	d000      	beq.n	800181a <__aeabi_dadd+0x262>
 8001818:	e1bf      	b.n	8001b9a <__aeabi_dadd+0x5e2>
 800181a:	464b      	mov	r3, r9
 800181c:	2100      	movs	r1, #0
 800181e:	08d8      	lsrs	r0, r3, #3
 8001820:	0777      	lsls	r7, r6, #29
 8001822:	4307      	orrs	r7, r0
 8001824:	08f0      	lsrs	r0, r6, #3
 8001826:	0306      	lsls	r6, r0, #12
 8001828:	054c      	lsls	r4, r1, #21
 800182a:	0b36      	lsrs	r6, r6, #12
 800182c:	0d64      	lsrs	r4, r4, #21
 800182e:	e00c      	b.n	800184a <__aeabi_dadd+0x292>
 8001830:	4f44      	ldr	r7, [pc, #272]	@ (8001944 <__aeabi_dadd+0x38c>)
 8001832:	42bc      	cmp	r4, r7
 8001834:	d100      	bne.n	8001838 <__aeabi_dadd+0x280>
 8001836:	e08b      	b.n	8001950 <__aeabi_dadd+0x398>
 8001838:	2701      	movs	r7, #1
 800183a:	2938      	cmp	r1, #56	@ 0x38
 800183c:	dcb2      	bgt.n	80017a4 <__aeabi_dadd+0x1ec>
 800183e:	2780      	movs	r7, #128	@ 0x80
 8001840:	043f      	lsls	r7, r7, #16
 8001842:	433b      	orrs	r3, r7
 8001844:	e79c      	b.n	8001780 <__aeabi_dadd+0x1c8>
 8001846:	2600      	movs	r6, #0
 8001848:	2700      	movs	r7, #0
 800184a:	0524      	lsls	r4, r4, #20
 800184c:	4334      	orrs	r4, r6
 800184e:	07ed      	lsls	r5, r5, #31
 8001850:	432c      	orrs	r4, r5
 8001852:	0038      	movs	r0, r7
 8001854:	0021      	movs	r1, r4
 8001856:	b002      	add	sp, #8
 8001858:	bce0      	pop	{r5, r6, r7}
 800185a:	46ba      	mov	sl, r7
 800185c:	46b1      	mov	r9, r6
 800185e:	46a8      	mov	r8, r5
 8001860:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001862:	077b      	lsls	r3, r7, #29
 8001864:	d004      	beq.n	8001870 <__aeabi_dadd+0x2b8>
 8001866:	230f      	movs	r3, #15
 8001868:	403b      	ands	r3, r7
 800186a:	2b04      	cmp	r3, #4
 800186c:	d000      	beq.n	8001870 <__aeabi_dadd+0x2b8>
 800186e:	e728      	b.n	80016c2 <__aeabi_dadd+0x10a>
 8001870:	08f8      	lsrs	r0, r7, #3
 8001872:	4b34      	ldr	r3, [pc, #208]	@ (8001944 <__aeabi_dadd+0x38c>)
 8001874:	0777      	lsls	r7, r6, #29
 8001876:	4307      	orrs	r7, r0
 8001878:	08f0      	lsrs	r0, r6, #3
 800187a:	429c      	cmp	r4, r3
 800187c:	d000      	beq.n	8001880 <__aeabi_dadd+0x2c8>
 800187e:	e24a      	b.n	8001d16 <__aeabi_dadd+0x75e>
 8001880:	003b      	movs	r3, r7
 8001882:	4303      	orrs	r3, r0
 8001884:	d059      	beq.n	800193a <__aeabi_dadd+0x382>
 8001886:	2680      	movs	r6, #128	@ 0x80
 8001888:	0336      	lsls	r6, r6, #12
 800188a:	4306      	orrs	r6, r0
 800188c:	0336      	lsls	r6, r6, #12
 800188e:	4c2d      	ldr	r4, [pc, #180]	@ (8001944 <__aeabi_dadd+0x38c>)
 8001890:	0b36      	lsrs	r6, r6, #12
 8001892:	e7da      	b.n	800184a <__aeabi_dadd+0x292>
 8001894:	2900      	cmp	r1, #0
 8001896:	d061      	beq.n	800195c <__aeabi_dadd+0x3a4>
 8001898:	4641      	mov	r1, r8
 800189a:	1b09      	subs	r1, r1, r4
 800189c:	2c00      	cmp	r4, #0
 800189e:	d100      	bne.n	80018a2 <__aeabi_dadd+0x2ea>
 80018a0:	e0b9      	b.n	8001a16 <__aeabi_dadd+0x45e>
 80018a2:	4c28      	ldr	r4, [pc, #160]	@ (8001944 <__aeabi_dadd+0x38c>)
 80018a4:	45a0      	cmp	r8, r4
 80018a6:	d100      	bne.n	80018aa <__aeabi_dadd+0x2f2>
 80018a8:	e1a5      	b.n	8001bf6 <__aeabi_dadd+0x63e>
 80018aa:	2701      	movs	r7, #1
 80018ac:	2938      	cmp	r1, #56	@ 0x38
 80018ae:	dc13      	bgt.n	80018d8 <__aeabi_dadd+0x320>
 80018b0:	2480      	movs	r4, #128	@ 0x80
 80018b2:	0424      	lsls	r4, r4, #16
 80018b4:	4326      	orrs	r6, r4
 80018b6:	291f      	cmp	r1, #31
 80018b8:	dd00      	ble.n	80018bc <__aeabi_dadd+0x304>
 80018ba:	e1c8      	b.n	8001c4e <__aeabi_dadd+0x696>
 80018bc:	2420      	movs	r4, #32
 80018be:	0037      	movs	r7, r6
 80018c0:	4648      	mov	r0, r9
 80018c2:	1a64      	subs	r4, r4, r1
 80018c4:	40a7      	lsls	r7, r4
 80018c6:	40c8      	lsrs	r0, r1
 80018c8:	4307      	orrs	r7, r0
 80018ca:	4648      	mov	r0, r9
 80018cc:	40a0      	lsls	r0, r4
 80018ce:	40ce      	lsrs	r6, r1
 80018d0:	1e44      	subs	r4, r0, #1
 80018d2:	41a0      	sbcs	r0, r4
 80018d4:	199b      	adds	r3, r3, r6
 80018d6:	4307      	orrs	r7, r0
 80018d8:	18bf      	adds	r7, r7, r2
 80018da:	4297      	cmp	r7, r2
 80018dc:	4192      	sbcs	r2, r2
 80018de:	4252      	negs	r2, r2
 80018e0:	4644      	mov	r4, r8
 80018e2:	18d6      	adds	r6, r2, r3
 80018e4:	e763      	b.n	80017ae <__aeabi_dadd+0x1f6>
 80018e6:	0038      	movs	r0, r7
 80018e8:	f001 fe88 	bl	80035fc <__clzsi2>
 80018ec:	0003      	movs	r3, r0
 80018ee:	3318      	adds	r3, #24
 80018f0:	2b1f      	cmp	r3, #31
 80018f2:	dc00      	bgt.n	80018f6 <__aeabi_dadd+0x33e>
 80018f4:	e6bf      	b.n	8001676 <__aeabi_dadd+0xbe>
 80018f6:	003a      	movs	r2, r7
 80018f8:	3808      	subs	r0, #8
 80018fa:	4082      	lsls	r2, r0
 80018fc:	429c      	cmp	r4, r3
 80018fe:	dd00      	ble.n	8001902 <__aeabi_dadd+0x34a>
 8001900:	e083      	b.n	8001a0a <__aeabi_dadd+0x452>
 8001902:	1b1b      	subs	r3, r3, r4
 8001904:	1c58      	adds	r0, r3, #1
 8001906:	281f      	cmp	r0, #31
 8001908:	dc00      	bgt.n	800190c <__aeabi_dadd+0x354>
 800190a:	e1b4      	b.n	8001c76 <__aeabi_dadd+0x6be>
 800190c:	0017      	movs	r7, r2
 800190e:	3b1f      	subs	r3, #31
 8001910:	40df      	lsrs	r7, r3
 8001912:	2820      	cmp	r0, #32
 8001914:	d005      	beq.n	8001922 <__aeabi_dadd+0x36a>
 8001916:	2340      	movs	r3, #64	@ 0x40
 8001918:	1a1b      	subs	r3, r3, r0
 800191a:	409a      	lsls	r2, r3
 800191c:	1e53      	subs	r3, r2, #1
 800191e:	419a      	sbcs	r2, r3
 8001920:	4317      	orrs	r7, r2
 8001922:	2400      	movs	r4, #0
 8001924:	2f00      	cmp	r7, #0
 8001926:	d00a      	beq.n	800193e <__aeabi_dadd+0x386>
 8001928:	077b      	lsls	r3, r7, #29
 800192a:	d000      	beq.n	800192e <__aeabi_dadd+0x376>
 800192c:	e6c4      	b.n	80016b8 <__aeabi_dadd+0x100>
 800192e:	0026      	movs	r6, r4
 8001930:	e79e      	b.n	8001870 <__aeabi_dadd+0x2b8>
 8001932:	464b      	mov	r3, r9
 8001934:	000c      	movs	r4, r1
 8001936:	08d8      	lsrs	r0, r3, #3
 8001938:	e79b      	b.n	8001872 <__aeabi_dadd+0x2ba>
 800193a:	2700      	movs	r7, #0
 800193c:	4c01      	ldr	r4, [pc, #4]	@ (8001944 <__aeabi_dadd+0x38c>)
 800193e:	2600      	movs	r6, #0
 8001940:	e783      	b.n	800184a <__aeabi_dadd+0x292>
 8001942:	46c0      	nop			@ (mov r8, r8)
 8001944:	000007ff 	.word	0x000007ff
 8001948:	ff7fffff 	.word	0xff7fffff
 800194c:	000007fe 	.word	0x000007fe
 8001950:	464b      	mov	r3, r9
 8001952:	0777      	lsls	r7, r6, #29
 8001954:	08d8      	lsrs	r0, r3, #3
 8001956:	4307      	orrs	r7, r0
 8001958:	08f0      	lsrs	r0, r6, #3
 800195a:	e791      	b.n	8001880 <__aeabi_dadd+0x2c8>
 800195c:	4fcd      	ldr	r7, [pc, #820]	@ (8001c94 <__aeabi_dadd+0x6dc>)
 800195e:	1c61      	adds	r1, r4, #1
 8001960:	4239      	tst	r1, r7
 8001962:	d16b      	bne.n	8001a3c <__aeabi_dadd+0x484>
 8001964:	0031      	movs	r1, r6
 8001966:	4648      	mov	r0, r9
 8001968:	4301      	orrs	r1, r0
 800196a:	2c00      	cmp	r4, #0
 800196c:	d000      	beq.n	8001970 <__aeabi_dadd+0x3b8>
 800196e:	e14b      	b.n	8001c08 <__aeabi_dadd+0x650>
 8001970:	001f      	movs	r7, r3
 8001972:	4317      	orrs	r7, r2
 8001974:	2900      	cmp	r1, #0
 8001976:	d100      	bne.n	800197a <__aeabi_dadd+0x3c2>
 8001978:	e181      	b.n	8001c7e <__aeabi_dadd+0x6c6>
 800197a:	2f00      	cmp	r7, #0
 800197c:	d100      	bne.n	8001980 <__aeabi_dadd+0x3c8>
 800197e:	e74c      	b.n	800181a <__aeabi_dadd+0x262>
 8001980:	444a      	add	r2, r9
 8001982:	454a      	cmp	r2, r9
 8001984:	4180      	sbcs	r0, r0
 8001986:	18f6      	adds	r6, r6, r3
 8001988:	4240      	negs	r0, r0
 800198a:	1836      	adds	r6, r6, r0
 800198c:	0233      	lsls	r3, r6, #8
 800198e:	d500      	bpl.n	8001992 <__aeabi_dadd+0x3da>
 8001990:	e1b0      	b.n	8001cf4 <__aeabi_dadd+0x73c>
 8001992:	0017      	movs	r7, r2
 8001994:	4691      	mov	r9, r2
 8001996:	4337      	orrs	r7, r6
 8001998:	d000      	beq.n	800199c <__aeabi_dadd+0x3e4>
 800199a:	e73e      	b.n	800181a <__aeabi_dadd+0x262>
 800199c:	2600      	movs	r6, #0
 800199e:	e754      	b.n	800184a <__aeabi_dadd+0x292>
 80019a0:	4649      	mov	r1, r9
 80019a2:	1a89      	subs	r1, r1, r2
 80019a4:	4688      	mov	r8, r1
 80019a6:	45c1      	cmp	r9, r8
 80019a8:	41bf      	sbcs	r7, r7
 80019aa:	1af1      	subs	r1, r6, r3
 80019ac:	427f      	negs	r7, r7
 80019ae:	1bc9      	subs	r1, r1, r7
 80019b0:	020f      	lsls	r7, r1, #8
 80019b2:	d461      	bmi.n	8001a78 <__aeabi_dadd+0x4c0>
 80019b4:	4647      	mov	r7, r8
 80019b6:	430f      	orrs	r7, r1
 80019b8:	d100      	bne.n	80019bc <__aeabi_dadd+0x404>
 80019ba:	e0bd      	b.n	8001b38 <__aeabi_dadd+0x580>
 80019bc:	000e      	movs	r6, r1
 80019be:	4647      	mov	r7, r8
 80019c0:	e651      	b.n	8001666 <__aeabi_dadd+0xae>
 80019c2:	4cb5      	ldr	r4, [pc, #724]	@ (8001c98 <__aeabi_dadd+0x6e0>)
 80019c4:	45a0      	cmp	r8, r4
 80019c6:	d100      	bne.n	80019ca <__aeabi_dadd+0x412>
 80019c8:	e100      	b.n	8001bcc <__aeabi_dadd+0x614>
 80019ca:	2701      	movs	r7, #1
 80019cc:	2938      	cmp	r1, #56	@ 0x38
 80019ce:	dd00      	ble.n	80019d2 <__aeabi_dadd+0x41a>
 80019d0:	e6b8      	b.n	8001744 <__aeabi_dadd+0x18c>
 80019d2:	2480      	movs	r4, #128	@ 0x80
 80019d4:	0424      	lsls	r4, r4, #16
 80019d6:	4326      	orrs	r6, r4
 80019d8:	e6a3      	b.n	8001722 <__aeabi_dadd+0x16a>
 80019da:	4eb0      	ldr	r6, [pc, #704]	@ (8001c9c <__aeabi_dadd+0x6e4>)
 80019dc:	1ae4      	subs	r4, r4, r3
 80019de:	4016      	ands	r6, r2
 80019e0:	077b      	lsls	r3, r7, #29
 80019e2:	d000      	beq.n	80019e6 <__aeabi_dadd+0x42e>
 80019e4:	e73f      	b.n	8001866 <__aeabi_dadd+0x2ae>
 80019e6:	e743      	b.n	8001870 <__aeabi_dadd+0x2b8>
 80019e8:	000f      	movs	r7, r1
 80019ea:	0018      	movs	r0, r3
 80019ec:	3f20      	subs	r7, #32
 80019ee:	40f8      	lsrs	r0, r7
 80019f0:	4684      	mov	ip, r0
 80019f2:	2920      	cmp	r1, #32
 80019f4:	d003      	beq.n	80019fe <__aeabi_dadd+0x446>
 80019f6:	2740      	movs	r7, #64	@ 0x40
 80019f8:	1a79      	subs	r1, r7, r1
 80019fa:	408b      	lsls	r3, r1
 80019fc:	431a      	orrs	r2, r3
 80019fe:	1e53      	subs	r3, r2, #1
 8001a00:	419a      	sbcs	r2, r3
 8001a02:	4663      	mov	r3, ip
 8001a04:	0017      	movs	r7, r2
 8001a06:	431f      	orrs	r7, r3
 8001a08:	e622      	b.n	8001650 <__aeabi_dadd+0x98>
 8001a0a:	48a4      	ldr	r0, [pc, #656]	@ (8001c9c <__aeabi_dadd+0x6e4>)
 8001a0c:	1ae1      	subs	r1, r4, r3
 8001a0e:	4010      	ands	r0, r2
 8001a10:	0747      	lsls	r7, r0, #29
 8001a12:	08c0      	lsrs	r0, r0, #3
 8001a14:	e707      	b.n	8001826 <__aeabi_dadd+0x26e>
 8001a16:	0034      	movs	r4, r6
 8001a18:	4648      	mov	r0, r9
 8001a1a:	4304      	orrs	r4, r0
 8001a1c:	d100      	bne.n	8001a20 <__aeabi_dadd+0x468>
 8001a1e:	e0fa      	b.n	8001c16 <__aeabi_dadd+0x65e>
 8001a20:	1e4c      	subs	r4, r1, #1
 8001a22:	2901      	cmp	r1, #1
 8001a24:	d100      	bne.n	8001a28 <__aeabi_dadd+0x470>
 8001a26:	e0d7      	b.n	8001bd8 <__aeabi_dadd+0x620>
 8001a28:	4f9b      	ldr	r7, [pc, #620]	@ (8001c98 <__aeabi_dadd+0x6e0>)
 8001a2a:	42b9      	cmp	r1, r7
 8001a2c:	d100      	bne.n	8001a30 <__aeabi_dadd+0x478>
 8001a2e:	e0e2      	b.n	8001bf6 <__aeabi_dadd+0x63e>
 8001a30:	2701      	movs	r7, #1
 8001a32:	2c38      	cmp	r4, #56	@ 0x38
 8001a34:	dd00      	ble.n	8001a38 <__aeabi_dadd+0x480>
 8001a36:	e74f      	b.n	80018d8 <__aeabi_dadd+0x320>
 8001a38:	0021      	movs	r1, r4
 8001a3a:	e73c      	b.n	80018b6 <__aeabi_dadd+0x2fe>
 8001a3c:	4c96      	ldr	r4, [pc, #600]	@ (8001c98 <__aeabi_dadd+0x6e0>)
 8001a3e:	42a1      	cmp	r1, r4
 8001a40:	d100      	bne.n	8001a44 <__aeabi_dadd+0x48c>
 8001a42:	e0dd      	b.n	8001c00 <__aeabi_dadd+0x648>
 8001a44:	444a      	add	r2, r9
 8001a46:	454a      	cmp	r2, r9
 8001a48:	4180      	sbcs	r0, r0
 8001a4a:	18f3      	adds	r3, r6, r3
 8001a4c:	4240      	negs	r0, r0
 8001a4e:	1818      	adds	r0, r3, r0
 8001a50:	07c7      	lsls	r7, r0, #31
 8001a52:	0852      	lsrs	r2, r2, #1
 8001a54:	4317      	orrs	r7, r2
 8001a56:	0846      	lsrs	r6, r0, #1
 8001a58:	0752      	lsls	r2, r2, #29
 8001a5a:	d005      	beq.n	8001a68 <__aeabi_dadd+0x4b0>
 8001a5c:	220f      	movs	r2, #15
 8001a5e:	000c      	movs	r4, r1
 8001a60:	403a      	ands	r2, r7
 8001a62:	2a04      	cmp	r2, #4
 8001a64:	d000      	beq.n	8001a68 <__aeabi_dadd+0x4b0>
 8001a66:	e62c      	b.n	80016c2 <__aeabi_dadd+0x10a>
 8001a68:	0776      	lsls	r6, r6, #29
 8001a6a:	08ff      	lsrs	r7, r7, #3
 8001a6c:	4337      	orrs	r7, r6
 8001a6e:	0900      	lsrs	r0, r0, #4
 8001a70:	e6d9      	b.n	8001826 <__aeabi_dadd+0x26e>
 8001a72:	2700      	movs	r7, #0
 8001a74:	2600      	movs	r6, #0
 8001a76:	e6e8      	b.n	800184a <__aeabi_dadd+0x292>
 8001a78:	4649      	mov	r1, r9
 8001a7a:	1a57      	subs	r7, r2, r1
 8001a7c:	42ba      	cmp	r2, r7
 8001a7e:	4192      	sbcs	r2, r2
 8001a80:	1b9e      	subs	r6, r3, r6
 8001a82:	4252      	negs	r2, r2
 8001a84:	4665      	mov	r5, ip
 8001a86:	1ab6      	subs	r6, r6, r2
 8001a88:	e5ed      	b.n	8001666 <__aeabi_dadd+0xae>
 8001a8a:	2900      	cmp	r1, #0
 8001a8c:	d000      	beq.n	8001a90 <__aeabi_dadd+0x4d8>
 8001a8e:	e0c6      	b.n	8001c1e <__aeabi_dadd+0x666>
 8001a90:	2f00      	cmp	r7, #0
 8001a92:	d167      	bne.n	8001b64 <__aeabi_dadd+0x5ac>
 8001a94:	2680      	movs	r6, #128	@ 0x80
 8001a96:	2500      	movs	r5, #0
 8001a98:	4c7f      	ldr	r4, [pc, #508]	@ (8001c98 <__aeabi_dadd+0x6e0>)
 8001a9a:	0336      	lsls	r6, r6, #12
 8001a9c:	e6d5      	b.n	800184a <__aeabi_dadd+0x292>
 8001a9e:	4665      	mov	r5, ip
 8001aa0:	000c      	movs	r4, r1
 8001aa2:	001e      	movs	r6, r3
 8001aa4:	08d0      	lsrs	r0, r2, #3
 8001aa6:	e6e4      	b.n	8001872 <__aeabi_dadd+0x2ba>
 8001aa8:	444a      	add	r2, r9
 8001aaa:	454a      	cmp	r2, r9
 8001aac:	4180      	sbcs	r0, r0
 8001aae:	18f3      	adds	r3, r6, r3
 8001ab0:	4240      	negs	r0, r0
 8001ab2:	1818      	adds	r0, r3, r0
 8001ab4:	0011      	movs	r1, r2
 8001ab6:	0203      	lsls	r3, r0, #8
 8001ab8:	d400      	bmi.n	8001abc <__aeabi_dadd+0x504>
 8001aba:	e096      	b.n	8001bea <__aeabi_dadd+0x632>
 8001abc:	4b77      	ldr	r3, [pc, #476]	@ (8001c9c <__aeabi_dadd+0x6e4>)
 8001abe:	0849      	lsrs	r1, r1, #1
 8001ac0:	4018      	ands	r0, r3
 8001ac2:	07c3      	lsls	r3, r0, #31
 8001ac4:	430b      	orrs	r3, r1
 8001ac6:	0844      	lsrs	r4, r0, #1
 8001ac8:	0749      	lsls	r1, r1, #29
 8001aca:	d100      	bne.n	8001ace <__aeabi_dadd+0x516>
 8001acc:	e129      	b.n	8001d22 <__aeabi_dadd+0x76a>
 8001ace:	220f      	movs	r2, #15
 8001ad0:	401a      	ands	r2, r3
 8001ad2:	2a04      	cmp	r2, #4
 8001ad4:	d100      	bne.n	8001ad8 <__aeabi_dadd+0x520>
 8001ad6:	e0ea      	b.n	8001cae <__aeabi_dadd+0x6f6>
 8001ad8:	1d1f      	adds	r7, r3, #4
 8001ada:	429f      	cmp	r7, r3
 8001adc:	41b6      	sbcs	r6, r6
 8001ade:	4276      	negs	r6, r6
 8001ae0:	1936      	adds	r6, r6, r4
 8001ae2:	2402      	movs	r4, #2
 8001ae4:	e6c4      	b.n	8001870 <__aeabi_dadd+0x2b8>
 8001ae6:	4649      	mov	r1, r9
 8001ae8:	1a8f      	subs	r7, r1, r2
 8001aea:	45b9      	cmp	r9, r7
 8001aec:	4180      	sbcs	r0, r0
 8001aee:	1af6      	subs	r6, r6, r3
 8001af0:	4240      	negs	r0, r0
 8001af2:	1a36      	subs	r6, r6, r0
 8001af4:	0233      	lsls	r3, r6, #8
 8001af6:	d406      	bmi.n	8001b06 <__aeabi_dadd+0x54e>
 8001af8:	0773      	lsls	r3, r6, #29
 8001afa:	08ff      	lsrs	r7, r7, #3
 8001afc:	2101      	movs	r1, #1
 8001afe:	431f      	orrs	r7, r3
 8001b00:	08f0      	lsrs	r0, r6, #3
 8001b02:	e690      	b.n	8001826 <__aeabi_dadd+0x26e>
 8001b04:	4665      	mov	r5, ip
 8001b06:	2401      	movs	r4, #1
 8001b08:	e5ab      	b.n	8001662 <__aeabi_dadd+0xaa>
 8001b0a:	464b      	mov	r3, r9
 8001b0c:	0777      	lsls	r7, r6, #29
 8001b0e:	08d8      	lsrs	r0, r3, #3
 8001b10:	4307      	orrs	r7, r0
 8001b12:	08f0      	lsrs	r0, r6, #3
 8001b14:	e6b4      	b.n	8001880 <__aeabi_dadd+0x2c8>
 8001b16:	000f      	movs	r7, r1
 8001b18:	0018      	movs	r0, r3
 8001b1a:	3f20      	subs	r7, #32
 8001b1c:	40f8      	lsrs	r0, r7
 8001b1e:	4684      	mov	ip, r0
 8001b20:	2920      	cmp	r1, #32
 8001b22:	d003      	beq.n	8001b2c <__aeabi_dadd+0x574>
 8001b24:	2740      	movs	r7, #64	@ 0x40
 8001b26:	1a79      	subs	r1, r7, r1
 8001b28:	408b      	lsls	r3, r1
 8001b2a:	431a      	orrs	r2, r3
 8001b2c:	1e53      	subs	r3, r2, #1
 8001b2e:	419a      	sbcs	r2, r3
 8001b30:	4663      	mov	r3, ip
 8001b32:	0017      	movs	r7, r2
 8001b34:	431f      	orrs	r7, r3
 8001b36:	e635      	b.n	80017a4 <__aeabi_dadd+0x1ec>
 8001b38:	2500      	movs	r5, #0
 8001b3a:	2400      	movs	r4, #0
 8001b3c:	2600      	movs	r6, #0
 8001b3e:	e684      	b.n	800184a <__aeabi_dadd+0x292>
 8001b40:	000c      	movs	r4, r1
 8001b42:	0035      	movs	r5, r6
 8001b44:	3c20      	subs	r4, #32
 8001b46:	40e5      	lsrs	r5, r4
 8001b48:	2920      	cmp	r1, #32
 8001b4a:	d005      	beq.n	8001b58 <__aeabi_dadd+0x5a0>
 8001b4c:	2440      	movs	r4, #64	@ 0x40
 8001b4e:	1a61      	subs	r1, r4, r1
 8001b50:	408e      	lsls	r6, r1
 8001b52:	4649      	mov	r1, r9
 8001b54:	4331      	orrs	r1, r6
 8001b56:	4689      	mov	r9, r1
 8001b58:	4648      	mov	r0, r9
 8001b5a:	1e41      	subs	r1, r0, #1
 8001b5c:	4188      	sbcs	r0, r1
 8001b5e:	0007      	movs	r7, r0
 8001b60:	432f      	orrs	r7, r5
 8001b62:	e5ef      	b.n	8001744 <__aeabi_dadd+0x18c>
 8001b64:	08d2      	lsrs	r2, r2, #3
 8001b66:	075f      	lsls	r7, r3, #29
 8001b68:	4665      	mov	r5, ip
 8001b6a:	4317      	orrs	r7, r2
 8001b6c:	08d8      	lsrs	r0, r3, #3
 8001b6e:	e687      	b.n	8001880 <__aeabi_dadd+0x2c8>
 8001b70:	1a17      	subs	r7, r2, r0
 8001b72:	42ba      	cmp	r2, r7
 8001b74:	4192      	sbcs	r2, r2
 8001b76:	1b9e      	subs	r6, r3, r6
 8001b78:	4252      	negs	r2, r2
 8001b7a:	1ab6      	subs	r6, r6, r2
 8001b7c:	0233      	lsls	r3, r6, #8
 8001b7e:	d4c1      	bmi.n	8001b04 <__aeabi_dadd+0x54c>
 8001b80:	0773      	lsls	r3, r6, #29
 8001b82:	08ff      	lsrs	r7, r7, #3
 8001b84:	4665      	mov	r5, ip
 8001b86:	2101      	movs	r1, #1
 8001b88:	431f      	orrs	r7, r3
 8001b8a:	08f0      	lsrs	r0, r6, #3
 8001b8c:	e64b      	b.n	8001826 <__aeabi_dadd+0x26e>
 8001b8e:	2f00      	cmp	r7, #0
 8001b90:	d07b      	beq.n	8001c8a <__aeabi_dadd+0x6d2>
 8001b92:	4665      	mov	r5, ip
 8001b94:	001e      	movs	r6, r3
 8001b96:	4691      	mov	r9, r2
 8001b98:	e63f      	b.n	800181a <__aeabi_dadd+0x262>
 8001b9a:	1a81      	subs	r1, r0, r2
 8001b9c:	4688      	mov	r8, r1
 8001b9e:	45c1      	cmp	r9, r8
 8001ba0:	41a4      	sbcs	r4, r4
 8001ba2:	1af1      	subs	r1, r6, r3
 8001ba4:	4264      	negs	r4, r4
 8001ba6:	1b09      	subs	r1, r1, r4
 8001ba8:	2480      	movs	r4, #128	@ 0x80
 8001baa:	0424      	lsls	r4, r4, #16
 8001bac:	4221      	tst	r1, r4
 8001bae:	d077      	beq.n	8001ca0 <__aeabi_dadd+0x6e8>
 8001bb0:	1a10      	subs	r0, r2, r0
 8001bb2:	4282      	cmp	r2, r0
 8001bb4:	4192      	sbcs	r2, r2
 8001bb6:	0007      	movs	r7, r0
 8001bb8:	1b9e      	subs	r6, r3, r6
 8001bba:	4252      	negs	r2, r2
 8001bbc:	1ab6      	subs	r6, r6, r2
 8001bbe:	4337      	orrs	r7, r6
 8001bc0:	d000      	beq.n	8001bc4 <__aeabi_dadd+0x60c>
 8001bc2:	e0a0      	b.n	8001d06 <__aeabi_dadd+0x74e>
 8001bc4:	4665      	mov	r5, ip
 8001bc6:	2400      	movs	r4, #0
 8001bc8:	2600      	movs	r6, #0
 8001bca:	e63e      	b.n	800184a <__aeabi_dadd+0x292>
 8001bcc:	075f      	lsls	r7, r3, #29
 8001bce:	08d2      	lsrs	r2, r2, #3
 8001bd0:	4665      	mov	r5, ip
 8001bd2:	4317      	orrs	r7, r2
 8001bd4:	08d8      	lsrs	r0, r3, #3
 8001bd6:	e653      	b.n	8001880 <__aeabi_dadd+0x2c8>
 8001bd8:	1881      	adds	r1, r0, r2
 8001bda:	4291      	cmp	r1, r2
 8001bdc:	4192      	sbcs	r2, r2
 8001bde:	18f0      	adds	r0, r6, r3
 8001be0:	4252      	negs	r2, r2
 8001be2:	1880      	adds	r0, r0, r2
 8001be4:	0203      	lsls	r3, r0, #8
 8001be6:	d500      	bpl.n	8001bea <__aeabi_dadd+0x632>
 8001be8:	e768      	b.n	8001abc <__aeabi_dadd+0x504>
 8001bea:	0747      	lsls	r7, r0, #29
 8001bec:	08c9      	lsrs	r1, r1, #3
 8001bee:	430f      	orrs	r7, r1
 8001bf0:	08c0      	lsrs	r0, r0, #3
 8001bf2:	2101      	movs	r1, #1
 8001bf4:	e617      	b.n	8001826 <__aeabi_dadd+0x26e>
 8001bf6:	08d2      	lsrs	r2, r2, #3
 8001bf8:	075f      	lsls	r7, r3, #29
 8001bfa:	4317      	orrs	r7, r2
 8001bfc:	08d8      	lsrs	r0, r3, #3
 8001bfe:	e63f      	b.n	8001880 <__aeabi_dadd+0x2c8>
 8001c00:	000c      	movs	r4, r1
 8001c02:	2600      	movs	r6, #0
 8001c04:	2700      	movs	r7, #0
 8001c06:	e620      	b.n	800184a <__aeabi_dadd+0x292>
 8001c08:	2900      	cmp	r1, #0
 8001c0a:	d156      	bne.n	8001cba <__aeabi_dadd+0x702>
 8001c0c:	075f      	lsls	r7, r3, #29
 8001c0e:	08d2      	lsrs	r2, r2, #3
 8001c10:	4317      	orrs	r7, r2
 8001c12:	08d8      	lsrs	r0, r3, #3
 8001c14:	e634      	b.n	8001880 <__aeabi_dadd+0x2c8>
 8001c16:	000c      	movs	r4, r1
 8001c18:	001e      	movs	r6, r3
 8001c1a:	08d0      	lsrs	r0, r2, #3
 8001c1c:	e629      	b.n	8001872 <__aeabi_dadd+0x2ba>
 8001c1e:	08c1      	lsrs	r1, r0, #3
 8001c20:	0770      	lsls	r0, r6, #29
 8001c22:	4301      	orrs	r1, r0
 8001c24:	08f0      	lsrs	r0, r6, #3
 8001c26:	2f00      	cmp	r7, #0
 8001c28:	d062      	beq.n	8001cf0 <__aeabi_dadd+0x738>
 8001c2a:	2480      	movs	r4, #128	@ 0x80
 8001c2c:	0324      	lsls	r4, r4, #12
 8001c2e:	4220      	tst	r0, r4
 8001c30:	d007      	beq.n	8001c42 <__aeabi_dadd+0x68a>
 8001c32:	08de      	lsrs	r6, r3, #3
 8001c34:	4226      	tst	r6, r4
 8001c36:	d104      	bne.n	8001c42 <__aeabi_dadd+0x68a>
 8001c38:	4665      	mov	r5, ip
 8001c3a:	0030      	movs	r0, r6
 8001c3c:	08d1      	lsrs	r1, r2, #3
 8001c3e:	075b      	lsls	r3, r3, #29
 8001c40:	4319      	orrs	r1, r3
 8001c42:	0f4f      	lsrs	r7, r1, #29
 8001c44:	00c9      	lsls	r1, r1, #3
 8001c46:	08c9      	lsrs	r1, r1, #3
 8001c48:	077f      	lsls	r7, r7, #29
 8001c4a:	430f      	orrs	r7, r1
 8001c4c:	e618      	b.n	8001880 <__aeabi_dadd+0x2c8>
 8001c4e:	000c      	movs	r4, r1
 8001c50:	0030      	movs	r0, r6
 8001c52:	3c20      	subs	r4, #32
 8001c54:	40e0      	lsrs	r0, r4
 8001c56:	4684      	mov	ip, r0
 8001c58:	2920      	cmp	r1, #32
 8001c5a:	d005      	beq.n	8001c68 <__aeabi_dadd+0x6b0>
 8001c5c:	2440      	movs	r4, #64	@ 0x40
 8001c5e:	1a61      	subs	r1, r4, r1
 8001c60:	408e      	lsls	r6, r1
 8001c62:	4649      	mov	r1, r9
 8001c64:	4331      	orrs	r1, r6
 8001c66:	4689      	mov	r9, r1
 8001c68:	4648      	mov	r0, r9
 8001c6a:	1e41      	subs	r1, r0, #1
 8001c6c:	4188      	sbcs	r0, r1
 8001c6e:	4661      	mov	r1, ip
 8001c70:	0007      	movs	r7, r0
 8001c72:	430f      	orrs	r7, r1
 8001c74:	e630      	b.n	80018d8 <__aeabi_dadd+0x320>
 8001c76:	2120      	movs	r1, #32
 8001c78:	2700      	movs	r7, #0
 8001c7a:	1a09      	subs	r1, r1, r0
 8001c7c:	e50e      	b.n	800169c <__aeabi_dadd+0xe4>
 8001c7e:	001e      	movs	r6, r3
 8001c80:	2f00      	cmp	r7, #0
 8001c82:	d000      	beq.n	8001c86 <__aeabi_dadd+0x6ce>
 8001c84:	e522      	b.n	80016cc <__aeabi_dadd+0x114>
 8001c86:	2400      	movs	r4, #0
 8001c88:	e758      	b.n	8001b3c <__aeabi_dadd+0x584>
 8001c8a:	2500      	movs	r5, #0
 8001c8c:	2400      	movs	r4, #0
 8001c8e:	2600      	movs	r6, #0
 8001c90:	e5db      	b.n	800184a <__aeabi_dadd+0x292>
 8001c92:	46c0      	nop			@ (mov r8, r8)
 8001c94:	000007fe 	.word	0x000007fe
 8001c98:	000007ff 	.word	0x000007ff
 8001c9c:	ff7fffff 	.word	0xff7fffff
 8001ca0:	4647      	mov	r7, r8
 8001ca2:	430f      	orrs	r7, r1
 8001ca4:	d100      	bne.n	8001ca8 <__aeabi_dadd+0x6f0>
 8001ca6:	e747      	b.n	8001b38 <__aeabi_dadd+0x580>
 8001ca8:	000e      	movs	r6, r1
 8001caa:	46c1      	mov	r9, r8
 8001cac:	e5b5      	b.n	800181a <__aeabi_dadd+0x262>
 8001cae:	08df      	lsrs	r7, r3, #3
 8001cb0:	0764      	lsls	r4, r4, #29
 8001cb2:	2102      	movs	r1, #2
 8001cb4:	4327      	orrs	r7, r4
 8001cb6:	0900      	lsrs	r0, r0, #4
 8001cb8:	e5b5      	b.n	8001826 <__aeabi_dadd+0x26e>
 8001cba:	0019      	movs	r1, r3
 8001cbc:	08c0      	lsrs	r0, r0, #3
 8001cbe:	0777      	lsls	r7, r6, #29
 8001cc0:	4307      	orrs	r7, r0
 8001cc2:	4311      	orrs	r1, r2
 8001cc4:	08f0      	lsrs	r0, r6, #3
 8001cc6:	2900      	cmp	r1, #0
 8001cc8:	d100      	bne.n	8001ccc <__aeabi_dadd+0x714>
 8001cca:	e5d9      	b.n	8001880 <__aeabi_dadd+0x2c8>
 8001ccc:	2180      	movs	r1, #128	@ 0x80
 8001cce:	0309      	lsls	r1, r1, #12
 8001cd0:	4208      	tst	r0, r1
 8001cd2:	d007      	beq.n	8001ce4 <__aeabi_dadd+0x72c>
 8001cd4:	08dc      	lsrs	r4, r3, #3
 8001cd6:	420c      	tst	r4, r1
 8001cd8:	d104      	bne.n	8001ce4 <__aeabi_dadd+0x72c>
 8001cda:	08d2      	lsrs	r2, r2, #3
 8001cdc:	075b      	lsls	r3, r3, #29
 8001cde:	431a      	orrs	r2, r3
 8001ce0:	0017      	movs	r7, r2
 8001ce2:	0020      	movs	r0, r4
 8001ce4:	0f7b      	lsrs	r3, r7, #29
 8001ce6:	00ff      	lsls	r7, r7, #3
 8001ce8:	08ff      	lsrs	r7, r7, #3
 8001cea:	075b      	lsls	r3, r3, #29
 8001cec:	431f      	orrs	r7, r3
 8001cee:	e5c7      	b.n	8001880 <__aeabi_dadd+0x2c8>
 8001cf0:	000f      	movs	r7, r1
 8001cf2:	e5c5      	b.n	8001880 <__aeabi_dadd+0x2c8>
 8001cf4:	4b12      	ldr	r3, [pc, #72]	@ (8001d40 <__aeabi_dadd+0x788>)
 8001cf6:	08d2      	lsrs	r2, r2, #3
 8001cf8:	4033      	ands	r3, r6
 8001cfa:	075f      	lsls	r7, r3, #29
 8001cfc:	025b      	lsls	r3, r3, #9
 8001cfe:	2401      	movs	r4, #1
 8001d00:	4317      	orrs	r7, r2
 8001d02:	0b1e      	lsrs	r6, r3, #12
 8001d04:	e5a1      	b.n	800184a <__aeabi_dadd+0x292>
 8001d06:	4226      	tst	r6, r4
 8001d08:	d012      	beq.n	8001d30 <__aeabi_dadd+0x778>
 8001d0a:	4b0d      	ldr	r3, [pc, #52]	@ (8001d40 <__aeabi_dadd+0x788>)
 8001d0c:	4665      	mov	r5, ip
 8001d0e:	0002      	movs	r2, r0
 8001d10:	2401      	movs	r4, #1
 8001d12:	401e      	ands	r6, r3
 8001d14:	e4e6      	b.n	80016e4 <__aeabi_dadd+0x12c>
 8001d16:	0021      	movs	r1, r4
 8001d18:	e585      	b.n	8001826 <__aeabi_dadd+0x26e>
 8001d1a:	0017      	movs	r7, r2
 8001d1c:	e5a8      	b.n	8001870 <__aeabi_dadd+0x2b8>
 8001d1e:	003a      	movs	r2, r7
 8001d20:	e4d4      	b.n	80016cc <__aeabi_dadd+0x114>
 8001d22:	08db      	lsrs	r3, r3, #3
 8001d24:	0764      	lsls	r4, r4, #29
 8001d26:	431c      	orrs	r4, r3
 8001d28:	0027      	movs	r7, r4
 8001d2a:	2102      	movs	r1, #2
 8001d2c:	0900      	lsrs	r0, r0, #4
 8001d2e:	e57a      	b.n	8001826 <__aeabi_dadd+0x26e>
 8001d30:	08c0      	lsrs	r0, r0, #3
 8001d32:	0777      	lsls	r7, r6, #29
 8001d34:	4307      	orrs	r7, r0
 8001d36:	4665      	mov	r5, ip
 8001d38:	2100      	movs	r1, #0
 8001d3a:	08f0      	lsrs	r0, r6, #3
 8001d3c:	e573      	b.n	8001826 <__aeabi_dadd+0x26e>
 8001d3e:	46c0      	nop			@ (mov r8, r8)
 8001d40:	ff7fffff 	.word	0xff7fffff

08001d44 <__aeabi_ddiv>:
 8001d44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d46:	46de      	mov	lr, fp
 8001d48:	4645      	mov	r5, r8
 8001d4a:	4657      	mov	r7, sl
 8001d4c:	464e      	mov	r6, r9
 8001d4e:	b5e0      	push	{r5, r6, r7, lr}
 8001d50:	b087      	sub	sp, #28
 8001d52:	9200      	str	r2, [sp, #0]
 8001d54:	9301      	str	r3, [sp, #4]
 8001d56:	030b      	lsls	r3, r1, #12
 8001d58:	0b1b      	lsrs	r3, r3, #12
 8001d5a:	469b      	mov	fp, r3
 8001d5c:	0fca      	lsrs	r2, r1, #31
 8001d5e:	004b      	lsls	r3, r1, #1
 8001d60:	0004      	movs	r4, r0
 8001d62:	4680      	mov	r8, r0
 8001d64:	0d5b      	lsrs	r3, r3, #21
 8001d66:	9202      	str	r2, [sp, #8]
 8001d68:	d100      	bne.n	8001d6c <__aeabi_ddiv+0x28>
 8001d6a:	e098      	b.n	8001e9e <__aeabi_ddiv+0x15a>
 8001d6c:	4a7c      	ldr	r2, [pc, #496]	@ (8001f60 <__aeabi_ddiv+0x21c>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d037      	beq.n	8001de2 <__aeabi_ddiv+0x9e>
 8001d72:	4659      	mov	r1, fp
 8001d74:	0f42      	lsrs	r2, r0, #29
 8001d76:	00c9      	lsls	r1, r1, #3
 8001d78:	430a      	orrs	r2, r1
 8001d7a:	2180      	movs	r1, #128	@ 0x80
 8001d7c:	0409      	lsls	r1, r1, #16
 8001d7e:	4311      	orrs	r1, r2
 8001d80:	00c2      	lsls	r2, r0, #3
 8001d82:	4690      	mov	r8, r2
 8001d84:	4a77      	ldr	r2, [pc, #476]	@ (8001f64 <__aeabi_ddiv+0x220>)
 8001d86:	4689      	mov	r9, r1
 8001d88:	4692      	mov	sl, r2
 8001d8a:	449a      	add	sl, r3
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	2400      	movs	r4, #0
 8001d90:	9303      	str	r3, [sp, #12]
 8001d92:	9e00      	ldr	r6, [sp, #0]
 8001d94:	9f01      	ldr	r7, [sp, #4]
 8001d96:	033b      	lsls	r3, r7, #12
 8001d98:	0b1b      	lsrs	r3, r3, #12
 8001d9a:	469b      	mov	fp, r3
 8001d9c:	007b      	lsls	r3, r7, #1
 8001d9e:	0030      	movs	r0, r6
 8001da0:	0d5b      	lsrs	r3, r3, #21
 8001da2:	0ffd      	lsrs	r5, r7, #31
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d059      	beq.n	8001e5c <__aeabi_ddiv+0x118>
 8001da8:	4a6d      	ldr	r2, [pc, #436]	@ (8001f60 <__aeabi_ddiv+0x21c>)
 8001daa:	4293      	cmp	r3, r2
 8001dac:	d048      	beq.n	8001e40 <__aeabi_ddiv+0xfc>
 8001dae:	4659      	mov	r1, fp
 8001db0:	0f72      	lsrs	r2, r6, #29
 8001db2:	00c9      	lsls	r1, r1, #3
 8001db4:	430a      	orrs	r2, r1
 8001db6:	2180      	movs	r1, #128	@ 0x80
 8001db8:	0409      	lsls	r1, r1, #16
 8001dba:	4311      	orrs	r1, r2
 8001dbc:	468b      	mov	fp, r1
 8001dbe:	4969      	ldr	r1, [pc, #420]	@ (8001f64 <__aeabi_ddiv+0x220>)
 8001dc0:	00f2      	lsls	r2, r6, #3
 8001dc2:	468c      	mov	ip, r1
 8001dc4:	4651      	mov	r1, sl
 8001dc6:	4463      	add	r3, ip
 8001dc8:	1acb      	subs	r3, r1, r3
 8001dca:	469a      	mov	sl, r3
 8001dcc:	2100      	movs	r1, #0
 8001dce:	9e02      	ldr	r6, [sp, #8]
 8001dd0:	406e      	eors	r6, r5
 8001dd2:	b2f6      	uxtb	r6, r6
 8001dd4:	2c0f      	cmp	r4, #15
 8001dd6:	d900      	bls.n	8001dda <__aeabi_ddiv+0x96>
 8001dd8:	e0ce      	b.n	8001f78 <__aeabi_ddiv+0x234>
 8001dda:	4b63      	ldr	r3, [pc, #396]	@ (8001f68 <__aeabi_ddiv+0x224>)
 8001ddc:	00a4      	lsls	r4, r4, #2
 8001dde:	591b      	ldr	r3, [r3, r4]
 8001de0:	469f      	mov	pc, r3
 8001de2:	465a      	mov	r2, fp
 8001de4:	4302      	orrs	r2, r0
 8001de6:	4691      	mov	r9, r2
 8001de8:	d000      	beq.n	8001dec <__aeabi_ddiv+0xa8>
 8001dea:	e090      	b.n	8001f0e <__aeabi_ddiv+0x1ca>
 8001dec:	469a      	mov	sl, r3
 8001dee:	2302      	movs	r3, #2
 8001df0:	4690      	mov	r8, r2
 8001df2:	2408      	movs	r4, #8
 8001df4:	9303      	str	r3, [sp, #12]
 8001df6:	e7cc      	b.n	8001d92 <__aeabi_ddiv+0x4e>
 8001df8:	46cb      	mov	fp, r9
 8001dfa:	4642      	mov	r2, r8
 8001dfc:	9d02      	ldr	r5, [sp, #8]
 8001dfe:	9903      	ldr	r1, [sp, #12]
 8001e00:	2902      	cmp	r1, #2
 8001e02:	d100      	bne.n	8001e06 <__aeabi_ddiv+0xc2>
 8001e04:	e1de      	b.n	80021c4 <__aeabi_ddiv+0x480>
 8001e06:	2903      	cmp	r1, #3
 8001e08:	d100      	bne.n	8001e0c <__aeabi_ddiv+0xc8>
 8001e0a:	e08d      	b.n	8001f28 <__aeabi_ddiv+0x1e4>
 8001e0c:	2901      	cmp	r1, #1
 8001e0e:	d000      	beq.n	8001e12 <__aeabi_ddiv+0xce>
 8001e10:	e179      	b.n	8002106 <__aeabi_ddiv+0x3c2>
 8001e12:	002e      	movs	r6, r5
 8001e14:	2200      	movs	r2, #0
 8001e16:	2300      	movs	r3, #0
 8001e18:	2400      	movs	r4, #0
 8001e1a:	4690      	mov	r8, r2
 8001e1c:	051b      	lsls	r3, r3, #20
 8001e1e:	4323      	orrs	r3, r4
 8001e20:	07f6      	lsls	r6, r6, #31
 8001e22:	4333      	orrs	r3, r6
 8001e24:	4640      	mov	r0, r8
 8001e26:	0019      	movs	r1, r3
 8001e28:	b007      	add	sp, #28
 8001e2a:	bcf0      	pop	{r4, r5, r6, r7}
 8001e2c:	46bb      	mov	fp, r7
 8001e2e:	46b2      	mov	sl, r6
 8001e30:	46a9      	mov	r9, r5
 8001e32:	46a0      	mov	r8, r4
 8001e34:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001e36:	2200      	movs	r2, #0
 8001e38:	2400      	movs	r4, #0
 8001e3a:	4690      	mov	r8, r2
 8001e3c:	4b48      	ldr	r3, [pc, #288]	@ (8001f60 <__aeabi_ddiv+0x21c>)
 8001e3e:	e7ed      	b.n	8001e1c <__aeabi_ddiv+0xd8>
 8001e40:	465a      	mov	r2, fp
 8001e42:	9b00      	ldr	r3, [sp, #0]
 8001e44:	431a      	orrs	r2, r3
 8001e46:	4b49      	ldr	r3, [pc, #292]	@ (8001f6c <__aeabi_ddiv+0x228>)
 8001e48:	469c      	mov	ip, r3
 8001e4a:	44e2      	add	sl, ip
 8001e4c:	2a00      	cmp	r2, #0
 8001e4e:	d159      	bne.n	8001f04 <__aeabi_ddiv+0x1c0>
 8001e50:	2302      	movs	r3, #2
 8001e52:	431c      	orrs	r4, r3
 8001e54:	2300      	movs	r3, #0
 8001e56:	2102      	movs	r1, #2
 8001e58:	469b      	mov	fp, r3
 8001e5a:	e7b8      	b.n	8001dce <__aeabi_ddiv+0x8a>
 8001e5c:	465a      	mov	r2, fp
 8001e5e:	9b00      	ldr	r3, [sp, #0]
 8001e60:	431a      	orrs	r2, r3
 8001e62:	d049      	beq.n	8001ef8 <__aeabi_ddiv+0x1b4>
 8001e64:	465b      	mov	r3, fp
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d100      	bne.n	8001e6c <__aeabi_ddiv+0x128>
 8001e6a:	e19c      	b.n	80021a6 <__aeabi_ddiv+0x462>
 8001e6c:	4658      	mov	r0, fp
 8001e6e:	f001 fbc5 	bl	80035fc <__clzsi2>
 8001e72:	0002      	movs	r2, r0
 8001e74:	0003      	movs	r3, r0
 8001e76:	3a0b      	subs	r2, #11
 8001e78:	271d      	movs	r7, #29
 8001e7a:	9e00      	ldr	r6, [sp, #0]
 8001e7c:	1aba      	subs	r2, r7, r2
 8001e7e:	0019      	movs	r1, r3
 8001e80:	4658      	mov	r0, fp
 8001e82:	40d6      	lsrs	r6, r2
 8001e84:	3908      	subs	r1, #8
 8001e86:	4088      	lsls	r0, r1
 8001e88:	0032      	movs	r2, r6
 8001e8a:	4302      	orrs	r2, r0
 8001e8c:	4693      	mov	fp, r2
 8001e8e:	9a00      	ldr	r2, [sp, #0]
 8001e90:	408a      	lsls	r2, r1
 8001e92:	4937      	ldr	r1, [pc, #220]	@ (8001f70 <__aeabi_ddiv+0x22c>)
 8001e94:	4453      	add	r3, sl
 8001e96:	468a      	mov	sl, r1
 8001e98:	2100      	movs	r1, #0
 8001e9a:	449a      	add	sl, r3
 8001e9c:	e797      	b.n	8001dce <__aeabi_ddiv+0x8a>
 8001e9e:	465b      	mov	r3, fp
 8001ea0:	4303      	orrs	r3, r0
 8001ea2:	4699      	mov	r9, r3
 8001ea4:	d021      	beq.n	8001eea <__aeabi_ddiv+0x1a6>
 8001ea6:	465b      	mov	r3, fp
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d100      	bne.n	8001eae <__aeabi_ddiv+0x16a>
 8001eac:	e169      	b.n	8002182 <__aeabi_ddiv+0x43e>
 8001eae:	4658      	mov	r0, fp
 8001eb0:	f001 fba4 	bl	80035fc <__clzsi2>
 8001eb4:	230b      	movs	r3, #11
 8001eb6:	425b      	negs	r3, r3
 8001eb8:	469c      	mov	ip, r3
 8001eba:	0002      	movs	r2, r0
 8001ebc:	4484      	add	ip, r0
 8001ebe:	4666      	mov	r6, ip
 8001ec0:	231d      	movs	r3, #29
 8001ec2:	1b9b      	subs	r3, r3, r6
 8001ec4:	0026      	movs	r6, r4
 8001ec6:	0011      	movs	r1, r2
 8001ec8:	4658      	mov	r0, fp
 8001eca:	40de      	lsrs	r6, r3
 8001ecc:	3908      	subs	r1, #8
 8001ece:	4088      	lsls	r0, r1
 8001ed0:	0033      	movs	r3, r6
 8001ed2:	4303      	orrs	r3, r0
 8001ed4:	4699      	mov	r9, r3
 8001ed6:	0023      	movs	r3, r4
 8001ed8:	408b      	lsls	r3, r1
 8001eda:	4698      	mov	r8, r3
 8001edc:	4b25      	ldr	r3, [pc, #148]	@ (8001f74 <__aeabi_ddiv+0x230>)
 8001ede:	2400      	movs	r4, #0
 8001ee0:	1a9b      	subs	r3, r3, r2
 8001ee2:	469a      	mov	sl, r3
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	9303      	str	r3, [sp, #12]
 8001ee8:	e753      	b.n	8001d92 <__aeabi_ddiv+0x4e>
 8001eea:	2300      	movs	r3, #0
 8001eec:	4698      	mov	r8, r3
 8001eee:	469a      	mov	sl, r3
 8001ef0:	3301      	adds	r3, #1
 8001ef2:	2404      	movs	r4, #4
 8001ef4:	9303      	str	r3, [sp, #12]
 8001ef6:	e74c      	b.n	8001d92 <__aeabi_ddiv+0x4e>
 8001ef8:	2301      	movs	r3, #1
 8001efa:	431c      	orrs	r4, r3
 8001efc:	2300      	movs	r3, #0
 8001efe:	2101      	movs	r1, #1
 8001f00:	469b      	mov	fp, r3
 8001f02:	e764      	b.n	8001dce <__aeabi_ddiv+0x8a>
 8001f04:	2303      	movs	r3, #3
 8001f06:	0032      	movs	r2, r6
 8001f08:	2103      	movs	r1, #3
 8001f0a:	431c      	orrs	r4, r3
 8001f0c:	e75f      	b.n	8001dce <__aeabi_ddiv+0x8a>
 8001f0e:	469a      	mov	sl, r3
 8001f10:	2303      	movs	r3, #3
 8001f12:	46d9      	mov	r9, fp
 8001f14:	240c      	movs	r4, #12
 8001f16:	9303      	str	r3, [sp, #12]
 8001f18:	e73b      	b.n	8001d92 <__aeabi_ddiv+0x4e>
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	2480      	movs	r4, #128	@ 0x80
 8001f1e:	4698      	mov	r8, r3
 8001f20:	2600      	movs	r6, #0
 8001f22:	4b0f      	ldr	r3, [pc, #60]	@ (8001f60 <__aeabi_ddiv+0x21c>)
 8001f24:	0324      	lsls	r4, r4, #12
 8001f26:	e779      	b.n	8001e1c <__aeabi_ddiv+0xd8>
 8001f28:	2480      	movs	r4, #128	@ 0x80
 8001f2a:	465b      	mov	r3, fp
 8001f2c:	0324      	lsls	r4, r4, #12
 8001f2e:	431c      	orrs	r4, r3
 8001f30:	0324      	lsls	r4, r4, #12
 8001f32:	002e      	movs	r6, r5
 8001f34:	4690      	mov	r8, r2
 8001f36:	4b0a      	ldr	r3, [pc, #40]	@ (8001f60 <__aeabi_ddiv+0x21c>)
 8001f38:	0b24      	lsrs	r4, r4, #12
 8001f3a:	e76f      	b.n	8001e1c <__aeabi_ddiv+0xd8>
 8001f3c:	2480      	movs	r4, #128	@ 0x80
 8001f3e:	464b      	mov	r3, r9
 8001f40:	0324      	lsls	r4, r4, #12
 8001f42:	4223      	tst	r3, r4
 8001f44:	d002      	beq.n	8001f4c <__aeabi_ddiv+0x208>
 8001f46:	465b      	mov	r3, fp
 8001f48:	4223      	tst	r3, r4
 8001f4a:	d0f0      	beq.n	8001f2e <__aeabi_ddiv+0x1ea>
 8001f4c:	2480      	movs	r4, #128	@ 0x80
 8001f4e:	464b      	mov	r3, r9
 8001f50:	0324      	lsls	r4, r4, #12
 8001f52:	431c      	orrs	r4, r3
 8001f54:	0324      	lsls	r4, r4, #12
 8001f56:	9e02      	ldr	r6, [sp, #8]
 8001f58:	4b01      	ldr	r3, [pc, #4]	@ (8001f60 <__aeabi_ddiv+0x21c>)
 8001f5a:	0b24      	lsrs	r4, r4, #12
 8001f5c:	e75e      	b.n	8001e1c <__aeabi_ddiv+0xd8>
 8001f5e:	46c0      	nop			@ (mov r8, r8)
 8001f60:	000007ff 	.word	0x000007ff
 8001f64:	fffffc01 	.word	0xfffffc01
 8001f68:	0800b3a8 	.word	0x0800b3a8
 8001f6c:	fffff801 	.word	0xfffff801
 8001f70:	000003f3 	.word	0x000003f3
 8001f74:	fffffc0d 	.word	0xfffffc0d
 8001f78:	45cb      	cmp	fp, r9
 8001f7a:	d200      	bcs.n	8001f7e <__aeabi_ddiv+0x23a>
 8001f7c:	e0f8      	b.n	8002170 <__aeabi_ddiv+0x42c>
 8001f7e:	d100      	bne.n	8001f82 <__aeabi_ddiv+0x23e>
 8001f80:	e0f3      	b.n	800216a <__aeabi_ddiv+0x426>
 8001f82:	2301      	movs	r3, #1
 8001f84:	425b      	negs	r3, r3
 8001f86:	469c      	mov	ip, r3
 8001f88:	4644      	mov	r4, r8
 8001f8a:	4648      	mov	r0, r9
 8001f8c:	2500      	movs	r5, #0
 8001f8e:	44e2      	add	sl, ip
 8001f90:	465b      	mov	r3, fp
 8001f92:	0e17      	lsrs	r7, r2, #24
 8001f94:	021b      	lsls	r3, r3, #8
 8001f96:	431f      	orrs	r7, r3
 8001f98:	0c19      	lsrs	r1, r3, #16
 8001f9a:	043b      	lsls	r3, r7, #16
 8001f9c:	0212      	lsls	r2, r2, #8
 8001f9e:	9700      	str	r7, [sp, #0]
 8001fa0:	0c1f      	lsrs	r7, r3, #16
 8001fa2:	4691      	mov	r9, r2
 8001fa4:	9102      	str	r1, [sp, #8]
 8001fa6:	9703      	str	r7, [sp, #12]
 8001fa8:	f7fe f94c 	bl	8000244 <__aeabi_uidivmod>
 8001fac:	0002      	movs	r2, r0
 8001fae:	437a      	muls	r2, r7
 8001fb0:	040b      	lsls	r3, r1, #16
 8001fb2:	0c21      	lsrs	r1, r4, #16
 8001fb4:	4680      	mov	r8, r0
 8001fb6:	4319      	orrs	r1, r3
 8001fb8:	428a      	cmp	r2, r1
 8001fba:	d909      	bls.n	8001fd0 <__aeabi_ddiv+0x28c>
 8001fbc:	9f00      	ldr	r7, [sp, #0]
 8001fbe:	2301      	movs	r3, #1
 8001fc0:	46bc      	mov	ip, r7
 8001fc2:	425b      	negs	r3, r3
 8001fc4:	4461      	add	r1, ip
 8001fc6:	469c      	mov	ip, r3
 8001fc8:	44e0      	add	r8, ip
 8001fca:	428f      	cmp	r7, r1
 8001fcc:	d800      	bhi.n	8001fd0 <__aeabi_ddiv+0x28c>
 8001fce:	e15c      	b.n	800228a <__aeabi_ddiv+0x546>
 8001fd0:	1a88      	subs	r0, r1, r2
 8001fd2:	9902      	ldr	r1, [sp, #8]
 8001fd4:	f7fe f936 	bl	8000244 <__aeabi_uidivmod>
 8001fd8:	9a03      	ldr	r2, [sp, #12]
 8001fda:	0424      	lsls	r4, r4, #16
 8001fdc:	4342      	muls	r2, r0
 8001fde:	0409      	lsls	r1, r1, #16
 8001fe0:	0c24      	lsrs	r4, r4, #16
 8001fe2:	0003      	movs	r3, r0
 8001fe4:	430c      	orrs	r4, r1
 8001fe6:	42a2      	cmp	r2, r4
 8001fe8:	d906      	bls.n	8001ff8 <__aeabi_ddiv+0x2b4>
 8001fea:	9900      	ldr	r1, [sp, #0]
 8001fec:	3b01      	subs	r3, #1
 8001fee:	468c      	mov	ip, r1
 8001ff0:	4464      	add	r4, ip
 8001ff2:	42a1      	cmp	r1, r4
 8001ff4:	d800      	bhi.n	8001ff8 <__aeabi_ddiv+0x2b4>
 8001ff6:	e142      	b.n	800227e <__aeabi_ddiv+0x53a>
 8001ff8:	1aa0      	subs	r0, r4, r2
 8001ffa:	4642      	mov	r2, r8
 8001ffc:	0412      	lsls	r2, r2, #16
 8001ffe:	431a      	orrs	r2, r3
 8002000:	4693      	mov	fp, r2
 8002002:	464b      	mov	r3, r9
 8002004:	4659      	mov	r1, fp
 8002006:	0c1b      	lsrs	r3, r3, #16
 8002008:	001f      	movs	r7, r3
 800200a:	9304      	str	r3, [sp, #16]
 800200c:	040b      	lsls	r3, r1, #16
 800200e:	4649      	mov	r1, r9
 8002010:	0409      	lsls	r1, r1, #16
 8002012:	0c09      	lsrs	r1, r1, #16
 8002014:	000c      	movs	r4, r1
 8002016:	0c1b      	lsrs	r3, r3, #16
 8002018:	435c      	muls	r4, r3
 800201a:	0c12      	lsrs	r2, r2, #16
 800201c:	437b      	muls	r3, r7
 800201e:	4688      	mov	r8, r1
 8002020:	4351      	muls	r1, r2
 8002022:	437a      	muls	r2, r7
 8002024:	0c27      	lsrs	r7, r4, #16
 8002026:	46bc      	mov	ip, r7
 8002028:	185b      	adds	r3, r3, r1
 800202a:	4463      	add	r3, ip
 800202c:	4299      	cmp	r1, r3
 800202e:	d903      	bls.n	8002038 <__aeabi_ddiv+0x2f4>
 8002030:	2180      	movs	r1, #128	@ 0x80
 8002032:	0249      	lsls	r1, r1, #9
 8002034:	468c      	mov	ip, r1
 8002036:	4462      	add	r2, ip
 8002038:	0c19      	lsrs	r1, r3, #16
 800203a:	0424      	lsls	r4, r4, #16
 800203c:	041b      	lsls	r3, r3, #16
 800203e:	0c24      	lsrs	r4, r4, #16
 8002040:	188a      	adds	r2, r1, r2
 8002042:	191c      	adds	r4, r3, r4
 8002044:	4290      	cmp	r0, r2
 8002046:	d302      	bcc.n	800204e <__aeabi_ddiv+0x30a>
 8002048:	d116      	bne.n	8002078 <__aeabi_ddiv+0x334>
 800204a:	42a5      	cmp	r5, r4
 800204c:	d214      	bcs.n	8002078 <__aeabi_ddiv+0x334>
 800204e:	465b      	mov	r3, fp
 8002050:	9f00      	ldr	r7, [sp, #0]
 8002052:	3b01      	subs	r3, #1
 8002054:	444d      	add	r5, r9
 8002056:	9305      	str	r3, [sp, #20]
 8002058:	454d      	cmp	r5, r9
 800205a:	419b      	sbcs	r3, r3
 800205c:	46bc      	mov	ip, r7
 800205e:	425b      	negs	r3, r3
 8002060:	4463      	add	r3, ip
 8002062:	18c0      	adds	r0, r0, r3
 8002064:	4287      	cmp	r7, r0
 8002066:	d300      	bcc.n	800206a <__aeabi_ddiv+0x326>
 8002068:	e102      	b.n	8002270 <__aeabi_ddiv+0x52c>
 800206a:	4282      	cmp	r2, r0
 800206c:	d900      	bls.n	8002070 <__aeabi_ddiv+0x32c>
 800206e:	e129      	b.n	80022c4 <__aeabi_ddiv+0x580>
 8002070:	d100      	bne.n	8002074 <__aeabi_ddiv+0x330>
 8002072:	e124      	b.n	80022be <__aeabi_ddiv+0x57a>
 8002074:	9b05      	ldr	r3, [sp, #20]
 8002076:	469b      	mov	fp, r3
 8002078:	1b2c      	subs	r4, r5, r4
 800207a:	42a5      	cmp	r5, r4
 800207c:	41ad      	sbcs	r5, r5
 800207e:	9b00      	ldr	r3, [sp, #0]
 8002080:	1a80      	subs	r0, r0, r2
 8002082:	426d      	negs	r5, r5
 8002084:	1b40      	subs	r0, r0, r5
 8002086:	4283      	cmp	r3, r0
 8002088:	d100      	bne.n	800208c <__aeabi_ddiv+0x348>
 800208a:	e10f      	b.n	80022ac <__aeabi_ddiv+0x568>
 800208c:	9902      	ldr	r1, [sp, #8]
 800208e:	f7fe f8d9 	bl	8000244 <__aeabi_uidivmod>
 8002092:	9a03      	ldr	r2, [sp, #12]
 8002094:	040b      	lsls	r3, r1, #16
 8002096:	4342      	muls	r2, r0
 8002098:	0c21      	lsrs	r1, r4, #16
 800209a:	0005      	movs	r5, r0
 800209c:	4319      	orrs	r1, r3
 800209e:	428a      	cmp	r2, r1
 80020a0:	d900      	bls.n	80020a4 <__aeabi_ddiv+0x360>
 80020a2:	e0cb      	b.n	800223c <__aeabi_ddiv+0x4f8>
 80020a4:	1a88      	subs	r0, r1, r2
 80020a6:	9902      	ldr	r1, [sp, #8]
 80020a8:	f7fe f8cc 	bl	8000244 <__aeabi_uidivmod>
 80020ac:	9a03      	ldr	r2, [sp, #12]
 80020ae:	0424      	lsls	r4, r4, #16
 80020b0:	4342      	muls	r2, r0
 80020b2:	0409      	lsls	r1, r1, #16
 80020b4:	0c24      	lsrs	r4, r4, #16
 80020b6:	0003      	movs	r3, r0
 80020b8:	430c      	orrs	r4, r1
 80020ba:	42a2      	cmp	r2, r4
 80020bc:	d900      	bls.n	80020c0 <__aeabi_ddiv+0x37c>
 80020be:	e0ca      	b.n	8002256 <__aeabi_ddiv+0x512>
 80020c0:	4641      	mov	r1, r8
 80020c2:	1aa4      	subs	r4, r4, r2
 80020c4:	042a      	lsls	r2, r5, #16
 80020c6:	431a      	orrs	r2, r3
 80020c8:	9f04      	ldr	r7, [sp, #16]
 80020ca:	0413      	lsls	r3, r2, #16
 80020cc:	0c1b      	lsrs	r3, r3, #16
 80020ce:	4359      	muls	r1, r3
 80020d0:	4640      	mov	r0, r8
 80020d2:	437b      	muls	r3, r7
 80020d4:	469c      	mov	ip, r3
 80020d6:	0c15      	lsrs	r5, r2, #16
 80020d8:	4368      	muls	r0, r5
 80020da:	0c0b      	lsrs	r3, r1, #16
 80020dc:	4484      	add	ip, r0
 80020de:	4463      	add	r3, ip
 80020e0:	437d      	muls	r5, r7
 80020e2:	4298      	cmp	r0, r3
 80020e4:	d903      	bls.n	80020ee <__aeabi_ddiv+0x3aa>
 80020e6:	2080      	movs	r0, #128	@ 0x80
 80020e8:	0240      	lsls	r0, r0, #9
 80020ea:	4684      	mov	ip, r0
 80020ec:	4465      	add	r5, ip
 80020ee:	0c18      	lsrs	r0, r3, #16
 80020f0:	0409      	lsls	r1, r1, #16
 80020f2:	041b      	lsls	r3, r3, #16
 80020f4:	0c09      	lsrs	r1, r1, #16
 80020f6:	1940      	adds	r0, r0, r5
 80020f8:	185b      	adds	r3, r3, r1
 80020fa:	4284      	cmp	r4, r0
 80020fc:	d327      	bcc.n	800214e <__aeabi_ddiv+0x40a>
 80020fe:	d023      	beq.n	8002148 <__aeabi_ddiv+0x404>
 8002100:	2301      	movs	r3, #1
 8002102:	0035      	movs	r5, r6
 8002104:	431a      	orrs	r2, r3
 8002106:	4b94      	ldr	r3, [pc, #592]	@ (8002358 <__aeabi_ddiv+0x614>)
 8002108:	4453      	add	r3, sl
 800210a:	2b00      	cmp	r3, #0
 800210c:	dd60      	ble.n	80021d0 <__aeabi_ddiv+0x48c>
 800210e:	0751      	lsls	r1, r2, #29
 8002110:	d000      	beq.n	8002114 <__aeabi_ddiv+0x3d0>
 8002112:	e086      	b.n	8002222 <__aeabi_ddiv+0x4de>
 8002114:	002e      	movs	r6, r5
 8002116:	08d1      	lsrs	r1, r2, #3
 8002118:	465a      	mov	r2, fp
 800211a:	01d2      	lsls	r2, r2, #7
 800211c:	d506      	bpl.n	800212c <__aeabi_ddiv+0x3e8>
 800211e:	465a      	mov	r2, fp
 8002120:	4b8e      	ldr	r3, [pc, #568]	@ (800235c <__aeabi_ddiv+0x618>)
 8002122:	401a      	ands	r2, r3
 8002124:	2380      	movs	r3, #128	@ 0x80
 8002126:	4693      	mov	fp, r2
 8002128:	00db      	lsls	r3, r3, #3
 800212a:	4453      	add	r3, sl
 800212c:	4a8c      	ldr	r2, [pc, #560]	@ (8002360 <__aeabi_ddiv+0x61c>)
 800212e:	4293      	cmp	r3, r2
 8002130:	dd00      	ble.n	8002134 <__aeabi_ddiv+0x3f0>
 8002132:	e680      	b.n	8001e36 <__aeabi_ddiv+0xf2>
 8002134:	465a      	mov	r2, fp
 8002136:	0752      	lsls	r2, r2, #29
 8002138:	430a      	orrs	r2, r1
 800213a:	4690      	mov	r8, r2
 800213c:	465a      	mov	r2, fp
 800213e:	055b      	lsls	r3, r3, #21
 8002140:	0254      	lsls	r4, r2, #9
 8002142:	0b24      	lsrs	r4, r4, #12
 8002144:	0d5b      	lsrs	r3, r3, #21
 8002146:	e669      	b.n	8001e1c <__aeabi_ddiv+0xd8>
 8002148:	0035      	movs	r5, r6
 800214a:	2b00      	cmp	r3, #0
 800214c:	d0db      	beq.n	8002106 <__aeabi_ddiv+0x3c2>
 800214e:	9d00      	ldr	r5, [sp, #0]
 8002150:	1e51      	subs	r1, r2, #1
 8002152:	46ac      	mov	ip, r5
 8002154:	4464      	add	r4, ip
 8002156:	42ac      	cmp	r4, r5
 8002158:	d200      	bcs.n	800215c <__aeabi_ddiv+0x418>
 800215a:	e09e      	b.n	800229a <__aeabi_ddiv+0x556>
 800215c:	4284      	cmp	r4, r0
 800215e:	d200      	bcs.n	8002162 <__aeabi_ddiv+0x41e>
 8002160:	e0e1      	b.n	8002326 <__aeabi_ddiv+0x5e2>
 8002162:	d100      	bne.n	8002166 <__aeabi_ddiv+0x422>
 8002164:	e0ee      	b.n	8002344 <__aeabi_ddiv+0x600>
 8002166:	000a      	movs	r2, r1
 8002168:	e7ca      	b.n	8002100 <__aeabi_ddiv+0x3bc>
 800216a:	4542      	cmp	r2, r8
 800216c:	d900      	bls.n	8002170 <__aeabi_ddiv+0x42c>
 800216e:	e708      	b.n	8001f82 <__aeabi_ddiv+0x23e>
 8002170:	464b      	mov	r3, r9
 8002172:	07dc      	lsls	r4, r3, #31
 8002174:	0858      	lsrs	r0, r3, #1
 8002176:	4643      	mov	r3, r8
 8002178:	085b      	lsrs	r3, r3, #1
 800217a:	431c      	orrs	r4, r3
 800217c:	4643      	mov	r3, r8
 800217e:	07dd      	lsls	r5, r3, #31
 8002180:	e706      	b.n	8001f90 <__aeabi_ddiv+0x24c>
 8002182:	f001 fa3b 	bl	80035fc <__clzsi2>
 8002186:	2315      	movs	r3, #21
 8002188:	469c      	mov	ip, r3
 800218a:	4484      	add	ip, r0
 800218c:	0002      	movs	r2, r0
 800218e:	4663      	mov	r3, ip
 8002190:	3220      	adds	r2, #32
 8002192:	2b1c      	cmp	r3, #28
 8002194:	dc00      	bgt.n	8002198 <__aeabi_ddiv+0x454>
 8002196:	e692      	b.n	8001ebe <__aeabi_ddiv+0x17a>
 8002198:	0023      	movs	r3, r4
 800219a:	3808      	subs	r0, #8
 800219c:	4083      	lsls	r3, r0
 800219e:	4699      	mov	r9, r3
 80021a0:	2300      	movs	r3, #0
 80021a2:	4698      	mov	r8, r3
 80021a4:	e69a      	b.n	8001edc <__aeabi_ddiv+0x198>
 80021a6:	f001 fa29 	bl	80035fc <__clzsi2>
 80021aa:	0002      	movs	r2, r0
 80021ac:	0003      	movs	r3, r0
 80021ae:	3215      	adds	r2, #21
 80021b0:	3320      	adds	r3, #32
 80021b2:	2a1c      	cmp	r2, #28
 80021b4:	dc00      	bgt.n	80021b8 <__aeabi_ddiv+0x474>
 80021b6:	e65f      	b.n	8001e78 <__aeabi_ddiv+0x134>
 80021b8:	9900      	ldr	r1, [sp, #0]
 80021ba:	3808      	subs	r0, #8
 80021bc:	4081      	lsls	r1, r0
 80021be:	2200      	movs	r2, #0
 80021c0:	468b      	mov	fp, r1
 80021c2:	e666      	b.n	8001e92 <__aeabi_ddiv+0x14e>
 80021c4:	2200      	movs	r2, #0
 80021c6:	002e      	movs	r6, r5
 80021c8:	2400      	movs	r4, #0
 80021ca:	4690      	mov	r8, r2
 80021cc:	4b65      	ldr	r3, [pc, #404]	@ (8002364 <__aeabi_ddiv+0x620>)
 80021ce:	e625      	b.n	8001e1c <__aeabi_ddiv+0xd8>
 80021d0:	002e      	movs	r6, r5
 80021d2:	2101      	movs	r1, #1
 80021d4:	1ac9      	subs	r1, r1, r3
 80021d6:	2938      	cmp	r1, #56	@ 0x38
 80021d8:	dd00      	ble.n	80021dc <__aeabi_ddiv+0x498>
 80021da:	e61b      	b.n	8001e14 <__aeabi_ddiv+0xd0>
 80021dc:	291f      	cmp	r1, #31
 80021de:	dc7e      	bgt.n	80022de <__aeabi_ddiv+0x59a>
 80021e0:	4861      	ldr	r0, [pc, #388]	@ (8002368 <__aeabi_ddiv+0x624>)
 80021e2:	0014      	movs	r4, r2
 80021e4:	4450      	add	r0, sl
 80021e6:	465b      	mov	r3, fp
 80021e8:	4082      	lsls	r2, r0
 80021ea:	4083      	lsls	r3, r0
 80021ec:	40cc      	lsrs	r4, r1
 80021ee:	1e50      	subs	r0, r2, #1
 80021f0:	4182      	sbcs	r2, r0
 80021f2:	4323      	orrs	r3, r4
 80021f4:	431a      	orrs	r2, r3
 80021f6:	465b      	mov	r3, fp
 80021f8:	40cb      	lsrs	r3, r1
 80021fa:	0751      	lsls	r1, r2, #29
 80021fc:	d009      	beq.n	8002212 <__aeabi_ddiv+0x4ce>
 80021fe:	210f      	movs	r1, #15
 8002200:	4011      	ands	r1, r2
 8002202:	2904      	cmp	r1, #4
 8002204:	d005      	beq.n	8002212 <__aeabi_ddiv+0x4ce>
 8002206:	1d11      	adds	r1, r2, #4
 8002208:	4291      	cmp	r1, r2
 800220a:	4192      	sbcs	r2, r2
 800220c:	4252      	negs	r2, r2
 800220e:	189b      	adds	r3, r3, r2
 8002210:	000a      	movs	r2, r1
 8002212:	0219      	lsls	r1, r3, #8
 8002214:	d400      	bmi.n	8002218 <__aeabi_ddiv+0x4d4>
 8002216:	e09b      	b.n	8002350 <__aeabi_ddiv+0x60c>
 8002218:	2200      	movs	r2, #0
 800221a:	2301      	movs	r3, #1
 800221c:	2400      	movs	r4, #0
 800221e:	4690      	mov	r8, r2
 8002220:	e5fc      	b.n	8001e1c <__aeabi_ddiv+0xd8>
 8002222:	210f      	movs	r1, #15
 8002224:	4011      	ands	r1, r2
 8002226:	2904      	cmp	r1, #4
 8002228:	d100      	bne.n	800222c <__aeabi_ddiv+0x4e8>
 800222a:	e773      	b.n	8002114 <__aeabi_ddiv+0x3d0>
 800222c:	1d11      	adds	r1, r2, #4
 800222e:	4291      	cmp	r1, r2
 8002230:	4192      	sbcs	r2, r2
 8002232:	4252      	negs	r2, r2
 8002234:	002e      	movs	r6, r5
 8002236:	08c9      	lsrs	r1, r1, #3
 8002238:	4493      	add	fp, r2
 800223a:	e76d      	b.n	8002118 <__aeabi_ddiv+0x3d4>
 800223c:	9b00      	ldr	r3, [sp, #0]
 800223e:	3d01      	subs	r5, #1
 8002240:	469c      	mov	ip, r3
 8002242:	4461      	add	r1, ip
 8002244:	428b      	cmp	r3, r1
 8002246:	d900      	bls.n	800224a <__aeabi_ddiv+0x506>
 8002248:	e72c      	b.n	80020a4 <__aeabi_ddiv+0x360>
 800224a:	428a      	cmp	r2, r1
 800224c:	d800      	bhi.n	8002250 <__aeabi_ddiv+0x50c>
 800224e:	e729      	b.n	80020a4 <__aeabi_ddiv+0x360>
 8002250:	1e85      	subs	r5, r0, #2
 8002252:	4461      	add	r1, ip
 8002254:	e726      	b.n	80020a4 <__aeabi_ddiv+0x360>
 8002256:	9900      	ldr	r1, [sp, #0]
 8002258:	3b01      	subs	r3, #1
 800225a:	468c      	mov	ip, r1
 800225c:	4464      	add	r4, ip
 800225e:	42a1      	cmp	r1, r4
 8002260:	d900      	bls.n	8002264 <__aeabi_ddiv+0x520>
 8002262:	e72d      	b.n	80020c0 <__aeabi_ddiv+0x37c>
 8002264:	42a2      	cmp	r2, r4
 8002266:	d800      	bhi.n	800226a <__aeabi_ddiv+0x526>
 8002268:	e72a      	b.n	80020c0 <__aeabi_ddiv+0x37c>
 800226a:	1e83      	subs	r3, r0, #2
 800226c:	4464      	add	r4, ip
 800226e:	e727      	b.n	80020c0 <__aeabi_ddiv+0x37c>
 8002270:	4287      	cmp	r7, r0
 8002272:	d000      	beq.n	8002276 <__aeabi_ddiv+0x532>
 8002274:	e6fe      	b.n	8002074 <__aeabi_ddiv+0x330>
 8002276:	45a9      	cmp	r9, r5
 8002278:	d900      	bls.n	800227c <__aeabi_ddiv+0x538>
 800227a:	e6fb      	b.n	8002074 <__aeabi_ddiv+0x330>
 800227c:	e6f5      	b.n	800206a <__aeabi_ddiv+0x326>
 800227e:	42a2      	cmp	r2, r4
 8002280:	d800      	bhi.n	8002284 <__aeabi_ddiv+0x540>
 8002282:	e6b9      	b.n	8001ff8 <__aeabi_ddiv+0x2b4>
 8002284:	1e83      	subs	r3, r0, #2
 8002286:	4464      	add	r4, ip
 8002288:	e6b6      	b.n	8001ff8 <__aeabi_ddiv+0x2b4>
 800228a:	428a      	cmp	r2, r1
 800228c:	d800      	bhi.n	8002290 <__aeabi_ddiv+0x54c>
 800228e:	e69f      	b.n	8001fd0 <__aeabi_ddiv+0x28c>
 8002290:	46bc      	mov	ip, r7
 8002292:	1e83      	subs	r3, r0, #2
 8002294:	4698      	mov	r8, r3
 8002296:	4461      	add	r1, ip
 8002298:	e69a      	b.n	8001fd0 <__aeabi_ddiv+0x28c>
 800229a:	000a      	movs	r2, r1
 800229c:	4284      	cmp	r4, r0
 800229e:	d000      	beq.n	80022a2 <__aeabi_ddiv+0x55e>
 80022a0:	e72e      	b.n	8002100 <__aeabi_ddiv+0x3bc>
 80022a2:	454b      	cmp	r3, r9
 80022a4:	d000      	beq.n	80022a8 <__aeabi_ddiv+0x564>
 80022a6:	e72b      	b.n	8002100 <__aeabi_ddiv+0x3bc>
 80022a8:	0035      	movs	r5, r6
 80022aa:	e72c      	b.n	8002106 <__aeabi_ddiv+0x3c2>
 80022ac:	4b2a      	ldr	r3, [pc, #168]	@ (8002358 <__aeabi_ddiv+0x614>)
 80022ae:	4a2f      	ldr	r2, [pc, #188]	@ (800236c <__aeabi_ddiv+0x628>)
 80022b0:	4453      	add	r3, sl
 80022b2:	4592      	cmp	sl, r2
 80022b4:	db43      	blt.n	800233e <__aeabi_ddiv+0x5fa>
 80022b6:	2201      	movs	r2, #1
 80022b8:	2100      	movs	r1, #0
 80022ba:	4493      	add	fp, r2
 80022bc:	e72c      	b.n	8002118 <__aeabi_ddiv+0x3d4>
 80022be:	42ac      	cmp	r4, r5
 80022c0:	d800      	bhi.n	80022c4 <__aeabi_ddiv+0x580>
 80022c2:	e6d7      	b.n	8002074 <__aeabi_ddiv+0x330>
 80022c4:	2302      	movs	r3, #2
 80022c6:	425b      	negs	r3, r3
 80022c8:	469c      	mov	ip, r3
 80022ca:	9900      	ldr	r1, [sp, #0]
 80022cc:	444d      	add	r5, r9
 80022ce:	454d      	cmp	r5, r9
 80022d0:	419b      	sbcs	r3, r3
 80022d2:	44e3      	add	fp, ip
 80022d4:	468c      	mov	ip, r1
 80022d6:	425b      	negs	r3, r3
 80022d8:	4463      	add	r3, ip
 80022da:	18c0      	adds	r0, r0, r3
 80022dc:	e6cc      	b.n	8002078 <__aeabi_ddiv+0x334>
 80022de:	201f      	movs	r0, #31
 80022e0:	4240      	negs	r0, r0
 80022e2:	1ac3      	subs	r3, r0, r3
 80022e4:	4658      	mov	r0, fp
 80022e6:	40d8      	lsrs	r0, r3
 80022e8:	2920      	cmp	r1, #32
 80022ea:	d004      	beq.n	80022f6 <__aeabi_ddiv+0x5b2>
 80022ec:	4659      	mov	r1, fp
 80022ee:	4b20      	ldr	r3, [pc, #128]	@ (8002370 <__aeabi_ddiv+0x62c>)
 80022f0:	4453      	add	r3, sl
 80022f2:	4099      	lsls	r1, r3
 80022f4:	430a      	orrs	r2, r1
 80022f6:	1e53      	subs	r3, r2, #1
 80022f8:	419a      	sbcs	r2, r3
 80022fa:	2307      	movs	r3, #7
 80022fc:	0019      	movs	r1, r3
 80022fe:	4302      	orrs	r2, r0
 8002300:	2400      	movs	r4, #0
 8002302:	4011      	ands	r1, r2
 8002304:	4213      	tst	r3, r2
 8002306:	d009      	beq.n	800231c <__aeabi_ddiv+0x5d8>
 8002308:	3308      	adds	r3, #8
 800230a:	4013      	ands	r3, r2
 800230c:	2b04      	cmp	r3, #4
 800230e:	d01d      	beq.n	800234c <__aeabi_ddiv+0x608>
 8002310:	1d13      	adds	r3, r2, #4
 8002312:	4293      	cmp	r3, r2
 8002314:	4189      	sbcs	r1, r1
 8002316:	001a      	movs	r2, r3
 8002318:	4249      	negs	r1, r1
 800231a:	0749      	lsls	r1, r1, #29
 800231c:	08d2      	lsrs	r2, r2, #3
 800231e:	430a      	orrs	r2, r1
 8002320:	4690      	mov	r8, r2
 8002322:	2300      	movs	r3, #0
 8002324:	e57a      	b.n	8001e1c <__aeabi_ddiv+0xd8>
 8002326:	4649      	mov	r1, r9
 8002328:	9f00      	ldr	r7, [sp, #0]
 800232a:	004d      	lsls	r5, r1, #1
 800232c:	454d      	cmp	r5, r9
 800232e:	4189      	sbcs	r1, r1
 8002330:	46bc      	mov	ip, r7
 8002332:	4249      	negs	r1, r1
 8002334:	4461      	add	r1, ip
 8002336:	46a9      	mov	r9, r5
 8002338:	3a02      	subs	r2, #2
 800233a:	1864      	adds	r4, r4, r1
 800233c:	e7ae      	b.n	800229c <__aeabi_ddiv+0x558>
 800233e:	2201      	movs	r2, #1
 8002340:	4252      	negs	r2, r2
 8002342:	e746      	b.n	80021d2 <__aeabi_ddiv+0x48e>
 8002344:	4599      	cmp	r9, r3
 8002346:	d3ee      	bcc.n	8002326 <__aeabi_ddiv+0x5e2>
 8002348:	000a      	movs	r2, r1
 800234a:	e7aa      	b.n	80022a2 <__aeabi_ddiv+0x55e>
 800234c:	2100      	movs	r1, #0
 800234e:	e7e5      	b.n	800231c <__aeabi_ddiv+0x5d8>
 8002350:	0759      	lsls	r1, r3, #29
 8002352:	025b      	lsls	r3, r3, #9
 8002354:	0b1c      	lsrs	r4, r3, #12
 8002356:	e7e1      	b.n	800231c <__aeabi_ddiv+0x5d8>
 8002358:	000003ff 	.word	0x000003ff
 800235c:	feffffff 	.word	0xfeffffff
 8002360:	000007fe 	.word	0x000007fe
 8002364:	000007ff 	.word	0x000007ff
 8002368:	0000041e 	.word	0x0000041e
 800236c:	fffffc02 	.word	0xfffffc02
 8002370:	0000043e 	.word	0x0000043e

08002374 <__eqdf2>:
 8002374:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002376:	4657      	mov	r7, sl
 8002378:	46de      	mov	lr, fp
 800237a:	464e      	mov	r6, r9
 800237c:	4645      	mov	r5, r8
 800237e:	b5e0      	push	{r5, r6, r7, lr}
 8002380:	000d      	movs	r5, r1
 8002382:	0004      	movs	r4, r0
 8002384:	0fe8      	lsrs	r0, r5, #31
 8002386:	4683      	mov	fp, r0
 8002388:	0309      	lsls	r1, r1, #12
 800238a:	0fd8      	lsrs	r0, r3, #31
 800238c:	0b09      	lsrs	r1, r1, #12
 800238e:	4682      	mov	sl, r0
 8002390:	4819      	ldr	r0, [pc, #100]	@ (80023f8 <__eqdf2+0x84>)
 8002392:	468c      	mov	ip, r1
 8002394:	031f      	lsls	r7, r3, #12
 8002396:	0069      	lsls	r1, r5, #1
 8002398:	005e      	lsls	r6, r3, #1
 800239a:	0d49      	lsrs	r1, r1, #21
 800239c:	0b3f      	lsrs	r7, r7, #12
 800239e:	0d76      	lsrs	r6, r6, #21
 80023a0:	4281      	cmp	r1, r0
 80023a2:	d018      	beq.n	80023d6 <__eqdf2+0x62>
 80023a4:	4286      	cmp	r6, r0
 80023a6:	d00f      	beq.n	80023c8 <__eqdf2+0x54>
 80023a8:	2001      	movs	r0, #1
 80023aa:	42b1      	cmp	r1, r6
 80023ac:	d10d      	bne.n	80023ca <__eqdf2+0x56>
 80023ae:	45bc      	cmp	ip, r7
 80023b0:	d10b      	bne.n	80023ca <__eqdf2+0x56>
 80023b2:	4294      	cmp	r4, r2
 80023b4:	d109      	bne.n	80023ca <__eqdf2+0x56>
 80023b6:	45d3      	cmp	fp, sl
 80023b8:	d01c      	beq.n	80023f4 <__eqdf2+0x80>
 80023ba:	2900      	cmp	r1, #0
 80023bc:	d105      	bne.n	80023ca <__eqdf2+0x56>
 80023be:	4660      	mov	r0, ip
 80023c0:	4320      	orrs	r0, r4
 80023c2:	1e43      	subs	r3, r0, #1
 80023c4:	4198      	sbcs	r0, r3
 80023c6:	e000      	b.n	80023ca <__eqdf2+0x56>
 80023c8:	2001      	movs	r0, #1
 80023ca:	bcf0      	pop	{r4, r5, r6, r7}
 80023cc:	46bb      	mov	fp, r7
 80023ce:	46b2      	mov	sl, r6
 80023d0:	46a9      	mov	r9, r5
 80023d2:	46a0      	mov	r8, r4
 80023d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80023d6:	2001      	movs	r0, #1
 80023d8:	428e      	cmp	r6, r1
 80023da:	d1f6      	bne.n	80023ca <__eqdf2+0x56>
 80023dc:	4661      	mov	r1, ip
 80023de:	4339      	orrs	r1, r7
 80023e0:	000f      	movs	r7, r1
 80023e2:	4317      	orrs	r7, r2
 80023e4:	4327      	orrs	r7, r4
 80023e6:	d1f0      	bne.n	80023ca <__eqdf2+0x56>
 80023e8:	465b      	mov	r3, fp
 80023ea:	4652      	mov	r2, sl
 80023ec:	1a98      	subs	r0, r3, r2
 80023ee:	1e43      	subs	r3, r0, #1
 80023f0:	4198      	sbcs	r0, r3
 80023f2:	e7ea      	b.n	80023ca <__eqdf2+0x56>
 80023f4:	2000      	movs	r0, #0
 80023f6:	e7e8      	b.n	80023ca <__eqdf2+0x56>
 80023f8:	000007ff 	.word	0x000007ff

080023fc <__gedf2>:
 80023fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80023fe:	4657      	mov	r7, sl
 8002400:	464e      	mov	r6, r9
 8002402:	4645      	mov	r5, r8
 8002404:	46de      	mov	lr, fp
 8002406:	b5e0      	push	{r5, r6, r7, lr}
 8002408:	000d      	movs	r5, r1
 800240a:	030e      	lsls	r6, r1, #12
 800240c:	0049      	lsls	r1, r1, #1
 800240e:	0d49      	lsrs	r1, r1, #21
 8002410:	468a      	mov	sl, r1
 8002412:	0fdf      	lsrs	r7, r3, #31
 8002414:	0fe9      	lsrs	r1, r5, #31
 8002416:	46bc      	mov	ip, r7
 8002418:	b083      	sub	sp, #12
 800241a:	4f2f      	ldr	r7, [pc, #188]	@ (80024d8 <__gedf2+0xdc>)
 800241c:	0004      	movs	r4, r0
 800241e:	4680      	mov	r8, r0
 8002420:	9101      	str	r1, [sp, #4]
 8002422:	0058      	lsls	r0, r3, #1
 8002424:	0319      	lsls	r1, r3, #12
 8002426:	4691      	mov	r9, r2
 8002428:	0b36      	lsrs	r6, r6, #12
 800242a:	0b09      	lsrs	r1, r1, #12
 800242c:	0d40      	lsrs	r0, r0, #21
 800242e:	45ba      	cmp	sl, r7
 8002430:	d01d      	beq.n	800246e <__gedf2+0x72>
 8002432:	42b8      	cmp	r0, r7
 8002434:	d00d      	beq.n	8002452 <__gedf2+0x56>
 8002436:	4657      	mov	r7, sl
 8002438:	2f00      	cmp	r7, #0
 800243a:	d12a      	bne.n	8002492 <__gedf2+0x96>
 800243c:	4334      	orrs	r4, r6
 800243e:	2800      	cmp	r0, #0
 8002440:	d124      	bne.n	800248c <__gedf2+0x90>
 8002442:	430a      	orrs	r2, r1
 8002444:	d036      	beq.n	80024b4 <__gedf2+0xb8>
 8002446:	2c00      	cmp	r4, #0
 8002448:	d141      	bne.n	80024ce <__gedf2+0xd2>
 800244a:	4663      	mov	r3, ip
 800244c:	0058      	lsls	r0, r3, #1
 800244e:	3801      	subs	r0, #1
 8002450:	e015      	b.n	800247e <__gedf2+0x82>
 8002452:	4311      	orrs	r1, r2
 8002454:	d138      	bne.n	80024c8 <__gedf2+0xcc>
 8002456:	4653      	mov	r3, sl
 8002458:	2b00      	cmp	r3, #0
 800245a:	d101      	bne.n	8002460 <__gedf2+0x64>
 800245c:	4326      	orrs	r6, r4
 800245e:	d0f4      	beq.n	800244a <__gedf2+0x4e>
 8002460:	9b01      	ldr	r3, [sp, #4]
 8002462:	4563      	cmp	r3, ip
 8002464:	d107      	bne.n	8002476 <__gedf2+0x7a>
 8002466:	9b01      	ldr	r3, [sp, #4]
 8002468:	0058      	lsls	r0, r3, #1
 800246a:	3801      	subs	r0, #1
 800246c:	e007      	b.n	800247e <__gedf2+0x82>
 800246e:	4326      	orrs	r6, r4
 8002470:	d12a      	bne.n	80024c8 <__gedf2+0xcc>
 8002472:	4550      	cmp	r0, sl
 8002474:	d021      	beq.n	80024ba <__gedf2+0xbe>
 8002476:	2001      	movs	r0, #1
 8002478:	9b01      	ldr	r3, [sp, #4]
 800247a:	425f      	negs	r7, r3
 800247c:	4338      	orrs	r0, r7
 800247e:	b003      	add	sp, #12
 8002480:	bcf0      	pop	{r4, r5, r6, r7}
 8002482:	46bb      	mov	fp, r7
 8002484:	46b2      	mov	sl, r6
 8002486:	46a9      	mov	r9, r5
 8002488:	46a0      	mov	r8, r4
 800248a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800248c:	2c00      	cmp	r4, #0
 800248e:	d0dc      	beq.n	800244a <__gedf2+0x4e>
 8002490:	e7e6      	b.n	8002460 <__gedf2+0x64>
 8002492:	2800      	cmp	r0, #0
 8002494:	d0ef      	beq.n	8002476 <__gedf2+0x7a>
 8002496:	9b01      	ldr	r3, [sp, #4]
 8002498:	4563      	cmp	r3, ip
 800249a:	d1ec      	bne.n	8002476 <__gedf2+0x7a>
 800249c:	4582      	cmp	sl, r0
 800249e:	dcea      	bgt.n	8002476 <__gedf2+0x7a>
 80024a0:	dbe1      	blt.n	8002466 <__gedf2+0x6a>
 80024a2:	428e      	cmp	r6, r1
 80024a4:	d8e7      	bhi.n	8002476 <__gedf2+0x7a>
 80024a6:	d1de      	bne.n	8002466 <__gedf2+0x6a>
 80024a8:	45c8      	cmp	r8, r9
 80024aa:	d8e4      	bhi.n	8002476 <__gedf2+0x7a>
 80024ac:	2000      	movs	r0, #0
 80024ae:	45c8      	cmp	r8, r9
 80024b0:	d2e5      	bcs.n	800247e <__gedf2+0x82>
 80024b2:	e7d8      	b.n	8002466 <__gedf2+0x6a>
 80024b4:	2c00      	cmp	r4, #0
 80024b6:	d0e2      	beq.n	800247e <__gedf2+0x82>
 80024b8:	e7dd      	b.n	8002476 <__gedf2+0x7a>
 80024ba:	4311      	orrs	r1, r2
 80024bc:	d104      	bne.n	80024c8 <__gedf2+0xcc>
 80024be:	9b01      	ldr	r3, [sp, #4]
 80024c0:	4563      	cmp	r3, ip
 80024c2:	d1d8      	bne.n	8002476 <__gedf2+0x7a>
 80024c4:	2000      	movs	r0, #0
 80024c6:	e7da      	b.n	800247e <__gedf2+0x82>
 80024c8:	2002      	movs	r0, #2
 80024ca:	4240      	negs	r0, r0
 80024cc:	e7d7      	b.n	800247e <__gedf2+0x82>
 80024ce:	9b01      	ldr	r3, [sp, #4]
 80024d0:	4563      	cmp	r3, ip
 80024d2:	d0e6      	beq.n	80024a2 <__gedf2+0xa6>
 80024d4:	e7cf      	b.n	8002476 <__gedf2+0x7a>
 80024d6:	46c0      	nop			@ (mov r8, r8)
 80024d8:	000007ff 	.word	0x000007ff

080024dc <__ledf2>:
 80024dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80024de:	4657      	mov	r7, sl
 80024e0:	464e      	mov	r6, r9
 80024e2:	4645      	mov	r5, r8
 80024e4:	46de      	mov	lr, fp
 80024e6:	b5e0      	push	{r5, r6, r7, lr}
 80024e8:	000d      	movs	r5, r1
 80024ea:	030e      	lsls	r6, r1, #12
 80024ec:	0049      	lsls	r1, r1, #1
 80024ee:	0d49      	lsrs	r1, r1, #21
 80024f0:	468a      	mov	sl, r1
 80024f2:	0fdf      	lsrs	r7, r3, #31
 80024f4:	0fe9      	lsrs	r1, r5, #31
 80024f6:	46bc      	mov	ip, r7
 80024f8:	b083      	sub	sp, #12
 80024fa:	4f2e      	ldr	r7, [pc, #184]	@ (80025b4 <__ledf2+0xd8>)
 80024fc:	0004      	movs	r4, r0
 80024fe:	4680      	mov	r8, r0
 8002500:	9101      	str	r1, [sp, #4]
 8002502:	0058      	lsls	r0, r3, #1
 8002504:	0319      	lsls	r1, r3, #12
 8002506:	4691      	mov	r9, r2
 8002508:	0b36      	lsrs	r6, r6, #12
 800250a:	0b09      	lsrs	r1, r1, #12
 800250c:	0d40      	lsrs	r0, r0, #21
 800250e:	45ba      	cmp	sl, r7
 8002510:	d01e      	beq.n	8002550 <__ledf2+0x74>
 8002512:	42b8      	cmp	r0, r7
 8002514:	d00d      	beq.n	8002532 <__ledf2+0x56>
 8002516:	4657      	mov	r7, sl
 8002518:	2f00      	cmp	r7, #0
 800251a:	d127      	bne.n	800256c <__ledf2+0x90>
 800251c:	4334      	orrs	r4, r6
 800251e:	2800      	cmp	r0, #0
 8002520:	d133      	bne.n	800258a <__ledf2+0xae>
 8002522:	430a      	orrs	r2, r1
 8002524:	d034      	beq.n	8002590 <__ledf2+0xb4>
 8002526:	2c00      	cmp	r4, #0
 8002528:	d140      	bne.n	80025ac <__ledf2+0xd0>
 800252a:	4663      	mov	r3, ip
 800252c:	0058      	lsls	r0, r3, #1
 800252e:	3801      	subs	r0, #1
 8002530:	e015      	b.n	800255e <__ledf2+0x82>
 8002532:	4311      	orrs	r1, r2
 8002534:	d112      	bne.n	800255c <__ledf2+0x80>
 8002536:	4653      	mov	r3, sl
 8002538:	2b00      	cmp	r3, #0
 800253a:	d101      	bne.n	8002540 <__ledf2+0x64>
 800253c:	4326      	orrs	r6, r4
 800253e:	d0f4      	beq.n	800252a <__ledf2+0x4e>
 8002540:	9b01      	ldr	r3, [sp, #4]
 8002542:	4563      	cmp	r3, ip
 8002544:	d01d      	beq.n	8002582 <__ledf2+0xa6>
 8002546:	2001      	movs	r0, #1
 8002548:	9b01      	ldr	r3, [sp, #4]
 800254a:	425f      	negs	r7, r3
 800254c:	4338      	orrs	r0, r7
 800254e:	e006      	b.n	800255e <__ledf2+0x82>
 8002550:	4326      	orrs	r6, r4
 8002552:	d103      	bne.n	800255c <__ledf2+0x80>
 8002554:	4550      	cmp	r0, sl
 8002556:	d1f6      	bne.n	8002546 <__ledf2+0x6a>
 8002558:	4311      	orrs	r1, r2
 800255a:	d01c      	beq.n	8002596 <__ledf2+0xba>
 800255c:	2002      	movs	r0, #2
 800255e:	b003      	add	sp, #12
 8002560:	bcf0      	pop	{r4, r5, r6, r7}
 8002562:	46bb      	mov	fp, r7
 8002564:	46b2      	mov	sl, r6
 8002566:	46a9      	mov	r9, r5
 8002568:	46a0      	mov	r8, r4
 800256a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800256c:	2800      	cmp	r0, #0
 800256e:	d0ea      	beq.n	8002546 <__ledf2+0x6a>
 8002570:	9b01      	ldr	r3, [sp, #4]
 8002572:	4563      	cmp	r3, ip
 8002574:	d1e7      	bne.n	8002546 <__ledf2+0x6a>
 8002576:	4582      	cmp	sl, r0
 8002578:	dce5      	bgt.n	8002546 <__ledf2+0x6a>
 800257a:	db02      	blt.n	8002582 <__ledf2+0xa6>
 800257c:	428e      	cmp	r6, r1
 800257e:	d8e2      	bhi.n	8002546 <__ledf2+0x6a>
 8002580:	d00e      	beq.n	80025a0 <__ledf2+0xc4>
 8002582:	9b01      	ldr	r3, [sp, #4]
 8002584:	0058      	lsls	r0, r3, #1
 8002586:	3801      	subs	r0, #1
 8002588:	e7e9      	b.n	800255e <__ledf2+0x82>
 800258a:	2c00      	cmp	r4, #0
 800258c:	d0cd      	beq.n	800252a <__ledf2+0x4e>
 800258e:	e7d7      	b.n	8002540 <__ledf2+0x64>
 8002590:	2c00      	cmp	r4, #0
 8002592:	d0e4      	beq.n	800255e <__ledf2+0x82>
 8002594:	e7d7      	b.n	8002546 <__ledf2+0x6a>
 8002596:	9b01      	ldr	r3, [sp, #4]
 8002598:	2000      	movs	r0, #0
 800259a:	4563      	cmp	r3, ip
 800259c:	d0df      	beq.n	800255e <__ledf2+0x82>
 800259e:	e7d2      	b.n	8002546 <__ledf2+0x6a>
 80025a0:	45c8      	cmp	r8, r9
 80025a2:	d8d0      	bhi.n	8002546 <__ledf2+0x6a>
 80025a4:	2000      	movs	r0, #0
 80025a6:	45c8      	cmp	r8, r9
 80025a8:	d2d9      	bcs.n	800255e <__ledf2+0x82>
 80025aa:	e7ea      	b.n	8002582 <__ledf2+0xa6>
 80025ac:	9b01      	ldr	r3, [sp, #4]
 80025ae:	4563      	cmp	r3, ip
 80025b0:	d0e4      	beq.n	800257c <__ledf2+0xa0>
 80025b2:	e7c8      	b.n	8002546 <__ledf2+0x6a>
 80025b4:	000007ff 	.word	0x000007ff

080025b8 <__aeabi_dmul>:
 80025b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80025ba:	4657      	mov	r7, sl
 80025bc:	464e      	mov	r6, r9
 80025be:	46de      	mov	lr, fp
 80025c0:	4645      	mov	r5, r8
 80025c2:	b5e0      	push	{r5, r6, r7, lr}
 80025c4:	001f      	movs	r7, r3
 80025c6:	030b      	lsls	r3, r1, #12
 80025c8:	0b1b      	lsrs	r3, r3, #12
 80025ca:	0016      	movs	r6, r2
 80025cc:	469a      	mov	sl, r3
 80025ce:	0fca      	lsrs	r2, r1, #31
 80025d0:	004b      	lsls	r3, r1, #1
 80025d2:	0004      	movs	r4, r0
 80025d4:	4691      	mov	r9, r2
 80025d6:	b085      	sub	sp, #20
 80025d8:	0d5b      	lsrs	r3, r3, #21
 80025da:	d100      	bne.n	80025de <__aeabi_dmul+0x26>
 80025dc:	e1cf      	b.n	800297e <__aeabi_dmul+0x3c6>
 80025de:	4acd      	ldr	r2, [pc, #820]	@ (8002914 <__aeabi_dmul+0x35c>)
 80025e0:	4293      	cmp	r3, r2
 80025e2:	d055      	beq.n	8002690 <__aeabi_dmul+0xd8>
 80025e4:	4651      	mov	r1, sl
 80025e6:	0f42      	lsrs	r2, r0, #29
 80025e8:	00c9      	lsls	r1, r1, #3
 80025ea:	430a      	orrs	r2, r1
 80025ec:	2180      	movs	r1, #128	@ 0x80
 80025ee:	0409      	lsls	r1, r1, #16
 80025f0:	4311      	orrs	r1, r2
 80025f2:	00c2      	lsls	r2, r0, #3
 80025f4:	4690      	mov	r8, r2
 80025f6:	4ac8      	ldr	r2, [pc, #800]	@ (8002918 <__aeabi_dmul+0x360>)
 80025f8:	468a      	mov	sl, r1
 80025fa:	4693      	mov	fp, r2
 80025fc:	449b      	add	fp, r3
 80025fe:	2300      	movs	r3, #0
 8002600:	2500      	movs	r5, #0
 8002602:	9302      	str	r3, [sp, #8]
 8002604:	033c      	lsls	r4, r7, #12
 8002606:	007b      	lsls	r3, r7, #1
 8002608:	0ffa      	lsrs	r2, r7, #31
 800260a:	9601      	str	r6, [sp, #4]
 800260c:	0b24      	lsrs	r4, r4, #12
 800260e:	0d5b      	lsrs	r3, r3, #21
 8002610:	9200      	str	r2, [sp, #0]
 8002612:	d100      	bne.n	8002616 <__aeabi_dmul+0x5e>
 8002614:	e188      	b.n	8002928 <__aeabi_dmul+0x370>
 8002616:	4abf      	ldr	r2, [pc, #764]	@ (8002914 <__aeabi_dmul+0x35c>)
 8002618:	4293      	cmp	r3, r2
 800261a:	d100      	bne.n	800261e <__aeabi_dmul+0x66>
 800261c:	e092      	b.n	8002744 <__aeabi_dmul+0x18c>
 800261e:	4abe      	ldr	r2, [pc, #760]	@ (8002918 <__aeabi_dmul+0x360>)
 8002620:	4694      	mov	ip, r2
 8002622:	4463      	add	r3, ip
 8002624:	449b      	add	fp, r3
 8002626:	2d0a      	cmp	r5, #10
 8002628:	dc42      	bgt.n	80026b0 <__aeabi_dmul+0xf8>
 800262a:	00e4      	lsls	r4, r4, #3
 800262c:	0f73      	lsrs	r3, r6, #29
 800262e:	4323      	orrs	r3, r4
 8002630:	2480      	movs	r4, #128	@ 0x80
 8002632:	4649      	mov	r1, r9
 8002634:	0424      	lsls	r4, r4, #16
 8002636:	431c      	orrs	r4, r3
 8002638:	00f3      	lsls	r3, r6, #3
 800263a:	9301      	str	r3, [sp, #4]
 800263c:	9b00      	ldr	r3, [sp, #0]
 800263e:	2000      	movs	r0, #0
 8002640:	4059      	eors	r1, r3
 8002642:	b2cb      	uxtb	r3, r1
 8002644:	9303      	str	r3, [sp, #12]
 8002646:	2d02      	cmp	r5, #2
 8002648:	dc00      	bgt.n	800264c <__aeabi_dmul+0x94>
 800264a:	e094      	b.n	8002776 <__aeabi_dmul+0x1be>
 800264c:	2301      	movs	r3, #1
 800264e:	40ab      	lsls	r3, r5
 8002650:	001d      	movs	r5, r3
 8002652:	23a6      	movs	r3, #166	@ 0xa6
 8002654:	002a      	movs	r2, r5
 8002656:	00db      	lsls	r3, r3, #3
 8002658:	401a      	ands	r2, r3
 800265a:	421d      	tst	r5, r3
 800265c:	d000      	beq.n	8002660 <__aeabi_dmul+0xa8>
 800265e:	e229      	b.n	8002ab4 <__aeabi_dmul+0x4fc>
 8002660:	2390      	movs	r3, #144	@ 0x90
 8002662:	009b      	lsls	r3, r3, #2
 8002664:	421d      	tst	r5, r3
 8002666:	d100      	bne.n	800266a <__aeabi_dmul+0xb2>
 8002668:	e24d      	b.n	8002b06 <__aeabi_dmul+0x54e>
 800266a:	2300      	movs	r3, #0
 800266c:	2480      	movs	r4, #128	@ 0x80
 800266e:	4699      	mov	r9, r3
 8002670:	0324      	lsls	r4, r4, #12
 8002672:	4ba8      	ldr	r3, [pc, #672]	@ (8002914 <__aeabi_dmul+0x35c>)
 8002674:	0010      	movs	r0, r2
 8002676:	464a      	mov	r2, r9
 8002678:	051b      	lsls	r3, r3, #20
 800267a:	4323      	orrs	r3, r4
 800267c:	07d2      	lsls	r2, r2, #31
 800267e:	4313      	orrs	r3, r2
 8002680:	0019      	movs	r1, r3
 8002682:	b005      	add	sp, #20
 8002684:	bcf0      	pop	{r4, r5, r6, r7}
 8002686:	46bb      	mov	fp, r7
 8002688:	46b2      	mov	sl, r6
 800268a:	46a9      	mov	r9, r5
 800268c:	46a0      	mov	r8, r4
 800268e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002690:	4652      	mov	r2, sl
 8002692:	4302      	orrs	r2, r0
 8002694:	4690      	mov	r8, r2
 8002696:	d000      	beq.n	800269a <__aeabi_dmul+0xe2>
 8002698:	e1ac      	b.n	80029f4 <__aeabi_dmul+0x43c>
 800269a:	469b      	mov	fp, r3
 800269c:	2302      	movs	r3, #2
 800269e:	4692      	mov	sl, r2
 80026a0:	2508      	movs	r5, #8
 80026a2:	9302      	str	r3, [sp, #8]
 80026a4:	e7ae      	b.n	8002604 <__aeabi_dmul+0x4c>
 80026a6:	9b00      	ldr	r3, [sp, #0]
 80026a8:	46a2      	mov	sl, r4
 80026aa:	4699      	mov	r9, r3
 80026ac:	9b01      	ldr	r3, [sp, #4]
 80026ae:	4698      	mov	r8, r3
 80026b0:	9b02      	ldr	r3, [sp, #8]
 80026b2:	2b02      	cmp	r3, #2
 80026b4:	d100      	bne.n	80026b8 <__aeabi_dmul+0x100>
 80026b6:	e1ca      	b.n	8002a4e <__aeabi_dmul+0x496>
 80026b8:	2b03      	cmp	r3, #3
 80026ba:	d100      	bne.n	80026be <__aeabi_dmul+0x106>
 80026bc:	e192      	b.n	80029e4 <__aeabi_dmul+0x42c>
 80026be:	2b01      	cmp	r3, #1
 80026c0:	d110      	bne.n	80026e4 <__aeabi_dmul+0x12c>
 80026c2:	2300      	movs	r3, #0
 80026c4:	2400      	movs	r4, #0
 80026c6:	2200      	movs	r2, #0
 80026c8:	e7d4      	b.n	8002674 <__aeabi_dmul+0xbc>
 80026ca:	2201      	movs	r2, #1
 80026cc:	087b      	lsrs	r3, r7, #1
 80026ce:	403a      	ands	r2, r7
 80026d0:	4313      	orrs	r3, r2
 80026d2:	4652      	mov	r2, sl
 80026d4:	07d2      	lsls	r2, r2, #31
 80026d6:	4313      	orrs	r3, r2
 80026d8:	4698      	mov	r8, r3
 80026da:	4653      	mov	r3, sl
 80026dc:	085b      	lsrs	r3, r3, #1
 80026de:	469a      	mov	sl, r3
 80026e0:	9b03      	ldr	r3, [sp, #12]
 80026e2:	4699      	mov	r9, r3
 80026e4:	465b      	mov	r3, fp
 80026e6:	1c58      	adds	r0, r3, #1
 80026e8:	2380      	movs	r3, #128	@ 0x80
 80026ea:	00db      	lsls	r3, r3, #3
 80026ec:	445b      	add	r3, fp
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	dc00      	bgt.n	80026f4 <__aeabi_dmul+0x13c>
 80026f2:	e1b1      	b.n	8002a58 <__aeabi_dmul+0x4a0>
 80026f4:	4642      	mov	r2, r8
 80026f6:	0752      	lsls	r2, r2, #29
 80026f8:	d00b      	beq.n	8002712 <__aeabi_dmul+0x15a>
 80026fa:	220f      	movs	r2, #15
 80026fc:	4641      	mov	r1, r8
 80026fe:	400a      	ands	r2, r1
 8002700:	2a04      	cmp	r2, #4
 8002702:	d006      	beq.n	8002712 <__aeabi_dmul+0x15a>
 8002704:	4642      	mov	r2, r8
 8002706:	1d11      	adds	r1, r2, #4
 8002708:	4541      	cmp	r1, r8
 800270a:	4192      	sbcs	r2, r2
 800270c:	4688      	mov	r8, r1
 800270e:	4252      	negs	r2, r2
 8002710:	4492      	add	sl, r2
 8002712:	4652      	mov	r2, sl
 8002714:	01d2      	lsls	r2, r2, #7
 8002716:	d506      	bpl.n	8002726 <__aeabi_dmul+0x16e>
 8002718:	4652      	mov	r2, sl
 800271a:	4b80      	ldr	r3, [pc, #512]	@ (800291c <__aeabi_dmul+0x364>)
 800271c:	401a      	ands	r2, r3
 800271e:	2380      	movs	r3, #128	@ 0x80
 8002720:	4692      	mov	sl, r2
 8002722:	00db      	lsls	r3, r3, #3
 8002724:	18c3      	adds	r3, r0, r3
 8002726:	4a7e      	ldr	r2, [pc, #504]	@ (8002920 <__aeabi_dmul+0x368>)
 8002728:	4293      	cmp	r3, r2
 800272a:	dd00      	ble.n	800272e <__aeabi_dmul+0x176>
 800272c:	e18f      	b.n	8002a4e <__aeabi_dmul+0x496>
 800272e:	4642      	mov	r2, r8
 8002730:	08d1      	lsrs	r1, r2, #3
 8002732:	4652      	mov	r2, sl
 8002734:	0752      	lsls	r2, r2, #29
 8002736:	430a      	orrs	r2, r1
 8002738:	4651      	mov	r1, sl
 800273a:	055b      	lsls	r3, r3, #21
 800273c:	024c      	lsls	r4, r1, #9
 800273e:	0b24      	lsrs	r4, r4, #12
 8002740:	0d5b      	lsrs	r3, r3, #21
 8002742:	e797      	b.n	8002674 <__aeabi_dmul+0xbc>
 8002744:	4b73      	ldr	r3, [pc, #460]	@ (8002914 <__aeabi_dmul+0x35c>)
 8002746:	4326      	orrs	r6, r4
 8002748:	469c      	mov	ip, r3
 800274a:	44e3      	add	fp, ip
 800274c:	2e00      	cmp	r6, #0
 800274e:	d100      	bne.n	8002752 <__aeabi_dmul+0x19a>
 8002750:	e16f      	b.n	8002a32 <__aeabi_dmul+0x47a>
 8002752:	2303      	movs	r3, #3
 8002754:	4649      	mov	r1, r9
 8002756:	431d      	orrs	r5, r3
 8002758:	9b00      	ldr	r3, [sp, #0]
 800275a:	4059      	eors	r1, r3
 800275c:	b2cb      	uxtb	r3, r1
 800275e:	9303      	str	r3, [sp, #12]
 8002760:	2d0a      	cmp	r5, #10
 8002762:	dd00      	ble.n	8002766 <__aeabi_dmul+0x1ae>
 8002764:	e133      	b.n	80029ce <__aeabi_dmul+0x416>
 8002766:	2301      	movs	r3, #1
 8002768:	40ab      	lsls	r3, r5
 800276a:	001d      	movs	r5, r3
 800276c:	2303      	movs	r3, #3
 800276e:	9302      	str	r3, [sp, #8]
 8002770:	2288      	movs	r2, #136	@ 0x88
 8002772:	422a      	tst	r2, r5
 8002774:	d197      	bne.n	80026a6 <__aeabi_dmul+0xee>
 8002776:	4642      	mov	r2, r8
 8002778:	4643      	mov	r3, r8
 800277a:	0412      	lsls	r2, r2, #16
 800277c:	0c12      	lsrs	r2, r2, #16
 800277e:	0016      	movs	r6, r2
 8002780:	9801      	ldr	r0, [sp, #4]
 8002782:	0c1d      	lsrs	r5, r3, #16
 8002784:	0c03      	lsrs	r3, r0, #16
 8002786:	0400      	lsls	r0, r0, #16
 8002788:	0c00      	lsrs	r0, r0, #16
 800278a:	4346      	muls	r6, r0
 800278c:	46b4      	mov	ip, r6
 800278e:	001e      	movs	r6, r3
 8002790:	436e      	muls	r6, r5
 8002792:	9600      	str	r6, [sp, #0]
 8002794:	0016      	movs	r6, r2
 8002796:	0007      	movs	r7, r0
 8002798:	435e      	muls	r6, r3
 800279a:	4661      	mov	r1, ip
 800279c:	46b0      	mov	r8, r6
 800279e:	436f      	muls	r7, r5
 80027a0:	0c0e      	lsrs	r6, r1, #16
 80027a2:	44b8      	add	r8, r7
 80027a4:	4446      	add	r6, r8
 80027a6:	42b7      	cmp	r7, r6
 80027a8:	d905      	bls.n	80027b6 <__aeabi_dmul+0x1fe>
 80027aa:	2180      	movs	r1, #128	@ 0x80
 80027ac:	0249      	lsls	r1, r1, #9
 80027ae:	4688      	mov	r8, r1
 80027b0:	9f00      	ldr	r7, [sp, #0]
 80027b2:	4447      	add	r7, r8
 80027b4:	9700      	str	r7, [sp, #0]
 80027b6:	4661      	mov	r1, ip
 80027b8:	0409      	lsls	r1, r1, #16
 80027ba:	0c09      	lsrs	r1, r1, #16
 80027bc:	0c37      	lsrs	r7, r6, #16
 80027be:	0436      	lsls	r6, r6, #16
 80027c0:	468c      	mov	ip, r1
 80027c2:	0031      	movs	r1, r6
 80027c4:	4461      	add	r1, ip
 80027c6:	9101      	str	r1, [sp, #4]
 80027c8:	0011      	movs	r1, r2
 80027ca:	0c26      	lsrs	r6, r4, #16
 80027cc:	0424      	lsls	r4, r4, #16
 80027ce:	0c24      	lsrs	r4, r4, #16
 80027d0:	4361      	muls	r1, r4
 80027d2:	468c      	mov	ip, r1
 80027d4:	0021      	movs	r1, r4
 80027d6:	4369      	muls	r1, r5
 80027d8:	4689      	mov	r9, r1
 80027da:	4661      	mov	r1, ip
 80027dc:	0c09      	lsrs	r1, r1, #16
 80027de:	4688      	mov	r8, r1
 80027e0:	4372      	muls	r2, r6
 80027e2:	444a      	add	r2, r9
 80027e4:	4442      	add	r2, r8
 80027e6:	4375      	muls	r5, r6
 80027e8:	4591      	cmp	r9, r2
 80027ea:	d903      	bls.n	80027f4 <__aeabi_dmul+0x23c>
 80027ec:	2180      	movs	r1, #128	@ 0x80
 80027ee:	0249      	lsls	r1, r1, #9
 80027f0:	4688      	mov	r8, r1
 80027f2:	4445      	add	r5, r8
 80027f4:	0c11      	lsrs	r1, r2, #16
 80027f6:	4688      	mov	r8, r1
 80027f8:	4661      	mov	r1, ip
 80027fa:	0409      	lsls	r1, r1, #16
 80027fc:	0c09      	lsrs	r1, r1, #16
 80027fe:	468c      	mov	ip, r1
 8002800:	0412      	lsls	r2, r2, #16
 8002802:	4462      	add	r2, ip
 8002804:	18b9      	adds	r1, r7, r2
 8002806:	9102      	str	r1, [sp, #8]
 8002808:	4651      	mov	r1, sl
 800280a:	0c09      	lsrs	r1, r1, #16
 800280c:	468c      	mov	ip, r1
 800280e:	4651      	mov	r1, sl
 8002810:	040f      	lsls	r7, r1, #16
 8002812:	0c3f      	lsrs	r7, r7, #16
 8002814:	0039      	movs	r1, r7
 8002816:	4341      	muls	r1, r0
 8002818:	4445      	add	r5, r8
 800281a:	4688      	mov	r8, r1
 800281c:	4661      	mov	r1, ip
 800281e:	4341      	muls	r1, r0
 8002820:	468a      	mov	sl, r1
 8002822:	4641      	mov	r1, r8
 8002824:	4660      	mov	r0, ip
 8002826:	0c09      	lsrs	r1, r1, #16
 8002828:	4689      	mov	r9, r1
 800282a:	4358      	muls	r0, r3
 800282c:	437b      	muls	r3, r7
 800282e:	4453      	add	r3, sl
 8002830:	444b      	add	r3, r9
 8002832:	459a      	cmp	sl, r3
 8002834:	d903      	bls.n	800283e <__aeabi_dmul+0x286>
 8002836:	2180      	movs	r1, #128	@ 0x80
 8002838:	0249      	lsls	r1, r1, #9
 800283a:	4689      	mov	r9, r1
 800283c:	4448      	add	r0, r9
 800283e:	0c19      	lsrs	r1, r3, #16
 8002840:	4689      	mov	r9, r1
 8002842:	4641      	mov	r1, r8
 8002844:	0409      	lsls	r1, r1, #16
 8002846:	0c09      	lsrs	r1, r1, #16
 8002848:	4688      	mov	r8, r1
 800284a:	0039      	movs	r1, r7
 800284c:	4361      	muls	r1, r4
 800284e:	041b      	lsls	r3, r3, #16
 8002850:	4443      	add	r3, r8
 8002852:	4688      	mov	r8, r1
 8002854:	4661      	mov	r1, ip
 8002856:	434c      	muls	r4, r1
 8002858:	4371      	muls	r1, r6
 800285a:	468c      	mov	ip, r1
 800285c:	4641      	mov	r1, r8
 800285e:	4377      	muls	r7, r6
 8002860:	0c0e      	lsrs	r6, r1, #16
 8002862:	193f      	adds	r7, r7, r4
 8002864:	19f6      	adds	r6, r6, r7
 8002866:	4448      	add	r0, r9
 8002868:	42b4      	cmp	r4, r6
 800286a:	d903      	bls.n	8002874 <__aeabi_dmul+0x2bc>
 800286c:	2180      	movs	r1, #128	@ 0x80
 800286e:	0249      	lsls	r1, r1, #9
 8002870:	4689      	mov	r9, r1
 8002872:	44cc      	add	ip, r9
 8002874:	9902      	ldr	r1, [sp, #8]
 8002876:	9f00      	ldr	r7, [sp, #0]
 8002878:	4689      	mov	r9, r1
 800287a:	0431      	lsls	r1, r6, #16
 800287c:	444f      	add	r7, r9
 800287e:	4689      	mov	r9, r1
 8002880:	4641      	mov	r1, r8
 8002882:	4297      	cmp	r7, r2
 8002884:	4192      	sbcs	r2, r2
 8002886:	040c      	lsls	r4, r1, #16
 8002888:	0c24      	lsrs	r4, r4, #16
 800288a:	444c      	add	r4, r9
 800288c:	18ff      	adds	r7, r7, r3
 800288e:	4252      	negs	r2, r2
 8002890:	1964      	adds	r4, r4, r5
 8002892:	18a1      	adds	r1, r4, r2
 8002894:	429f      	cmp	r7, r3
 8002896:	419b      	sbcs	r3, r3
 8002898:	4688      	mov	r8, r1
 800289a:	4682      	mov	sl, r0
 800289c:	425b      	negs	r3, r3
 800289e:	4699      	mov	r9, r3
 80028a0:	4590      	cmp	r8, r2
 80028a2:	4192      	sbcs	r2, r2
 80028a4:	42ac      	cmp	r4, r5
 80028a6:	41a4      	sbcs	r4, r4
 80028a8:	44c2      	add	sl, r8
 80028aa:	44d1      	add	r9, sl
 80028ac:	4252      	negs	r2, r2
 80028ae:	4264      	negs	r4, r4
 80028b0:	4314      	orrs	r4, r2
 80028b2:	4599      	cmp	r9, r3
 80028b4:	419b      	sbcs	r3, r3
 80028b6:	4582      	cmp	sl, r0
 80028b8:	4192      	sbcs	r2, r2
 80028ba:	425b      	negs	r3, r3
 80028bc:	4252      	negs	r2, r2
 80028be:	4313      	orrs	r3, r2
 80028c0:	464a      	mov	r2, r9
 80028c2:	0c36      	lsrs	r6, r6, #16
 80028c4:	19a4      	adds	r4, r4, r6
 80028c6:	18e3      	adds	r3, r4, r3
 80028c8:	4463      	add	r3, ip
 80028ca:	025b      	lsls	r3, r3, #9
 80028cc:	0dd2      	lsrs	r2, r2, #23
 80028ce:	431a      	orrs	r2, r3
 80028d0:	9901      	ldr	r1, [sp, #4]
 80028d2:	4692      	mov	sl, r2
 80028d4:	027a      	lsls	r2, r7, #9
 80028d6:	430a      	orrs	r2, r1
 80028d8:	1e50      	subs	r0, r2, #1
 80028da:	4182      	sbcs	r2, r0
 80028dc:	0dff      	lsrs	r7, r7, #23
 80028de:	4317      	orrs	r7, r2
 80028e0:	464a      	mov	r2, r9
 80028e2:	0252      	lsls	r2, r2, #9
 80028e4:	4317      	orrs	r7, r2
 80028e6:	46b8      	mov	r8, r7
 80028e8:	01db      	lsls	r3, r3, #7
 80028ea:	d500      	bpl.n	80028ee <__aeabi_dmul+0x336>
 80028ec:	e6ed      	b.n	80026ca <__aeabi_dmul+0x112>
 80028ee:	4b0d      	ldr	r3, [pc, #52]	@ (8002924 <__aeabi_dmul+0x36c>)
 80028f0:	9a03      	ldr	r2, [sp, #12]
 80028f2:	445b      	add	r3, fp
 80028f4:	4691      	mov	r9, r2
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	dc00      	bgt.n	80028fc <__aeabi_dmul+0x344>
 80028fa:	e0ac      	b.n	8002a56 <__aeabi_dmul+0x49e>
 80028fc:	003a      	movs	r2, r7
 80028fe:	0752      	lsls	r2, r2, #29
 8002900:	d100      	bne.n	8002904 <__aeabi_dmul+0x34c>
 8002902:	e710      	b.n	8002726 <__aeabi_dmul+0x16e>
 8002904:	220f      	movs	r2, #15
 8002906:	4658      	mov	r0, fp
 8002908:	403a      	ands	r2, r7
 800290a:	2a04      	cmp	r2, #4
 800290c:	d000      	beq.n	8002910 <__aeabi_dmul+0x358>
 800290e:	e6f9      	b.n	8002704 <__aeabi_dmul+0x14c>
 8002910:	e709      	b.n	8002726 <__aeabi_dmul+0x16e>
 8002912:	46c0      	nop			@ (mov r8, r8)
 8002914:	000007ff 	.word	0x000007ff
 8002918:	fffffc01 	.word	0xfffffc01
 800291c:	feffffff 	.word	0xfeffffff
 8002920:	000007fe 	.word	0x000007fe
 8002924:	000003ff 	.word	0x000003ff
 8002928:	0022      	movs	r2, r4
 800292a:	4332      	orrs	r2, r6
 800292c:	d06f      	beq.n	8002a0e <__aeabi_dmul+0x456>
 800292e:	2c00      	cmp	r4, #0
 8002930:	d100      	bne.n	8002934 <__aeabi_dmul+0x37c>
 8002932:	e0c2      	b.n	8002aba <__aeabi_dmul+0x502>
 8002934:	0020      	movs	r0, r4
 8002936:	f000 fe61 	bl	80035fc <__clzsi2>
 800293a:	0002      	movs	r2, r0
 800293c:	0003      	movs	r3, r0
 800293e:	3a0b      	subs	r2, #11
 8002940:	201d      	movs	r0, #29
 8002942:	1a82      	subs	r2, r0, r2
 8002944:	0030      	movs	r0, r6
 8002946:	0019      	movs	r1, r3
 8002948:	40d0      	lsrs	r0, r2
 800294a:	3908      	subs	r1, #8
 800294c:	408c      	lsls	r4, r1
 800294e:	0002      	movs	r2, r0
 8002950:	4322      	orrs	r2, r4
 8002952:	0034      	movs	r4, r6
 8002954:	408c      	lsls	r4, r1
 8002956:	4659      	mov	r1, fp
 8002958:	1acb      	subs	r3, r1, r3
 800295a:	4986      	ldr	r1, [pc, #536]	@ (8002b74 <__aeabi_dmul+0x5bc>)
 800295c:	468b      	mov	fp, r1
 800295e:	449b      	add	fp, r3
 8002960:	2d0a      	cmp	r5, #10
 8002962:	dd00      	ble.n	8002966 <__aeabi_dmul+0x3ae>
 8002964:	e6a4      	b.n	80026b0 <__aeabi_dmul+0xf8>
 8002966:	4649      	mov	r1, r9
 8002968:	9b00      	ldr	r3, [sp, #0]
 800296a:	9401      	str	r4, [sp, #4]
 800296c:	4059      	eors	r1, r3
 800296e:	b2cb      	uxtb	r3, r1
 8002970:	0014      	movs	r4, r2
 8002972:	2000      	movs	r0, #0
 8002974:	9303      	str	r3, [sp, #12]
 8002976:	2d02      	cmp	r5, #2
 8002978:	dd00      	ble.n	800297c <__aeabi_dmul+0x3c4>
 800297a:	e667      	b.n	800264c <__aeabi_dmul+0x94>
 800297c:	e6fb      	b.n	8002776 <__aeabi_dmul+0x1be>
 800297e:	4653      	mov	r3, sl
 8002980:	4303      	orrs	r3, r0
 8002982:	4698      	mov	r8, r3
 8002984:	d03c      	beq.n	8002a00 <__aeabi_dmul+0x448>
 8002986:	4653      	mov	r3, sl
 8002988:	2b00      	cmp	r3, #0
 800298a:	d100      	bne.n	800298e <__aeabi_dmul+0x3d6>
 800298c:	e0a3      	b.n	8002ad6 <__aeabi_dmul+0x51e>
 800298e:	4650      	mov	r0, sl
 8002990:	f000 fe34 	bl	80035fc <__clzsi2>
 8002994:	230b      	movs	r3, #11
 8002996:	425b      	negs	r3, r3
 8002998:	469c      	mov	ip, r3
 800299a:	0002      	movs	r2, r0
 800299c:	4484      	add	ip, r0
 800299e:	0011      	movs	r1, r2
 80029a0:	4650      	mov	r0, sl
 80029a2:	3908      	subs	r1, #8
 80029a4:	4088      	lsls	r0, r1
 80029a6:	231d      	movs	r3, #29
 80029a8:	4680      	mov	r8, r0
 80029aa:	4660      	mov	r0, ip
 80029ac:	1a1b      	subs	r3, r3, r0
 80029ae:	0020      	movs	r0, r4
 80029b0:	40d8      	lsrs	r0, r3
 80029b2:	0003      	movs	r3, r0
 80029b4:	4640      	mov	r0, r8
 80029b6:	4303      	orrs	r3, r0
 80029b8:	469a      	mov	sl, r3
 80029ba:	0023      	movs	r3, r4
 80029bc:	408b      	lsls	r3, r1
 80029be:	4698      	mov	r8, r3
 80029c0:	4b6c      	ldr	r3, [pc, #432]	@ (8002b74 <__aeabi_dmul+0x5bc>)
 80029c2:	2500      	movs	r5, #0
 80029c4:	1a9b      	subs	r3, r3, r2
 80029c6:	469b      	mov	fp, r3
 80029c8:	2300      	movs	r3, #0
 80029ca:	9302      	str	r3, [sp, #8]
 80029cc:	e61a      	b.n	8002604 <__aeabi_dmul+0x4c>
 80029ce:	2d0f      	cmp	r5, #15
 80029d0:	d000      	beq.n	80029d4 <__aeabi_dmul+0x41c>
 80029d2:	e0c9      	b.n	8002b68 <__aeabi_dmul+0x5b0>
 80029d4:	2380      	movs	r3, #128	@ 0x80
 80029d6:	4652      	mov	r2, sl
 80029d8:	031b      	lsls	r3, r3, #12
 80029da:	421a      	tst	r2, r3
 80029dc:	d002      	beq.n	80029e4 <__aeabi_dmul+0x42c>
 80029de:	421c      	tst	r4, r3
 80029e0:	d100      	bne.n	80029e4 <__aeabi_dmul+0x42c>
 80029e2:	e092      	b.n	8002b0a <__aeabi_dmul+0x552>
 80029e4:	2480      	movs	r4, #128	@ 0x80
 80029e6:	4653      	mov	r3, sl
 80029e8:	0324      	lsls	r4, r4, #12
 80029ea:	431c      	orrs	r4, r3
 80029ec:	0324      	lsls	r4, r4, #12
 80029ee:	4642      	mov	r2, r8
 80029f0:	0b24      	lsrs	r4, r4, #12
 80029f2:	e63e      	b.n	8002672 <__aeabi_dmul+0xba>
 80029f4:	469b      	mov	fp, r3
 80029f6:	2303      	movs	r3, #3
 80029f8:	4680      	mov	r8, r0
 80029fa:	250c      	movs	r5, #12
 80029fc:	9302      	str	r3, [sp, #8]
 80029fe:	e601      	b.n	8002604 <__aeabi_dmul+0x4c>
 8002a00:	2300      	movs	r3, #0
 8002a02:	469a      	mov	sl, r3
 8002a04:	469b      	mov	fp, r3
 8002a06:	3301      	adds	r3, #1
 8002a08:	2504      	movs	r5, #4
 8002a0a:	9302      	str	r3, [sp, #8]
 8002a0c:	e5fa      	b.n	8002604 <__aeabi_dmul+0x4c>
 8002a0e:	2101      	movs	r1, #1
 8002a10:	430d      	orrs	r5, r1
 8002a12:	2d0a      	cmp	r5, #10
 8002a14:	dd00      	ble.n	8002a18 <__aeabi_dmul+0x460>
 8002a16:	e64b      	b.n	80026b0 <__aeabi_dmul+0xf8>
 8002a18:	4649      	mov	r1, r9
 8002a1a:	9800      	ldr	r0, [sp, #0]
 8002a1c:	4041      	eors	r1, r0
 8002a1e:	b2c9      	uxtb	r1, r1
 8002a20:	9103      	str	r1, [sp, #12]
 8002a22:	2d02      	cmp	r5, #2
 8002a24:	dc00      	bgt.n	8002a28 <__aeabi_dmul+0x470>
 8002a26:	e096      	b.n	8002b56 <__aeabi_dmul+0x59e>
 8002a28:	2300      	movs	r3, #0
 8002a2a:	2400      	movs	r4, #0
 8002a2c:	2001      	movs	r0, #1
 8002a2e:	9301      	str	r3, [sp, #4]
 8002a30:	e60c      	b.n	800264c <__aeabi_dmul+0x94>
 8002a32:	4649      	mov	r1, r9
 8002a34:	2302      	movs	r3, #2
 8002a36:	9a00      	ldr	r2, [sp, #0]
 8002a38:	432b      	orrs	r3, r5
 8002a3a:	4051      	eors	r1, r2
 8002a3c:	b2ca      	uxtb	r2, r1
 8002a3e:	9203      	str	r2, [sp, #12]
 8002a40:	2b0a      	cmp	r3, #10
 8002a42:	dd00      	ble.n	8002a46 <__aeabi_dmul+0x48e>
 8002a44:	e634      	b.n	80026b0 <__aeabi_dmul+0xf8>
 8002a46:	2d00      	cmp	r5, #0
 8002a48:	d157      	bne.n	8002afa <__aeabi_dmul+0x542>
 8002a4a:	9b03      	ldr	r3, [sp, #12]
 8002a4c:	4699      	mov	r9, r3
 8002a4e:	2400      	movs	r4, #0
 8002a50:	2200      	movs	r2, #0
 8002a52:	4b49      	ldr	r3, [pc, #292]	@ (8002b78 <__aeabi_dmul+0x5c0>)
 8002a54:	e60e      	b.n	8002674 <__aeabi_dmul+0xbc>
 8002a56:	4658      	mov	r0, fp
 8002a58:	2101      	movs	r1, #1
 8002a5a:	1ac9      	subs	r1, r1, r3
 8002a5c:	2938      	cmp	r1, #56	@ 0x38
 8002a5e:	dd00      	ble.n	8002a62 <__aeabi_dmul+0x4aa>
 8002a60:	e62f      	b.n	80026c2 <__aeabi_dmul+0x10a>
 8002a62:	291f      	cmp	r1, #31
 8002a64:	dd56      	ble.n	8002b14 <__aeabi_dmul+0x55c>
 8002a66:	221f      	movs	r2, #31
 8002a68:	4654      	mov	r4, sl
 8002a6a:	4252      	negs	r2, r2
 8002a6c:	1ad3      	subs	r3, r2, r3
 8002a6e:	40dc      	lsrs	r4, r3
 8002a70:	2920      	cmp	r1, #32
 8002a72:	d007      	beq.n	8002a84 <__aeabi_dmul+0x4cc>
 8002a74:	4b41      	ldr	r3, [pc, #260]	@ (8002b7c <__aeabi_dmul+0x5c4>)
 8002a76:	4642      	mov	r2, r8
 8002a78:	469c      	mov	ip, r3
 8002a7a:	4653      	mov	r3, sl
 8002a7c:	4460      	add	r0, ip
 8002a7e:	4083      	lsls	r3, r0
 8002a80:	431a      	orrs	r2, r3
 8002a82:	4690      	mov	r8, r2
 8002a84:	4642      	mov	r2, r8
 8002a86:	2107      	movs	r1, #7
 8002a88:	1e53      	subs	r3, r2, #1
 8002a8a:	419a      	sbcs	r2, r3
 8002a8c:	000b      	movs	r3, r1
 8002a8e:	4322      	orrs	r2, r4
 8002a90:	4013      	ands	r3, r2
 8002a92:	2400      	movs	r4, #0
 8002a94:	4211      	tst	r1, r2
 8002a96:	d009      	beq.n	8002aac <__aeabi_dmul+0x4f4>
 8002a98:	230f      	movs	r3, #15
 8002a9a:	4013      	ands	r3, r2
 8002a9c:	2b04      	cmp	r3, #4
 8002a9e:	d05d      	beq.n	8002b5c <__aeabi_dmul+0x5a4>
 8002aa0:	1d11      	adds	r1, r2, #4
 8002aa2:	4291      	cmp	r1, r2
 8002aa4:	419b      	sbcs	r3, r3
 8002aa6:	000a      	movs	r2, r1
 8002aa8:	425b      	negs	r3, r3
 8002aaa:	075b      	lsls	r3, r3, #29
 8002aac:	08d2      	lsrs	r2, r2, #3
 8002aae:	431a      	orrs	r2, r3
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	e5df      	b.n	8002674 <__aeabi_dmul+0xbc>
 8002ab4:	9b03      	ldr	r3, [sp, #12]
 8002ab6:	4699      	mov	r9, r3
 8002ab8:	e5fa      	b.n	80026b0 <__aeabi_dmul+0xf8>
 8002aba:	9801      	ldr	r0, [sp, #4]
 8002abc:	f000 fd9e 	bl	80035fc <__clzsi2>
 8002ac0:	0002      	movs	r2, r0
 8002ac2:	0003      	movs	r3, r0
 8002ac4:	3215      	adds	r2, #21
 8002ac6:	3320      	adds	r3, #32
 8002ac8:	2a1c      	cmp	r2, #28
 8002aca:	dc00      	bgt.n	8002ace <__aeabi_dmul+0x516>
 8002acc:	e738      	b.n	8002940 <__aeabi_dmul+0x388>
 8002ace:	9a01      	ldr	r2, [sp, #4]
 8002ad0:	3808      	subs	r0, #8
 8002ad2:	4082      	lsls	r2, r0
 8002ad4:	e73f      	b.n	8002956 <__aeabi_dmul+0x39e>
 8002ad6:	f000 fd91 	bl	80035fc <__clzsi2>
 8002ada:	2315      	movs	r3, #21
 8002adc:	469c      	mov	ip, r3
 8002ade:	4484      	add	ip, r0
 8002ae0:	0002      	movs	r2, r0
 8002ae2:	4663      	mov	r3, ip
 8002ae4:	3220      	adds	r2, #32
 8002ae6:	2b1c      	cmp	r3, #28
 8002ae8:	dc00      	bgt.n	8002aec <__aeabi_dmul+0x534>
 8002aea:	e758      	b.n	800299e <__aeabi_dmul+0x3e6>
 8002aec:	2300      	movs	r3, #0
 8002aee:	4698      	mov	r8, r3
 8002af0:	0023      	movs	r3, r4
 8002af2:	3808      	subs	r0, #8
 8002af4:	4083      	lsls	r3, r0
 8002af6:	469a      	mov	sl, r3
 8002af8:	e762      	b.n	80029c0 <__aeabi_dmul+0x408>
 8002afa:	001d      	movs	r5, r3
 8002afc:	2300      	movs	r3, #0
 8002afe:	2400      	movs	r4, #0
 8002b00:	2002      	movs	r0, #2
 8002b02:	9301      	str	r3, [sp, #4]
 8002b04:	e5a2      	b.n	800264c <__aeabi_dmul+0x94>
 8002b06:	9002      	str	r0, [sp, #8]
 8002b08:	e632      	b.n	8002770 <__aeabi_dmul+0x1b8>
 8002b0a:	431c      	orrs	r4, r3
 8002b0c:	9b00      	ldr	r3, [sp, #0]
 8002b0e:	9a01      	ldr	r2, [sp, #4]
 8002b10:	4699      	mov	r9, r3
 8002b12:	e5ae      	b.n	8002672 <__aeabi_dmul+0xba>
 8002b14:	4b1a      	ldr	r3, [pc, #104]	@ (8002b80 <__aeabi_dmul+0x5c8>)
 8002b16:	4652      	mov	r2, sl
 8002b18:	18c3      	adds	r3, r0, r3
 8002b1a:	4640      	mov	r0, r8
 8002b1c:	409a      	lsls	r2, r3
 8002b1e:	40c8      	lsrs	r0, r1
 8002b20:	4302      	orrs	r2, r0
 8002b22:	4640      	mov	r0, r8
 8002b24:	4098      	lsls	r0, r3
 8002b26:	0003      	movs	r3, r0
 8002b28:	1e58      	subs	r0, r3, #1
 8002b2a:	4183      	sbcs	r3, r0
 8002b2c:	4654      	mov	r4, sl
 8002b2e:	431a      	orrs	r2, r3
 8002b30:	40cc      	lsrs	r4, r1
 8002b32:	0753      	lsls	r3, r2, #29
 8002b34:	d009      	beq.n	8002b4a <__aeabi_dmul+0x592>
 8002b36:	230f      	movs	r3, #15
 8002b38:	4013      	ands	r3, r2
 8002b3a:	2b04      	cmp	r3, #4
 8002b3c:	d005      	beq.n	8002b4a <__aeabi_dmul+0x592>
 8002b3e:	1d13      	adds	r3, r2, #4
 8002b40:	4293      	cmp	r3, r2
 8002b42:	4192      	sbcs	r2, r2
 8002b44:	4252      	negs	r2, r2
 8002b46:	18a4      	adds	r4, r4, r2
 8002b48:	001a      	movs	r2, r3
 8002b4a:	0223      	lsls	r3, r4, #8
 8002b4c:	d508      	bpl.n	8002b60 <__aeabi_dmul+0x5a8>
 8002b4e:	2301      	movs	r3, #1
 8002b50:	2400      	movs	r4, #0
 8002b52:	2200      	movs	r2, #0
 8002b54:	e58e      	b.n	8002674 <__aeabi_dmul+0xbc>
 8002b56:	4689      	mov	r9, r1
 8002b58:	2400      	movs	r4, #0
 8002b5a:	e58b      	b.n	8002674 <__aeabi_dmul+0xbc>
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	e7a5      	b.n	8002aac <__aeabi_dmul+0x4f4>
 8002b60:	0763      	lsls	r3, r4, #29
 8002b62:	0264      	lsls	r4, r4, #9
 8002b64:	0b24      	lsrs	r4, r4, #12
 8002b66:	e7a1      	b.n	8002aac <__aeabi_dmul+0x4f4>
 8002b68:	9b00      	ldr	r3, [sp, #0]
 8002b6a:	46a2      	mov	sl, r4
 8002b6c:	4699      	mov	r9, r3
 8002b6e:	9b01      	ldr	r3, [sp, #4]
 8002b70:	4698      	mov	r8, r3
 8002b72:	e737      	b.n	80029e4 <__aeabi_dmul+0x42c>
 8002b74:	fffffc0d 	.word	0xfffffc0d
 8002b78:	000007ff 	.word	0x000007ff
 8002b7c:	0000043e 	.word	0x0000043e
 8002b80:	0000041e 	.word	0x0000041e

08002b84 <__aeabi_dsub>:
 8002b84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b86:	4657      	mov	r7, sl
 8002b88:	464e      	mov	r6, r9
 8002b8a:	4645      	mov	r5, r8
 8002b8c:	46de      	mov	lr, fp
 8002b8e:	b5e0      	push	{r5, r6, r7, lr}
 8002b90:	b083      	sub	sp, #12
 8002b92:	9000      	str	r0, [sp, #0]
 8002b94:	9101      	str	r1, [sp, #4]
 8002b96:	030c      	lsls	r4, r1, #12
 8002b98:	004d      	lsls	r5, r1, #1
 8002b9a:	0fce      	lsrs	r6, r1, #31
 8002b9c:	0a61      	lsrs	r1, r4, #9
 8002b9e:	9c00      	ldr	r4, [sp, #0]
 8002ba0:	005f      	lsls	r7, r3, #1
 8002ba2:	0f64      	lsrs	r4, r4, #29
 8002ba4:	430c      	orrs	r4, r1
 8002ba6:	9900      	ldr	r1, [sp, #0]
 8002ba8:	9200      	str	r2, [sp, #0]
 8002baa:	9301      	str	r3, [sp, #4]
 8002bac:	00c8      	lsls	r0, r1, #3
 8002bae:	0319      	lsls	r1, r3, #12
 8002bb0:	0d7b      	lsrs	r3, r7, #21
 8002bb2:	4699      	mov	r9, r3
 8002bb4:	9b01      	ldr	r3, [sp, #4]
 8002bb6:	4fcc      	ldr	r7, [pc, #816]	@ (8002ee8 <__aeabi_dsub+0x364>)
 8002bb8:	0fdb      	lsrs	r3, r3, #31
 8002bba:	469c      	mov	ip, r3
 8002bbc:	0a4b      	lsrs	r3, r1, #9
 8002bbe:	9900      	ldr	r1, [sp, #0]
 8002bc0:	4680      	mov	r8, r0
 8002bc2:	0f49      	lsrs	r1, r1, #29
 8002bc4:	4319      	orrs	r1, r3
 8002bc6:	9b00      	ldr	r3, [sp, #0]
 8002bc8:	468b      	mov	fp, r1
 8002bca:	00da      	lsls	r2, r3, #3
 8002bcc:	4692      	mov	sl, r2
 8002bce:	0d6d      	lsrs	r5, r5, #21
 8002bd0:	45b9      	cmp	r9, r7
 8002bd2:	d100      	bne.n	8002bd6 <__aeabi_dsub+0x52>
 8002bd4:	e0bf      	b.n	8002d56 <__aeabi_dsub+0x1d2>
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	4661      	mov	r1, ip
 8002bda:	4059      	eors	r1, r3
 8002bdc:	464b      	mov	r3, r9
 8002bde:	468c      	mov	ip, r1
 8002be0:	1aeb      	subs	r3, r5, r3
 8002be2:	428e      	cmp	r6, r1
 8002be4:	d075      	beq.n	8002cd2 <__aeabi_dsub+0x14e>
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	dc00      	bgt.n	8002bec <__aeabi_dsub+0x68>
 8002bea:	e2a3      	b.n	8003134 <__aeabi_dsub+0x5b0>
 8002bec:	4649      	mov	r1, r9
 8002bee:	2900      	cmp	r1, #0
 8002bf0:	d100      	bne.n	8002bf4 <__aeabi_dsub+0x70>
 8002bf2:	e0ce      	b.n	8002d92 <__aeabi_dsub+0x20e>
 8002bf4:	42bd      	cmp	r5, r7
 8002bf6:	d100      	bne.n	8002bfa <__aeabi_dsub+0x76>
 8002bf8:	e200      	b.n	8002ffc <__aeabi_dsub+0x478>
 8002bfa:	2701      	movs	r7, #1
 8002bfc:	2b38      	cmp	r3, #56	@ 0x38
 8002bfe:	dc19      	bgt.n	8002c34 <__aeabi_dsub+0xb0>
 8002c00:	2780      	movs	r7, #128	@ 0x80
 8002c02:	4659      	mov	r1, fp
 8002c04:	043f      	lsls	r7, r7, #16
 8002c06:	4339      	orrs	r1, r7
 8002c08:	468b      	mov	fp, r1
 8002c0a:	2b1f      	cmp	r3, #31
 8002c0c:	dd00      	ble.n	8002c10 <__aeabi_dsub+0x8c>
 8002c0e:	e1fa      	b.n	8003006 <__aeabi_dsub+0x482>
 8002c10:	2720      	movs	r7, #32
 8002c12:	1af9      	subs	r1, r7, r3
 8002c14:	468c      	mov	ip, r1
 8002c16:	4659      	mov	r1, fp
 8002c18:	4667      	mov	r7, ip
 8002c1a:	40b9      	lsls	r1, r7
 8002c1c:	000f      	movs	r7, r1
 8002c1e:	0011      	movs	r1, r2
 8002c20:	40d9      	lsrs	r1, r3
 8002c22:	430f      	orrs	r7, r1
 8002c24:	4661      	mov	r1, ip
 8002c26:	408a      	lsls	r2, r1
 8002c28:	1e51      	subs	r1, r2, #1
 8002c2a:	418a      	sbcs	r2, r1
 8002c2c:	4659      	mov	r1, fp
 8002c2e:	40d9      	lsrs	r1, r3
 8002c30:	4317      	orrs	r7, r2
 8002c32:	1a64      	subs	r4, r4, r1
 8002c34:	1bc7      	subs	r7, r0, r7
 8002c36:	42b8      	cmp	r0, r7
 8002c38:	4180      	sbcs	r0, r0
 8002c3a:	4240      	negs	r0, r0
 8002c3c:	1a24      	subs	r4, r4, r0
 8002c3e:	0223      	lsls	r3, r4, #8
 8002c40:	d400      	bmi.n	8002c44 <__aeabi_dsub+0xc0>
 8002c42:	e140      	b.n	8002ec6 <__aeabi_dsub+0x342>
 8002c44:	0264      	lsls	r4, r4, #9
 8002c46:	0a64      	lsrs	r4, r4, #9
 8002c48:	2c00      	cmp	r4, #0
 8002c4a:	d100      	bne.n	8002c4e <__aeabi_dsub+0xca>
 8002c4c:	e154      	b.n	8002ef8 <__aeabi_dsub+0x374>
 8002c4e:	0020      	movs	r0, r4
 8002c50:	f000 fcd4 	bl	80035fc <__clzsi2>
 8002c54:	0003      	movs	r3, r0
 8002c56:	3b08      	subs	r3, #8
 8002c58:	2120      	movs	r1, #32
 8002c5a:	0038      	movs	r0, r7
 8002c5c:	1aca      	subs	r2, r1, r3
 8002c5e:	40d0      	lsrs	r0, r2
 8002c60:	409c      	lsls	r4, r3
 8002c62:	0002      	movs	r2, r0
 8002c64:	409f      	lsls	r7, r3
 8002c66:	4322      	orrs	r2, r4
 8002c68:	429d      	cmp	r5, r3
 8002c6a:	dd00      	ble.n	8002c6e <__aeabi_dsub+0xea>
 8002c6c:	e1a6      	b.n	8002fbc <__aeabi_dsub+0x438>
 8002c6e:	1b58      	subs	r0, r3, r5
 8002c70:	3001      	adds	r0, #1
 8002c72:	1a09      	subs	r1, r1, r0
 8002c74:	003c      	movs	r4, r7
 8002c76:	408f      	lsls	r7, r1
 8002c78:	40c4      	lsrs	r4, r0
 8002c7a:	1e7b      	subs	r3, r7, #1
 8002c7c:	419f      	sbcs	r7, r3
 8002c7e:	0013      	movs	r3, r2
 8002c80:	408b      	lsls	r3, r1
 8002c82:	4327      	orrs	r7, r4
 8002c84:	431f      	orrs	r7, r3
 8002c86:	40c2      	lsrs	r2, r0
 8002c88:	003b      	movs	r3, r7
 8002c8a:	0014      	movs	r4, r2
 8002c8c:	2500      	movs	r5, #0
 8002c8e:	4313      	orrs	r3, r2
 8002c90:	d100      	bne.n	8002c94 <__aeabi_dsub+0x110>
 8002c92:	e1f7      	b.n	8003084 <__aeabi_dsub+0x500>
 8002c94:	077b      	lsls	r3, r7, #29
 8002c96:	d100      	bne.n	8002c9a <__aeabi_dsub+0x116>
 8002c98:	e377      	b.n	800338a <__aeabi_dsub+0x806>
 8002c9a:	230f      	movs	r3, #15
 8002c9c:	0038      	movs	r0, r7
 8002c9e:	403b      	ands	r3, r7
 8002ca0:	2b04      	cmp	r3, #4
 8002ca2:	d004      	beq.n	8002cae <__aeabi_dsub+0x12a>
 8002ca4:	1d38      	adds	r0, r7, #4
 8002ca6:	42b8      	cmp	r0, r7
 8002ca8:	41bf      	sbcs	r7, r7
 8002caa:	427f      	negs	r7, r7
 8002cac:	19e4      	adds	r4, r4, r7
 8002cae:	0223      	lsls	r3, r4, #8
 8002cb0:	d400      	bmi.n	8002cb4 <__aeabi_dsub+0x130>
 8002cb2:	e368      	b.n	8003386 <__aeabi_dsub+0x802>
 8002cb4:	4b8c      	ldr	r3, [pc, #560]	@ (8002ee8 <__aeabi_dsub+0x364>)
 8002cb6:	3501      	adds	r5, #1
 8002cb8:	429d      	cmp	r5, r3
 8002cba:	d100      	bne.n	8002cbe <__aeabi_dsub+0x13a>
 8002cbc:	e0f4      	b.n	8002ea8 <__aeabi_dsub+0x324>
 8002cbe:	4b8b      	ldr	r3, [pc, #556]	@ (8002eec <__aeabi_dsub+0x368>)
 8002cc0:	056d      	lsls	r5, r5, #21
 8002cc2:	401c      	ands	r4, r3
 8002cc4:	0d6d      	lsrs	r5, r5, #21
 8002cc6:	0767      	lsls	r7, r4, #29
 8002cc8:	08c0      	lsrs	r0, r0, #3
 8002cca:	0264      	lsls	r4, r4, #9
 8002ccc:	4307      	orrs	r7, r0
 8002cce:	0b24      	lsrs	r4, r4, #12
 8002cd0:	e0ec      	b.n	8002eac <__aeabi_dsub+0x328>
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	dc00      	bgt.n	8002cd8 <__aeabi_dsub+0x154>
 8002cd6:	e329      	b.n	800332c <__aeabi_dsub+0x7a8>
 8002cd8:	4649      	mov	r1, r9
 8002cda:	2900      	cmp	r1, #0
 8002cdc:	d000      	beq.n	8002ce0 <__aeabi_dsub+0x15c>
 8002cde:	e0d6      	b.n	8002e8e <__aeabi_dsub+0x30a>
 8002ce0:	4659      	mov	r1, fp
 8002ce2:	4311      	orrs	r1, r2
 8002ce4:	d100      	bne.n	8002ce8 <__aeabi_dsub+0x164>
 8002ce6:	e12e      	b.n	8002f46 <__aeabi_dsub+0x3c2>
 8002ce8:	1e59      	subs	r1, r3, #1
 8002cea:	2b01      	cmp	r3, #1
 8002cec:	d100      	bne.n	8002cf0 <__aeabi_dsub+0x16c>
 8002cee:	e1e6      	b.n	80030be <__aeabi_dsub+0x53a>
 8002cf0:	42bb      	cmp	r3, r7
 8002cf2:	d100      	bne.n	8002cf6 <__aeabi_dsub+0x172>
 8002cf4:	e182      	b.n	8002ffc <__aeabi_dsub+0x478>
 8002cf6:	2701      	movs	r7, #1
 8002cf8:	000b      	movs	r3, r1
 8002cfa:	2938      	cmp	r1, #56	@ 0x38
 8002cfc:	dc14      	bgt.n	8002d28 <__aeabi_dsub+0x1a4>
 8002cfe:	2b1f      	cmp	r3, #31
 8002d00:	dd00      	ble.n	8002d04 <__aeabi_dsub+0x180>
 8002d02:	e23c      	b.n	800317e <__aeabi_dsub+0x5fa>
 8002d04:	2720      	movs	r7, #32
 8002d06:	1af9      	subs	r1, r7, r3
 8002d08:	468c      	mov	ip, r1
 8002d0a:	4659      	mov	r1, fp
 8002d0c:	4667      	mov	r7, ip
 8002d0e:	40b9      	lsls	r1, r7
 8002d10:	000f      	movs	r7, r1
 8002d12:	0011      	movs	r1, r2
 8002d14:	40d9      	lsrs	r1, r3
 8002d16:	430f      	orrs	r7, r1
 8002d18:	4661      	mov	r1, ip
 8002d1a:	408a      	lsls	r2, r1
 8002d1c:	1e51      	subs	r1, r2, #1
 8002d1e:	418a      	sbcs	r2, r1
 8002d20:	4659      	mov	r1, fp
 8002d22:	40d9      	lsrs	r1, r3
 8002d24:	4317      	orrs	r7, r2
 8002d26:	1864      	adds	r4, r4, r1
 8002d28:	183f      	adds	r7, r7, r0
 8002d2a:	4287      	cmp	r7, r0
 8002d2c:	4180      	sbcs	r0, r0
 8002d2e:	4240      	negs	r0, r0
 8002d30:	1824      	adds	r4, r4, r0
 8002d32:	0223      	lsls	r3, r4, #8
 8002d34:	d400      	bmi.n	8002d38 <__aeabi_dsub+0x1b4>
 8002d36:	e0c6      	b.n	8002ec6 <__aeabi_dsub+0x342>
 8002d38:	4b6b      	ldr	r3, [pc, #428]	@ (8002ee8 <__aeabi_dsub+0x364>)
 8002d3a:	3501      	adds	r5, #1
 8002d3c:	429d      	cmp	r5, r3
 8002d3e:	d100      	bne.n	8002d42 <__aeabi_dsub+0x1be>
 8002d40:	e0b2      	b.n	8002ea8 <__aeabi_dsub+0x324>
 8002d42:	2101      	movs	r1, #1
 8002d44:	4b69      	ldr	r3, [pc, #420]	@ (8002eec <__aeabi_dsub+0x368>)
 8002d46:	087a      	lsrs	r2, r7, #1
 8002d48:	401c      	ands	r4, r3
 8002d4a:	4039      	ands	r1, r7
 8002d4c:	430a      	orrs	r2, r1
 8002d4e:	07e7      	lsls	r7, r4, #31
 8002d50:	4317      	orrs	r7, r2
 8002d52:	0864      	lsrs	r4, r4, #1
 8002d54:	e79e      	b.n	8002c94 <__aeabi_dsub+0x110>
 8002d56:	4b66      	ldr	r3, [pc, #408]	@ (8002ef0 <__aeabi_dsub+0x36c>)
 8002d58:	4311      	orrs	r1, r2
 8002d5a:	468a      	mov	sl, r1
 8002d5c:	18eb      	adds	r3, r5, r3
 8002d5e:	2900      	cmp	r1, #0
 8002d60:	d028      	beq.n	8002db4 <__aeabi_dsub+0x230>
 8002d62:	4566      	cmp	r6, ip
 8002d64:	d02c      	beq.n	8002dc0 <__aeabi_dsub+0x23c>
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d05b      	beq.n	8002e22 <__aeabi_dsub+0x29e>
 8002d6a:	2d00      	cmp	r5, #0
 8002d6c:	d100      	bne.n	8002d70 <__aeabi_dsub+0x1ec>
 8002d6e:	e12c      	b.n	8002fca <__aeabi_dsub+0x446>
 8002d70:	465b      	mov	r3, fp
 8002d72:	4666      	mov	r6, ip
 8002d74:	075f      	lsls	r7, r3, #29
 8002d76:	08d2      	lsrs	r2, r2, #3
 8002d78:	4317      	orrs	r7, r2
 8002d7a:	08dd      	lsrs	r5, r3, #3
 8002d7c:	003b      	movs	r3, r7
 8002d7e:	432b      	orrs	r3, r5
 8002d80:	d100      	bne.n	8002d84 <__aeabi_dsub+0x200>
 8002d82:	e0e2      	b.n	8002f4a <__aeabi_dsub+0x3c6>
 8002d84:	2480      	movs	r4, #128	@ 0x80
 8002d86:	0324      	lsls	r4, r4, #12
 8002d88:	432c      	orrs	r4, r5
 8002d8a:	0324      	lsls	r4, r4, #12
 8002d8c:	4d56      	ldr	r5, [pc, #344]	@ (8002ee8 <__aeabi_dsub+0x364>)
 8002d8e:	0b24      	lsrs	r4, r4, #12
 8002d90:	e08c      	b.n	8002eac <__aeabi_dsub+0x328>
 8002d92:	4659      	mov	r1, fp
 8002d94:	4311      	orrs	r1, r2
 8002d96:	d100      	bne.n	8002d9a <__aeabi_dsub+0x216>
 8002d98:	e0d5      	b.n	8002f46 <__aeabi_dsub+0x3c2>
 8002d9a:	1e59      	subs	r1, r3, #1
 8002d9c:	2b01      	cmp	r3, #1
 8002d9e:	d100      	bne.n	8002da2 <__aeabi_dsub+0x21e>
 8002da0:	e1b9      	b.n	8003116 <__aeabi_dsub+0x592>
 8002da2:	42bb      	cmp	r3, r7
 8002da4:	d100      	bne.n	8002da8 <__aeabi_dsub+0x224>
 8002da6:	e1b1      	b.n	800310c <__aeabi_dsub+0x588>
 8002da8:	2701      	movs	r7, #1
 8002daa:	000b      	movs	r3, r1
 8002dac:	2938      	cmp	r1, #56	@ 0x38
 8002dae:	dd00      	ble.n	8002db2 <__aeabi_dsub+0x22e>
 8002db0:	e740      	b.n	8002c34 <__aeabi_dsub+0xb0>
 8002db2:	e72a      	b.n	8002c0a <__aeabi_dsub+0x86>
 8002db4:	4661      	mov	r1, ip
 8002db6:	2701      	movs	r7, #1
 8002db8:	4079      	eors	r1, r7
 8002dba:	468c      	mov	ip, r1
 8002dbc:	4566      	cmp	r6, ip
 8002dbe:	d1d2      	bne.n	8002d66 <__aeabi_dsub+0x1e2>
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d100      	bne.n	8002dc6 <__aeabi_dsub+0x242>
 8002dc4:	e0c5      	b.n	8002f52 <__aeabi_dsub+0x3ce>
 8002dc6:	2d00      	cmp	r5, #0
 8002dc8:	d000      	beq.n	8002dcc <__aeabi_dsub+0x248>
 8002dca:	e155      	b.n	8003078 <__aeabi_dsub+0x4f4>
 8002dcc:	464b      	mov	r3, r9
 8002dce:	0025      	movs	r5, r4
 8002dd0:	4305      	orrs	r5, r0
 8002dd2:	d100      	bne.n	8002dd6 <__aeabi_dsub+0x252>
 8002dd4:	e212      	b.n	80031fc <__aeabi_dsub+0x678>
 8002dd6:	1e59      	subs	r1, r3, #1
 8002dd8:	468c      	mov	ip, r1
 8002dda:	2b01      	cmp	r3, #1
 8002ddc:	d100      	bne.n	8002de0 <__aeabi_dsub+0x25c>
 8002dde:	e249      	b.n	8003274 <__aeabi_dsub+0x6f0>
 8002de0:	4d41      	ldr	r5, [pc, #260]	@ (8002ee8 <__aeabi_dsub+0x364>)
 8002de2:	42ab      	cmp	r3, r5
 8002de4:	d100      	bne.n	8002de8 <__aeabi_dsub+0x264>
 8002de6:	e28f      	b.n	8003308 <__aeabi_dsub+0x784>
 8002de8:	2701      	movs	r7, #1
 8002dea:	2938      	cmp	r1, #56	@ 0x38
 8002dec:	dc11      	bgt.n	8002e12 <__aeabi_dsub+0x28e>
 8002dee:	4663      	mov	r3, ip
 8002df0:	2b1f      	cmp	r3, #31
 8002df2:	dd00      	ble.n	8002df6 <__aeabi_dsub+0x272>
 8002df4:	e25b      	b.n	80032ae <__aeabi_dsub+0x72a>
 8002df6:	4661      	mov	r1, ip
 8002df8:	2320      	movs	r3, #32
 8002dfa:	0027      	movs	r7, r4
 8002dfc:	1a5b      	subs	r3, r3, r1
 8002dfe:	0005      	movs	r5, r0
 8002e00:	4098      	lsls	r0, r3
 8002e02:	409f      	lsls	r7, r3
 8002e04:	40cd      	lsrs	r5, r1
 8002e06:	1e43      	subs	r3, r0, #1
 8002e08:	4198      	sbcs	r0, r3
 8002e0a:	40cc      	lsrs	r4, r1
 8002e0c:	432f      	orrs	r7, r5
 8002e0e:	4307      	orrs	r7, r0
 8002e10:	44a3      	add	fp, r4
 8002e12:	18bf      	adds	r7, r7, r2
 8002e14:	4297      	cmp	r7, r2
 8002e16:	4192      	sbcs	r2, r2
 8002e18:	4252      	negs	r2, r2
 8002e1a:	445a      	add	r2, fp
 8002e1c:	0014      	movs	r4, r2
 8002e1e:	464d      	mov	r5, r9
 8002e20:	e787      	b.n	8002d32 <__aeabi_dsub+0x1ae>
 8002e22:	4f34      	ldr	r7, [pc, #208]	@ (8002ef4 <__aeabi_dsub+0x370>)
 8002e24:	1c6b      	adds	r3, r5, #1
 8002e26:	423b      	tst	r3, r7
 8002e28:	d000      	beq.n	8002e2c <__aeabi_dsub+0x2a8>
 8002e2a:	e0b6      	b.n	8002f9a <__aeabi_dsub+0x416>
 8002e2c:	4659      	mov	r1, fp
 8002e2e:	0023      	movs	r3, r4
 8002e30:	4311      	orrs	r1, r2
 8002e32:	000f      	movs	r7, r1
 8002e34:	4303      	orrs	r3, r0
 8002e36:	2d00      	cmp	r5, #0
 8002e38:	d000      	beq.n	8002e3c <__aeabi_dsub+0x2b8>
 8002e3a:	e126      	b.n	800308a <__aeabi_dsub+0x506>
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d100      	bne.n	8002e42 <__aeabi_dsub+0x2be>
 8002e40:	e1c0      	b.n	80031c4 <__aeabi_dsub+0x640>
 8002e42:	2900      	cmp	r1, #0
 8002e44:	d100      	bne.n	8002e48 <__aeabi_dsub+0x2c4>
 8002e46:	e0a1      	b.n	8002f8c <__aeabi_dsub+0x408>
 8002e48:	1a83      	subs	r3, r0, r2
 8002e4a:	4698      	mov	r8, r3
 8002e4c:	465b      	mov	r3, fp
 8002e4e:	4540      	cmp	r0, r8
 8002e50:	41ad      	sbcs	r5, r5
 8002e52:	1ae3      	subs	r3, r4, r3
 8002e54:	426d      	negs	r5, r5
 8002e56:	1b5b      	subs	r3, r3, r5
 8002e58:	2580      	movs	r5, #128	@ 0x80
 8002e5a:	042d      	lsls	r5, r5, #16
 8002e5c:	422b      	tst	r3, r5
 8002e5e:	d100      	bne.n	8002e62 <__aeabi_dsub+0x2de>
 8002e60:	e14b      	b.n	80030fa <__aeabi_dsub+0x576>
 8002e62:	465b      	mov	r3, fp
 8002e64:	1a10      	subs	r0, r2, r0
 8002e66:	4282      	cmp	r2, r0
 8002e68:	4192      	sbcs	r2, r2
 8002e6a:	1b1c      	subs	r4, r3, r4
 8002e6c:	0007      	movs	r7, r0
 8002e6e:	2601      	movs	r6, #1
 8002e70:	4663      	mov	r3, ip
 8002e72:	4252      	negs	r2, r2
 8002e74:	1aa4      	subs	r4, r4, r2
 8002e76:	4327      	orrs	r7, r4
 8002e78:	401e      	ands	r6, r3
 8002e7a:	2f00      	cmp	r7, #0
 8002e7c:	d100      	bne.n	8002e80 <__aeabi_dsub+0x2fc>
 8002e7e:	e142      	b.n	8003106 <__aeabi_dsub+0x582>
 8002e80:	422c      	tst	r4, r5
 8002e82:	d100      	bne.n	8002e86 <__aeabi_dsub+0x302>
 8002e84:	e26d      	b.n	8003362 <__aeabi_dsub+0x7de>
 8002e86:	4b19      	ldr	r3, [pc, #100]	@ (8002eec <__aeabi_dsub+0x368>)
 8002e88:	2501      	movs	r5, #1
 8002e8a:	401c      	ands	r4, r3
 8002e8c:	e71b      	b.n	8002cc6 <__aeabi_dsub+0x142>
 8002e8e:	42bd      	cmp	r5, r7
 8002e90:	d100      	bne.n	8002e94 <__aeabi_dsub+0x310>
 8002e92:	e13b      	b.n	800310c <__aeabi_dsub+0x588>
 8002e94:	2701      	movs	r7, #1
 8002e96:	2b38      	cmp	r3, #56	@ 0x38
 8002e98:	dd00      	ble.n	8002e9c <__aeabi_dsub+0x318>
 8002e9a:	e745      	b.n	8002d28 <__aeabi_dsub+0x1a4>
 8002e9c:	2780      	movs	r7, #128	@ 0x80
 8002e9e:	4659      	mov	r1, fp
 8002ea0:	043f      	lsls	r7, r7, #16
 8002ea2:	4339      	orrs	r1, r7
 8002ea4:	468b      	mov	fp, r1
 8002ea6:	e72a      	b.n	8002cfe <__aeabi_dsub+0x17a>
 8002ea8:	2400      	movs	r4, #0
 8002eaa:	2700      	movs	r7, #0
 8002eac:	052d      	lsls	r5, r5, #20
 8002eae:	4325      	orrs	r5, r4
 8002eb0:	07f6      	lsls	r6, r6, #31
 8002eb2:	4335      	orrs	r5, r6
 8002eb4:	0038      	movs	r0, r7
 8002eb6:	0029      	movs	r1, r5
 8002eb8:	b003      	add	sp, #12
 8002eba:	bcf0      	pop	{r4, r5, r6, r7}
 8002ebc:	46bb      	mov	fp, r7
 8002ebe:	46b2      	mov	sl, r6
 8002ec0:	46a9      	mov	r9, r5
 8002ec2:	46a0      	mov	r8, r4
 8002ec4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002ec6:	077b      	lsls	r3, r7, #29
 8002ec8:	d004      	beq.n	8002ed4 <__aeabi_dsub+0x350>
 8002eca:	230f      	movs	r3, #15
 8002ecc:	403b      	ands	r3, r7
 8002ece:	2b04      	cmp	r3, #4
 8002ed0:	d000      	beq.n	8002ed4 <__aeabi_dsub+0x350>
 8002ed2:	e6e7      	b.n	8002ca4 <__aeabi_dsub+0x120>
 8002ed4:	002b      	movs	r3, r5
 8002ed6:	08f8      	lsrs	r0, r7, #3
 8002ed8:	4a03      	ldr	r2, [pc, #12]	@ (8002ee8 <__aeabi_dsub+0x364>)
 8002eda:	0767      	lsls	r7, r4, #29
 8002edc:	4307      	orrs	r7, r0
 8002ede:	08e5      	lsrs	r5, r4, #3
 8002ee0:	4293      	cmp	r3, r2
 8002ee2:	d100      	bne.n	8002ee6 <__aeabi_dsub+0x362>
 8002ee4:	e74a      	b.n	8002d7c <__aeabi_dsub+0x1f8>
 8002ee6:	e0a5      	b.n	8003034 <__aeabi_dsub+0x4b0>
 8002ee8:	000007ff 	.word	0x000007ff
 8002eec:	ff7fffff 	.word	0xff7fffff
 8002ef0:	fffff801 	.word	0xfffff801
 8002ef4:	000007fe 	.word	0x000007fe
 8002ef8:	0038      	movs	r0, r7
 8002efa:	f000 fb7f 	bl	80035fc <__clzsi2>
 8002efe:	0003      	movs	r3, r0
 8002f00:	3318      	adds	r3, #24
 8002f02:	2b1f      	cmp	r3, #31
 8002f04:	dc00      	bgt.n	8002f08 <__aeabi_dsub+0x384>
 8002f06:	e6a7      	b.n	8002c58 <__aeabi_dsub+0xd4>
 8002f08:	003a      	movs	r2, r7
 8002f0a:	3808      	subs	r0, #8
 8002f0c:	4082      	lsls	r2, r0
 8002f0e:	429d      	cmp	r5, r3
 8002f10:	dd00      	ble.n	8002f14 <__aeabi_dsub+0x390>
 8002f12:	e08a      	b.n	800302a <__aeabi_dsub+0x4a6>
 8002f14:	1b5b      	subs	r3, r3, r5
 8002f16:	1c58      	adds	r0, r3, #1
 8002f18:	281f      	cmp	r0, #31
 8002f1a:	dc00      	bgt.n	8002f1e <__aeabi_dsub+0x39a>
 8002f1c:	e1d8      	b.n	80032d0 <__aeabi_dsub+0x74c>
 8002f1e:	0017      	movs	r7, r2
 8002f20:	3b1f      	subs	r3, #31
 8002f22:	40df      	lsrs	r7, r3
 8002f24:	2820      	cmp	r0, #32
 8002f26:	d005      	beq.n	8002f34 <__aeabi_dsub+0x3b0>
 8002f28:	2340      	movs	r3, #64	@ 0x40
 8002f2a:	1a1b      	subs	r3, r3, r0
 8002f2c:	409a      	lsls	r2, r3
 8002f2e:	1e53      	subs	r3, r2, #1
 8002f30:	419a      	sbcs	r2, r3
 8002f32:	4317      	orrs	r7, r2
 8002f34:	2500      	movs	r5, #0
 8002f36:	2f00      	cmp	r7, #0
 8002f38:	d100      	bne.n	8002f3c <__aeabi_dsub+0x3b8>
 8002f3a:	e0e5      	b.n	8003108 <__aeabi_dsub+0x584>
 8002f3c:	077b      	lsls	r3, r7, #29
 8002f3e:	d000      	beq.n	8002f42 <__aeabi_dsub+0x3be>
 8002f40:	e6ab      	b.n	8002c9a <__aeabi_dsub+0x116>
 8002f42:	002c      	movs	r4, r5
 8002f44:	e7c6      	b.n	8002ed4 <__aeabi_dsub+0x350>
 8002f46:	08c0      	lsrs	r0, r0, #3
 8002f48:	e7c6      	b.n	8002ed8 <__aeabi_dsub+0x354>
 8002f4a:	2700      	movs	r7, #0
 8002f4c:	2400      	movs	r4, #0
 8002f4e:	4dd1      	ldr	r5, [pc, #836]	@ (8003294 <__aeabi_dsub+0x710>)
 8002f50:	e7ac      	b.n	8002eac <__aeabi_dsub+0x328>
 8002f52:	4fd1      	ldr	r7, [pc, #836]	@ (8003298 <__aeabi_dsub+0x714>)
 8002f54:	1c6b      	adds	r3, r5, #1
 8002f56:	423b      	tst	r3, r7
 8002f58:	d171      	bne.n	800303e <__aeabi_dsub+0x4ba>
 8002f5a:	0023      	movs	r3, r4
 8002f5c:	4303      	orrs	r3, r0
 8002f5e:	2d00      	cmp	r5, #0
 8002f60:	d000      	beq.n	8002f64 <__aeabi_dsub+0x3e0>
 8002f62:	e14e      	b.n	8003202 <__aeabi_dsub+0x67e>
 8002f64:	4657      	mov	r7, sl
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d100      	bne.n	8002f6c <__aeabi_dsub+0x3e8>
 8002f6a:	e1b5      	b.n	80032d8 <__aeabi_dsub+0x754>
 8002f6c:	2f00      	cmp	r7, #0
 8002f6e:	d00d      	beq.n	8002f8c <__aeabi_dsub+0x408>
 8002f70:	1883      	adds	r3, r0, r2
 8002f72:	4283      	cmp	r3, r0
 8002f74:	4180      	sbcs	r0, r0
 8002f76:	445c      	add	r4, fp
 8002f78:	4240      	negs	r0, r0
 8002f7a:	1824      	adds	r4, r4, r0
 8002f7c:	0222      	lsls	r2, r4, #8
 8002f7e:	d500      	bpl.n	8002f82 <__aeabi_dsub+0x3fe>
 8002f80:	e1c8      	b.n	8003314 <__aeabi_dsub+0x790>
 8002f82:	001f      	movs	r7, r3
 8002f84:	4698      	mov	r8, r3
 8002f86:	4327      	orrs	r7, r4
 8002f88:	d100      	bne.n	8002f8c <__aeabi_dsub+0x408>
 8002f8a:	e0bc      	b.n	8003106 <__aeabi_dsub+0x582>
 8002f8c:	4643      	mov	r3, r8
 8002f8e:	0767      	lsls	r7, r4, #29
 8002f90:	08db      	lsrs	r3, r3, #3
 8002f92:	431f      	orrs	r7, r3
 8002f94:	08e5      	lsrs	r5, r4, #3
 8002f96:	2300      	movs	r3, #0
 8002f98:	e04c      	b.n	8003034 <__aeabi_dsub+0x4b0>
 8002f9a:	1a83      	subs	r3, r0, r2
 8002f9c:	4698      	mov	r8, r3
 8002f9e:	465b      	mov	r3, fp
 8002fa0:	4540      	cmp	r0, r8
 8002fa2:	41bf      	sbcs	r7, r7
 8002fa4:	1ae3      	subs	r3, r4, r3
 8002fa6:	427f      	negs	r7, r7
 8002fa8:	1bdb      	subs	r3, r3, r7
 8002faa:	021f      	lsls	r7, r3, #8
 8002fac:	d47c      	bmi.n	80030a8 <__aeabi_dsub+0x524>
 8002fae:	4647      	mov	r7, r8
 8002fb0:	431f      	orrs	r7, r3
 8002fb2:	d100      	bne.n	8002fb6 <__aeabi_dsub+0x432>
 8002fb4:	e0a6      	b.n	8003104 <__aeabi_dsub+0x580>
 8002fb6:	001c      	movs	r4, r3
 8002fb8:	4647      	mov	r7, r8
 8002fba:	e645      	b.n	8002c48 <__aeabi_dsub+0xc4>
 8002fbc:	4cb7      	ldr	r4, [pc, #732]	@ (800329c <__aeabi_dsub+0x718>)
 8002fbe:	1aed      	subs	r5, r5, r3
 8002fc0:	4014      	ands	r4, r2
 8002fc2:	077b      	lsls	r3, r7, #29
 8002fc4:	d000      	beq.n	8002fc8 <__aeabi_dsub+0x444>
 8002fc6:	e780      	b.n	8002eca <__aeabi_dsub+0x346>
 8002fc8:	e784      	b.n	8002ed4 <__aeabi_dsub+0x350>
 8002fca:	464b      	mov	r3, r9
 8002fcc:	0025      	movs	r5, r4
 8002fce:	4305      	orrs	r5, r0
 8002fd0:	d066      	beq.n	80030a0 <__aeabi_dsub+0x51c>
 8002fd2:	1e5f      	subs	r7, r3, #1
 8002fd4:	2b01      	cmp	r3, #1
 8002fd6:	d100      	bne.n	8002fda <__aeabi_dsub+0x456>
 8002fd8:	e0fc      	b.n	80031d4 <__aeabi_dsub+0x650>
 8002fda:	4dae      	ldr	r5, [pc, #696]	@ (8003294 <__aeabi_dsub+0x710>)
 8002fdc:	42ab      	cmp	r3, r5
 8002fde:	d100      	bne.n	8002fe2 <__aeabi_dsub+0x45e>
 8002fe0:	e15e      	b.n	80032a0 <__aeabi_dsub+0x71c>
 8002fe2:	4666      	mov	r6, ip
 8002fe4:	2f38      	cmp	r7, #56	@ 0x38
 8002fe6:	dc00      	bgt.n	8002fea <__aeabi_dsub+0x466>
 8002fe8:	e0b4      	b.n	8003154 <__aeabi_dsub+0x5d0>
 8002fea:	2001      	movs	r0, #1
 8002fec:	1a17      	subs	r7, r2, r0
 8002fee:	42ba      	cmp	r2, r7
 8002ff0:	4192      	sbcs	r2, r2
 8002ff2:	465b      	mov	r3, fp
 8002ff4:	4252      	negs	r2, r2
 8002ff6:	464d      	mov	r5, r9
 8002ff8:	1a9c      	subs	r4, r3, r2
 8002ffa:	e620      	b.n	8002c3e <__aeabi_dsub+0xba>
 8002ffc:	0767      	lsls	r7, r4, #29
 8002ffe:	08c0      	lsrs	r0, r0, #3
 8003000:	4307      	orrs	r7, r0
 8003002:	08e5      	lsrs	r5, r4, #3
 8003004:	e6ba      	b.n	8002d7c <__aeabi_dsub+0x1f8>
 8003006:	001f      	movs	r7, r3
 8003008:	4659      	mov	r1, fp
 800300a:	3f20      	subs	r7, #32
 800300c:	40f9      	lsrs	r1, r7
 800300e:	000f      	movs	r7, r1
 8003010:	2b20      	cmp	r3, #32
 8003012:	d005      	beq.n	8003020 <__aeabi_dsub+0x49c>
 8003014:	2140      	movs	r1, #64	@ 0x40
 8003016:	1acb      	subs	r3, r1, r3
 8003018:	4659      	mov	r1, fp
 800301a:	4099      	lsls	r1, r3
 800301c:	430a      	orrs	r2, r1
 800301e:	4692      	mov	sl, r2
 8003020:	4653      	mov	r3, sl
 8003022:	1e5a      	subs	r2, r3, #1
 8003024:	4193      	sbcs	r3, r2
 8003026:	431f      	orrs	r7, r3
 8003028:	e604      	b.n	8002c34 <__aeabi_dsub+0xb0>
 800302a:	1aeb      	subs	r3, r5, r3
 800302c:	4d9b      	ldr	r5, [pc, #620]	@ (800329c <__aeabi_dsub+0x718>)
 800302e:	4015      	ands	r5, r2
 8003030:	076f      	lsls	r7, r5, #29
 8003032:	08ed      	lsrs	r5, r5, #3
 8003034:	032c      	lsls	r4, r5, #12
 8003036:	055d      	lsls	r5, r3, #21
 8003038:	0b24      	lsrs	r4, r4, #12
 800303a:	0d6d      	lsrs	r5, r5, #21
 800303c:	e736      	b.n	8002eac <__aeabi_dsub+0x328>
 800303e:	4d95      	ldr	r5, [pc, #596]	@ (8003294 <__aeabi_dsub+0x710>)
 8003040:	42ab      	cmp	r3, r5
 8003042:	d100      	bne.n	8003046 <__aeabi_dsub+0x4c2>
 8003044:	e0d6      	b.n	80031f4 <__aeabi_dsub+0x670>
 8003046:	1882      	adds	r2, r0, r2
 8003048:	0021      	movs	r1, r4
 800304a:	4282      	cmp	r2, r0
 800304c:	4180      	sbcs	r0, r0
 800304e:	4459      	add	r1, fp
 8003050:	4240      	negs	r0, r0
 8003052:	1808      	adds	r0, r1, r0
 8003054:	07c7      	lsls	r7, r0, #31
 8003056:	0852      	lsrs	r2, r2, #1
 8003058:	4317      	orrs	r7, r2
 800305a:	0844      	lsrs	r4, r0, #1
 800305c:	0752      	lsls	r2, r2, #29
 800305e:	d400      	bmi.n	8003062 <__aeabi_dsub+0x4de>
 8003060:	e185      	b.n	800336e <__aeabi_dsub+0x7ea>
 8003062:	220f      	movs	r2, #15
 8003064:	001d      	movs	r5, r3
 8003066:	403a      	ands	r2, r7
 8003068:	2a04      	cmp	r2, #4
 800306a:	d000      	beq.n	800306e <__aeabi_dsub+0x4ea>
 800306c:	e61a      	b.n	8002ca4 <__aeabi_dsub+0x120>
 800306e:	08ff      	lsrs	r7, r7, #3
 8003070:	0764      	lsls	r4, r4, #29
 8003072:	4327      	orrs	r7, r4
 8003074:	0905      	lsrs	r5, r0, #4
 8003076:	e7dd      	b.n	8003034 <__aeabi_dsub+0x4b0>
 8003078:	465b      	mov	r3, fp
 800307a:	08d2      	lsrs	r2, r2, #3
 800307c:	075f      	lsls	r7, r3, #29
 800307e:	4317      	orrs	r7, r2
 8003080:	08dd      	lsrs	r5, r3, #3
 8003082:	e67b      	b.n	8002d7c <__aeabi_dsub+0x1f8>
 8003084:	2700      	movs	r7, #0
 8003086:	2400      	movs	r4, #0
 8003088:	e710      	b.n	8002eac <__aeabi_dsub+0x328>
 800308a:	2b00      	cmp	r3, #0
 800308c:	d000      	beq.n	8003090 <__aeabi_dsub+0x50c>
 800308e:	e0d6      	b.n	800323e <__aeabi_dsub+0x6ba>
 8003090:	2900      	cmp	r1, #0
 8003092:	d000      	beq.n	8003096 <__aeabi_dsub+0x512>
 8003094:	e12f      	b.n	80032f6 <__aeabi_dsub+0x772>
 8003096:	2480      	movs	r4, #128	@ 0x80
 8003098:	2600      	movs	r6, #0
 800309a:	4d7e      	ldr	r5, [pc, #504]	@ (8003294 <__aeabi_dsub+0x710>)
 800309c:	0324      	lsls	r4, r4, #12
 800309e:	e705      	b.n	8002eac <__aeabi_dsub+0x328>
 80030a0:	4666      	mov	r6, ip
 80030a2:	465c      	mov	r4, fp
 80030a4:	08d0      	lsrs	r0, r2, #3
 80030a6:	e717      	b.n	8002ed8 <__aeabi_dsub+0x354>
 80030a8:	465b      	mov	r3, fp
 80030aa:	1a17      	subs	r7, r2, r0
 80030ac:	42ba      	cmp	r2, r7
 80030ae:	4192      	sbcs	r2, r2
 80030b0:	1b1c      	subs	r4, r3, r4
 80030b2:	2601      	movs	r6, #1
 80030b4:	4663      	mov	r3, ip
 80030b6:	4252      	negs	r2, r2
 80030b8:	1aa4      	subs	r4, r4, r2
 80030ba:	401e      	ands	r6, r3
 80030bc:	e5c4      	b.n	8002c48 <__aeabi_dsub+0xc4>
 80030be:	1883      	adds	r3, r0, r2
 80030c0:	4283      	cmp	r3, r0
 80030c2:	4180      	sbcs	r0, r0
 80030c4:	445c      	add	r4, fp
 80030c6:	4240      	negs	r0, r0
 80030c8:	1825      	adds	r5, r4, r0
 80030ca:	022a      	lsls	r2, r5, #8
 80030cc:	d400      	bmi.n	80030d0 <__aeabi_dsub+0x54c>
 80030ce:	e0da      	b.n	8003286 <__aeabi_dsub+0x702>
 80030d0:	4a72      	ldr	r2, [pc, #456]	@ (800329c <__aeabi_dsub+0x718>)
 80030d2:	085b      	lsrs	r3, r3, #1
 80030d4:	4015      	ands	r5, r2
 80030d6:	07ea      	lsls	r2, r5, #31
 80030d8:	431a      	orrs	r2, r3
 80030da:	0869      	lsrs	r1, r5, #1
 80030dc:	075b      	lsls	r3, r3, #29
 80030de:	d400      	bmi.n	80030e2 <__aeabi_dsub+0x55e>
 80030e0:	e14a      	b.n	8003378 <__aeabi_dsub+0x7f4>
 80030e2:	230f      	movs	r3, #15
 80030e4:	4013      	ands	r3, r2
 80030e6:	2b04      	cmp	r3, #4
 80030e8:	d100      	bne.n	80030ec <__aeabi_dsub+0x568>
 80030ea:	e0fc      	b.n	80032e6 <__aeabi_dsub+0x762>
 80030ec:	1d17      	adds	r7, r2, #4
 80030ee:	4297      	cmp	r7, r2
 80030f0:	41a4      	sbcs	r4, r4
 80030f2:	4264      	negs	r4, r4
 80030f4:	2502      	movs	r5, #2
 80030f6:	1864      	adds	r4, r4, r1
 80030f8:	e6ec      	b.n	8002ed4 <__aeabi_dsub+0x350>
 80030fa:	4647      	mov	r7, r8
 80030fc:	001c      	movs	r4, r3
 80030fe:	431f      	orrs	r7, r3
 8003100:	d000      	beq.n	8003104 <__aeabi_dsub+0x580>
 8003102:	e743      	b.n	8002f8c <__aeabi_dsub+0x408>
 8003104:	2600      	movs	r6, #0
 8003106:	2500      	movs	r5, #0
 8003108:	2400      	movs	r4, #0
 800310a:	e6cf      	b.n	8002eac <__aeabi_dsub+0x328>
 800310c:	08c0      	lsrs	r0, r0, #3
 800310e:	0767      	lsls	r7, r4, #29
 8003110:	4307      	orrs	r7, r0
 8003112:	08e5      	lsrs	r5, r4, #3
 8003114:	e632      	b.n	8002d7c <__aeabi_dsub+0x1f8>
 8003116:	1a87      	subs	r7, r0, r2
 8003118:	465b      	mov	r3, fp
 800311a:	42b8      	cmp	r0, r7
 800311c:	4180      	sbcs	r0, r0
 800311e:	1ae4      	subs	r4, r4, r3
 8003120:	4240      	negs	r0, r0
 8003122:	1a24      	subs	r4, r4, r0
 8003124:	0223      	lsls	r3, r4, #8
 8003126:	d428      	bmi.n	800317a <__aeabi_dsub+0x5f6>
 8003128:	0763      	lsls	r3, r4, #29
 800312a:	08ff      	lsrs	r7, r7, #3
 800312c:	431f      	orrs	r7, r3
 800312e:	08e5      	lsrs	r5, r4, #3
 8003130:	2301      	movs	r3, #1
 8003132:	e77f      	b.n	8003034 <__aeabi_dsub+0x4b0>
 8003134:	2b00      	cmp	r3, #0
 8003136:	d100      	bne.n	800313a <__aeabi_dsub+0x5b6>
 8003138:	e673      	b.n	8002e22 <__aeabi_dsub+0x29e>
 800313a:	464b      	mov	r3, r9
 800313c:	1b5f      	subs	r7, r3, r5
 800313e:	003b      	movs	r3, r7
 8003140:	2d00      	cmp	r5, #0
 8003142:	d100      	bne.n	8003146 <__aeabi_dsub+0x5c2>
 8003144:	e742      	b.n	8002fcc <__aeabi_dsub+0x448>
 8003146:	2f38      	cmp	r7, #56	@ 0x38
 8003148:	dd00      	ble.n	800314c <__aeabi_dsub+0x5c8>
 800314a:	e0ec      	b.n	8003326 <__aeabi_dsub+0x7a2>
 800314c:	2380      	movs	r3, #128	@ 0x80
 800314e:	000e      	movs	r6, r1
 8003150:	041b      	lsls	r3, r3, #16
 8003152:	431c      	orrs	r4, r3
 8003154:	2f1f      	cmp	r7, #31
 8003156:	dc25      	bgt.n	80031a4 <__aeabi_dsub+0x620>
 8003158:	2520      	movs	r5, #32
 800315a:	0023      	movs	r3, r4
 800315c:	1bed      	subs	r5, r5, r7
 800315e:	0001      	movs	r1, r0
 8003160:	40a8      	lsls	r0, r5
 8003162:	40ab      	lsls	r3, r5
 8003164:	40f9      	lsrs	r1, r7
 8003166:	1e45      	subs	r5, r0, #1
 8003168:	41a8      	sbcs	r0, r5
 800316a:	430b      	orrs	r3, r1
 800316c:	40fc      	lsrs	r4, r7
 800316e:	4318      	orrs	r0, r3
 8003170:	465b      	mov	r3, fp
 8003172:	1b1b      	subs	r3, r3, r4
 8003174:	469b      	mov	fp, r3
 8003176:	e739      	b.n	8002fec <__aeabi_dsub+0x468>
 8003178:	4666      	mov	r6, ip
 800317a:	2501      	movs	r5, #1
 800317c:	e562      	b.n	8002c44 <__aeabi_dsub+0xc0>
 800317e:	001f      	movs	r7, r3
 8003180:	4659      	mov	r1, fp
 8003182:	3f20      	subs	r7, #32
 8003184:	40f9      	lsrs	r1, r7
 8003186:	468c      	mov	ip, r1
 8003188:	2b20      	cmp	r3, #32
 800318a:	d005      	beq.n	8003198 <__aeabi_dsub+0x614>
 800318c:	2740      	movs	r7, #64	@ 0x40
 800318e:	4659      	mov	r1, fp
 8003190:	1afb      	subs	r3, r7, r3
 8003192:	4099      	lsls	r1, r3
 8003194:	430a      	orrs	r2, r1
 8003196:	4692      	mov	sl, r2
 8003198:	4657      	mov	r7, sl
 800319a:	1e7b      	subs	r3, r7, #1
 800319c:	419f      	sbcs	r7, r3
 800319e:	4663      	mov	r3, ip
 80031a0:	431f      	orrs	r7, r3
 80031a2:	e5c1      	b.n	8002d28 <__aeabi_dsub+0x1a4>
 80031a4:	003b      	movs	r3, r7
 80031a6:	0025      	movs	r5, r4
 80031a8:	3b20      	subs	r3, #32
 80031aa:	40dd      	lsrs	r5, r3
 80031ac:	2f20      	cmp	r7, #32
 80031ae:	d004      	beq.n	80031ba <__aeabi_dsub+0x636>
 80031b0:	2340      	movs	r3, #64	@ 0x40
 80031b2:	1bdb      	subs	r3, r3, r7
 80031b4:	409c      	lsls	r4, r3
 80031b6:	4320      	orrs	r0, r4
 80031b8:	4680      	mov	r8, r0
 80031ba:	4640      	mov	r0, r8
 80031bc:	1e43      	subs	r3, r0, #1
 80031be:	4198      	sbcs	r0, r3
 80031c0:	4328      	orrs	r0, r5
 80031c2:	e713      	b.n	8002fec <__aeabi_dsub+0x468>
 80031c4:	2900      	cmp	r1, #0
 80031c6:	d09d      	beq.n	8003104 <__aeabi_dsub+0x580>
 80031c8:	2601      	movs	r6, #1
 80031ca:	4663      	mov	r3, ip
 80031cc:	465c      	mov	r4, fp
 80031ce:	4690      	mov	r8, r2
 80031d0:	401e      	ands	r6, r3
 80031d2:	e6db      	b.n	8002f8c <__aeabi_dsub+0x408>
 80031d4:	1a17      	subs	r7, r2, r0
 80031d6:	465b      	mov	r3, fp
 80031d8:	42ba      	cmp	r2, r7
 80031da:	4192      	sbcs	r2, r2
 80031dc:	1b1c      	subs	r4, r3, r4
 80031de:	4252      	negs	r2, r2
 80031e0:	1aa4      	subs	r4, r4, r2
 80031e2:	0223      	lsls	r3, r4, #8
 80031e4:	d4c8      	bmi.n	8003178 <__aeabi_dsub+0x5f4>
 80031e6:	0763      	lsls	r3, r4, #29
 80031e8:	08ff      	lsrs	r7, r7, #3
 80031ea:	431f      	orrs	r7, r3
 80031ec:	4666      	mov	r6, ip
 80031ee:	2301      	movs	r3, #1
 80031f0:	08e5      	lsrs	r5, r4, #3
 80031f2:	e71f      	b.n	8003034 <__aeabi_dsub+0x4b0>
 80031f4:	001d      	movs	r5, r3
 80031f6:	2400      	movs	r4, #0
 80031f8:	2700      	movs	r7, #0
 80031fa:	e657      	b.n	8002eac <__aeabi_dsub+0x328>
 80031fc:	465c      	mov	r4, fp
 80031fe:	08d0      	lsrs	r0, r2, #3
 8003200:	e66a      	b.n	8002ed8 <__aeabi_dsub+0x354>
 8003202:	2b00      	cmp	r3, #0
 8003204:	d100      	bne.n	8003208 <__aeabi_dsub+0x684>
 8003206:	e737      	b.n	8003078 <__aeabi_dsub+0x4f4>
 8003208:	4653      	mov	r3, sl
 800320a:	08c0      	lsrs	r0, r0, #3
 800320c:	0767      	lsls	r7, r4, #29
 800320e:	4307      	orrs	r7, r0
 8003210:	08e5      	lsrs	r5, r4, #3
 8003212:	2b00      	cmp	r3, #0
 8003214:	d100      	bne.n	8003218 <__aeabi_dsub+0x694>
 8003216:	e5b1      	b.n	8002d7c <__aeabi_dsub+0x1f8>
 8003218:	2380      	movs	r3, #128	@ 0x80
 800321a:	031b      	lsls	r3, r3, #12
 800321c:	421d      	tst	r5, r3
 800321e:	d008      	beq.n	8003232 <__aeabi_dsub+0x6ae>
 8003220:	4659      	mov	r1, fp
 8003222:	08c8      	lsrs	r0, r1, #3
 8003224:	4218      	tst	r0, r3
 8003226:	d104      	bne.n	8003232 <__aeabi_dsub+0x6ae>
 8003228:	08d2      	lsrs	r2, r2, #3
 800322a:	0749      	lsls	r1, r1, #29
 800322c:	430a      	orrs	r2, r1
 800322e:	0017      	movs	r7, r2
 8003230:	0005      	movs	r5, r0
 8003232:	0f7b      	lsrs	r3, r7, #29
 8003234:	00ff      	lsls	r7, r7, #3
 8003236:	08ff      	lsrs	r7, r7, #3
 8003238:	075b      	lsls	r3, r3, #29
 800323a:	431f      	orrs	r7, r3
 800323c:	e59e      	b.n	8002d7c <__aeabi_dsub+0x1f8>
 800323e:	08c0      	lsrs	r0, r0, #3
 8003240:	0763      	lsls	r3, r4, #29
 8003242:	4318      	orrs	r0, r3
 8003244:	08e5      	lsrs	r5, r4, #3
 8003246:	2900      	cmp	r1, #0
 8003248:	d053      	beq.n	80032f2 <__aeabi_dsub+0x76e>
 800324a:	2380      	movs	r3, #128	@ 0x80
 800324c:	031b      	lsls	r3, r3, #12
 800324e:	421d      	tst	r5, r3
 8003250:	d00a      	beq.n	8003268 <__aeabi_dsub+0x6e4>
 8003252:	4659      	mov	r1, fp
 8003254:	08cc      	lsrs	r4, r1, #3
 8003256:	421c      	tst	r4, r3
 8003258:	d106      	bne.n	8003268 <__aeabi_dsub+0x6e4>
 800325a:	2601      	movs	r6, #1
 800325c:	4663      	mov	r3, ip
 800325e:	0025      	movs	r5, r4
 8003260:	08d0      	lsrs	r0, r2, #3
 8003262:	0749      	lsls	r1, r1, #29
 8003264:	4308      	orrs	r0, r1
 8003266:	401e      	ands	r6, r3
 8003268:	0f47      	lsrs	r7, r0, #29
 800326a:	00c0      	lsls	r0, r0, #3
 800326c:	08c0      	lsrs	r0, r0, #3
 800326e:	077f      	lsls	r7, r7, #29
 8003270:	4307      	orrs	r7, r0
 8003272:	e583      	b.n	8002d7c <__aeabi_dsub+0x1f8>
 8003274:	1883      	adds	r3, r0, r2
 8003276:	4293      	cmp	r3, r2
 8003278:	4192      	sbcs	r2, r2
 800327a:	445c      	add	r4, fp
 800327c:	4252      	negs	r2, r2
 800327e:	18a5      	adds	r5, r4, r2
 8003280:	022a      	lsls	r2, r5, #8
 8003282:	d500      	bpl.n	8003286 <__aeabi_dsub+0x702>
 8003284:	e724      	b.n	80030d0 <__aeabi_dsub+0x54c>
 8003286:	076f      	lsls	r7, r5, #29
 8003288:	08db      	lsrs	r3, r3, #3
 800328a:	431f      	orrs	r7, r3
 800328c:	08ed      	lsrs	r5, r5, #3
 800328e:	2301      	movs	r3, #1
 8003290:	e6d0      	b.n	8003034 <__aeabi_dsub+0x4b0>
 8003292:	46c0      	nop			@ (mov r8, r8)
 8003294:	000007ff 	.word	0x000007ff
 8003298:	000007fe 	.word	0x000007fe
 800329c:	ff7fffff 	.word	0xff7fffff
 80032a0:	465b      	mov	r3, fp
 80032a2:	08d2      	lsrs	r2, r2, #3
 80032a4:	075f      	lsls	r7, r3, #29
 80032a6:	4666      	mov	r6, ip
 80032a8:	4317      	orrs	r7, r2
 80032aa:	08dd      	lsrs	r5, r3, #3
 80032ac:	e566      	b.n	8002d7c <__aeabi_dsub+0x1f8>
 80032ae:	0025      	movs	r5, r4
 80032b0:	3b20      	subs	r3, #32
 80032b2:	40dd      	lsrs	r5, r3
 80032b4:	4663      	mov	r3, ip
 80032b6:	2b20      	cmp	r3, #32
 80032b8:	d005      	beq.n	80032c6 <__aeabi_dsub+0x742>
 80032ba:	2340      	movs	r3, #64	@ 0x40
 80032bc:	4661      	mov	r1, ip
 80032be:	1a5b      	subs	r3, r3, r1
 80032c0:	409c      	lsls	r4, r3
 80032c2:	4320      	orrs	r0, r4
 80032c4:	4680      	mov	r8, r0
 80032c6:	4647      	mov	r7, r8
 80032c8:	1e7b      	subs	r3, r7, #1
 80032ca:	419f      	sbcs	r7, r3
 80032cc:	432f      	orrs	r7, r5
 80032ce:	e5a0      	b.n	8002e12 <__aeabi_dsub+0x28e>
 80032d0:	2120      	movs	r1, #32
 80032d2:	2700      	movs	r7, #0
 80032d4:	1a09      	subs	r1, r1, r0
 80032d6:	e4d2      	b.n	8002c7e <__aeabi_dsub+0xfa>
 80032d8:	2f00      	cmp	r7, #0
 80032da:	d100      	bne.n	80032de <__aeabi_dsub+0x75a>
 80032dc:	e713      	b.n	8003106 <__aeabi_dsub+0x582>
 80032de:	465c      	mov	r4, fp
 80032e0:	0017      	movs	r7, r2
 80032e2:	2500      	movs	r5, #0
 80032e4:	e5f6      	b.n	8002ed4 <__aeabi_dsub+0x350>
 80032e6:	08d7      	lsrs	r7, r2, #3
 80032e8:	0749      	lsls	r1, r1, #29
 80032ea:	2302      	movs	r3, #2
 80032ec:	430f      	orrs	r7, r1
 80032ee:	092d      	lsrs	r5, r5, #4
 80032f0:	e6a0      	b.n	8003034 <__aeabi_dsub+0x4b0>
 80032f2:	0007      	movs	r7, r0
 80032f4:	e542      	b.n	8002d7c <__aeabi_dsub+0x1f8>
 80032f6:	465b      	mov	r3, fp
 80032f8:	2601      	movs	r6, #1
 80032fa:	075f      	lsls	r7, r3, #29
 80032fc:	08dd      	lsrs	r5, r3, #3
 80032fe:	4663      	mov	r3, ip
 8003300:	08d2      	lsrs	r2, r2, #3
 8003302:	4317      	orrs	r7, r2
 8003304:	401e      	ands	r6, r3
 8003306:	e539      	b.n	8002d7c <__aeabi_dsub+0x1f8>
 8003308:	465b      	mov	r3, fp
 800330a:	08d2      	lsrs	r2, r2, #3
 800330c:	075f      	lsls	r7, r3, #29
 800330e:	4317      	orrs	r7, r2
 8003310:	08dd      	lsrs	r5, r3, #3
 8003312:	e533      	b.n	8002d7c <__aeabi_dsub+0x1f8>
 8003314:	4a1e      	ldr	r2, [pc, #120]	@ (8003390 <__aeabi_dsub+0x80c>)
 8003316:	08db      	lsrs	r3, r3, #3
 8003318:	4022      	ands	r2, r4
 800331a:	0757      	lsls	r7, r2, #29
 800331c:	0252      	lsls	r2, r2, #9
 800331e:	2501      	movs	r5, #1
 8003320:	431f      	orrs	r7, r3
 8003322:	0b14      	lsrs	r4, r2, #12
 8003324:	e5c2      	b.n	8002eac <__aeabi_dsub+0x328>
 8003326:	000e      	movs	r6, r1
 8003328:	2001      	movs	r0, #1
 800332a:	e65f      	b.n	8002fec <__aeabi_dsub+0x468>
 800332c:	2b00      	cmp	r3, #0
 800332e:	d00d      	beq.n	800334c <__aeabi_dsub+0x7c8>
 8003330:	464b      	mov	r3, r9
 8003332:	1b5b      	subs	r3, r3, r5
 8003334:	469c      	mov	ip, r3
 8003336:	2d00      	cmp	r5, #0
 8003338:	d100      	bne.n	800333c <__aeabi_dsub+0x7b8>
 800333a:	e548      	b.n	8002dce <__aeabi_dsub+0x24a>
 800333c:	2701      	movs	r7, #1
 800333e:	2b38      	cmp	r3, #56	@ 0x38
 8003340:	dd00      	ble.n	8003344 <__aeabi_dsub+0x7c0>
 8003342:	e566      	b.n	8002e12 <__aeabi_dsub+0x28e>
 8003344:	2380      	movs	r3, #128	@ 0x80
 8003346:	041b      	lsls	r3, r3, #16
 8003348:	431c      	orrs	r4, r3
 800334a:	e550      	b.n	8002dee <__aeabi_dsub+0x26a>
 800334c:	1c6b      	adds	r3, r5, #1
 800334e:	4d11      	ldr	r5, [pc, #68]	@ (8003394 <__aeabi_dsub+0x810>)
 8003350:	422b      	tst	r3, r5
 8003352:	d000      	beq.n	8003356 <__aeabi_dsub+0x7d2>
 8003354:	e673      	b.n	800303e <__aeabi_dsub+0x4ba>
 8003356:	4659      	mov	r1, fp
 8003358:	0023      	movs	r3, r4
 800335a:	4311      	orrs	r1, r2
 800335c:	468a      	mov	sl, r1
 800335e:	4303      	orrs	r3, r0
 8003360:	e600      	b.n	8002f64 <__aeabi_dsub+0x3e0>
 8003362:	0767      	lsls	r7, r4, #29
 8003364:	08c0      	lsrs	r0, r0, #3
 8003366:	2300      	movs	r3, #0
 8003368:	4307      	orrs	r7, r0
 800336a:	08e5      	lsrs	r5, r4, #3
 800336c:	e662      	b.n	8003034 <__aeabi_dsub+0x4b0>
 800336e:	0764      	lsls	r4, r4, #29
 8003370:	08ff      	lsrs	r7, r7, #3
 8003372:	4327      	orrs	r7, r4
 8003374:	0905      	lsrs	r5, r0, #4
 8003376:	e65d      	b.n	8003034 <__aeabi_dsub+0x4b0>
 8003378:	08d2      	lsrs	r2, r2, #3
 800337a:	0749      	lsls	r1, r1, #29
 800337c:	4311      	orrs	r1, r2
 800337e:	000f      	movs	r7, r1
 8003380:	2302      	movs	r3, #2
 8003382:	092d      	lsrs	r5, r5, #4
 8003384:	e656      	b.n	8003034 <__aeabi_dsub+0x4b0>
 8003386:	0007      	movs	r7, r0
 8003388:	e5a4      	b.n	8002ed4 <__aeabi_dsub+0x350>
 800338a:	0038      	movs	r0, r7
 800338c:	e48f      	b.n	8002cae <__aeabi_dsub+0x12a>
 800338e:	46c0      	nop			@ (mov r8, r8)
 8003390:	ff7fffff 	.word	0xff7fffff
 8003394:	000007fe 	.word	0x000007fe

08003398 <__aeabi_dcmpun>:
 8003398:	b5f0      	push	{r4, r5, r6, r7, lr}
 800339a:	46c6      	mov	lr, r8
 800339c:	031e      	lsls	r6, r3, #12
 800339e:	0b36      	lsrs	r6, r6, #12
 80033a0:	46b0      	mov	r8, r6
 80033a2:	4e0d      	ldr	r6, [pc, #52]	@ (80033d8 <__aeabi_dcmpun+0x40>)
 80033a4:	030c      	lsls	r4, r1, #12
 80033a6:	004d      	lsls	r5, r1, #1
 80033a8:	005f      	lsls	r7, r3, #1
 80033aa:	b500      	push	{lr}
 80033ac:	0b24      	lsrs	r4, r4, #12
 80033ae:	0d6d      	lsrs	r5, r5, #21
 80033b0:	0d7f      	lsrs	r7, r7, #21
 80033b2:	42b5      	cmp	r5, r6
 80033b4:	d00b      	beq.n	80033ce <__aeabi_dcmpun+0x36>
 80033b6:	4908      	ldr	r1, [pc, #32]	@ (80033d8 <__aeabi_dcmpun+0x40>)
 80033b8:	2000      	movs	r0, #0
 80033ba:	428f      	cmp	r7, r1
 80033bc:	d104      	bne.n	80033c8 <__aeabi_dcmpun+0x30>
 80033be:	4646      	mov	r6, r8
 80033c0:	4316      	orrs	r6, r2
 80033c2:	0030      	movs	r0, r6
 80033c4:	1e43      	subs	r3, r0, #1
 80033c6:	4198      	sbcs	r0, r3
 80033c8:	bc80      	pop	{r7}
 80033ca:	46b8      	mov	r8, r7
 80033cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80033ce:	4304      	orrs	r4, r0
 80033d0:	2001      	movs	r0, #1
 80033d2:	2c00      	cmp	r4, #0
 80033d4:	d1f8      	bne.n	80033c8 <__aeabi_dcmpun+0x30>
 80033d6:	e7ee      	b.n	80033b6 <__aeabi_dcmpun+0x1e>
 80033d8:	000007ff 	.word	0x000007ff

080033dc <__aeabi_d2iz>:
 80033dc:	000b      	movs	r3, r1
 80033de:	0002      	movs	r2, r0
 80033e0:	b570      	push	{r4, r5, r6, lr}
 80033e2:	4d16      	ldr	r5, [pc, #88]	@ (800343c <__aeabi_d2iz+0x60>)
 80033e4:	030c      	lsls	r4, r1, #12
 80033e6:	b082      	sub	sp, #8
 80033e8:	0049      	lsls	r1, r1, #1
 80033ea:	2000      	movs	r0, #0
 80033ec:	9200      	str	r2, [sp, #0]
 80033ee:	9301      	str	r3, [sp, #4]
 80033f0:	0b24      	lsrs	r4, r4, #12
 80033f2:	0d49      	lsrs	r1, r1, #21
 80033f4:	0fde      	lsrs	r6, r3, #31
 80033f6:	42a9      	cmp	r1, r5
 80033f8:	dd04      	ble.n	8003404 <__aeabi_d2iz+0x28>
 80033fa:	4811      	ldr	r0, [pc, #68]	@ (8003440 <__aeabi_d2iz+0x64>)
 80033fc:	4281      	cmp	r1, r0
 80033fe:	dd03      	ble.n	8003408 <__aeabi_d2iz+0x2c>
 8003400:	4b10      	ldr	r3, [pc, #64]	@ (8003444 <__aeabi_d2iz+0x68>)
 8003402:	18f0      	adds	r0, r6, r3
 8003404:	b002      	add	sp, #8
 8003406:	bd70      	pop	{r4, r5, r6, pc}
 8003408:	2080      	movs	r0, #128	@ 0x80
 800340a:	0340      	lsls	r0, r0, #13
 800340c:	4320      	orrs	r0, r4
 800340e:	4c0e      	ldr	r4, [pc, #56]	@ (8003448 <__aeabi_d2iz+0x6c>)
 8003410:	1a64      	subs	r4, r4, r1
 8003412:	2c1f      	cmp	r4, #31
 8003414:	dd08      	ble.n	8003428 <__aeabi_d2iz+0x4c>
 8003416:	4b0d      	ldr	r3, [pc, #52]	@ (800344c <__aeabi_d2iz+0x70>)
 8003418:	1a5b      	subs	r3, r3, r1
 800341a:	40d8      	lsrs	r0, r3
 800341c:	0003      	movs	r3, r0
 800341e:	4258      	negs	r0, r3
 8003420:	2e00      	cmp	r6, #0
 8003422:	d1ef      	bne.n	8003404 <__aeabi_d2iz+0x28>
 8003424:	0018      	movs	r0, r3
 8003426:	e7ed      	b.n	8003404 <__aeabi_d2iz+0x28>
 8003428:	4b09      	ldr	r3, [pc, #36]	@ (8003450 <__aeabi_d2iz+0x74>)
 800342a:	9a00      	ldr	r2, [sp, #0]
 800342c:	469c      	mov	ip, r3
 800342e:	0003      	movs	r3, r0
 8003430:	4461      	add	r1, ip
 8003432:	408b      	lsls	r3, r1
 8003434:	40e2      	lsrs	r2, r4
 8003436:	4313      	orrs	r3, r2
 8003438:	e7f1      	b.n	800341e <__aeabi_d2iz+0x42>
 800343a:	46c0      	nop			@ (mov r8, r8)
 800343c:	000003fe 	.word	0x000003fe
 8003440:	0000041d 	.word	0x0000041d
 8003444:	7fffffff 	.word	0x7fffffff
 8003448:	00000433 	.word	0x00000433
 800344c:	00000413 	.word	0x00000413
 8003450:	fffffbed 	.word	0xfffffbed

08003454 <__aeabi_i2d>:
 8003454:	b570      	push	{r4, r5, r6, lr}
 8003456:	2800      	cmp	r0, #0
 8003458:	d016      	beq.n	8003488 <__aeabi_i2d+0x34>
 800345a:	17c3      	asrs	r3, r0, #31
 800345c:	18c5      	adds	r5, r0, r3
 800345e:	405d      	eors	r5, r3
 8003460:	0fc4      	lsrs	r4, r0, #31
 8003462:	0028      	movs	r0, r5
 8003464:	f000 f8ca 	bl	80035fc <__clzsi2>
 8003468:	4b10      	ldr	r3, [pc, #64]	@ (80034ac <__aeabi_i2d+0x58>)
 800346a:	1a1b      	subs	r3, r3, r0
 800346c:	055b      	lsls	r3, r3, #21
 800346e:	0d5b      	lsrs	r3, r3, #21
 8003470:	280a      	cmp	r0, #10
 8003472:	dc14      	bgt.n	800349e <__aeabi_i2d+0x4a>
 8003474:	0002      	movs	r2, r0
 8003476:	002e      	movs	r6, r5
 8003478:	3215      	adds	r2, #21
 800347a:	4096      	lsls	r6, r2
 800347c:	220b      	movs	r2, #11
 800347e:	1a12      	subs	r2, r2, r0
 8003480:	40d5      	lsrs	r5, r2
 8003482:	032d      	lsls	r5, r5, #12
 8003484:	0b2d      	lsrs	r5, r5, #12
 8003486:	e003      	b.n	8003490 <__aeabi_i2d+0x3c>
 8003488:	2400      	movs	r4, #0
 800348a:	2300      	movs	r3, #0
 800348c:	2500      	movs	r5, #0
 800348e:	2600      	movs	r6, #0
 8003490:	051b      	lsls	r3, r3, #20
 8003492:	432b      	orrs	r3, r5
 8003494:	07e4      	lsls	r4, r4, #31
 8003496:	4323      	orrs	r3, r4
 8003498:	0030      	movs	r0, r6
 800349a:	0019      	movs	r1, r3
 800349c:	bd70      	pop	{r4, r5, r6, pc}
 800349e:	380b      	subs	r0, #11
 80034a0:	4085      	lsls	r5, r0
 80034a2:	032d      	lsls	r5, r5, #12
 80034a4:	2600      	movs	r6, #0
 80034a6:	0b2d      	lsrs	r5, r5, #12
 80034a8:	e7f2      	b.n	8003490 <__aeabi_i2d+0x3c>
 80034aa:	46c0      	nop			@ (mov r8, r8)
 80034ac:	0000041e 	.word	0x0000041e

080034b0 <__aeabi_ui2d>:
 80034b0:	b510      	push	{r4, lr}
 80034b2:	1e04      	subs	r4, r0, #0
 80034b4:	d010      	beq.n	80034d8 <__aeabi_ui2d+0x28>
 80034b6:	f000 f8a1 	bl	80035fc <__clzsi2>
 80034ba:	4b0e      	ldr	r3, [pc, #56]	@ (80034f4 <__aeabi_ui2d+0x44>)
 80034bc:	1a1b      	subs	r3, r3, r0
 80034be:	055b      	lsls	r3, r3, #21
 80034c0:	0d5b      	lsrs	r3, r3, #21
 80034c2:	280a      	cmp	r0, #10
 80034c4:	dc0f      	bgt.n	80034e6 <__aeabi_ui2d+0x36>
 80034c6:	220b      	movs	r2, #11
 80034c8:	0021      	movs	r1, r4
 80034ca:	1a12      	subs	r2, r2, r0
 80034cc:	40d1      	lsrs	r1, r2
 80034ce:	3015      	adds	r0, #21
 80034d0:	030a      	lsls	r2, r1, #12
 80034d2:	4084      	lsls	r4, r0
 80034d4:	0b12      	lsrs	r2, r2, #12
 80034d6:	e001      	b.n	80034dc <__aeabi_ui2d+0x2c>
 80034d8:	2300      	movs	r3, #0
 80034da:	2200      	movs	r2, #0
 80034dc:	051b      	lsls	r3, r3, #20
 80034de:	4313      	orrs	r3, r2
 80034e0:	0020      	movs	r0, r4
 80034e2:	0019      	movs	r1, r3
 80034e4:	bd10      	pop	{r4, pc}
 80034e6:	0022      	movs	r2, r4
 80034e8:	380b      	subs	r0, #11
 80034ea:	4082      	lsls	r2, r0
 80034ec:	0312      	lsls	r2, r2, #12
 80034ee:	2400      	movs	r4, #0
 80034f0:	0b12      	lsrs	r2, r2, #12
 80034f2:	e7f3      	b.n	80034dc <__aeabi_ui2d+0x2c>
 80034f4:	0000041e 	.word	0x0000041e

080034f8 <__aeabi_d2f>:
 80034f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80034fa:	004b      	lsls	r3, r1, #1
 80034fc:	030f      	lsls	r7, r1, #12
 80034fe:	0d5b      	lsrs	r3, r3, #21
 8003500:	4c3a      	ldr	r4, [pc, #232]	@ (80035ec <__aeabi_d2f+0xf4>)
 8003502:	0f45      	lsrs	r5, r0, #29
 8003504:	b083      	sub	sp, #12
 8003506:	0a7f      	lsrs	r7, r7, #9
 8003508:	1c5e      	adds	r6, r3, #1
 800350a:	432f      	orrs	r7, r5
 800350c:	9000      	str	r0, [sp, #0]
 800350e:	9101      	str	r1, [sp, #4]
 8003510:	0fca      	lsrs	r2, r1, #31
 8003512:	00c5      	lsls	r5, r0, #3
 8003514:	4226      	tst	r6, r4
 8003516:	d00b      	beq.n	8003530 <__aeabi_d2f+0x38>
 8003518:	4935      	ldr	r1, [pc, #212]	@ (80035f0 <__aeabi_d2f+0xf8>)
 800351a:	185c      	adds	r4, r3, r1
 800351c:	2cfe      	cmp	r4, #254	@ 0xfe
 800351e:	dd13      	ble.n	8003548 <__aeabi_d2f+0x50>
 8003520:	20ff      	movs	r0, #255	@ 0xff
 8003522:	2300      	movs	r3, #0
 8003524:	05c0      	lsls	r0, r0, #23
 8003526:	4318      	orrs	r0, r3
 8003528:	07d2      	lsls	r2, r2, #31
 800352a:	4310      	orrs	r0, r2
 800352c:	b003      	add	sp, #12
 800352e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003530:	433d      	orrs	r5, r7
 8003532:	2b00      	cmp	r3, #0
 8003534:	d101      	bne.n	800353a <__aeabi_d2f+0x42>
 8003536:	2000      	movs	r0, #0
 8003538:	e7f4      	b.n	8003524 <__aeabi_d2f+0x2c>
 800353a:	2d00      	cmp	r5, #0
 800353c:	d0f0      	beq.n	8003520 <__aeabi_d2f+0x28>
 800353e:	2380      	movs	r3, #128	@ 0x80
 8003540:	03db      	lsls	r3, r3, #15
 8003542:	20ff      	movs	r0, #255	@ 0xff
 8003544:	433b      	orrs	r3, r7
 8003546:	e7ed      	b.n	8003524 <__aeabi_d2f+0x2c>
 8003548:	2c00      	cmp	r4, #0
 800354a:	dd0c      	ble.n	8003566 <__aeabi_d2f+0x6e>
 800354c:	9b00      	ldr	r3, [sp, #0]
 800354e:	00ff      	lsls	r7, r7, #3
 8003550:	019b      	lsls	r3, r3, #6
 8003552:	1e58      	subs	r0, r3, #1
 8003554:	4183      	sbcs	r3, r0
 8003556:	0f69      	lsrs	r1, r5, #29
 8003558:	433b      	orrs	r3, r7
 800355a:	430b      	orrs	r3, r1
 800355c:	0759      	lsls	r1, r3, #29
 800355e:	d127      	bne.n	80035b0 <__aeabi_d2f+0xb8>
 8003560:	08db      	lsrs	r3, r3, #3
 8003562:	b2e0      	uxtb	r0, r4
 8003564:	e7de      	b.n	8003524 <__aeabi_d2f+0x2c>
 8003566:	0021      	movs	r1, r4
 8003568:	3117      	adds	r1, #23
 800356a:	db31      	blt.n	80035d0 <__aeabi_d2f+0xd8>
 800356c:	2180      	movs	r1, #128	@ 0x80
 800356e:	201e      	movs	r0, #30
 8003570:	0409      	lsls	r1, r1, #16
 8003572:	4339      	orrs	r1, r7
 8003574:	1b00      	subs	r0, r0, r4
 8003576:	281f      	cmp	r0, #31
 8003578:	dd2d      	ble.n	80035d6 <__aeabi_d2f+0xde>
 800357a:	2602      	movs	r6, #2
 800357c:	4276      	negs	r6, r6
 800357e:	1b34      	subs	r4, r6, r4
 8003580:	000e      	movs	r6, r1
 8003582:	40e6      	lsrs	r6, r4
 8003584:	0034      	movs	r4, r6
 8003586:	2820      	cmp	r0, #32
 8003588:	d004      	beq.n	8003594 <__aeabi_d2f+0x9c>
 800358a:	481a      	ldr	r0, [pc, #104]	@ (80035f4 <__aeabi_d2f+0xfc>)
 800358c:	4684      	mov	ip, r0
 800358e:	4463      	add	r3, ip
 8003590:	4099      	lsls	r1, r3
 8003592:	430d      	orrs	r5, r1
 8003594:	002b      	movs	r3, r5
 8003596:	1e59      	subs	r1, r3, #1
 8003598:	418b      	sbcs	r3, r1
 800359a:	4323      	orrs	r3, r4
 800359c:	0759      	lsls	r1, r3, #29
 800359e:	d003      	beq.n	80035a8 <__aeabi_d2f+0xb0>
 80035a0:	210f      	movs	r1, #15
 80035a2:	4019      	ands	r1, r3
 80035a4:	2904      	cmp	r1, #4
 80035a6:	d10b      	bne.n	80035c0 <__aeabi_d2f+0xc8>
 80035a8:	019b      	lsls	r3, r3, #6
 80035aa:	2000      	movs	r0, #0
 80035ac:	0a5b      	lsrs	r3, r3, #9
 80035ae:	e7b9      	b.n	8003524 <__aeabi_d2f+0x2c>
 80035b0:	210f      	movs	r1, #15
 80035b2:	4019      	ands	r1, r3
 80035b4:	2904      	cmp	r1, #4
 80035b6:	d104      	bne.n	80035c2 <__aeabi_d2f+0xca>
 80035b8:	019b      	lsls	r3, r3, #6
 80035ba:	0a5b      	lsrs	r3, r3, #9
 80035bc:	b2e0      	uxtb	r0, r4
 80035be:	e7b1      	b.n	8003524 <__aeabi_d2f+0x2c>
 80035c0:	2400      	movs	r4, #0
 80035c2:	3304      	adds	r3, #4
 80035c4:	0159      	lsls	r1, r3, #5
 80035c6:	d5f7      	bpl.n	80035b8 <__aeabi_d2f+0xc0>
 80035c8:	3401      	adds	r4, #1
 80035ca:	2300      	movs	r3, #0
 80035cc:	b2e0      	uxtb	r0, r4
 80035ce:	e7a9      	b.n	8003524 <__aeabi_d2f+0x2c>
 80035d0:	2000      	movs	r0, #0
 80035d2:	2300      	movs	r3, #0
 80035d4:	e7a6      	b.n	8003524 <__aeabi_d2f+0x2c>
 80035d6:	4c08      	ldr	r4, [pc, #32]	@ (80035f8 <__aeabi_d2f+0x100>)
 80035d8:	191c      	adds	r4, r3, r4
 80035da:	002b      	movs	r3, r5
 80035dc:	40a5      	lsls	r5, r4
 80035de:	40c3      	lsrs	r3, r0
 80035e0:	40a1      	lsls	r1, r4
 80035e2:	1e68      	subs	r0, r5, #1
 80035e4:	4185      	sbcs	r5, r0
 80035e6:	4329      	orrs	r1, r5
 80035e8:	430b      	orrs	r3, r1
 80035ea:	e7d7      	b.n	800359c <__aeabi_d2f+0xa4>
 80035ec:	000007fe 	.word	0x000007fe
 80035f0:	fffffc80 	.word	0xfffffc80
 80035f4:	fffffca2 	.word	0xfffffca2
 80035f8:	fffffc82 	.word	0xfffffc82

080035fc <__clzsi2>:
 80035fc:	211c      	movs	r1, #28
 80035fe:	2301      	movs	r3, #1
 8003600:	041b      	lsls	r3, r3, #16
 8003602:	4298      	cmp	r0, r3
 8003604:	d301      	bcc.n	800360a <__clzsi2+0xe>
 8003606:	0c00      	lsrs	r0, r0, #16
 8003608:	3910      	subs	r1, #16
 800360a:	0a1b      	lsrs	r3, r3, #8
 800360c:	4298      	cmp	r0, r3
 800360e:	d301      	bcc.n	8003614 <__clzsi2+0x18>
 8003610:	0a00      	lsrs	r0, r0, #8
 8003612:	3908      	subs	r1, #8
 8003614:	091b      	lsrs	r3, r3, #4
 8003616:	4298      	cmp	r0, r3
 8003618:	d301      	bcc.n	800361e <__clzsi2+0x22>
 800361a:	0900      	lsrs	r0, r0, #4
 800361c:	3904      	subs	r1, #4
 800361e:	a202      	add	r2, pc, #8	@ (adr r2, 8003628 <__clzsi2+0x2c>)
 8003620:	5c10      	ldrb	r0, [r2, r0]
 8003622:	1840      	adds	r0, r0, r1
 8003624:	4770      	bx	lr
 8003626:	46c0      	nop			@ (mov r8, r8)
 8003628:	02020304 	.word	0x02020304
 800362c:	01010101 	.word	0x01010101
	...

08003638 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800363c:	f3bf 8f4f 	dsb	sy
}
 8003640:	46c0      	nop			@ (mov r8, r8)
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003642:	4b04      	ldr	r3, [pc, #16]	@ (8003654 <__NVIC_SystemReset+0x1c>)
 8003644:	4a04      	ldr	r2, [pc, #16]	@ (8003658 <__NVIC_SystemReset+0x20>)
 8003646:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8003648:	f3bf 8f4f 	dsb	sy
}
 800364c:	46c0      	nop			@ (mov r8, r8)
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800364e:	46c0      	nop			@ (mov r8, r8)
 8003650:	e7fd      	b.n	800364e <__NVIC_SystemReset+0x16>
 8003652:	46c0      	nop			@ (mov r8, r8)
 8003654:	e000ed00 	.word	0xe000ed00
 8003658:	05fa0004 	.word	0x05fa0004

0800365c <read_pressure_psi>:
/* USER CODE END PM */

/* Private variables ---------------------------------------------------------*/
ADC_HandleTypeDef hadc1;

int read_pressure_psi(void) {
 800365c:	b580      	push	{r7, lr}
 800365e:	b084      	sub	sp, #16
 8003660:	af00      	add	r7, sp, #0
    HAL_ADC_Start(&hadc1);
 8003662:	4b34      	ldr	r3, [pc, #208]	@ (8003734 <read_pressure_psi+0xd8>)
 8003664:	0018      	movs	r0, r3
 8003666:	f001 febb 	bl	80053e0 <HAL_ADC_Start>

    if (HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY) != HAL_OK) {
 800366a:	2301      	movs	r3, #1
 800366c:	425a      	negs	r2, r3
 800366e:	4b31      	ldr	r3, [pc, #196]	@ (8003734 <read_pressure_psi+0xd8>)
 8003670:	0011      	movs	r1, r2
 8003672:	0018      	movs	r0, r3
 8003674:	f001 ff02 	bl	800547c <HAL_ADC_PollForConversion>
 8003678:	1e03      	subs	r3, r0, #0
 800367a:	d002      	beq.n	8003682 <read_pressure_psi+0x26>
        return -1;
 800367c:	2301      	movs	r3, #1
 800367e:	425b      	negs	r3, r3
 8003680:	e054      	b.n	800372c <read_pressure_psi+0xd0>
    }

    uint32_t adc_raw_value = HAL_ADC_GetValue(&hadc1);
 8003682:	4b2c      	ldr	r3, [pc, #176]	@ (8003734 <read_pressure_psi+0xd8>)
 8003684:	0018      	movs	r0, r3
 8003686:	f001 ff8d 	bl	80055a4 <HAL_ADC_GetValue>
 800368a:	0003      	movs	r3, r0
 800368c:	60bb      	str	r3, [r7, #8]
    float voltage = ((adc_raw_value * 3.3f) / 4095.0f) * 2.0f;
 800368e:	68b8      	ldr	r0, [r7, #8]
 8003690:	f7fd ff4c 	bl	800152c <__aeabi_ui2f>
 8003694:	1c03      	adds	r3, r0, #0
 8003696:	4928      	ldr	r1, [pc, #160]	@ (8003738 <read_pressure_psi+0xdc>)
 8003698:	1c18      	adds	r0, r3, #0
 800369a:	f7fd fb69 	bl	8000d70 <__aeabi_fmul>
 800369e:	1c03      	adds	r3, r0, #0
 80036a0:	4926      	ldr	r1, [pc, #152]	@ (800373c <read_pressure_psi+0xe0>)
 80036a2:	1c18      	adds	r0, r3, #0
 80036a4:	f7fd f996 	bl	80009d4 <__aeabi_fdiv>
 80036a8:	1c03      	adds	r3, r0, #0
 80036aa:	1c19      	adds	r1, r3, #0
 80036ac:	1c18      	adds	r0, r3, #0
 80036ae:	f7fc ff9f 	bl	80005f0 <__aeabi_fadd>
 80036b2:	1c03      	adds	r3, r0, #0
 80036b4:	60fb      	str	r3, [r7, #12]

    if (voltage < 0.7f) voltage = 0.7f;
 80036b6:	4922      	ldr	r1, [pc, #136]	@ (8003740 <read_pressure_psi+0xe4>)
 80036b8:	68f8      	ldr	r0, [r7, #12]
 80036ba:	f7fc ff03 	bl	80004c4 <__aeabi_fcmplt>
 80036be:	1e03      	subs	r3, r0, #0
 80036c0:	d001      	beq.n	80036c6 <read_pressure_psi+0x6a>
 80036c2:	4b1f      	ldr	r3, [pc, #124]	@ (8003740 <read_pressure_psi+0xe4>)
 80036c4:	60fb      	str	r3, [r7, #12]
    if (voltage > 4.5f) voltage = 4.5f;
 80036c6:	491f      	ldr	r1, [pc, #124]	@ (8003744 <read_pressure_psi+0xe8>)
 80036c8:	68f8      	ldr	r0, [r7, #12]
 80036ca:	f7fc ff0f 	bl	80004ec <__aeabi_fcmpgt>
 80036ce:	1e03      	subs	r3, r0, #0
 80036d0:	d001      	beq.n	80036d6 <read_pressure_psi+0x7a>
 80036d2:	4b1c      	ldr	r3, [pc, #112]	@ (8003744 <read_pressure_psi+0xe8>)
 80036d4:	60fb      	str	r3, [r7, #12]

    float pressure = ((voltage - 0.7f) / 3.8f) * 150.0f;
 80036d6:	491a      	ldr	r1, [pc, #104]	@ (8003740 <read_pressure_psi+0xe4>)
 80036d8:	68f8      	ldr	r0, [r7, #12]
 80036da:	f7fd fca3 	bl	8001024 <__aeabi_fsub>
 80036de:	1c03      	adds	r3, r0, #0
 80036e0:	4919      	ldr	r1, [pc, #100]	@ (8003748 <read_pressure_psi+0xec>)
 80036e2:	1c18      	adds	r0, r3, #0
 80036e4:	f7fd f976 	bl	80009d4 <__aeabi_fdiv>
 80036e8:	1c03      	adds	r3, r0, #0
 80036ea:	4918      	ldr	r1, [pc, #96]	@ (800374c <read_pressure_psi+0xf0>)
 80036ec:	1c18      	adds	r0, r3, #0
 80036ee:	f7fd fb3f 	bl	8000d70 <__aeabi_fmul>
 80036f2:	1c03      	adds	r3, r0, #0
 80036f4:	607b      	str	r3, [r7, #4]

    // Proper rounding for both positive and negative values
    if (pressure >= 0.0f)
 80036f6:	2100      	movs	r1, #0
 80036f8:	6878      	ldr	r0, [r7, #4]
 80036fa:	f7fc ff01 	bl	8000500 <__aeabi_fcmpge>
 80036fe:	1e03      	subs	r3, r0, #0
 8003700:	d00a      	beq.n	8003718 <read_pressure_psi+0xbc>
        return (int)(pressure + 0.5f);
 8003702:	21fc      	movs	r1, #252	@ 0xfc
 8003704:	0589      	lsls	r1, r1, #22
 8003706:	6878      	ldr	r0, [r7, #4]
 8003708:	f7fc ff72 	bl	80005f0 <__aeabi_fadd>
 800370c:	1c03      	adds	r3, r0, #0
 800370e:	1c18      	adds	r0, r3, #0
 8003710:	f7fd feec 	bl	80014ec <__aeabi_f2iz>
 8003714:	0003      	movs	r3, r0
 8003716:	e009      	b.n	800372c <read_pressure_psi+0xd0>
    else
        return (int)(pressure - 0.5f);
 8003718:	21fc      	movs	r1, #252	@ 0xfc
 800371a:	0589      	lsls	r1, r1, #22
 800371c:	6878      	ldr	r0, [r7, #4]
 800371e:	f7fd fc81 	bl	8001024 <__aeabi_fsub>
 8003722:	1c03      	adds	r3, r0, #0
 8003724:	1c18      	adds	r0, r3, #0
 8003726:	f7fd fee1 	bl	80014ec <__aeabi_f2iz>
 800372a:	0003      	movs	r3, r0
}
 800372c:	0018      	movs	r0, r3
 800372e:	46bd      	mov	sp, r7
 8003730:	b004      	add	sp, #16
 8003732:	bd80      	pop	{r7, pc}
 8003734:	200001f8 	.word	0x200001f8
 8003738:	40533333 	.word	0x40533333
 800373c:	457ff000 	.word	0x457ff000
 8003740:	3f333333 	.word	0x3f333333
 8003744:	40900000 	.word	0x40900000
 8003748:	40733333 	.word	0x40733333
 800374c:	43160000 	.word	0x43160000

08003750 <read_encoder_delta>:
/* USER CODE BEGIN PV */
static uint8_t last_encoded = 0;

int read_encoder_delta(void) {
 8003750:	b590      	push	{r4, r7, lr}
 8003752:	b083      	sub	sp, #12
 8003754:	af00      	add	r7, sp, #0
    static uint8_t last_state = 0;
    static int8_t delta_accumulator = 0;

    uint8_t a = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2);
 8003756:	1dfc      	adds	r4, r7, #7
 8003758:	23a0      	movs	r3, #160	@ 0xa0
 800375a:	05db      	lsls	r3, r3, #23
 800375c:	2104      	movs	r1, #4
 800375e:	0018      	movs	r0, r3
 8003760:	f002 fba2 	bl	8005ea8 <HAL_GPIO_ReadPin>
 8003764:	0003      	movs	r3, r0
 8003766:	7023      	strb	r3, [r4, #0]
    uint8_t b = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3);
 8003768:	1dbc      	adds	r4, r7, #6
 800376a:	23a0      	movs	r3, #160	@ 0xa0
 800376c:	05db      	lsls	r3, r3, #23
 800376e:	2108      	movs	r1, #8
 8003770:	0018      	movs	r0, r3
 8003772:	f002 fb99 	bl	8005ea8 <HAL_GPIO_ReadPin>
 8003776:	0003      	movs	r3, r0
 8003778:	7023      	strb	r3, [r4, #0]

    uint8_t new_state = (a << 1) | b;
 800377a:	1dfb      	adds	r3, r7, #7
 800377c:	781b      	ldrb	r3, [r3, #0]
 800377e:	b25b      	sxtb	r3, r3
 8003780:	18db      	adds	r3, r3, r3
 8003782:	b25a      	sxtb	r2, r3
 8003784:	1dbb      	adds	r3, r7, #6
 8003786:	781b      	ldrb	r3, [r3, #0]
 8003788:	b25b      	sxtb	r3, r3
 800378a:	4313      	orrs	r3, r2
 800378c:	b25a      	sxtb	r2, r3
 800378e:	1d7b      	adds	r3, r7, #5
 8003790:	701a      	strb	r2, [r3, #0]

    // Only act if state actually changed
    if (new_state != last_state) {
 8003792:	4b2f      	ldr	r3, [pc, #188]	@ (8003850 <read_encoder_delta+0x100>)
 8003794:	781b      	ldrb	r3, [r3, #0]
 8003796:	1d7a      	adds	r2, r7, #5
 8003798:	7812      	ldrb	r2, [r2, #0]
 800379a:	429a      	cmp	r2, r3
 800379c:	d053      	beq.n	8003846 <read_encoder_delta+0xf6>
        // Combine old and new state into 4-bit transition code
        uint8_t transition = (last_state << 2) | new_state;
 800379e:	4b2c      	ldr	r3, [pc, #176]	@ (8003850 <read_encoder_delta+0x100>)
 80037a0:	781b      	ldrb	r3, [r3, #0]
 80037a2:	b25b      	sxtb	r3, r3
 80037a4:	009b      	lsls	r3, r3, #2
 80037a6:	b25a      	sxtb	r2, r3
 80037a8:	1d7b      	adds	r3, r7, #5
 80037aa:	781b      	ldrb	r3, [r3, #0]
 80037ac:	b25b      	sxtb	r3, r3
 80037ae:	4313      	orrs	r3, r2
 80037b0:	b25a      	sxtb	r2, r3
 80037b2:	1d3b      	adds	r3, r7, #4
 80037b4:	701a      	strb	r2, [r3, #0]
        last_state = new_state;
 80037b6:	4b26      	ldr	r3, [pc, #152]	@ (8003850 <read_encoder_delta+0x100>)
 80037b8:	1d7a      	adds	r2, r7, #5
 80037ba:	7812      	ldrb	r2, [r2, #0]
 80037bc:	701a      	strb	r2, [r3, #0]

        // Decode direction
        switch (transition) {
 80037be:	1d3b      	adds	r3, r7, #4
 80037c0:	781b      	ldrb	r3, [r3, #0]
 80037c2:	220e      	movs	r2, #14
 80037c4:	429a      	cmp	r2, r3
 80037c6:	4192      	sbcs	r2, r2
 80037c8:	4252      	negs	r2, r2
 80037ca:	b2d2      	uxtb	r2, r2
 80037cc:	2a00      	cmp	r2, #0
 80037ce:	d124      	bne.n	800381a <read_encoder_delta+0xca>
 80037d0:	2201      	movs	r2, #1
 80037d2:	409a      	lsls	r2, r3
 80037d4:	0013      	movs	r3, r2
 80037d6:	4a1f      	ldr	r2, [pc, #124]	@ (8003854 <read_encoder_delta+0x104>)
 80037d8:	401a      	ands	r2, r3
 80037da:	1e51      	subs	r1, r2, #1
 80037dc:	418a      	sbcs	r2, r1
 80037de:	b2d2      	uxtb	r2, r2
 80037e0:	2a00      	cmp	r2, #0
 80037e2:	d110      	bne.n	8003806 <read_encoder_delta+0xb6>
 80037e4:	4a1c      	ldr	r2, [pc, #112]	@ (8003858 <read_encoder_delta+0x108>)
 80037e6:	4013      	ands	r3, r2
 80037e8:	1e5a      	subs	r2, r3, #1
 80037ea:	4193      	sbcs	r3, r2
 80037ec:	b2db      	uxtb	r3, r3
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d013      	beq.n	800381a <read_encoder_delta+0xca>
            case 0b0001:
            case 0b0111:
            case 0b1110:
            case 0b1000:
                delta_accumulator++;
 80037f2:	4b1a      	ldr	r3, [pc, #104]	@ (800385c <read_encoder_delta+0x10c>)
 80037f4:	781b      	ldrb	r3, [r3, #0]
 80037f6:	b25b      	sxtb	r3, r3
 80037f8:	b2db      	uxtb	r3, r3
 80037fa:	3301      	adds	r3, #1
 80037fc:	b2db      	uxtb	r3, r3
 80037fe:	b25a      	sxtb	r2, r3
 8003800:	4b16      	ldr	r3, [pc, #88]	@ (800385c <read_encoder_delta+0x10c>)
 8003802:	701a      	strb	r2, [r3, #0]
                break;
 8003804:	e00a      	b.n	800381c <read_encoder_delta+0xcc>

            case 0b0010:
            case 0b1011:
            case 0b1101:
            case 0b0100:
                delta_accumulator--;
 8003806:	4b15      	ldr	r3, [pc, #84]	@ (800385c <read_encoder_delta+0x10c>)
 8003808:	781b      	ldrb	r3, [r3, #0]
 800380a:	b25b      	sxtb	r3, r3
 800380c:	b2db      	uxtb	r3, r3
 800380e:	3b01      	subs	r3, #1
 8003810:	b2db      	uxtb	r3, r3
 8003812:	b25a      	sxtb	r2, r3
 8003814:	4b11      	ldr	r3, [pc, #68]	@ (800385c <read_encoder_delta+0x10c>)
 8003816:	701a      	strb	r2, [r3, #0]
                break;
 8003818:	e000      	b.n	800381c <read_encoder_delta+0xcc>

            default:
                // Illegal transition or bounce; ignore
                break;
 800381a:	46c0      	nop			@ (mov r8, r8)
        }

        // Return ±1 only when 4 steps in one direction accumulated
        if (delta_accumulator >= 4) {
 800381c:	4b0f      	ldr	r3, [pc, #60]	@ (800385c <read_encoder_delta+0x10c>)
 800381e:	781b      	ldrb	r3, [r3, #0]
 8003820:	b25b      	sxtb	r3, r3
 8003822:	2b03      	cmp	r3, #3
 8003824:	dd04      	ble.n	8003830 <read_encoder_delta+0xe0>
            delta_accumulator = 0;
 8003826:	4b0d      	ldr	r3, [pc, #52]	@ (800385c <read_encoder_delta+0x10c>)
 8003828:	2200      	movs	r2, #0
 800382a:	701a      	strb	r2, [r3, #0]
            return 1;
 800382c:	2301      	movs	r3, #1
 800382e:	e00b      	b.n	8003848 <read_encoder_delta+0xf8>
        } else if (delta_accumulator <= -4) {
 8003830:	4b0a      	ldr	r3, [pc, #40]	@ (800385c <read_encoder_delta+0x10c>)
 8003832:	781b      	ldrb	r3, [r3, #0]
 8003834:	b25b      	sxtb	r3, r3
 8003836:	3303      	adds	r3, #3
 8003838:	da05      	bge.n	8003846 <read_encoder_delta+0xf6>
            delta_accumulator = 0;
 800383a:	4b08      	ldr	r3, [pc, #32]	@ (800385c <read_encoder_delta+0x10c>)
 800383c:	2200      	movs	r2, #0
 800383e:	701a      	strb	r2, [r3, #0]
            return -1;
 8003840:	2301      	movs	r3, #1
 8003842:	425b      	negs	r3, r3
 8003844:	e000      	b.n	8003848 <read_encoder_delta+0xf8>
        }
    }

    return 0;
 8003846:	2300      	movs	r3, #0
}
 8003848:	0018      	movs	r0, r3
 800384a:	46bd      	mov	sp, r7
 800384c:	b003      	add	sp, #12
 800384e:	bd90      	pop	{r4, r7, pc}
 8003850:	200002fc 	.word	0x200002fc
 8003854:	00002814 	.word	0x00002814
 8003858:	00004182 	.word	0x00004182
 800385c:	200002fd 	.word	0x200002fd

08003860 <clear_buffer>:


char OLED[4][20];
char Buffer[4][20]; // staging buffer to write to

void clear_buffer(void) {
 8003860:	b580      	push	{r7, lr}
 8003862:	b082      	sub	sp, #8
 8003864:	af00      	add	r7, sp, #0
    for (int row = 0; row < 4; row++) {
 8003866:	2300      	movs	r3, #0
 8003868:	607b      	str	r3, [r7, #4]
 800386a:	e00e      	b.n	800388a <clear_buffer+0x2a>
        memset(Buffer[row], ' ', 20);
 800386c:	687a      	ldr	r2, [r7, #4]
 800386e:	0013      	movs	r3, r2
 8003870:	009b      	lsls	r3, r3, #2
 8003872:	189b      	adds	r3, r3, r2
 8003874:	009b      	lsls	r3, r3, #2
 8003876:	4a09      	ldr	r2, [pc, #36]	@ (800389c <clear_buffer+0x3c>)
 8003878:	189b      	adds	r3, r3, r2
 800387a:	2214      	movs	r2, #20
 800387c:	2120      	movs	r1, #32
 800387e:	0018      	movs	r0, r3
 8003880:	f004 fe76 	bl	8008570 <memset>
    for (int row = 0; row < 4; row++) {
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	3301      	adds	r3, #1
 8003888:	607b      	str	r3, [r7, #4]
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	2b03      	cmp	r3, #3
 800388e:	dded      	ble.n	800386c <clear_buffer+0xc>
    }
}
 8003890:	46c0      	nop			@ (mov r8, r8)
 8003892:	46c0      	nop			@ (mov r8, r8)
 8003894:	46bd      	mov	sp, r7
 8003896:	b002      	add	sp, #8
 8003898:	bd80      	pop	{r7, pc}
 800389a:	46c0      	nop			@ (mov r8, r8)
 800389c:	200002ac 	.word	0x200002ac

080038a0 <update_display_chunks>:




void update_display_chunks(char Buffer[4][20]) {
 80038a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80038a2:	b087      	sub	sp, #28
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
    for (uint8_t row = 0; row < 4; row++) {
 80038a8:	2317      	movs	r3, #23
 80038aa:	18fb      	adds	r3, r7, r3
 80038ac:	2200      	movs	r2, #0
 80038ae:	701a      	strb	r2, [r3, #0]
 80038b0:	e0a4      	b.n	80039fc <update_display_chunks+0x15c>
        uint32_t *oled_row = (uint32_t *)OLED[row];
 80038b2:	2117      	movs	r1, #23
 80038b4:	187b      	adds	r3, r7, r1
 80038b6:	781a      	ldrb	r2, [r3, #0]
 80038b8:	0013      	movs	r3, r2
 80038ba:	009b      	lsls	r3, r3, #2
 80038bc:	189b      	adds	r3, r3, r2
 80038be:	009b      	lsls	r3, r3, #2
 80038c0:	4a54      	ldr	r2, [pc, #336]	@ (8003a14 <update_display_chunks+0x174>)
 80038c2:	189b      	adds	r3, r3, r2
 80038c4:	613b      	str	r3, [r7, #16]
        uint32_t *buf_row  = (uint32_t *)Buffer[row];
 80038c6:	187b      	adds	r3, r7, r1
 80038c8:	781a      	ldrb	r2, [r3, #0]
 80038ca:	0013      	movs	r3, r2
 80038cc:	009b      	lsls	r3, r3, #2
 80038ce:	189b      	adds	r3, r3, r2
 80038d0:	009b      	lsls	r3, r3, #2
 80038d2:	001a      	movs	r2, r3
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	189b      	adds	r3, r3, r2
 80038d8:	60fb      	str	r3, [r7, #12]

        for (uint8_t chunk = 0; chunk < 5; chunk++) { // 20 chars / 4 = 5 chunks
 80038da:	2316      	movs	r3, #22
 80038dc:	18fb      	adds	r3, r7, r3
 80038de:	2200      	movs	r2, #0
 80038e0:	701a      	strb	r2, [r3, #0]
 80038e2:	e07f      	b.n	80039e4 <update_display_chunks+0x144>
            if (oled_row[chunk] != buf_row[chunk]) {
 80038e4:	2016      	movs	r0, #22
 80038e6:	183b      	adds	r3, r7, r0
 80038e8:	781b      	ldrb	r3, [r3, #0]
 80038ea:	009b      	lsls	r3, r3, #2
 80038ec:	693a      	ldr	r2, [r7, #16]
 80038ee:	18d3      	adds	r3, r2, r3
 80038f0:	681a      	ldr	r2, [r3, #0]
 80038f2:	183b      	adds	r3, r7, r0
 80038f4:	781b      	ldrb	r3, [r3, #0]
 80038f6:	009b      	lsls	r3, r3, #2
 80038f8:	68f9      	ldr	r1, [r7, #12]
 80038fa:	18cb      	adds	r3, r1, r3
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	429a      	cmp	r2, r3
 8003900:	d06a      	beq.n	80039d8 <update_display_chunks+0x138>
                // There's a difference in this chunk — do per-char check
                uint8_t base_col = chunk * 4;
 8003902:	230b      	movs	r3, #11
 8003904:	18fb      	adds	r3, r7, r3
 8003906:	183a      	adds	r2, r7, r0
 8003908:	7812      	ldrb	r2, [r2, #0]
 800390a:	0092      	lsls	r2, r2, #2
 800390c:	701a      	strb	r2, [r3, #0]

                for (uint8_t offset = 0; offset < 4; offset++) {
 800390e:	2315      	movs	r3, #21
 8003910:	18fb      	adds	r3, r7, r3
 8003912:	2200      	movs	r2, #0
 8003914:	701a      	strb	r2, [r3, #0]
 8003916:	e05a      	b.n	80039ce <update_display_chunks+0x12e>
                    uint8_t col = base_col + offset;
 8003918:	200a      	movs	r0, #10
 800391a:	183b      	adds	r3, r7, r0
 800391c:	220b      	movs	r2, #11
 800391e:	18b9      	adds	r1, r7, r2
 8003920:	2215      	movs	r2, #21
 8003922:	18ba      	adds	r2, r7, r2
 8003924:	7809      	ldrb	r1, [r1, #0]
 8003926:	7812      	ldrb	r2, [r2, #0]
 8003928:	188a      	adds	r2, r1, r2
 800392a:	701a      	strb	r2, [r3, #0]
                    if (Buffer[row][col] != OLED[row][col]) {
 800392c:	2617      	movs	r6, #23
 800392e:	19bb      	adds	r3, r7, r6
 8003930:	781a      	ldrb	r2, [r3, #0]
 8003932:	0013      	movs	r3, r2
 8003934:	009b      	lsls	r3, r3, #2
 8003936:	189b      	adds	r3, r3, r2
 8003938:	009b      	lsls	r3, r3, #2
 800393a:	001a      	movs	r2, r3
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	189a      	adds	r2, r3, r2
 8003940:	183b      	adds	r3, r7, r0
 8003942:	781b      	ldrb	r3, [r3, #0]
 8003944:	5cd1      	ldrb	r1, [r2, r3]
 8003946:	19bb      	adds	r3, r7, r6
 8003948:	781a      	ldrb	r2, [r3, #0]
 800394a:	0005      	movs	r5, r0
 800394c:	183b      	adds	r3, r7, r0
 800394e:	7818      	ldrb	r0, [r3, #0]
 8003950:	4c30      	ldr	r4, [pc, #192]	@ (8003a14 <update_display_chunks+0x174>)
 8003952:	0013      	movs	r3, r2
 8003954:	009b      	lsls	r3, r3, #2
 8003956:	189b      	adds	r3, r3, r2
 8003958:	009b      	lsls	r3, r3, #2
 800395a:	18e3      	adds	r3, r4, r3
 800395c:	5c1b      	ldrb	r3, [r3, r0]
 800395e:	4299      	cmp	r1, r3
 8003960:	d02f      	beq.n	80039c2 <update_display_chunks+0x122>
                        NHD_OLED_cursorPos(row, col);
 8003962:	002c      	movs	r4, r5
 8003964:	193b      	adds	r3, r7, r4
 8003966:	781a      	ldrb	r2, [r3, #0]
 8003968:	19bb      	adds	r3, r7, r6
 800396a:	781b      	ldrb	r3, [r3, #0]
 800396c:	0011      	movs	r1, r2
 800396e:	0018      	movs	r0, r3
 8003970:	f001 f804 	bl	800497c <NHD_OLED_cursorPos>
                        NHD_OLED_sendData(Buffer[row][col]);
 8003974:	19bb      	adds	r3, r7, r6
 8003976:	781a      	ldrb	r2, [r3, #0]
 8003978:	0013      	movs	r3, r2
 800397a:	009b      	lsls	r3, r3, #2
 800397c:	189b      	adds	r3, r3, r2
 800397e:	009b      	lsls	r3, r3, #2
 8003980:	001a      	movs	r2, r3
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	189a      	adds	r2, r3, r2
 8003986:	193b      	adds	r3, r7, r4
 8003988:	781b      	ldrb	r3, [r3, #0]
 800398a:	5cd3      	ldrb	r3, [r2, r3]
 800398c:	0018      	movs	r0, r3
 800398e:	f000 ff40 	bl	8004812 <NHD_OLED_sendData>
                        OLED[row][col] = Buffer[row][col];
 8003992:	19bb      	adds	r3, r7, r6
 8003994:	781a      	ldrb	r2, [r3, #0]
 8003996:	0013      	movs	r3, r2
 8003998:	009b      	lsls	r3, r3, #2
 800399a:	189b      	adds	r3, r3, r2
 800399c:	009b      	lsls	r3, r3, #2
 800399e:	001a      	movs	r2, r3
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	1898      	adds	r0, r3, r2
 80039a4:	193b      	adds	r3, r7, r4
 80039a6:	781b      	ldrb	r3, [r3, #0]
 80039a8:	19ba      	adds	r2, r7, r6
 80039aa:	7812      	ldrb	r2, [r2, #0]
 80039ac:	1939      	adds	r1, r7, r4
 80039ae:	7809      	ldrb	r1, [r1, #0]
 80039b0:	5cc4      	ldrb	r4, [r0, r3]
 80039b2:	4818      	ldr	r0, [pc, #96]	@ (8003a14 <update_display_chunks+0x174>)
 80039b4:	0013      	movs	r3, r2
 80039b6:	009b      	lsls	r3, r3, #2
 80039b8:	189b      	adds	r3, r3, r2
 80039ba:	009b      	lsls	r3, r3, #2
 80039bc:	18c3      	adds	r3, r0, r3
 80039be:	1c22      	adds	r2, r4, #0
 80039c0:	545a      	strb	r2, [r3, r1]
                for (uint8_t offset = 0; offset < 4; offset++) {
 80039c2:	2115      	movs	r1, #21
 80039c4:	187b      	adds	r3, r7, r1
 80039c6:	781a      	ldrb	r2, [r3, #0]
 80039c8:	187b      	adds	r3, r7, r1
 80039ca:	3201      	adds	r2, #1
 80039cc:	701a      	strb	r2, [r3, #0]
 80039ce:	2315      	movs	r3, #21
 80039d0:	18fb      	adds	r3, r7, r3
 80039d2:	781b      	ldrb	r3, [r3, #0]
 80039d4:	2b03      	cmp	r3, #3
 80039d6:	d99f      	bls.n	8003918 <update_display_chunks+0x78>
        for (uint8_t chunk = 0; chunk < 5; chunk++) { // 20 chars / 4 = 5 chunks
 80039d8:	2116      	movs	r1, #22
 80039da:	187b      	adds	r3, r7, r1
 80039dc:	781a      	ldrb	r2, [r3, #0]
 80039de:	187b      	adds	r3, r7, r1
 80039e0:	3201      	adds	r2, #1
 80039e2:	701a      	strb	r2, [r3, #0]
 80039e4:	2316      	movs	r3, #22
 80039e6:	18fb      	adds	r3, r7, r3
 80039e8:	781b      	ldrb	r3, [r3, #0]
 80039ea:	2b04      	cmp	r3, #4
 80039ec:	d800      	bhi.n	80039f0 <update_display_chunks+0x150>
 80039ee:	e779      	b.n	80038e4 <update_display_chunks+0x44>
    for (uint8_t row = 0; row < 4; row++) {
 80039f0:	2117      	movs	r1, #23
 80039f2:	187b      	adds	r3, r7, r1
 80039f4:	781a      	ldrb	r2, [r3, #0]
 80039f6:	187b      	adds	r3, r7, r1
 80039f8:	3201      	adds	r2, #1
 80039fa:	701a      	strb	r2, [r3, #0]
 80039fc:	2317      	movs	r3, #23
 80039fe:	18fb      	adds	r3, r7, r3
 8003a00:	781b      	ldrb	r3, [r3, #0]
 8003a02:	2b03      	cmp	r3, #3
 8003a04:	d800      	bhi.n	8003a08 <update_display_chunks+0x168>
 8003a06:	e754      	b.n	80038b2 <update_display_chunks+0x12>
                    }
                }
            }
        }
    }
}
 8003a08:	46c0      	nop			@ (mov r8, r8)
 8003a0a:	46c0      	nop			@ (mov r8, r8)
 8003a0c:	46bd      	mov	sp, r7
 8003a0e:	b007      	add	sp, #28
 8003a10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003a12:	46c0      	nop			@ (mov r8, r8)
 8003a14:	2000025c 	.word	0x2000025c

08003a18 <pad_center>:


void pad_center(char dst[20], const char *src) {
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b086      	sub	sp, #24
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
 8003a20:	6039      	str	r1, [r7, #0]
    int len = strlen(src);
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	0018      	movs	r0, r3
 8003a26:	f7fc fb6b 	bl	8000100 <strlen>
 8003a2a:	0003      	movs	r3, r0
 8003a2c:	617b      	str	r3, [r7, #20]
    if (len > 20) len = 20;
 8003a2e:	697b      	ldr	r3, [r7, #20]
 8003a30:	2b14      	cmp	r3, #20
 8003a32:	dd01      	ble.n	8003a38 <pad_center+0x20>
 8003a34:	2314      	movs	r3, #20
 8003a36:	617b      	str	r3, [r7, #20]

    int pad_left = (20 - len) / 2;
 8003a38:	697b      	ldr	r3, [r7, #20]
 8003a3a:	2214      	movs	r2, #20
 8003a3c:	1ad3      	subs	r3, r2, r3
 8003a3e:	d500      	bpl.n	8003a42 <pad_center+0x2a>
 8003a40:	3301      	adds	r3, #1
 8003a42:	105b      	asrs	r3, r3, #1
 8003a44:	613b      	str	r3, [r7, #16]
    int pad_right = 20 - len - pad_left;
 8003a46:	697b      	ldr	r3, [r7, #20]
 8003a48:	2214      	movs	r2, #20
 8003a4a:	1ad2      	subs	r2, r2, r3
 8003a4c:	693b      	ldr	r3, [r7, #16]
 8003a4e:	1ad3      	subs	r3, r2, r3
 8003a50:	60fb      	str	r3, [r7, #12]

    memset(dst, ' ', 20);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2214      	movs	r2, #20
 8003a56:	2120      	movs	r1, #32
 8003a58:	0018      	movs	r0, r3
 8003a5a:	f004 fd89 	bl	8008570 <memset>
    memcpy(dst + pad_left, src, len);
 8003a5e:	693b      	ldr	r3, [r7, #16]
 8003a60:	687a      	ldr	r2, [r7, #4]
 8003a62:	18d3      	adds	r3, r2, r3
 8003a64:	697a      	ldr	r2, [r7, #20]
 8003a66:	6839      	ldr	r1, [r7, #0]
 8003a68:	0018      	movs	r0, r3
 8003a6a:	f004 fdd8 	bl	800861e <memcpy>
}
 8003a6e:	46c0      	nop			@ (mov r8, r8)
 8003a70:	46bd      	mov	sp, r7
 8003a72:	b006      	add	sp, #24
 8003a74:	bd80      	pop	{r7, pc}

08003a76 <pad_left_20>:

    memset(dst, ' ', 20);
    memcpy(dst + (20 - len), src, len);
}

void pad_left_20(char dst[20], const char *src) {
 8003a76:	b580      	push	{r7, lr}
 8003a78:	b084      	sub	sp, #16
 8003a7a:	af00      	add	r7, sp, #0
 8003a7c:	6078      	str	r0, [r7, #4]
 8003a7e:	6039      	str	r1, [r7, #0]
    int len = strlen(src);
 8003a80:	683b      	ldr	r3, [r7, #0]
 8003a82:	0018      	movs	r0, r3
 8003a84:	f7fc fb3c 	bl	8000100 <strlen>
 8003a88:	0003      	movs	r3, r0
 8003a8a:	60fb      	str	r3, [r7, #12]
    if (len > 20) len = 20;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	2b14      	cmp	r3, #20
 8003a90:	dd01      	ble.n	8003a96 <pad_left_20+0x20>
 8003a92:	2314      	movs	r3, #20
 8003a94:	60fb      	str	r3, [r7, #12]

    memcpy(dst, src, len);
 8003a96:	68fa      	ldr	r2, [r7, #12]
 8003a98:	6839      	ldr	r1, [r7, #0]
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	0018      	movs	r0, r3
 8003a9e:	f004 fdbe 	bl	800861e <memcpy>
    if (len < 20)
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	2b13      	cmp	r3, #19
 8003aa6:	dc09      	bgt.n	8003abc <pad_left_20+0x46>
        memset(dst + len, ' ', 20 - len);
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	687a      	ldr	r2, [r7, #4]
 8003aac:	18d0      	adds	r0, r2, r3
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	2214      	movs	r2, #20
 8003ab2:	1ad3      	subs	r3, r2, r3
 8003ab4:	001a      	movs	r2, r3
 8003ab6:	2120      	movs	r1, #32
 8003ab8:	f004 fd5a 	bl	8008570 <memset>
}
 8003abc:	46c0      	nop			@ (mov r8, r8)
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	b004      	add	sp, #16
 8003ac2:	bd80      	pop	{r7, pc}

08003ac4 <enter_emergency_shutdown>:

void enter_emergency_shutdown(void) {
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	b082      	sub	sp, #8
 8003ac8:	af00      	add	r7, sp, #0
    // Immediately stop everything
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET); // valve closed
 8003aca:	2380      	movs	r3, #128	@ 0x80
 8003acc:	0059      	lsls	r1, r3, #1
 8003ace:	23a0      	movs	r3, #160	@ 0xa0
 8003ad0:	05db      	lsls	r3, r3, #23
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	0018      	movs	r0, r3
 8003ad6:	f002 fa04 	bl	8005ee2 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET); // pump off
 8003ada:	4b27      	ldr	r3, [pc, #156]	@ (8003b78 <enter_emergency_shutdown+0xb4>)
 8003adc:	2200      	movs	r2, #0
 8003ade:	2104      	movs	r1, #4
 8003ae0:	0018      	movs	r0, r3
 8003ae2:	f002 f9fe 	bl	8005ee2 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET); // LED1 off
 8003ae6:	2380      	movs	r3, #128	@ 0x80
 8003ae8:	0099      	lsls	r1, r3, #2
 8003aea:	23a0      	movs	r3, #160	@ 0xa0
 8003aec:	05db      	lsls	r3, r3, #23
 8003aee:	2200      	movs	r2, #0
 8003af0:	0018      	movs	r0, r3
 8003af2:	f002 f9f6 	bl	8005ee2 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET); // LED2 off
 8003af6:	2380      	movs	r3, #128	@ 0x80
 8003af8:	00d9      	lsls	r1, r3, #3
 8003afa:	23a0      	movs	r3, #160	@ 0xa0
 8003afc:	05db      	lsls	r3, r3, #23
 8003afe:	2200      	movs	r2, #0
 8003b00:	0018      	movs	r0, r3
 8003b02:	f002 f9ee 	bl	8005ee2 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET); // LED3 off
 8003b06:	4b1d      	ldr	r3, [pc, #116]	@ (8003b7c <enter_emergency_shutdown+0xb8>)
 8003b08:	2200      	movs	r2, #0
 8003b0a:	2140      	movs	r1, #64	@ 0x40
 8003b0c:	0018      	movs	r0, r3
 8003b0e:	f002 f9e8 	bl	8005ee2 <HAL_GPIO_WritePin>

    clear_buffer();
 8003b12:	f7ff fea5 	bl	8003860 <clear_buffer>
    pad_center(Buffer[1], "!! LEAK DETECTED !!");
 8003b16:	4a1a      	ldr	r2, [pc, #104]	@ (8003b80 <enter_emergency_shutdown+0xbc>)
 8003b18:	4b1a      	ldr	r3, [pc, #104]	@ (8003b84 <enter_emergency_shutdown+0xc0>)
 8003b1a:	0011      	movs	r1, r2
 8003b1c:	0018      	movs	r0, r3
 8003b1e:	f7ff ff7b 	bl	8003a18 <pad_center>
    pad_center(Buffer[2], "Shutdown.");
 8003b22:	4a19      	ldr	r2, [pc, #100]	@ (8003b88 <enter_emergency_shutdown+0xc4>)
 8003b24:	4b19      	ldr	r3, [pc, #100]	@ (8003b8c <enter_emergency_shutdown+0xc8>)
 8003b26:	0011      	movs	r1, r2
 8003b28:	0018      	movs	r0, r3
 8003b2a:	f7ff ff75 	bl	8003a18 <pad_center>
    update_display_chunks(Buffer);
 8003b2e:	4b18      	ldr	r3, [pc, #96]	@ (8003b90 <enter_emergency_shutdown+0xcc>)
 8003b30:	0018      	movs	r0, r3
 8003b32:	f7ff feb5 	bl	80038a0 <update_display_chunks>

    uint32_t shutdown_start = HAL_GetTick();
 8003b36:	f001 f947 	bl	8004dc8 <HAL_GetTick>
 8003b3a:	0003      	movs	r3, r0
 8003b3c:	607b      	str	r3, [r7, #4]

    while (HAL_GetTick() - shutdown_start < 5000) {
 8003b3e:	e002      	b.n	8003b46 <enter_emergency_shutdown+0x82>
        HAL_Delay(10); // Wait quietly for 5 seconds
 8003b40:	200a      	movs	r0, #10
 8003b42:	f001 f94b 	bl	8004ddc <HAL_Delay>
    while (HAL_GetTick() - shutdown_start < 5000) {
 8003b46:	f001 f93f 	bl	8004dc8 <HAL_GetTick>
 8003b4a:	0002      	movs	r2, r0
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	1ad3      	subs	r3, r2, r3
 8003b50:	4a10      	ldr	r2, [pc, #64]	@ (8003b94 <enter_emergency_shutdown+0xd0>)
 8003b52:	4293      	cmp	r3, r2
 8003b54:	d9f4      	bls.n	8003b40 <enter_emergency_shutdown+0x7c>
    }

    NHD_OLED_displayOff(); // Turn off OLED after 5 sec
 8003b56:	f000 fefa 	bl	800494e <NHD_OLED_displayOff>

    // Now sit here doing nothing until a reset button (e.g., PB3) is pressed
    while (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6) == GPIO_PIN_SET) {
 8003b5a:	e002      	b.n	8003b62 <enter_emergency_shutdown+0x9e>
        // Waiting for PB3 to be pressed
        HAL_Delay(10);
 8003b5c:	200a      	movs	r0, #10
 8003b5e:	f001 f93d 	bl	8004ddc <HAL_Delay>
    while (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6) == GPIO_PIN_SET) {
 8003b62:	4b05      	ldr	r3, [pc, #20]	@ (8003b78 <enter_emergency_shutdown+0xb4>)
 8003b64:	2140      	movs	r1, #64	@ 0x40
 8003b66:	0018      	movs	r0, r3
 8003b68:	f002 f99e 	bl	8005ea8 <HAL_GPIO_ReadPin>
 8003b6c:	0003      	movs	r3, r0
 8003b6e:	2b01      	cmp	r3, #1
 8003b70:	d0f4      	beq.n	8003b5c <enter_emergency_shutdown+0x98>
    }

    // Optionally: Hard reset microcontroller when button is pressed
    NVIC_SystemReset();
 8003b72:	f7ff fd61 	bl	8003638 <__NVIC_SystemReset>
 8003b76:	46c0      	nop			@ (mov r8, r8)
 8003b78:	50000400 	.word	0x50000400
 8003b7c:	50000800 	.word	0x50000800
 8003b80:	0800b218 	.word	0x0800b218
 8003b84:	200002c0 	.word	0x200002c0
 8003b88:	0800b22c 	.word	0x0800b22c
 8003b8c:	200002d4 	.word	0x200002d4
 8003b90:	200002ac 	.word	0x200002ac
 8003b94:	00001387 	.word	0x00001387

08003b98 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8003b98:	b5b0      	push	{r4, r5, r7, lr}
 8003b9a:	b09c      	sub	sp, #112	@ 0x70
 8003b9c:	af02      	add	r7, sp, #8
    uint32_t previousTick = 0;
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	667b      	str	r3, [r7, #100]	@ 0x64
    uint32_t lastPressureUpdate = 0;
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	663b      	str	r3, [r7, #96]	@ 0x60
    static int last_pressure_value = -1;

    int shots = 0;
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	65fb      	str	r3, [r7, #92]	@ 0x5c
    int page = 0;
 8003baa:	2300      	movs	r3, #0
 8003bac:	65bb      	str	r3, [r7, #88]	@ 0x58
    int shot_length = 1000;
 8003bae:	23fa      	movs	r3, #250	@ 0xfa
 8003bb0:	009b      	lsls	r3, r3, #2
 8003bb2:	657b      	str	r3, [r7, #84]	@ 0x54
    int shot_max = 10000;
 8003bb4:	4bd6      	ldr	r3, [pc, #856]	@ (8003f10 <main+0x378>)
 8003bb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    int shot_min = 20;
 8003bb8:	2314      	movs	r3, #20
 8003bba:	63bb      	str	r3, [r7, #56]	@ 0x38
    int pressed = 0;
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	653b      	str	r3, [r7, #80]	@ 0x50
    int ignore_shots_remaining = 1;
 8003bc0:	2301      	movs	r3, #1
 8003bc2:	637b      	str	r3, [r7, #52]	@ 0x34
    static uint8_t refill_button_was_down = 0;
    uint8_t length;
	static uint8_t emergency_previous = 1;


    HAL_Init();
 8003bc4:	f001 f884 	bl	8004cd0 <HAL_Init>
    SystemClock_Config();
 8003bc8:	f000 fba8 	bl	800431c <SystemClock_Config>
    MX_GPIO_Init();
 8003bcc:	f000 fc58 	bl	8004480 <MX_GPIO_Init>
    MX_ADC1_Init();
 8003bd0:	f000 fbec 	bl	80043ac <MX_ADC1_Init>
    HAL_ADC_Start(&hadc1);
 8003bd4:	4bcf      	ldr	r3, [pc, #828]	@ (8003f14 <main+0x37c>)
 8003bd6:	0018      	movs	r0, r3
 8003bd8:	f001 fc02 	bl	80053e0 <HAL_ADC_Start>

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8003bdc:	4bce      	ldr	r3, [pc, #824]	@ (8003f18 <main+0x380>)
 8003bde:	2200      	movs	r2, #0
 8003be0:	2101      	movs	r1, #1
 8003be2:	0018      	movs	r0, r3
 8003be4:	f002 f97d 	bl	8005ee2 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 8003be8:	4bcb      	ldr	r3, [pc, #812]	@ (8003f18 <main+0x380>)
 8003bea:	2201      	movs	r2, #1
 8003bec:	2102      	movs	r1, #2
 8003bee:	0018      	movs	r0, r3
 8003bf0:	f002 f977 	bl	8005ee2 <HAL_GPIO_WritePin>
    HAL_Delay(500);
 8003bf4:	23fa      	movs	r3, #250	@ 0xfa
 8003bf6:	005b      	lsls	r3, r3, #1
 8003bf8:	0018      	movs	r0, r3
 8003bfa:	f001 f8ef 	bl	8004ddc <HAL_Delay>
    NHD_OLED_begin();
 8003bfe:	f000 fd01 	bl	8004604 <NHD_OLED_begin>
    NHD_OLED_textClear();
 8003c02:	f000 feaf 	bl	8004964 <NHD_OLED_textClear>

    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET); // Valve CLOSED on startup
 8003c06:	2380      	movs	r3, #128	@ 0x80
 8003c08:	0059      	lsls	r1, r3, #1
 8003c0a:	23a0      	movs	r3, #160	@ 0xa0
 8003c0c:	05db      	lsls	r3, r3, #23
 8003c0e:	2200      	movs	r2, #0
 8003c10:	0018      	movs	r0, r3
 8003c12:	f002 f966 	bl	8005ee2 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 8003c16:	2380      	movs	r3, #128	@ 0x80
 8003c18:	0099      	lsls	r1, r3, #2
 8003c1a:	23a0      	movs	r3, #160	@ 0xa0
 8003c1c:	05db      	lsls	r3, r3, #23
 8003c1e:	2201      	movs	r2, #1
 8003c20:	0018      	movs	r0, r3
 8003c22:	f002 f95e 	bl	8005ee2 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 8003c26:	2380      	movs	r3, #128	@ 0x80
 8003c28:	00d9      	lsls	r1, r3, #3
 8003c2a:	23a0      	movs	r3, #160	@ 0xa0
 8003c2c:	05db      	lsls	r3, r3, #23
 8003c2e:	2201      	movs	r2, #1
 8003c30:	0018      	movs	r0, r3
 8003c32:	f002 f956 	bl	8005ee2 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 8003c36:	4bb9      	ldr	r3, [pc, #740]	@ (8003f1c <main+0x384>)
 8003c38:	2201      	movs	r2, #1
 8003c3a:	2140      	movs	r1, #64	@ 0x40
 8003c3c:	0018      	movs	r0, r3
 8003c3e:	f002 f950 	bl	8005ee2 <HAL_GPIO_WritePin>

    // Force PB5 to be input with no pull
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c42:	003b      	movs	r3, r7
 8003c44:	0018      	movs	r0, r3
 8003c46:	2314      	movs	r3, #20
 8003c48:	001a      	movs	r2, r3
 8003c4a:	2100      	movs	r1, #0
 8003c4c:	f004 fc90 	bl	8008570 <memset>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8003c50:	003b      	movs	r3, r7
 8003c52:	2220      	movs	r2, #32
 8003c54:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003c56:	003b      	movs	r3, r7
 8003c58:	2200      	movs	r2, #0
 8003c5a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c5c:	003b      	movs	r3, r7
 8003c5e:	2200      	movs	r2, #0
 8003c60:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c62:	003b      	movs	r3, r7
 8003c64:	4aac      	ldr	r2, [pc, #688]	@ (8003f18 <main+0x380>)
 8003c66:	0019      	movs	r1, r3
 8003c68:	0010      	movs	r0, r2
 8003c6a:	f001 ffb9 	bl	8005be0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8003c6e:	003b      	movs	r3, r7
 8003c70:	2280      	movs	r2, #128	@ 0x80
 8003c72:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003c74:	003b      	movs	r3, r7
 8003c76:	2200      	movs	r2, #0
 8003c78:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c7a:	003b      	movs	r3, r7
 8003c7c:	2200      	movs	r2, #0
 8003c7e:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c80:	003b      	movs	r3, r7
 8003c82:	4aa5      	ldr	r2, [pc, #660]	@ (8003f18 <main+0x380>)
 8003c84:	0019      	movs	r1, r3
 8003c86:	0010      	movs	r0, r2
 8003c88:	f001 ffaa 	bl	8005be0 <HAL_GPIO_Init>

    page = 100;
 8003c8c:	2364      	movs	r3, #100	@ 0x64
 8003c8e:	65bb      	str	r3, [r7, #88]	@ 0x58
    int power_pressed = 0;
 8003c90:	2300      	movs	r3, #0
 8003c92:	64fb      	str	r3, [r7, #76]	@ 0x4c

    while (1) {
        uint8_t button_now = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_7);
 8003c94:	2533      	movs	r5, #51	@ 0x33
 8003c96:	197c      	adds	r4, r7, r5
 8003c98:	4b9f      	ldr	r3, [pc, #636]	@ (8003f18 <main+0x380>)
 8003c9a:	2180      	movs	r1, #128	@ 0x80
 8003c9c:	0018      	movs	r0, r3
 8003c9e:	f002 f903 	bl	8005ea8 <HAL_GPIO_ReadPin>
 8003ca2:	0003      	movs	r3, r0
 8003ca4:	7023      	strb	r3, [r4, #0]

        if (button_now == GPIO_PIN_RESET) { // Button pressed
 8003ca6:	197b      	adds	r3, r7, r5
 8003ca8:	781b      	ldrb	r3, [r3, #0]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d11d      	bne.n	8003cea <main+0x152>
            if (power_pressed == 0) { // Only act if wasn't already pressed
 8003cae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d117      	bne.n	8003ce4 <main+0x14c>

                HAL_Delay(10); // 🔥 Add debounce delay (10ms typical)
 8003cb4:	200a      	movs	r0, #10
 8003cb6:	f001 f891 	bl	8004ddc <HAL_Delay>

                if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_7) == GPIO_PIN_RESET) {
 8003cba:	4b97      	ldr	r3, [pc, #604]	@ (8003f18 <main+0x380>)
 8003cbc:	2180      	movs	r1, #128	@ 0x80
 8003cbe:	0018      	movs	r0, r3
 8003cc0:	f002 f8f2 	bl	8005ea8 <HAL_GPIO_ReadPin>
 8003cc4:	1e03      	subs	r3, r0, #0
 8003cc6:	d10d      	bne.n	8003ce4 <main+0x14c>
                    // Still pressed after delay ➔ valid press
                    if (page == 100) {
 8003cc8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003cca:	2b64      	cmp	r3, #100	@ 0x64
 8003ccc:	d102      	bne.n	8003cd4 <main+0x13c>
                        page = 0; // Turn display ON
 8003cce:	2300      	movs	r3, #0
 8003cd0:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003cd2:	e007      	b.n	8003ce4 <main+0x14c>
                    } else {
                        page = 100; // Turn display OFF
 8003cd4:	2364      	movs	r3, #100	@ 0x64
 8003cd6:	65bb      	str	r3, [r7, #88]	@ 0x58
                        clear_buffer();
 8003cd8:	f7ff fdc2 	bl	8003860 <clear_buffer>
                        update_display_chunks(Buffer);
 8003cdc:	4b90      	ldr	r3, [pc, #576]	@ (8003f20 <main+0x388>)
 8003cde:	0018      	movs	r0, r3
 8003ce0:	f7ff fdde 	bl	80038a0 <update_display_chunks>
                    }
                }
            }
            power_pressed = 1;
 8003ce4:	2301      	movs	r3, #1
 8003ce6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003ce8:	e7d4      	b.n	8003c94 <main+0xfc>
        } else {
            power_pressed = 0;
 8003cea:	2300      	movs	r3, #0
 8003cec:	64fb      	str	r3, [r7, #76]	@ 0x4c

			if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4) == GPIO_PIN_RESET) {
 8003cee:	4b8a      	ldr	r3, [pc, #552]	@ (8003f18 <main+0x380>)
 8003cf0:	2110      	movs	r1, #16
 8003cf2:	0018      	movs	r0, r3
 8003cf4:	f002 f8d8 	bl	8005ea8 <HAL_GPIO_ReadPin>
 8003cf8:	1e03      	subs	r3, r0, #0
 8003cfa:	d101      	bne.n	8003d00 <main+0x168>
				enter_emergency_shutdown();
 8003cfc:	f7ff fee2 	bl	8003ac4 <enter_emergency_shutdown>
			}

			if (!HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5)) {
 8003d00:	4b85      	ldr	r3, [pc, #532]	@ (8003f18 <main+0x380>)
 8003d02:	2120      	movs	r1, #32
 8003d04:	0018      	movs	r0, r3
 8003d06:	f002 f8cf 	bl	8005ea8 <HAL_GPIO_ReadPin>
 8003d0a:	1e03      	subs	r3, r0, #0
 8003d0c:	d110      	bne.n	8003d30 <main+0x198>
				if (pressed != 1) {
 8003d0e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003d10:	2b01      	cmp	r3, #1
 8003d12:	d00f      	beq.n	8003d34 <main+0x19c>
					page = (page == 0) ? 1 : 0;
 8003d14:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003d16:	425a      	negs	r2, r3
 8003d18:	4153      	adcs	r3, r2
 8003d1a:	b2db      	uxtb	r3, r3
 8003d1c:	65bb      	str	r3, [r7, #88]	@ 0x58
					clear_buffer();
 8003d1e:	f7ff fd9f 	bl	8003860 <clear_buffer>
					update_display_chunks(Buffer);
 8003d22:	4b7f      	ldr	r3, [pc, #508]	@ (8003f20 <main+0x388>)
 8003d24:	0018      	movs	r0, r3
 8003d26:	f7ff fdbb 	bl	80038a0 <update_display_chunks>
					pressed = 1;
 8003d2a:	2301      	movs	r3, #1
 8003d2c:	653b      	str	r3, [r7, #80]	@ 0x50
 8003d2e:	e001      	b.n	8003d34 <main+0x19c>
				}
			} else {
				pressed = 0;
 8003d30:	2300      	movs	r3, #0
 8003d32:	653b      	str	r3, [r7, #80]	@ 0x50
			}

			if (page == 0) {
 8003d34:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d000      	beq.n	8003d3c <main+0x1a4>
 8003d3a:	e245      	b.n	80041c8 <main+0x630>
				pad_center(Buffer[0], "Home Page");
 8003d3c:	4a79      	ldr	r2, [pc, #484]	@ (8003f24 <main+0x38c>)
 8003d3e:	4b78      	ldr	r3, [pc, #480]	@ (8003f20 <main+0x388>)
 8003d40:	0011      	movs	r1, r2
 8003d42:	0018      	movs	r0, r3
 8003d44:	f7ff fe68 	bl	8003a18 <pad_center>

				if (HAL_GetTick() - lastPressureUpdate >= 250) {
 8003d48:	f001 f83e 	bl	8004dc8 <HAL_GetTick>
 8003d4c:	0002      	movs	r2, r0
 8003d4e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003d50:	1ad3      	subs	r3, r2, r3
 8003d52:	2bf9      	cmp	r3, #249	@ 0xf9
 8003d54:	d908      	bls.n	8003d68 <main+0x1d0>
					last_pressure_value = read_pressure_psi();
 8003d56:	f7ff fc81 	bl	800365c <read_pressure_psi>
 8003d5a:	0002      	movs	r2, r0
 8003d5c:	4b72      	ldr	r3, [pc, #456]	@ (8003f28 <main+0x390>)
 8003d5e:	601a      	str	r2, [r3, #0]
					lastPressureUpdate = HAL_GetTick();
 8003d60:	f001 f832 	bl	8004dc8 <HAL_GetTick>
 8003d64:	0003      	movs	r3, r0
 8003d66:	663b      	str	r3, [r7, #96]	@ 0x60
				}

				snprintf(message, sizeof(message), "%d PSI", last_pressure_value);
 8003d68:	4b6f      	ldr	r3, [pc, #444]	@ (8003f28 <main+0x390>)
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	4a6f      	ldr	r2, [pc, #444]	@ (8003f2c <main+0x394>)
 8003d6e:	2414      	movs	r4, #20
 8003d70:	1938      	adds	r0, r7, r4
 8003d72:	2114      	movs	r1, #20
 8003d74:	f003 fc34 	bl	80075e0 <sniprintf>
				pad_center(Buffer[1], message);
 8003d78:	193a      	adds	r2, r7, r4
 8003d7a:	4b6d      	ldr	r3, [pc, #436]	@ (8003f30 <main+0x398>)
 8003d7c:	0011      	movs	r1, r2
 8003d7e:	0018      	movs	r0, r3
 8003d80:	f7ff fe4a 	bl	8003a18 <pad_center>

				snprintf(message, sizeof(message), "Shots Remaining: %d", shots);
 8003d84:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003d86:	4a6b      	ldr	r2, [pc, #428]	@ (8003f34 <main+0x39c>)
 8003d88:	1938      	adds	r0, r7, r4
 8003d8a:	2114      	movs	r1, #20
 8003d8c:	f003 fc28 	bl	80075e0 <sniprintf>
				pad_center(Buffer[2], message);
 8003d90:	193a      	adds	r2, r7, r4
 8003d92:	4b69      	ldr	r3, [pc, #420]	@ (8003f38 <main+0x3a0>)
 8003d94:	0011      	movs	r1, r2
 8003d96:	0018      	movs	r0, r3
 8003d98:	f7ff fe3e 	bl	8003a18 <pad_center>

				if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_RESET) {
 8003d9c:	2380      	movs	r3, #128	@ 0x80
 8003d9e:	011a      	lsls	r2, r3, #4
 8003da0:	23a0      	movs	r3, #160	@ 0xa0
 8003da2:	05db      	lsls	r3, r3, #23
 8003da4:	0011      	movs	r1, r2
 8003da6:	0018      	movs	r0, r3
 8003da8:	f002 f87e 	bl	8005ea8 <HAL_GPIO_ReadPin>
 8003dac:	1e03      	subs	r3, r0, #0
 8003dae:	d146      	bne.n	8003e3e <main+0x2a6>
					if (shots > 0 || ignore_shots_remaining) {
 8003db0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	dc02      	bgt.n	8003dbc <main+0x224>
 8003db6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d02c      	beq.n	8003e16 <main+0x27e>
						HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_9);
 8003dbc:	2380      	movs	r3, #128	@ 0x80
 8003dbe:	009a      	lsls	r2, r3, #2
 8003dc0:	23a0      	movs	r3, #160	@ 0xa0
 8003dc2:	05db      	lsls	r3, r3, #23
 8003dc4:	0011      	movs	r1, r2
 8003dc6:	0018      	movs	r0, r3
 8003dc8:	f002 f8a8 	bl	8005f1c <HAL_GPIO_TogglePin>
						HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET); // valve open
 8003dcc:	2380      	movs	r3, #128	@ 0x80
 8003dce:	0059      	lsls	r1, r3, #1
 8003dd0:	23a0      	movs	r3, #160	@ 0xa0
 8003dd2:	05db      	lsls	r3, r3, #23
 8003dd4:	2201      	movs	r2, #1
 8003dd6:	0018      	movs	r0, r3
 8003dd8:	f002 f883 	bl	8005ee2 <HAL_GPIO_WritePin>
						HAL_Delay(shot_length);
 8003ddc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003dde:	0018      	movs	r0, r3
 8003de0:	f000 fffc 	bl	8004ddc <HAL_Delay>
						shots--;
 8003de4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003de6:	3b01      	subs	r3, #1
 8003de8:	65fb      	str	r3, [r7, #92]	@ 0x5c
						if (shots < 0) shots = 0;
 8003dea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	da01      	bge.n	8003df4 <main+0x25c>
 8003df0:	2300      	movs	r3, #0
 8003df2:	65fb      	str	r3, [r7, #92]	@ 0x5c
						HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET); // valve closed
 8003df4:	2380      	movs	r3, #128	@ 0x80
 8003df6:	0059      	lsls	r1, r3, #1
 8003df8:	23a0      	movs	r3, #160	@ 0xa0
 8003dfa:	05db      	lsls	r3, r3, #23
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	0018      	movs	r0, r3
 8003e00:	f002 f86f 	bl	8005ee2 <HAL_GPIO_WritePin>
						HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_9);
 8003e04:	2380      	movs	r3, #128	@ 0x80
 8003e06:	009a      	lsls	r2, r3, #2
 8003e08:	23a0      	movs	r3, #160	@ 0xa0
 8003e0a:	05db      	lsls	r3, r3, #23
 8003e0c:	0011      	movs	r1, r2
 8003e0e:	0018      	movs	r0, r3
 8003e10:	f002 f884 	bl	8005f1c <HAL_GPIO_TogglePin>
 8003e14:	e013      	b.n	8003e3e <main+0x2a6>
					} else {
						pad_center(Buffer[3], "Out of Shots!");
 8003e16:	4a49      	ldr	r2, [pc, #292]	@ (8003f3c <main+0x3a4>)
 8003e18:	4b49      	ldr	r3, [pc, #292]	@ (8003f40 <main+0x3a8>)
 8003e1a:	0011      	movs	r1, r2
 8003e1c:	0018      	movs	r0, r3
 8003e1e:	f7ff fdfb 	bl	8003a18 <pad_center>
						update_display_chunks(Buffer);
 8003e22:	4b3f      	ldr	r3, [pc, #252]	@ (8003f20 <main+0x388>)
 8003e24:	0018      	movs	r0, r3
 8003e26:	f7ff fd3b 	bl	80038a0 <update_display_chunks>
						HAL_Delay(1500);
 8003e2a:	4b46      	ldr	r3, [pc, #280]	@ (8003f44 <main+0x3ac>)
 8003e2c:	0018      	movs	r0, r3
 8003e2e:	f000 ffd5 	bl	8004ddc <HAL_Delay>
						pad_center(Buffer[3], " ");
 8003e32:	4a45      	ldr	r2, [pc, #276]	@ (8003f48 <main+0x3b0>)
 8003e34:	4b42      	ldr	r3, [pc, #264]	@ (8003f40 <main+0x3a8>)
 8003e36:	0011      	movs	r1, r2
 8003e38:	0018      	movs	r0, r3
 8003e3a:	f7ff fded 	bl	8003a18 <pad_center>

					}
				}

				uint8_t refill_button = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6);
 8003e3e:	2532      	movs	r5, #50	@ 0x32
 8003e40:	197c      	adds	r4, r7, r5
 8003e42:	4b35      	ldr	r3, [pc, #212]	@ (8003f18 <main+0x380>)
 8003e44:	2140      	movs	r1, #64	@ 0x40
 8003e46:	0018      	movs	r0, r3
 8003e48:	f002 f82e 	bl	8005ea8 <HAL_GPIO_ReadPin>
 8003e4c:	0003      	movs	r3, r0
 8003e4e:	7023      	strb	r3, [r4, #0]
				if (refill_button == GPIO_PIN_RESET && !refill_button_was_down) {
 8003e50:	197b      	adds	r3, r7, r5
 8003e52:	781b      	ldrb	r3, [r3, #0]
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d000      	beq.n	8003e5a <main+0x2c2>
 8003e58:	e195      	b.n	8004186 <main+0x5ee>
 8003e5a:	4b3c      	ldr	r3, [pc, #240]	@ (8003f4c <main+0x3b4>)
 8003e5c:	781b      	ldrb	r3, [r3, #0]
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d000      	beq.n	8003e64 <main+0x2cc>
 8003e62:	e190      	b.n	8004186 <main+0x5ee>
					refill_button_was_down = 1;
 8003e64:	4b39      	ldr	r3, [pc, #228]	@ (8003f4c <main+0x3b4>)
 8003e66:	2201      	movs	r2, #1
 8003e68:	701a      	strb	r2, [r3, #0]

					int cancelled = 0;
 8003e6a:	2300      	movs	r3, #0
 8003e6c:	64bb      	str	r3, [r7, #72]	@ 0x48
					int refill_button_was_released = 0;
 8003e6e:	2300      	movs	r3, #0
 8003e70:	647b      	str	r3, [r7, #68]	@ 0x44
					int current_psi = read_pressure_psi();
 8003e72:	f7ff fbf3 	bl	800365c <read_pressure_psi>
 8003e76:	0003      	movs	r3, r0
 8003e78:	643b      	str	r3, [r7, #64]	@ 0x40

					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET); // open valve
 8003e7a:	2380      	movs	r3, #128	@ 0x80
 8003e7c:	0059      	lsls	r1, r3, #1
 8003e7e:	23a0      	movs	r3, #160	@ 0xa0
 8003e80:	05db      	lsls	r3, r3, #23
 8003e82:	2201      	movs	r2, #1
 8003e84:	0018      	movs	r0, r3
 8003e86:	f002 f82c 	bl	8005ee2 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);   // pump on
 8003e8a:	4b23      	ldr	r3, [pc, #140]	@ (8003f18 <main+0x380>)
 8003e8c:	2201      	movs	r2, #1
 8003e8e:	2104      	movs	r1, #4
 8003e90:	0018      	movs	r0, r3
 8003e92:	f002 f826 	bl	8005ee2 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);   // LED on
 8003e96:	4b21      	ldr	r3, [pc, #132]	@ (8003f1c <main+0x384>)
 8003e98:	2201      	movs	r2, #1
 8003e9a:	2140      	movs	r1, #64	@ 0x40
 8003e9c:	0018      	movs	r0, r3
 8003e9e:	f002 f820 	bl	8005ee2 <HAL_GPIO_WritePin>

					pad_center(Buffer[3], "Refill: Valve Open");
 8003ea2:	4a2b      	ldr	r2, [pc, #172]	@ (8003f50 <main+0x3b8>)
 8003ea4:	4b26      	ldr	r3, [pc, #152]	@ (8003f40 <main+0x3a8>)
 8003ea6:	0011      	movs	r1, r2
 8003ea8:	0018      	movs	r0, r3
 8003eaa:	f7ff fdb5 	bl	8003a18 <pad_center>
					snprintf(message, sizeof(message), "%d PSI", current_psi);
 8003eae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003eb0:	4a1e      	ldr	r2, [pc, #120]	@ (8003f2c <main+0x394>)
 8003eb2:	2414      	movs	r4, #20
 8003eb4:	1938      	adds	r0, r7, r4
 8003eb6:	2114      	movs	r1, #20
 8003eb8:	f003 fb92 	bl	80075e0 <sniprintf>
					pad_center(Buffer[1], message);
 8003ebc:	193a      	adds	r2, r7, r4
 8003ebe:	4b1c      	ldr	r3, [pc, #112]	@ (8003f30 <main+0x398>)
 8003ec0:	0011      	movs	r1, r2
 8003ec2:	0018      	movs	r0, r3
 8003ec4:	f7ff fda8 	bl	8003a18 <pad_center>
					update_display_chunks(Buffer);
 8003ec8:	4b15      	ldr	r3, [pc, #84]	@ (8003f20 <main+0x388>)
 8003eca:	0018      	movs	r0, r3
 8003ecc:	f7ff fce8 	bl	80038a0 <update_display_chunks>

					while (1) {
						if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4) == GPIO_PIN_RESET) {
 8003ed0:	4b11      	ldr	r3, [pc, #68]	@ (8003f18 <main+0x380>)
 8003ed2:	2110      	movs	r1, #16
 8003ed4:	0018      	movs	r0, r3
 8003ed6:	f001 ffe7 	bl	8005ea8 <HAL_GPIO_ReadPin>
 8003eda:	1e03      	subs	r3, r0, #0
 8003edc:	d101      	bne.n	8003ee2 <main+0x34a>
							enter_emergency_shutdown();
 8003ede:	f7ff fdf1 	bl	8003ac4 <enter_emergency_shutdown>
						}
						if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6) == GPIO_PIN_SET) refill_button_was_released = 1;
 8003ee2:	4b0d      	ldr	r3, [pc, #52]	@ (8003f18 <main+0x380>)
 8003ee4:	2140      	movs	r1, #64	@ 0x40
 8003ee6:	0018      	movs	r0, r3
 8003ee8:	f001 ffde 	bl	8005ea8 <HAL_GPIO_ReadPin>
 8003eec:	0003      	movs	r3, r0
 8003eee:	2b01      	cmp	r3, #1
 8003ef0:	d101      	bne.n	8003ef6 <main+0x35e>
 8003ef2:	2301      	movs	r3, #1
 8003ef4:	647b      	str	r3, [r7, #68]	@ 0x44
						if (refill_button_was_released && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6) == GPIO_PIN_RESET) {
 8003ef6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d02b      	beq.n	8003f54 <main+0x3bc>
 8003efc:	4b06      	ldr	r3, [pc, #24]	@ (8003f18 <main+0x380>)
 8003efe:	2140      	movs	r1, #64	@ 0x40
 8003f00:	0018      	movs	r0, r3
 8003f02:	f001 ffd1 	bl	8005ea8 <HAL_GPIO_ReadPin>
 8003f06:	1e03      	subs	r3, r0, #0
 8003f08:	d124      	bne.n	8003f54 <main+0x3bc>
							cancelled = 1;
 8003f0a:	2301      	movs	r3, #1
 8003f0c:	64bb      	str	r3, [r7, #72]	@ 0x48
							break;
 8003f0e:	e062      	b.n	8003fd6 <main+0x43e>
 8003f10:	00002710 	.word	0x00002710
 8003f14:	200001f8 	.word	0x200001f8
 8003f18:	50000400 	.word	0x50000400
 8003f1c:	50000800 	.word	0x50000800
 8003f20:	200002ac 	.word	0x200002ac
 8003f24:	0800b238 	.word	0x0800b238
 8003f28:	20000000 	.word	0x20000000
 8003f2c:	0800b244 	.word	0x0800b244
 8003f30:	200002c0 	.word	0x200002c0
 8003f34:	0800b24c 	.word	0x0800b24c
 8003f38:	200002d4 	.word	0x200002d4
 8003f3c:	0800b260 	.word	0x0800b260
 8003f40:	200002e8 	.word	0x200002e8
 8003f44:	000005dc 	.word	0x000005dc
 8003f48:	0800b270 	.word	0x0800b270
 8003f4c:	200002fe 	.word	0x200002fe
 8003f50:	0800b274 	.word	0x0800b274
						}
						current_psi = read_pressure_psi();
 8003f54:	f7ff fb82 	bl	800365c <read_pressure_psi>
 8003f58:	0003      	movs	r3, r0
 8003f5a:	643b      	str	r3, [r7, #64]	@ 0x40
						pad_center(Buffer[3], "Refill: Valve Open");
 8003f5c:	4add      	ldr	r2, [pc, #884]	@ (80042d4 <main+0x73c>)
 8003f5e:	4bde      	ldr	r3, [pc, #888]	@ (80042d8 <main+0x740>)
 8003f60:	0011      	movs	r1, r2
 8003f62:	0018      	movs	r0, r3
 8003f64:	f7ff fd58 	bl	8003a18 <pad_center>
						snprintf(message, sizeof(message), "%d PSI", current_psi);
 8003f68:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003f6a:	4adc      	ldr	r2, [pc, #880]	@ (80042dc <main+0x744>)
 8003f6c:	2414      	movs	r4, #20
 8003f6e:	1938      	adds	r0, r7, r4
 8003f70:	2114      	movs	r1, #20
 8003f72:	f003 fb35 	bl	80075e0 <sniprintf>
						pad_center(Buffer[1], message);
 8003f76:	193a      	adds	r2, r7, r4
 8003f78:	4bd9      	ldr	r3, [pc, #868]	@ (80042e0 <main+0x748>)
 8003f7a:	0011      	movs	r1, r2
 8003f7c:	0018      	movs	r0, r3
 8003f7e:	f7ff fd4b 	bl	8003a18 <pad_center>
						update_display_chunks(Buffer);
 8003f82:	4bd8      	ldr	r3, [pc, #864]	@ (80042e4 <main+0x74c>)
 8003f84:	0018      	movs	r0, r3
 8003f86:	f7ff fc8b 	bl	80038a0 <update_display_chunks>
						if (current_psi >= 12) {
 8003f8a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003f8c:	2b0b      	cmp	r3, #11
 8003f8e:	dd1e      	ble.n	8003fce <main+0x436>
							HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET); // close valve immediately
 8003f90:	2380      	movs	r3, #128	@ 0x80
 8003f92:	0059      	lsls	r1, r3, #1
 8003f94:	23a0      	movs	r3, #160	@ 0xa0
 8003f96:	05db      	lsls	r3, r3, #23
 8003f98:	2200      	movs	r2, #0
 8003f9a:	0018      	movs	r0, r3
 8003f9c:	f001 ffa1 	bl	8005ee2 <HAL_GPIO_WritePin>
							pad_center(Buffer[3], "Refill: Valve Shut");
 8003fa0:	4ad1      	ldr	r2, [pc, #836]	@ (80042e8 <main+0x750>)
 8003fa2:	4bcd      	ldr	r3, [pc, #820]	@ (80042d8 <main+0x740>)
 8003fa4:	0011      	movs	r1, r2
 8003fa6:	0018      	movs	r0, r3
 8003fa8:	f7ff fd36 	bl	8003a18 <pad_center>
							snprintf(message, sizeof(message), "%d PSI", current_psi);
 8003fac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003fae:	4acb      	ldr	r2, [pc, #812]	@ (80042dc <main+0x744>)
 8003fb0:	1938      	adds	r0, r7, r4
 8003fb2:	2114      	movs	r1, #20
 8003fb4:	f003 fb14 	bl	80075e0 <sniprintf>
							pad_center(Buffer[1], message);
 8003fb8:	193a      	adds	r2, r7, r4
 8003fba:	4bc9      	ldr	r3, [pc, #804]	@ (80042e0 <main+0x748>)
 8003fbc:	0011      	movs	r1, r2
 8003fbe:	0018      	movs	r0, r3
 8003fc0:	f7ff fd2a 	bl	8003a18 <pad_center>
							update_display_chunks(Buffer);
 8003fc4:	4bc7      	ldr	r3, [pc, #796]	@ (80042e4 <main+0x74c>)
 8003fc6:	0018      	movs	r0, r3
 8003fc8:	f7ff fc6a 	bl	80038a0 <update_display_chunks>
							break;
 8003fcc:	e003      	b.n	8003fd6 <main+0x43e>
						}
						HAL_Delay(100);
 8003fce:	2064      	movs	r0, #100	@ 0x64
 8003fd0:	f000 ff04 	bl	8004ddc <HAL_Delay>
						if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4) == GPIO_PIN_RESET) {
 8003fd4:	e77c      	b.n	8003ed0 <main+0x338>
					}

					while (!cancelled && current_psi < 70) {
 8003fd6:	e03d      	b.n	8004054 <main+0x4bc>
						if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4) == GPIO_PIN_RESET) {
 8003fd8:	4bc4      	ldr	r3, [pc, #784]	@ (80042ec <main+0x754>)
 8003fda:	2110      	movs	r1, #16
 8003fdc:	0018      	movs	r0, r3
 8003fde:	f001 ff63 	bl	8005ea8 <HAL_GPIO_ReadPin>
 8003fe2:	1e03      	subs	r3, r0, #0
 8003fe4:	d101      	bne.n	8003fea <main+0x452>
							enter_emergency_shutdown();
 8003fe6:	f7ff fd6d 	bl	8003ac4 <enter_emergency_shutdown>
						}
						if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6) == GPIO_PIN_SET) refill_button_was_released = 1;
 8003fea:	4bc0      	ldr	r3, [pc, #768]	@ (80042ec <main+0x754>)
 8003fec:	2140      	movs	r1, #64	@ 0x40
 8003fee:	0018      	movs	r0, r3
 8003ff0:	f001 ff5a 	bl	8005ea8 <HAL_GPIO_ReadPin>
 8003ff4:	0003      	movs	r3, r0
 8003ff6:	2b01      	cmp	r3, #1
 8003ff8:	d101      	bne.n	8003ffe <main+0x466>
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	647b      	str	r3, [r7, #68]	@ 0x44
						if (refill_button_was_released && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6) == GPIO_PIN_RESET) {
 8003ffe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004000:	2b00      	cmp	r3, #0
 8004002:	d009      	beq.n	8004018 <main+0x480>
 8004004:	4bb9      	ldr	r3, [pc, #740]	@ (80042ec <main+0x754>)
 8004006:	2140      	movs	r1, #64	@ 0x40
 8004008:	0018      	movs	r0, r3
 800400a:	f001 ff4d 	bl	8005ea8 <HAL_GPIO_ReadPin>
 800400e:	1e03      	subs	r3, r0, #0
 8004010:	d102      	bne.n	8004018 <main+0x480>
							cancelled = 1;
 8004012:	2301      	movs	r3, #1
 8004014:	64bb      	str	r3, [r7, #72]	@ 0x48
							break;
 8004016:	e023      	b.n	8004060 <main+0x4c8>
						}
						current_psi = read_pressure_psi();
 8004018:	f7ff fb20 	bl	800365c <read_pressure_psi>
 800401c:	0003      	movs	r3, r0
 800401e:	643b      	str	r3, [r7, #64]	@ 0x40
						pad_center(Buffer[3], "Refill: Charging");
 8004020:	4ab3      	ldr	r2, [pc, #716]	@ (80042f0 <main+0x758>)
 8004022:	4bad      	ldr	r3, [pc, #692]	@ (80042d8 <main+0x740>)
 8004024:	0011      	movs	r1, r2
 8004026:	0018      	movs	r0, r3
 8004028:	f7ff fcf6 	bl	8003a18 <pad_center>
						snprintf(message, sizeof(message), "%d PSI", current_psi);
 800402c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800402e:	4aab      	ldr	r2, [pc, #684]	@ (80042dc <main+0x744>)
 8004030:	2414      	movs	r4, #20
 8004032:	1938      	adds	r0, r7, r4
 8004034:	2114      	movs	r1, #20
 8004036:	f003 fad3 	bl	80075e0 <sniprintf>
						pad_center(Buffer[1], message);
 800403a:	193a      	adds	r2, r7, r4
 800403c:	4ba8      	ldr	r3, [pc, #672]	@ (80042e0 <main+0x748>)
 800403e:	0011      	movs	r1, r2
 8004040:	0018      	movs	r0, r3
 8004042:	f7ff fce9 	bl	8003a18 <pad_center>
						update_display_chunks(Buffer);
 8004046:	4ba7      	ldr	r3, [pc, #668]	@ (80042e4 <main+0x74c>)
 8004048:	0018      	movs	r0, r3
 800404a:	f7ff fc29 	bl	80038a0 <update_display_chunks>
						HAL_Delay(100);
 800404e:	2064      	movs	r0, #100	@ 0x64
 8004050:	f000 fec4 	bl	8004ddc <HAL_Delay>
					while (!cancelled && current_psi < 70) {
 8004054:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004056:	2b00      	cmp	r3, #0
 8004058:	d102      	bne.n	8004060 <main+0x4c8>
 800405a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800405c:	2b45      	cmp	r3, #69	@ 0x45
 800405e:	ddbb      	ble.n	8003fd8 <main+0x440>
					}

					if (!cancelled) {
 8004060:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004062:	2b00      	cmp	r3, #0
 8004064:	d14f      	bne.n	8004106 <main+0x56e>
						if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4) == GPIO_PIN_RESET) {
 8004066:	4ba1      	ldr	r3, [pc, #644]	@ (80042ec <main+0x754>)
 8004068:	2110      	movs	r1, #16
 800406a:	0018      	movs	r0, r3
 800406c:	f001 ff1c 	bl	8005ea8 <HAL_GPIO_ReadPin>
 8004070:	1e03      	subs	r3, r0, #0
 8004072:	d101      	bne.n	8004078 <main+0x4e0>
							enter_emergency_shutdown();
 8004074:	f7ff fd26 	bl	8003ac4 <enter_emergency_shutdown>
						}
						pad_center(Buffer[3], "Refill: Final Boost");
 8004078:	4a9e      	ldr	r2, [pc, #632]	@ (80042f4 <main+0x75c>)
 800407a:	4b97      	ldr	r3, [pc, #604]	@ (80042d8 <main+0x740>)
 800407c:	0011      	movs	r1, r2
 800407e:	0018      	movs	r0, r3
 8004080:	f7ff fcca 	bl	8003a18 <pad_center>
						update_display_chunks(Buffer);
 8004084:	4b97      	ldr	r3, [pc, #604]	@ (80042e4 <main+0x74c>)
 8004086:	0018      	movs	r0, r3
 8004088:	f7ff fc0a 	bl	80038a0 <update_display_chunks>
						uint32_t end_time = HAL_GetTick() + 5000;
 800408c:	f000 fe9c 	bl	8004dc8 <HAL_GetTick>
 8004090:	0003      	movs	r3, r0
 8004092:	4a99      	ldr	r2, [pc, #612]	@ (80042f8 <main+0x760>)
 8004094:	4694      	mov	ip, r2
 8004096:	4463      	add	r3, ip
 8004098:	62fb      	str	r3, [r7, #44]	@ 0x2c
						while (HAL_GetTick() < end_time) {
 800409a:	e02e      	b.n	80040fa <main+0x562>
							if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6) == GPIO_PIN_SET) refill_button_was_released = 1;
 800409c:	4b93      	ldr	r3, [pc, #588]	@ (80042ec <main+0x754>)
 800409e:	2140      	movs	r1, #64	@ 0x40
 80040a0:	0018      	movs	r0, r3
 80040a2:	f001 ff01 	bl	8005ea8 <HAL_GPIO_ReadPin>
 80040a6:	0003      	movs	r3, r0
 80040a8:	2b01      	cmp	r3, #1
 80040aa:	d101      	bne.n	80040b0 <main+0x518>
 80040ac:	2301      	movs	r3, #1
 80040ae:	647b      	str	r3, [r7, #68]	@ 0x44
							if (refill_button_was_released && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6) == GPIO_PIN_RESET) {
 80040b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d009      	beq.n	80040ca <main+0x532>
 80040b6:	4b8d      	ldr	r3, [pc, #564]	@ (80042ec <main+0x754>)
 80040b8:	2140      	movs	r1, #64	@ 0x40
 80040ba:	0018      	movs	r0, r3
 80040bc:	f001 fef4 	bl	8005ea8 <HAL_GPIO_ReadPin>
 80040c0:	1e03      	subs	r3, r0, #0
 80040c2:	d102      	bne.n	80040ca <main+0x532>
								cancelled = 1;
 80040c4:	2301      	movs	r3, #1
 80040c6:	64bb      	str	r3, [r7, #72]	@ 0x48
								break;
 80040c8:	e01d      	b.n	8004106 <main+0x56e>
							}
							current_psi = read_pressure_psi();
 80040ca:	f7ff fac7 	bl	800365c <read_pressure_psi>
 80040ce:	0003      	movs	r3, r0
 80040d0:	643b      	str	r3, [r7, #64]	@ 0x40
							snprintf(message, sizeof(message), "%d PSI", current_psi);
 80040d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80040d4:	4a81      	ldr	r2, [pc, #516]	@ (80042dc <main+0x744>)
 80040d6:	2414      	movs	r4, #20
 80040d8:	1938      	adds	r0, r7, r4
 80040da:	2114      	movs	r1, #20
 80040dc:	f003 fa80 	bl	80075e0 <sniprintf>
							pad_center(Buffer[1], message);
 80040e0:	193a      	adds	r2, r7, r4
 80040e2:	4b7f      	ldr	r3, [pc, #508]	@ (80042e0 <main+0x748>)
 80040e4:	0011      	movs	r1, r2
 80040e6:	0018      	movs	r0, r3
 80040e8:	f7ff fc96 	bl	8003a18 <pad_center>
							update_display_chunks(Buffer);
 80040ec:	4b7d      	ldr	r3, [pc, #500]	@ (80042e4 <main+0x74c>)
 80040ee:	0018      	movs	r0, r3
 80040f0:	f7ff fbd6 	bl	80038a0 <update_display_chunks>
							HAL_Delay(100);
 80040f4:	2064      	movs	r0, #100	@ 0x64
 80040f6:	f000 fe71 	bl	8004ddc <HAL_Delay>
						while (HAL_GetTick() < end_time) {
 80040fa:	f000 fe65 	bl	8004dc8 <HAL_GetTick>
 80040fe:	0002      	movs	r2, r0
 8004100:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004102:	4293      	cmp	r3, r2
 8004104:	d8ca      	bhi.n	800409c <main+0x504>
						}
					}

					// Always close the valve after refill attempt
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8004106:	2380      	movs	r3, #128	@ 0x80
 8004108:	0059      	lsls	r1, r3, #1
 800410a:	23a0      	movs	r3, #160	@ 0xa0
 800410c:	05db      	lsls	r3, r3, #23
 800410e:	2200      	movs	r2, #0
 8004110:	0018      	movs	r0, r3
 8004112:	f001 fee6 	bl	8005ee2 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);  // pump off
 8004116:	4b75      	ldr	r3, [pc, #468]	@ (80042ec <main+0x754>)
 8004118:	2200      	movs	r2, #0
 800411a:	2104      	movs	r1, #4
 800411c:	0018      	movs	r0, r3
 800411e:	f001 fee0 	bl	8005ee2 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);  // LED off
 8004122:	4b76      	ldr	r3, [pc, #472]	@ (80042fc <main+0x764>)
 8004124:	2200      	movs	r2, #0
 8004126:	2140      	movs	r1, #64	@ 0x40
 8004128:	0018      	movs	r0, r3
 800412a:	f001 feda 	bl	8005ee2 <HAL_GPIO_WritePin>

					if (cancelled) pad_center(Buffer[3], "Refill: Cancelled");
 800412e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004130:	2b00      	cmp	r3, #0
 8004132:	d006      	beq.n	8004142 <main+0x5aa>
 8004134:	4a72      	ldr	r2, [pc, #456]	@ (8004300 <main+0x768>)
 8004136:	4b68      	ldr	r3, [pc, #416]	@ (80042d8 <main+0x740>)
 8004138:	0011      	movs	r1, r2
 800413a:	0018      	movs	r0, r3
 800413c:	f7ff fc6c 	bl	8003a18 <pad_center>
 8004140:	e005      	b.n	800414e <main+0x5b6>
					else pad_center(Buffer[3], "Refill: Complete");
 8004142:	4a70      	ldr	r2, [pc, #448]	@ (8004304 <main+0x76c>)
 8004144:	4b64      	ldr	r3, [pc, #400]	@ (80042d8 <main+0x740>)
 8004146:	0011      	movs	r1, r2
 8004148:	0018      	movs	r0, r3
 800414a:	f7ff fc65 	bl	8003a18 <pad_center>

					snprintf(message, sizeof(message), "%d PSI", current_psi);
 800414e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004150:	4a62      	ldr	r2, [pc, #392]	@ (80042dc <main+0x744>)
 8004152:	2414      	movs	r4, #20
 8004154:	1938      	adds	r0, r7, r4
 8004156:	2114      	movs	r1, #20
 8004158:	f003 fa42 	bl	80075e0 <sniprintf>
					pad_center(Buffer[1], message);
 800415c:	193a      	adds	r2, r7, r4
 800415e:	4b60      	ldr	r3, [pc, #384]	@ (80042e0 <main+0x748>)
 8004160:	0011      	movs	r1, r2
 8004162:	0018      	movs	r0, r3
 8004164:	f7ff fc58 	bl	8003a18 <pad_center>
					update_display_chunks(Buffer);
 8004168:	4b5e      	ldr	r3, [pc, #376]	@ (80042e4 <main+0x74c>)
 800416a:	0018      	movs	r0, r3
 800416c:	f7ff fb98 	bl	80038a0 <update_display_chunks>

					if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6) == GPIO_PIN_SET) {
 8004170:	4b5e      	ldr	r3, [pc, #376]	@ (80042ec <main+0x754>)
 8004172:	2140      	movs	r1, #64	@ 0x40
 8004174:	0018      	movs	r0, r3
 8004176:	f001 fe97 	bl	8005ea8 <HAL_GPIO_ReadPin>
 800417a:	0003      	movs	r3, r0
 800417c:	2b01      	cmp	r3, #1
 800417e:	d102      	bne.n	8004186 <main+0x5ee>
						refill_button_was_down = 0;
 8004180:	4b61      	ldr	r3, [pc, #388]	@ (8004308 <main+0x770>)
 8004182:	2200      	movs	r2, #0
 8004184:	701a      	strb	r2, [r3, #0]
					}
				}

				if (refill_button == GPIO_PIN_SET) refill_button_was_down = 0;
 8004186:	2332      	movs	r3, #50	@ 0x32
 8004188:	18fb      	adds	r3, r7, r3
 800418a:	781b      	ldrb	r3, [r3, #0]
 800418c:	2b01      	cmp	r3, #1
 800418e:	d102      	bne.n	8004196 <main+0x5fe>
 8004190:	4b5d      	ldr	r3, [pc, #372]	@ (8004308 <main+0x770>)
 8004192:	2200      	movs	r2, #0
 8004194:	701a      	strb	r2, [r3, #0]

				if (HAL_GetTick() - previousTick >= 1000) {
 8004196:	f000 fe17 	bl	8004dc8 <HAL_GetTick>
 800419a:	0002      	movs	r2, r0
 800419c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800419e:	1ad2      	subs	r2, r2, r3
 80041a0:	23fa      	movs	r3, #250	@ 0xfa
 80041a2:	009b      	lsls	r3, r3, #2
 80041a4:	429a      	cmp	r2, r3
 80041a6:	d30b      	bcc.n	80041c0 <main+0x628>
					HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_10);
 80041a8:	2380      	movs	r3, #128	@ 0x80
 80041aa:	00da      	lsls	r2, r3, #3
 80041ac:	23a0      	movs	r3, #160	@ 0xa0
 80041ae:	05db      	lsls	r3, r3, #23
 80041b0:	0011      	movs	r1, r2
 80041b2:	0018      	movs	r0, r3
 80041b4:	f001 feb2 	bl	8005f1c <HAL_GPIO_TogglePin>
					previousTick = HAL_GetTick();
 80041b8:	f000 fe06 	bl	8004dc8 <HAL_GetTick>
 80041bc:	0003      	movs	r3, r0
 80041be:	667b      	str	r3, [r7, #100]	@ 0x64
				}

				update_display_chunks(Buffer);
 80041c0:	4b48      	ldr	r3, [pc, #288]	@ (80042e4 <main+0x74c>)
 80041c2:	0018      	movs	r0, r3
 80041c4:	f7ff fb6c 	bl	80038a0 <update_display_chunks>
			}

			if (page == 1) {
 80041c8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80041ca:	2b01      	cmp	r3, #1
 80041cc:	d000      	beq.n	80041d0 <main+0x638>
 80041ce:	e561      	b.n	8003c94 <main+0xfc>
				pad_center(Buffer[0], "Settings: Shot Power");
 80041d0:	4a4e      	ldr	r2, [pc, #312]	@ (800430c <main+0x774>)
 80041d2:	4b44      	ldr	r3, [pc, #272]	@ (80042e4 <main+0x74c>)
 80041d4:	0011      	movs	r1, r2
 80041d6:	0018      	movs	r0, r3
 80041d8:	f7ff fc1e 	bl	8003a18 <pad_center>
				snprintf(message, sizeof(message), "Min: %d, Max: %d", shot_min, shot_max);
 80041dc:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80041de:	4a4c      	ldr	r2, [pc, #304]	@ (8004310 <main+0x778>)
 80041e0:	2414      	movs	r4, #20
 80041e2:	1938      	adds	r0, r7, r4
 80041e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80041e6:	9300      	str	r3, [sp, #0]
 80041e8:	000b      	movs	r3, r1
 80041ea:	2114      	movs	r1, #20
 80041ec:	f003 f9f8 	bl	80075e0 <sniprintf>
				pad_left_20(Buffer[1], message);
 80041f0:	193a      	adds	r2, r7, r4
 80041f2:	4b3b      	ldr	r3, [pc, #236]	@ (80042e0 <main+0x748>)
 80041f4:	0011      	movs	r1, r2
 80041f6:	0018      	movs	r0, r3
 80041f8:	f7ff fc3d 	bl	8003a76 <pad_left_20>
				snprintf(message, sizeof(message), "Current Level: %d", shot_length);
 80041fc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80041fe:	4a45      	ldr	r2, [pc, #276]	@ (8004314 <main+0x77c>)
 8004200:	1938      	adds	r0, r7, r4
 8004202:	2114      	movs	r1, #20
 8004204:	f003 f9ec 	bl	80075e0 <sniprintf>
				pad_left_20(Buffer[2], message);
 8004208:	193a      	adds	r2, r7, r4
 800420a:	4b43      	ldr	r3, [pc, #268]	@ (8004318 <main+0x780>)
 800420c:	0011      	movs	r1, r2
 800420e:	0018      	movs	r0, r3
 8004210:	f7ff fc31 	bl	8003a76 <pad_left_20>
				update_display_chunks(Buffer);
 8004214:	4b33      	ldr	r3, [pc, #204]	@ (80042e4 <main+0x74c>)
 8004216:	0018      	movs	r0, r3
 8004218:	f7ff fb42 	bl	80038a0 <update_display_chunks>

				while (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5) || pressed == 1) {
 800421c:	e044      	b.n	80042a8 <main+0x710>
					if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5) == GPIO_PIN_SET){
 800421e:	4b33      	ldr	r3, [pc, #204]	@ (80042ec <main+0x754>)
 8004220:	2120      	movs	r1, #32
 8004222:	0018      	movs	r0, r3
 8004224:	f001 fe40 	bl	8005ea8 <HAL_GPIO_ReadPin>
 8004228:	0003      	movs	r3, r0
 800422a:	2b01      	cmp	r3, #1
 800422c:	d101      	bne.n	8004232 <main+0x69a>
						pressed = 0;
 800422e:	2300      	movs	r3, #0
 8004230:	653b      	str	r3, [r7, #80]	@ 0x50
					}
					if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4) == GPIO_PIN_RESET) {
 8004232:	4b2e      	ldr	r3, [pc, #184]	@ (80042ec <main+0x754>)
 8004234:	2110      	movs	r1, #16
 8004236:	0018      	movs	r0, r3
 8004238:	f001 fe36 	bl	8005ea8 <HAL_GPIO_ReadPin>
 800423c:	1e03      	subs	r3, r0, #0
 800423e:	d101      	bne.n	8004244 <main+0x6ac>
						enter_emergency_shutdown();
 8004240:	f7ff fc40 	bl	8003ac4 <enter_emergency_shutdown>
					}
					int delta = read_encoder_delta();
 8004244:	f7ff fa84 	bl	8003750 <read_encoder_delta>
 8004248:	0003      	movs	r3, r0
 800424a:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (delta != 0) {
 800424c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800424e:	2b00      	cmp	r3, #0
 8004250:	d027      	beq.n	80042a2 <main+0x70a>
						shot_length += delta * 20 * -1;
 8004252:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004254:	0013      	movs	r3, r2
 8004256:	071b      	lsls	r3, r3, #28
 8004258:	1a9b      	subs	r3, r3, r2
 800425a:	009b      	lsls	r3, r3, #2
 800425c:	1a9b      	subs	r3, r3, r2
 800425e:	009b      	lsls	r3, r3, #2
 8004260:	001a      	movs	r2, r3
 8004262:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004264:	189b      	adds	r3, r3, r2
 8004266:	657b      	str	r3, [r7, #84]	@ 0x54
						if (shot_length < shot_min) shot_length = shot_min;
 8004268:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800426a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800426c:	429a      	cmp	r2, r3
 800426e:	da01      	bge.n	8004274 <main+0x6dc>
 8004270:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004272:	657b      	str	r3, [r7, #84]	@ 0x54
						if (shot_length > shot_max) shot_length = shot_max;
 8004274:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004276:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004278:	429a      	cmp	r2, r3
 800427a:	dd01      	ble.n	8004280 <main+0x6e8>
 800427c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800427e:	657b      	str	r3, [r7, #84]	@ 0x54
						snprintf(message, sizeof(message), "Current Level: %d", shot_length);
 8004280:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004282:	4a24      	ldr	r2, [pc, #144]	@ (8004314 <main+0x77c>)
 8004284:	2414      	movs	r4, #20
 8004286:	1938      	adds	r0, r7, r4
 8004288:	2114      	movs	r1, #20
 800428a:	f003 f9a9 	bl	80075e0 <sniprintf>
						pad_left_20(Buffer[2], message);
 800428e:	193a      	adds	r2, r7, r4
 8004290:	4b21      	ldr	r3, [pc, #132]	@ (8004318 <main+0x780>)
 8004292:	0011      	movs	r1, r2
 8004294:	0018      	movs	r0, r3
 8004296:	f7ff fbee 	bl	8003a76 <pad_left_20>
						update_display_chunks(Buffer);
 800429a:	4b12      	ldr	r3, [pc, #72]	@ (80042e4 <main+0x74c>)
 800429c:	0018      	movs	r0, r3
 800429e:	f7ff faff 	bl	80038a0 <update_display_chunks>
					}
					HAL_Delay(1);
 80042a2:	2001      	movs	r0, #1
 80042a4:	f000 fd9a 	bl	8004ddc <HAL_Delay>
				while (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5) || pressed == 1) {
 80042a8:	4b10      	ldr	r3, [pc, #64]	@ (80042ec <main+0x754>)
 80042aa:	2120      	movs	r1, #32
 80042ac:	0018      	movs	r0, r3
 80042ae:	f001 fdfb 	bl	8005ea8 <HAL_GPIO_ReadPin>
 80042b2:	1e03      	subs	r3, r0, #0
 80042b4:	d1b3      	bne.n	800421e <main+0x686>
 80042b6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80042b8:	2b01      	cmp	r3, #1
 80042ba:	d0b0      	beq.n	800421e <main+0x686>
				}

				page = 0;
 80042bc:	2300      	movs	r3, #0
 80042be:	65bb      	str	r3, [r7, #88]	@ 0x58
				clear_buffer();
 80042c0:	f7ff face 	bl	8003860 <clear_buffer>
				update_display_chunks(Buffer);
 80042c4:	4b07      	ldr	r3, [pc, #28]	@ (80042e4 <main+0x74c>)
 80042c6:	0018      	movs	r0, r3
 80042c8:	f7ff faea 	bl	80038a0 <update_display_chunks>
				pressed = 1;
 80042cc:	2301      	movs	r3, #1
 80042ce:	653b      	str	r3, [r7, #80]	@ 0x50
    while (1) {
 80042d0:	e4e0      	b.n	8003c94 <main+0xfc>
 80042d2:	46c0      	nop			@ (mov r8, r8)
 80042d4:	0800b274 	.word	0x0800b274
 80042d8:	200002e8 	.word	0x200002e8
 80042dc:	0800b244 	.word	0x0800b244
 80042e0:	200002c0 	.word	0x200002c0
 80042e4:	200002ac 	.word	0x200002ac
 80042e8:	0800b288 	.word	0x0800b288
 80042ec:	50000400 	.word	0x50000400
 80042f0:	0800b29c 	.word	0x0800b29c
 80042f4:	0800b2b0 	.word	0x0800b2b0
 80042f8:	00001388 	.word	0x00001388
 80042fc:	50000800 	.word	0x50000800
 8004300:	0800b2c4 	.word	0x0800b2c4
 8004304:	0800b2d8 	.word	0x0800b2d8
 8004308:	200002fe 	.word	0x200002fe
 800430c:	0800b2ec 	.word	0x0800b2ec
 8004310:	0800b304 	.word	0x0800b304
 8004314:	0800b318 	.word	0x0800b318
 8004318:	200002d4 	.word	0x200002d4

0800431c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800431c:	b590      	push	{r4, r7, lr}
 800431e:	b093      	sub	sp, #76	@ 0x4c
 8004320:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004322:	2414      	movs	r4, #20
 8004324:	193b      	adds	r3, r7, r4
 8004326:	0018      	movs	r0, r3
 8004328:	2334      	movs	r3, #52	@ 0x34
 800432a:	001a      	movs	r2, r3
 800432c:	2100      	movs	r1, #0
 800432e:	f004 f91f 	bl	8008570 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004332:	1d3b      	adds	r3, r7, #4
 8004334:	0018      	movs	r0, r3
 8004336:	2310      	movs	r3, #16
 8004338:	001a      	movs	r2, r3
 800433a:	2100      	movs	r1, #0
 800433c:	f004 f918 	bl	8008570 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004340:	2380      	movs	r3, #128	@ 0x80
 8004342:	009b      	lsls	r3, r3, #2
 8004344:	0018      	movs	r0, r3
 8004346:	f001 fe05 	bl	8005f54 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800434a:	193b      	adds	r3, r7, r4
 800434c:	2202      	movs	r2, #2
 800434e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004350:	193b      	adds	r3, r7, r4
 8004352:	2280      	movs	r2, #128	@ 0x80
 8004354:	0052      	lsls	r2, r2, #1
 8004356:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8004358:	193b      	adds	r3, r7, r4
 800435a:	2200      	movs	r2, #0
 800435c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800435e:	193b      	adds	r3, r7, r4
 8004360:	2240      	movs	r2, #64	@ 0x40
 8004362:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8004364:	193b      	adds	r3, r7, r4
 8004366:	2200      	movs	r2, #0
 8004368:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800436a:	193b      	adds	r3, r7, r4
 800436c:	0018      	movs	r0, r3
 800436e:	f001 fe31 	bl	8005fd4 <HAL_RCC_OscConfig>
 8004372:	1e03      	subs	r3, r0, #0
 8004374:	d001      	beq.n	800437a <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8004376:	f000 f93f 	bl	80045f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800437a:	1d3b      	adds	r3, r7, #4
 800437c:	2207      	movs	r2, #7
 800437e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8004380:	1d3b      	adds	r3, r7, #4
 8004382:	2200      	movs	r2, #0
 8004384:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004386:	1d3b      	adds	r3, r7, #4
 8004388:	2200      	movs	r2, #0
 800438a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800438c:	1d3b      	adds	r3, r7, #4
 800438e:	2200      	movs	r2, #0
 8004390:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8004392:	1d3b      	adds	r3, r7, #4
 8004394:	2100      	movs	r1, #0
 8004396:	0018      	movs	r0, r3
 8004398:	f002 f92c 	bl	80065f4 <HAL_RCC_ClockConfig>
 800439c:	1e03      	subs	r3, r0, #0
 800439e:	d001      	beq.n	80043a4 <SystemClock_Config+0x88>
  {
    Error_Handler();
 80043a0:	f000 f92a 	bl	80045f8 <Error_Handler>
  }
}
 80043a4:	46c0      	nop			@ (mov r8, r8)
 80043a6:	46bd      	mov	sp, r7
 80043a8:	b013      	add	sp, #76	@ 0x4c
 80043aa:	bd90      	pop	{r4, r7, pc}

080043ac <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b084      	sub	sp, #16
 80043b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80043b2:	1d3b      	adds	r3, r7, #4
 80043b4:	0018      	movs	r0, r3
 80043b6:	230c      	movs	r3, #12
 80043b8:	001a      	movs	r2, r3
 80043ba:	2100      	movs	r1, #0
 80043bc:	f004 f8d8 	bl	8008570 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80043c0:	4b2d      	ldr	r3, [pc, #180]	@ (8004478 <MX_ADC1_Init+0xcc>)
 80043c2:	4a2e      	ldr	r2, [pc, #184]	@ (800447c <MX_ADC1_Init+0xd0>)
 80043c4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80043c6:	4b2c      	ldr	r3, [pc, #176]	@ (8004478 <MX_ADC1_Init+0xcc>)
 80043c8:	2280      	movs	r2, #128	@ 0x80
 80043ca:	05d2      	lsls	r2, r2, #23
 80043cc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80043ce:	4b2a      	ldr	r3, [pc, #168]	@ (8004478 <MX_ADC1_Init+0xcc>)
 80043d0:	2200      	movs	r2, #0
 80043d2:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80043d4:	4b28      	ldr	r3, [pc, #160]	@ (8004478 <MX_ADC1_Init+0xcc>)
 80043d6:	2200      	movs	r2, #0
 80043d8:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80043da:	4b27      	ldr	r3, [pc, #156]	@ (8004478 <MX_ADC1_Init+0xcc>)
 80043dc:	2200      	movs	r2, #0
 80043de:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80043e0:	4b25      	ldr	r3, [pc, #148]	@ (8004478 <MX_ADC1_Init+0xcc>)
 80043e2:	2204      	movs	r2, #4
 80043e4:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80043e6:	4b24      	ldr	r3, [pc, #144]	@ (8004478 <MX_ADC1_Init+0xcc>)
 80043e8:	2200      	movs	r2, #0
 80043ea:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 80043ec:	4b22      	ldr	r3, [pc, #136]	@ (8004478 <MX_ADC1_Init+0xcc>)
 80043ee:	2200      	movs	r2, #0
 80043f0:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80043f2:	4b21      	ldr	r3, [pc, #132]	@ (8004478 <MX_ADC1_Init+0xcc>)
 80043f4:	2200      	movs	r2, #0
 80043f6:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 80043f8:	4b1f      	ldr	r3, [pc, #124]	@ (8004478 <MX_ADC1_Init+0xcc>)
 80043fa:	2201      	movs	r2, #1
 80043fc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80043fe:	4b1e      	ldr	r3, [pc, #120]	@ (8004478 <MX_ADC1_Init+0xcc>)
 8004400:	2220      	movs	r2, #32
 8004402:	2100      	movs	r1, #0
 8004404:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004406:	4b1c      	ldr	r3, [pc, #112]	@ (8004478 <MX_ADC1_Init+0xcc>)
 8004408:	2200      	movs	r2, #0
 800440a:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800440c:	4b1a      	ldr	r3, [pc, #104]	@ (8004478 <MX_ADC1_Init+0xcc>)
 800440e:	2200      	movs	r2, #0
 8004410:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8004412:	4b19      	ldr	r3, [pc, #100]	@ (8004478 <MX_ADC1_Init+0xcc>)
 8004414:	222c      	movs	r2, #44	@ 0x2c
 8004416:	2100      	movs	r1, #0
 8004418:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800441a:	4b17      	ldr	r3, [pc, #92]	@ (8004478 <MX_ADC1_Init+0xcc>)
 800441c:	2200      	movs	r2, #0
 800441e:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 8004420:	4b15      	ldr	r3, [pc, #84]	@ (8004478 <MX_ADC1_Init+0xcc>)
 8004422:	2200      	movs	r2, #0
 8004424:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 8004426:	4b14      	ldr	r3, [pc, #80]	@ (8004478 <MX_ADC1_Init+0xcc>)
 8004428:	2200      	movs	r2, #0
 800442a:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 800442c:	4b12      	ldr	r3, [pc, #72]	@ (8004478 <MX_ADC1_Init+0xcc>)
 800442e:	223c      	movs	r2, #60	@ 0x3c
 8004430:	2100      	movs	r1, #0
 8004432:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8004434:	4b10      	ldr	r3, [pc, #64]	@ (8004478 <MX_ADC1_Init+0xcc>)
 8004436:	2200      	movs	r2, #0
 8004438:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800443a:	4b0f      	ldr	r3, [pc, #60]	@ (8004478 <MX_ADC1_Init+0xcc>)
 800443c:	0018      	movs	r0, r3
 800443e:	f000 fe27 	bl	8005090 <HAL_ADC_Init>
 8004442:	1e03      	subs	r3, r0, #0
 8004444:	d001      	beq.n	800444a <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 8004446:	f000 f8d7 	bl	80045f8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800444a:	1d3b      	adds	r3, r7, #4
 800444c:	2201      	movs	r2, #1
 800444e:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8004450:	1d3b      	adds	r3, r7, #4
 8004452:	2200      	movs	r2, #0
 8004454:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8004456:	1d3b      	adds	r3, r7, #4
 8004458:	2200      	movs	r2, #0
 800445a:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800445c:	1d3a      	adds	r2, r7, #4
 800445e:	4b06      	ldr	r3, [pc, #24]	@ (8004478 <MX_ADC1_Init+0xcc>)
 8004460:	0011      	movs	r1, r2
 8004462:	0018      	movs	r0, r3
 8004464:	f001 f8aa 	bl	80055bc <HAL_ADC_ConfigChannel>
 8004468:	1e03      	subs	r3, r0, #0
 800446a:	d001      	beq.n	8004470 <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 800446c:	f000 f8c4 	bl	80045f8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8004470:	46c0      	nop			@ (mov r8, r8)
 8004472:	46bd      	mov	sp, r7
 8004474:	b004      	add	sp, #16
 8004476:	bd80      	pop	{r7, pc}
 8004478:	200001f8 	.word	0x200001f8
 800447c:	40012400 	.word	0x40012400

08004480 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004480:	b590      	push	{r4, r7, lr}
 8004482:	b089      	sub	sp, #36	@ 0x24
 8004484:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004486:	240c      	movs	r4, #12
 8004488:	193b      	adds	r3, r7, r4
 800448a:	0018      	movs	r0, r3
 800448c:	2314      	movs	r3, #20
 800448e:	001a      	movs	r2, r3
 8004490:	2100      	movs	r1, #0
 8004492:	f004 f86d 	bl	8008570 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004496:	4b54      	ldr	r3, [pc, #336]	@ (80045e8 <MX_GPIO_Init+0x168>)
 8004498:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800449a:	4b53      	ldr	r3, [pc, #332]	@ (80045e8 <MX_GPIO_Init+0x168>)
 800449c:	2102      	movs	r1, #2
 800449e:	430a      	orrs	r2, r1
 80044a0:	635a      	str	r2, [r3, #52]	@ 0x34
 80044a2:	4b51      	ldr	r3, [pc, #324]	@ (80045e8 <MX_GPIO_Init+0x168>)
 80044a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044a6:	2202      	movs	r2, #2
 80044a8:	4013      	ands	r3, r2
 80044aa:	60bb      	str	r3, [r7, #8]
 80044ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80044ae:	4b4e      	ldr	r3, [pc, #312]	@ (80045e8 <MX_GPIO_Init+0x168>)
 80044b0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80044b2:	4b4d      	ldr	r3, [pc, #308]	@ (80045e8 <MX_GPIO_Init+0x168>)
 80044b4:	2104      	movs	r1, #4
 80044b6:	430a      	orrs	r2, r1
 80044b8:	635a      	str	r2, [r3, #52]	@ 0x34
 80044ba:	4b4b      	ldr	r3, [pc, #300]	@ (80045e8 <MX_GPIO_Init+0x168>)
 80044bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044be:	2204      	movs	r2, #4
 80044c0:	4013      	ands	r3, r2
 80044c2:	607b      	str	r3, [r7, #4]
 80044c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80044c6:	4b48      	ldr	r3, [pc, #288]	@ (80045e8 <MX_GPIO_Init+0x168>)
 80044c8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80044ca:	4b47      	ldr	r3, [pc, #284]	@ (80045e8 <MX_GPIO_Init+0x168>)
 80044cc:	2101      	movs	r1, #1
 80044ce:	430a      	orrs	r2, r1
 80044d0:	635a      	str	r2, [r3, #52]	@ 0x34
 80044d2:	4b45      	ldr	r3, [pc, #276]	@ (80045e8 <MX_GPIO_Init+0x168>)
 80044d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044d6:	2201      	movs	r2, #1
 80044d8:	4013      	ands	r3, r2
 80044da:	603b      	str	r3, [r7, #0]
 80044dc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 80044de:	23bd      	movs	r3, #189	@ 0xbd
 80044e0:	0159      	lsls	r1, r3, #5
 80044e2:	23a0      	movs	r3, #160	@ 0xa0
 80044e4:	05db      	lsls	r3, r3, #23
 80044e6:	2200      	movs	r2, #0
 80044e8:	0018      	movs	r0, r3
 80044ea:	f001 fcfa 	bl	8005ee2 <HAL_GPIO_WritePin>
                          |GPIO_PIN_10|GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2, GPIO_PIN_RESET);
 80044ee:	4b3f      	ldr	r3, [pc, #252]	@ (80045ec <MX_GPIO_Init+0x16c>)
 80044f0:	2200      	movs	r2, #0
 80044f2:	2107      	movs	r1, #7
 80044f4:	0018      	movs	r0, r3
 80044f6:	f001 fcf4 	bl	8005ee2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 80044fa:	4b3d      	ldr	r3, [pc, #244]	@ (80045f0 <MX_GPIO_Init+0x170>)
 80044fc:	2200      	movs	r2, #0
 80044fe:	2140      	movs	r1, #64	@ 0x40
 8004500:	0018      	movs	r0, r3
 8004502:	f001 fcee 	bl	8005ee2 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB9 PB3 PB4 PB5
                           PB6 PB7 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8004506:	193b      	adds	r3, r7, r4
 8004508:	22fe      	movs	r2, #254	@ 0xfe
 800450a:	0092      	lsls	r2, r2, #2
 800450c:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800450e:	193b      	adds	r3, r7, r4
 8004510:	2200      	movs	r2, #0
 8004512:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004514:	193b      	adds	r3, r7, r4
 8004516:	2200      	movs	r2, #0
 8004518:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800451a:	193b      	adds	r3, r7, r4
 800451c:	4a33      	ldr	r2, [pc, #204]	@ (80045ec <MX_GPIO_Init+0x16c>)
 800451e:	0019      	movs	r1, r3
 8004520:	0010      	movs	r0, r2
 8004522:	f001 fb5d 	bl	8005be0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8004526:	0021      	movs	r1, r4
 8004528:	187b      	adds	r3, r7, r1
 800452a:	22c0      	movs	r2, #192	@ 0xc0
 800452c:	0212      	lsls	r2, r2, #8
 800452e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004530:	000c      	movs	r4, r1
 8004532:	193b      	adds	r3, r7, r4
 8004534:	2200      	movs	r2, #0
 8004536:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004538:	193b      	adds	r3, r7, r4
 800453a:	2200      	movs	r2, #0
 800453c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800453e:	193b      	adds	r3, r7, r4
 8004540:	4a2b      	ldr	r2, [pc, #172]	@ (80045f0 <MX_GPIO_Init+0x170>)
 8004542:	0019      	movs	r1, r3
 8004544:	0010      	movs	r0, r2
 8004546:	f001 fb4b 	bl	8005be0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 PA3 PA4
                           PA6 PA11 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 800454a:	193b      	adds	r3, r7, r4
 800454c:	4a29      	ldr	r2, [pc, #164]	@ (80045f4 <MX_GPIO_Init+0x174>)
 800454e:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_6|GPIO_PIN_11|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004550:	193b      	adds	r3, r7, r4
 8004552:	2200      	movs	r2, #0
 8004554:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004556:	193b      	adds	r3, r7, r4
 8004558:	2200      	movs	r2, #0
 800455a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800455c:	193a      	adds	r2, r7, r4
 800455e:	23a0      	movs	r3, #160	@ 0xa0
 8004560:	05db      	lsls	r3, r3, #23
 8004562:	0011      	movs	r1, r2
 8004564:	0018      	movs	r0, r3
 8004566:	f001 fb3b 	bl	8005be0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA7 PA8 PA9
                           PA10 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 800456a:	0021      	movs	r1, r4
 800456c:	187b      	adds	r3, r7, r1
 800456e:	22bd      	movs	r2, #189	@ 0xbd
 8004570:	0152      	lsls	r2, r2, #5
 8004572:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_10|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004574:	000c      	movs	r4, r1
 8004576:	193b      	adds	r3, r7, r4
 8004578:	2201      	movs	r2, #1
 800457a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800457c:	193b      	adds	r3, r7, r4
 800457e:	2200      	movs	r2, #0
 8004580:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004582:	193b      	adds	r3, r7, r4
 8004584:	2200      	movs	r2, #0
 8004586:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004588:	193a      	adds	r2, r7, r4
 800458a:	23a0      	movs	r3, #160	@ 0xa0
 800458c:	05db      	lsls	r3, r3, #23
 800458e:	0011      	movs	r1, r2
 8004590:	0018      	movs	r0, r3
 8004592:	f001 fb25 	bl	8005be0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8004596:	193b      	adds	r3, r7, r4
 8004598:	2207      	movs	r2, #7
 800459a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800459c:	193b      	adds	r3, r7, r4
 800459e:	2201      	movs	r2, #1
 80045a0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045a2:	193b      	adds	r3, r7, r4
 80045a4:	2200      	movs	r2, #0
 80045a6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045a8:	193b      	adds	r3, r7, r4
 80045aa:	2200      	movs	r2, #0
 80045ac:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80045ae:	193b      	adds	r3, r7, r4
 80045b0:	4a0e      	ldr	r2, [pc, #56]	@ (80045ec <MX_GPIO_Init+0x16c>)
 80045b2:	0019      	movs	r1, r3
 80045b4:	0010      	movs	r0, r2
 80045b6:	f001 fb13 	bl	8005be0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80045ba:	0021      	movs	r1, r4
 80045bc:	187b      	adds	r3, r7, r1
 80045be:	2240      	movs	r2, #64	@ 0x40
 80045c0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80045c2:	187b      	adds	r3, r7, r1
 80045c4:	2201      	movs	r2, #1
 80045c6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045c8:	187b      	adds	r3, r7, r1
 80045ca:	2200      	movs	r2, #0
 80045cc:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045ce:	187b      	adds	r3, r7, r1
 80045d0:	2200      	movs	r2, #0
 80045d2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80045d4:	187b      	adds	r3, r7, r1
 80045d6:	4a06      	ldr	r2, [pc, #24]	@ (80045f0 <MX_GPIO_Init+0x170>)
 80045d8:	0019      	movs	r1, r3
 80045da:	0010      	movs	r0, r2
 80045dc:	f001 fb00 	bl	8005be0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80045e0:	46c0      	nop			@ (mov r8, r8)
 80045e2:	46bd      	mov	sp, r7
 80045e4:	b009      	add	sp, #36	@ 0x24
 80045e6:	bd90      	pop	{r4, r7, pc}
 80045e8:	40021000 	.word	0x40021000
 80045ec:	50000400 	.word	0x50000400
 80045f0:	50000800 	.word	0x50000800
 80045f4:	0000885e 	.word	0x0000885e

080045f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80045fc:	b672      	cpsid	i
}
 80045fe:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
      /* User can add his own implementation to report the HAL error return state */
      __disable_irq();
      while (1) {}
 8004600:	46c0      	nop			@ (mov r8, r8)
 8004602:	e7fd      	b.n	8004600 <Error_Handler+0x8>

08004604 <NHD_OLED_begin>:
// Parameters:
//    rows: number of rows/lines on the display.
//    columns: number of columns/characters per line on the display.
//
void NHD_OLED_begin()
{
 8004604:	b580      	push	{r7, lr}
 8004606:	af00      	add	r7, sp, #0
NHD_OLED_setupPins();
 8004608:	f000 f916 	bl	8004838 <NHD_OLED_setupPins>
NHD_OLED_setupInit();
 800460c:	f000 f93a 	bl	8004884 <NHD_OLED_setupInit>
}
 8004610:	46c0      	nop			@ (mov r8, r8)
 8004612:	46bd      	mov	sp, r7
 8004614:	bd80      	pop	{r7, pc}

08004616 <NHD_OLED_SPIBitBang>:
// Parameters:
//   data: uint8_t to send to display
//   isCommand: command/data flag, where 0 = data and !0 = command
//
void NHD_OLED_SPIBitBang(uint8_t data, uint8_t isCommand)
{
 8004616:	b590      	push	{r4, r7, lr}
 8004618:	b085      	sub	sp, #20
 800461a:	af00      	add	r7, sp, #0
 800461c:	0002      	movs	r2, r0
 800461e:	1dfb      	adds	r3, r7, #7
 8004620:	701a      	strb	r2, [r3, #0]
 8004622:	1dbb      	adds	r3, r7, #6
 8004624:	1c0a      	adds	r2, r1, #0
 8004626:	701a      	strb	r2, [r3, #0]
uint8_t i, cb;

// If var "isCommand" is zero, we're sending a data uint8_t.
// If it's NON-zero, we're sending a command uint8_t.
if (isCommand == 0)
 8004628:	1dbb      	adds	r3, r7, #6
 800462a:	781b      	ldrb	r3, [r3, #0]
 800462c:	2b00      	cmp	r3, #0
 800462e:	d104      	bne.n	800463a <NHD_OLED_SPIBitBang+0x24>
cb = 0xFA; // Var "data" is just that, data.
 8004630:	230e      	movs	r3, #14
 8004632:	18fb      	adds	r3, r7, r3
 8004634:	22fa      	movs	r2, #250	@ 0xfa
 8004636:	701a      	strb	r2, [r3, #0]
 8004638:	e003      	b.n	8004642 <NHD_OLED_SPIBitBang+0x2c>
else
cb = 0xF8; // Var "data" is a command/control uint8_t.
 800463a:	230e      	movs	r3, #14
 800463c:	18fb      	adds	r3, r7, r3
 800463e:	22f8      	movs	r2, #248	@ 0xf8
 8004640:	701a      	strb	r2, [r3, #0]

// Send the command-or-data type specifier...
for (i = 0; i < 8; i++) {
 8004642:	230f      	movs	r3, #15
 8004644:	18fb      	adds	r3, r7, r3
 8004646:	2200      	movs	r2, #0
 8004648:	701a      	strb	r2, [r3, #0]
 800464a:	e023      	b.n	8004694 <NHD_OLED_SPIBitBang+0x7e>
HAL_GPIO_WritePin(OLED_CLK_GPIO_Port, OLED_CLK_Pin, 0);
 800464c:	23a0      	movs	r3, #160	@ 0xa0
 800464e:	05db      	lsls	r3, r3, #23
 8004650:	2200      	movs	r2, #0
 8004652:	2120      	movs	r1, #32
 8004654:	0018      	movs	r0, r3
 8004656:	f001 fc44 	bl	8005ee2 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(OLED_MOSI_GPIO_Port, OLED_MOSI_Pin, (cb & 0x80) >> 7);
 800465a:	240e      	movs	r4, #14
 800465c:	193b      	adds	r3, r7, r4
 800465e:	781b      	ldrb	r3, [r3, #0]
 8004660:	09db      	lsrs	r3, r3, #7
 8004662:	b2da      	uxtb	r2, r3
 8004664:	23a0      	movs	r3, #160	@ 0xa0
 8004666:	05db      	lsls	r3, r3, #23
 8004668:	2180      	movs	r1, #128	@ 0x80
 800466a:	0018      	movs	r0, r3
 800466c:	f001 fc39 	bl	8005ee2 <HAL_GPIO_WritePin>
cb = cb << 1;
 8004670:	193a      	adds	r2, r7, r4
 8004672:	193b      	adds	r3, r7, r4
 8004674:	781b      	ldrb	r3, [r3, #0]
 8004676:	18db      	adds	r3, r3, r3
 8004678:	7013      	strb	r3, [r2, #0]
HAL_GPIO_WritePin(OLED_CLK_GPIO_Port, OLED_CLK_Pin, 1);
 800467a:	23a0      	movs	r3, #160	@ 0xa0
 800467c:	05db      	lsls	r3, r3, #23
 800467e:	2201      	movs	r2, #1
 8004680:	2120      	movs	r1, #32
 8004682:	0018      	movs	r0, r3
 8004684:	f001 fc2d 	bl	8005ee2 <HAL_GPIO_WritePin>
for (i = 0; i < 8; i++) {
 8004688:	210f      	movs	r1, #15
 800468a:	187b      	adds	r3, r7, r1
 800468c:	781a      	ldrb	r2, [r3, #0]
 800468e:	187b      	adds	r3, r7, r1
 8004690:	3201      	adds	r2, #1
 8004692:	701a      	strb	r2, [r3, #0]
 8004694:	220f      	movs	r2, #15
 8004696:	18bb      	adds	r3, r7, r2
 8004698:	781b      	ldrb	r3, [r3, #0]
 800469a:	2b07      	cmp	r3, #7
 800469c:	d9d6      	bls.n	800464c <NHD_OLED_SPIBitBang+0x36>
}

// Then send the lowest 4 bits of the data uint8_t, in little-endian order...
for (i = 0; i < 4; i++) {
 800469e:	18bb      	adds	r3, r7, r2
 80046a0:	2200      	movs	r2, #0
 80046a2:	701a      	strb	r2, [r3, #0]
 80046a4:	e023      	b.n	80046ee <NHD_OLED_SPIBitBang+0xd8>
HAL_GPIO_WritePin(OLED_CLK_GPIO_Port, OLED_CLK_Pin, 0);
 80046a6:	23a0      	movs	r3, #160	@ 0xa0
 80046a8:	05db      	lsls	r3, r3, #23
 80046aa:	2200      	movs	r2, #0
 80046ac:	2120      	movs	r1, #32
 80046ae:	0018      	movs	r0, r3
 80046b0:	f001 fc17 	bl	8005ee2 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(OLED_MOSI_GPIO_Port, OLED_MOSI_Pin, (data & 0x01));
 80046b4:	1dfb      	adds	r3, r7, #7
 80046b6:	781b      	ldrb	r3, [r3, #0]
 80046b8:	2201      	movs	r2, #1
 80046ba:	4013      	ands	r3, r2
 80046bc:	b2da      	uxtb	r2, r3
 80046be:	23a0      	movs	r3, #160	@ 0xa0
 80046c0:	05db      	lsls	r3, r3, #23
 80046c2:	2180      	movs	r1, #128	@ 0x80
 80046c4:	0018      	movs	r0, r3
 80046c6:	f001 fc0c 	bl	8005ee2 <HAL_GPIO_WritePin>
data = data >> 1;
 80046ca:	1dfb      	adds	r3, r7, #7
 80046cc:	1dfa      	adds	r2, r7, #7
 80046ce:	7812      	ldrb	r2, [r2, #0]
 80046d0:	0852      	lsrs	r2, r2, #1
 80046d2:	701a      	strb	r2, [r3, #0]
HAL_GPIO_WritePin(OLED_CLK_GPIO_Port, OLED_CLK_Pin, 1);
 80046d4:	23a0      	movs	r3, #160	@ 0xa0
 80046d6:	05db      	lsls	r3, r3, #23
 80046d8:	2201      	movs	r2, #1
 80046da:	2120      	movs	r1, #32
 80046dc:	0018      	movs	r0, r3
 80046de:	f001 fc00 	bl	8005ee2 <HAL_GPIO_WritePin>
for (i = 0; i < 4; i++) {
 80046e2:	210f      	movs	r1, #15
 80046e4:	187b      	adds	r3, r7, r1
 80046e6:	781a      	ldrb	r2, [r3, #0]
 80046e8:	187b      	adds	r3, r7, r1
 80046ea:	3201      	adds	r2, #1
 80046ec:	701a      	strb	r2, [r3, #0]
 80046ee:	220f      	movs	r2, #15
 80046f0:	18bb      	adds	r3, r7, r2
 80046f2:	781b      	ldrb	r3, [r3, #0]
 80046f4:	2b03      	cmp	r3, #3
 80046f6:	d9d6      	bls.n	80046a6 <NHD_OLED_SPIBitBang+0x90>
}

// Then send four zero bits...
for (i = 0; i < 4; i++) {
 80046f8:	18bb      	adds	r3, r7, r2
 80046fa:	2200      	movs	r2, #0
 80046fc:	701a      	strb	r2, [r3, #0]
 80046fe:	e01a      	b.n	8004736 <NHD_OLED_SPIBitBang+0x120>
HAL_GPIO_WritePin(OLED_CLK_GPIO_Port, OLED_CLK_Pin, 0);
 8004700:	23a0      	movs	r3, #160	@ 0xa0
 8004702:	05db      	lsls	r3, r3, #23
 8004704:	2200      	movs	r2, #0
 8004706:	2120      	movs	r1, #32
 8004708:	0018      	movs	r0, r3
 800470a:	f001 fbea 	bl	8005ee2 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(OLED_MOSI_GPIO_Port, OLED_MOSI_Pin, 0);
 800470e:	23a0      	movs	r3, #160	@ 0xa0
 8004710:	05db      	lsls	r3, r3, #23
 8004712:	2200      	movs	r2, #0
 8004714:	2180      	movs	r1, #128	@ 0x80
 8004716:	0018      	movs	r0, r3
 8004718:	f001 fbe3 	bl	8005ee2 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(OLED_CLK_GPIO_Port, OLED_CLK_Pin, 1);
 800471c:	23a0      	movs	r3, #160	@ 0xa0
 800471e:	05db      	lsls	r3, r3, #23
 8004720:	2201      	movs	r2, #1
 8004722:	2120      	movs	r1, #32
 8004724:	0018      	movs	r0, r3
 8004726:	f001 fbdc 	bl	8005ee2 <HAL_GPIO_WritePin>
for (i = 0; i < 4; i++) {
 800472a:	210f      	movs	r1, #15
 800472c:	187b      	adds	r3, r7, r1
 800472e:	781a      	ldrb	r2, [r3, #0]
 8004730:	187b      	adds	r3, r7, r1
 8004732:	3201      	adds	r2, #1
 8004734:	701a      	strb	r2, [r3, #0]
 8004736:	220f      	movs	r2, #15
 8004738:	18bb      	adds	r3, r7, r2
 800473a:	781b      	ldrb	r3, [r3, #0]
 800473c:	2b03      	cmp	r3, #3
 800473e:	d9df      	bls.n	8004700 <NHD_OLED_SPIBitBang+0xea>
}

// Then send the highest 4 bits of the data uint8_t, in little-endian order...
for (i = 0; i < 4; i++) {
 8004740:	18bb      	adds	r3, r7, r2
 8004742:	2200      	movs	r2, #0
 8004744:	701a      	strb	r2, [r3, #0]
 8004746:	e023      	b.n	8004790 <NHD_OLED_SPIBitBang+0x17a>
HAL_GPIO_WritePin(OLED_CLK_GPIO_Port, OLED_CLK_Pin, 0);
 8004748:	23a0      	movs	r3, #160	@ 0xa0
 800474a:	05db      	lsls	r3, r3, #23
 800474c:	2200      	movs	r2, #0
 800474e:	2120      	movs	r1, #32
 8004750:	0018      	movs	r0, r3
 8004752:	f001 fbc6 	bl	8005ee2 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(OLED_MOSI_GPIO_Port, OLED_MOSI_Pin, (data & 0x01));
 8004756:	1dfb      	adds	r3, r7, #7
 8004758:	781b      	ldrb	r3, [r3, #0]
 800475a:	2201      	movs	r2, #1
 800475c:	4013      	ands	r3, r2
 800475e:	b2da      	uxtb	r2, r3
 8004760:	23a0      	movs	r3, #160	@ 0xa0
 8004762:	05db      	lsls	r3, r3, #23
 8004764:	2180      	movs	r1, #128	@ 0x80
 8004766:	0018      	movs	r0, r3
 8004768:	f001 fbbb 	bl	8005ee2 <HAL_GPIO_WritePin>
data = data >> 1;
 800476c:	1dfb      	adds	r3, r7, #7
 800476e:	1dfa      	adds	r2, r7, #7
 8004770:	7812      	ldrb	r2, [r2, #0]
 8004772:	0852      	lsrs	r2, r2, #1
 8004774:	701a      	strb	r2, [r3, #0]
HAL_GPIO_WritePin(OLED_CLK_GPIO_Port, OLED_CLK_Pin, 1);
 8004776:	23a0      	movs	r3, #160	@ 0xa0
 8004778:	05db      	lsls	r3, r3, #23
 800477a:	2201      	movs	r2, #1
 800477c:	2120      	movs	r1, #32
 800477e:	0018      	movs	r0, r3
 8004780:	f001 fbaf 	bl	8005ee2 <HAL_GPIO_WritePin>
for (i = 0; i < 4; i++) {
 8004784:	210f      	movs	r1, #15
 8004786:	187b      	adds	r3, r7, r1
 8004788:	781a      	ldrb	r2, [r3, #0]
 800478a:	187b      	adds	r3, r7, r1
 800478c:	3201      	adds	r2, #1
 800478e:	701a      	strb	r2, [r3, #0]
 8004790:	220f      	movs	r2, #15
 8004792:	18bb      	adds	r3, r7, r2
 8004794:	781b      	ldrb	r3, [r3, #0]
 8004796:	2b03      	cmp	r3, #3
 8004798:	d9d6      	bls.n	8004748 <NHD_OLED_SPIBitBang+0x132>
}

// And wrap up the send with four zero bits...
for (i = 0; i < 4; i++) {
 800479a:	18bb      	adds	r3, r7, r2
 800479c:	2200      	movs	r2, #0
 800479e:	701a      	strb	r2, [r3, #0]
 80047a0:	e01a      	b.n	80047d8 <NHD_OLED_SPIBitBang+0x1c2>
HAL_GPIO_WritePin(OLED_CLK_GPIO_Port, OLED_CLK_Pin, 0);
 80047a2:	23a0      	movs	r3, #160	@ 0xa0
 80047a4:	05db      	lsls	r3, r3, #23
 80047a6:	2200      	movs	r2, #0
 80047a8:	2120      	movs	r1, #32
 80047aa:	0018      	movs	r0, r3
 80047ac:	f001 fb99 	bl	8005ee2 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(OLED_MOSI_GPIO_Port, OLED_MOSI_Pin, 0);
 80047b0:	23a0      	movs	r3, #160	@ 0xa0
 80047b2:	05db      	lsls	r3, r3, #23
 80047b4:	2200      	movs	r2, #0
 80047b6:	2180      	movs	r1, #128	@ 0x80
 80047b8:	0018      	movs	r0, r3
 80047ba:	f001 fb92 	bl	8005ee2 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(OLED_CLK_GPIO_Port, OLED_CLK_Pin, 1);
 80047be:	23a0      	movs	r3, #160	@ 0xa0
 80047c0:	05db      	lsls	r3, r3, #23
 80047c2:	2201      	movs	r2, #1
 80047c4:	2120      	movs	r1, #32
 80047c6:	0018      	movs	r0, r3
 80047c8:	f001 fb8b 	bl	8005ee2 <HAL_GPIO_WritePin>
for (i = 0; i < 4; i++) {
 80047cc:	210f      	movs	r1, #15
 80047ce:	187b      	adds	r3, r7, r1
 80047d0:	781a      	ldrb	r2, [r3, #0]
 80047d2:	187b      	adds	r3, r7, r1
 80047d4:	3201      	adds	r2, #1
 80047d6:	701a      	strb	r2, [r3, #0]
 80047d8:	230f      	movs	r3, #15
 80047da:	18fb      	adds	r3, r7, r3
 80047dc:	781b      	ldrb	r3, [r3, #0]
 80047de:	2b03      	cmp	r3, #3
 80047e0:	d9df      	bls.n	80047a2 <NHD_OLED_SPIBitBang+0x18c>
}
}
 80047e2:	46c0      	nop			@ (mov r8, r8)
 80047e4:	46c0      	nop			@ (mov r8, r8)
 80047e6:	46bd      	mov	sp, r7
 80047e8:	b005      	add	sp, #20
 80047ea:	bd90      	pop	{r4, r7, pc}

080047ec <NHD_OLED_sendCommand>:
//
// Parameters:
//   command: command uint8_t to send.
//
void NHD_OLED_sendCommand(uint8_t command)
{
 80047ec:	b580      	push	{r7, lr}
 80047ee:	b082      	sub	sp, #8
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	0002      	movs	r2, r0
 80047f4:	1dfb      	adds	r3, r7, #7
 80047f6:	701a      	strb	r2, [r3, #0]
NHD_OLED_SPIBitBang(command, 1);
 80047f8:	1dfb      	adds	r3, r7, #7
 80047fa:	781b      	ldrb	r3, [r3, #0]
 80047fc:	2101      	movs	r1, #1
 80047fe:	0018      	movs	r0, r3
 8004800:	f7ff ff09 	bl	8004616 <NHD_OLED_SPIBitBang>

HAL_Delay(1);
 8004804:	2001      	movs	r0, #1
 8004806:	f000 fae9 	bl	8004ddc <HAL_Delay>
}
 800480a:	46c0      	nop			@ (mov r8, r8)
 800480c:	46bd      	mov	sp, r7
 800480e:	b002      	add	sp, #8
 8004810:	bd80      	pop	{r7, pc}

08004812 <NHD_OLED_sendData>:
//
// Parameters:
//   data: command uint8_t to send.
//
void NHD_OLED_sendData(uint8_t data)
{
 8004812:	b580      	push	{r7, lr}
 8004814:	b082      	sub	sp, #8
 8004816:	af00      	add	r7, sp, #0
 8004818:	0002      	movs	r2, r0
 800481a:	1dfb      	adds	r3, r7, #7
 800481c:	701a      	strb	r2, [r3, #0]
NHD_OLED_SPIBitBang(data, 0);
 800481e:	1dfb      	adds	r3, r7, #7
 8004820:	781b      	ldrb	r3, [r3, #0]
 8004822:	2100      	movs	r1, #0
 8004824:	0018      	movs	r0, r3
 8004826:	f7ff fef6 	bl	8004616 <NHD_OLED_SPIBitBang>
HAL_Delay(1);
 800482a:	2001      	movs	r0, #1
 800482c:	f000 fad6 	bl	8004ddc <HAL_Delay>
}
 8004830:	46c0      	nop			@ (mov r8, r8)
 8004832:	46bd      	mov	sp, r7
 8004834:	b002      	add	sp, #8
 8004836:	bd80      	pop	{r7, pc}

08004838 <NHD_OLED_setupPins>:
//
// Parameters:
//    NONE. Define pin OLED_MOSI for data and OLED_CLK for clock in the header file.
//
void NHD_OLED_setupPins()
{
 8004838:	b580      	push	{r7, lr}
 800483a:	b086      	sub	sp, #24
 800483c:	af00      	add	r7, sp, #0
GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800483e:	1d3b      	adds	r3, r7, #4
 8004840:	0018      	movs	r0, r3
 8004842:	2314      	movs	r3, #20
 8004844:	001a      	movs	r2, r3
 8004846:	2100      	movs	r1, #0
 8004848:	f003 fe92 	bl	8008570 <memset>

GPIO_InitStruct.Pin = OLED_MOSI_Pin | OLED_CLK_Pin;
 800484c:	1d3b      	adds	r3, r7, #4
 800484e:	22a0      	movs	r2, #160	@ 0xa0
 8004850:	601a      	str	r2, [r3, #0]
GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004852:	1d3b      	adds	r3, r7, #4
 8004854:	2201      	movs	r2, #1
 8004856:	605a      	str	r2, [r3, #4]
GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004858:	1d3b      	adds	r3, r7, #4
 800485a:	2201      	movs	r2, #1
 800485c:	609a      	str	r2, [r3, #8]
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800485e:	1d3b      	adds	r3, r7, #4
 8004860:	2202      	movs	r2, #2
 8004862:	60da      	str	r2, [r3, #12]
HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004864:	1d3b      	adds	r3, r7, #4
 8004866:	4a06      	ldr	r2, [pc, #24]	@ (8004880 <NHD_OLED_setupPins+0x48>)
 8004868:	0019      	movs	r1, r3
 800486a:	0010      	movs	r0, r2
 800486c:	f001 f9b8 	bl	8005be0 <HAL_GPIO_Init>

HAL_Delay(50);
 8004870:	2032      	movs	r0, #50	@ 0x32
 8004872:	f000 fab3 	bl	8004ddc <HAL_Delay>
}
 8004876:	46c0      	nop			@ (mov r8, r8)
 8004878:	46bd      	mov	sp, r7
 800487a:	b006      	add	sp, #24
 800487c:	bd80      	pop	{r7, pc}
 800487e:	46c0      	nop			@ (mov r8, r8)
 8004880:	50000400 	.word	0x50000400

08004884 <NHD_OLED_setupInit>:
// Initializes and configures the display. Note that the command set provided
// below is for Newhaven's slim OLED line, and individual products may require
// different settings.
//
void NHD_OLED_setupInit()
{
 8004884:	b580      	push	{r7, lr}
 8004886:	af00      	add	r7, sp, #0
// Internal voltage regulator configuration
NHD_OLED_sendCommand(0x2A); // Function set select > extended command set enable (RE = 1)
 8004888:	202a      	movs	r0, #42	@ 0x2a
 800488a:	f7ff ffaf 	bl	80047ec <NHD_OLED_sendCommand>
NHD_OLED_sendCommand(0x71);     // Internal Vdd regualtor control (function selection A) - command
 800488e:	2071      	movs	r0, #113	@ 0x71
 8004890:	f7ff ffac 	bl	80047ec <NHD_OLED_sendCommand>
NHD_OLED_sendData(0x00);        // Internal Vdd regualtor control (function selection A) - value
 8004894:	2000      	movs	r0, #0
 8004896:	f7ff ffbc 	bl	8004812 <NHD_OLED_sendData>

// Display off
NHD_OLED_sendCommand(0x28); // Function set select > fundamental (default) command set (RE = 0)
 800489a:	2028      	movs	r0, #40	@ 0x28
 800489c:	f7ff ffa6 	bl	80047ec <NHD_OLED_sendCommand>
NHD_OLED_sendCommand(0x08);     // Display off, cursor off, blink off
 80048a0:	2008      	movs	r0, #8
 80048a2:	f7ff ffa3 	bl	80047ec <NHD_OLED_sendCommand>

// Timing configuration
NHD_OLED_sendCommand(0x2A); // Function set select > extended command set enable (RE = 1)
 80048a6:	202a      	movs	r0, #42	@ 0x2a
 80048a8:	f7ff ffa0 	bl	80047ec <NHD_OLED_sendCommand>
NHD_OLED_sendCommand(0x79);  // Function set select > OLED command set enable (SD = 1)
 80048ac:	2079      	movs	r0, #121	@ 0x79
 80048ae:	f7ff ff9d 	bl	80047ec <NHD_OLED_sendCommand>
NHD_OLED_sendCommand(0xD5);   // Set display clock divide ratio/oscillator frequency - command
 80048b2:	20d5      	movs	r0, #213	@ 0xd5
 80048b4:	f7ff ff9a 	bl	80047ec <NHD_OLED_sendCommand>
NHD_OLED_sendCommand(0x70);   // Set display clock divide ratio/oscillator frequency - value
 80048b8:	2070      	movs	r0, #112	@ 0x70
 80048ba:	f7ff ff97 	bl	80047ec <NHD_OLED_sendCommand>
NHD_OLED_sendCommand(0x78);     // Function set > OLED command set disable (SD = 0)
 80048be:	2078      	movs	r0, #120	@ 0x78
 80048c0:	f7ff ff94 	bl	80047ec <NHD_OLED_sendCommand>

NHD_OLED_sendCommand(0x09); // Function set select > extended command set enable (RE = 1)
 80048c4:	2009      	movs	r0, #9
 80048c6:	f7ff ff91 	bl	80047ec <NHD_OLED_sendCommand>
NHD_OLED_sendCommand(0x06);  // Function set select > OLED command set enable (SD = 1)
 80048ca:	2006      	movs	r0, #6
 80048cc:	f7ff ff8e 	bl	80047ec <NHD_OLED_sendCommand>
NHD_OLED_sendCommand(0x72);   // Set display clock divide ratio/oscillator frequency - command
 80048d0:	2072      	movs	r0, #114	@ 0x72
 80048d2:	f7ff ff8b 	bl	80047ec <NHD_OLED_sendCommand>
NHD_OLED_sendData(0x00);        // Internal Vdd regualtor control (function selection A) - value
 80048d6:	2000      	movs	r0, #0
 80048d8:	f7ff ff9b 	bl	8004812 <NHD_OLED_sendData>

// CGROM select configuration
NHD_OLED_sendCommand(0x2A); // Function set select > extended command set enable (RE = 1)
 80048dc:	202a      	movs	r0, #42	@ 0x2a
 80048de:	f7ff ff85 	bl	80047ec <NHD_OLED_sendCommand>
NHD_OLED_sendCommand(0x79);     // CGROM selection (function selection B) - command
 80048e2:	2079      	movs	r0, #121	@ 0x79
 80048e4:	f7ff ff82 	bl	80047ec <NHD_OLED_sendCommand>
NHD_OLED_sendCommand(0xDA);     // SEG pins hardware configuration - command
 80048e8:	20da      	movs	r0, #218	@ 0xda
 80048ea:	f7ff ff7f 	bl	80047ec <NHD_OLED_sendCommand>
NHD_OLED_sendCommand(0x10); // SEG pins hardware configuration - value - NOTE: Some displays require 0x00 here.
 80048ee:	2010      	movs	r0, #16
 80048f0:	f7ff ff7c 	bl	80047ec <NHD_OLED_sendCommand>
NHD_OLED_sendCommand(0xDC);    // VSL & GPIO control (function selection C) - command
 80048f4:	20dc      	movs	r0, #220	@ 0xdc
 80048f6:	f7ff ff79 	bl	80047ec <NHD_OLED_sendCommand>
NHD_OLED_sendCommand(0x00);     // VSL & GPIO control (function selection C) - value
 80048fa:	2000      	movs	r0, #0
 80048fc:	f7ff ff76 	bl	80047ec <NHD_OLED_sendCommand>
NHD_OLED_sendCommand(0x81);     // Contrast control - command
 8004900:	2081      	movs	r0, #129	@ 0x81
 8004902:	f7ff ff73 	bl	80047ec <NHD_OLED_sendCommand>
NHD_OLED_sendCommand(0x7F);     // Contrast control - value
 8004906:	207f      	movs	r0, #127	@ 0x7f
 8004908:	f7ff ff70 	bl	80047ec <NHD_OLED_sendCommand>
NHD_OLED_sendCommand(0xD9);     // Phase length - command
 800490c:	20d9      	movs	r0, #217	@ 0xd9
 800490e:	f7ff ff6d 	bl	80047ec <NHD_OLED_sendCommand>
NHD_OLED_sendCommand(0xF1);     // Phase length - value
 8004912:	20f1      	movs	r0, #241	@ 0xf1
 8004914:	f7ff ff6a 	bl	80047ec <NHD_OLED_sendCommand>
NHD_OLED_sendCommand(0xDB);     // VCOMH deselect level - command
 8004918:	20db      	movs	r0, #219	@ 0xdb
 800491a:	f7ff ff67 	bl	80047ec <NHD_OLED_sendCommand>
NHD_OLED_sendCommand(0x40);     // VCOMH deselect level - value
 800491e:	2040      	movs	r0, #64	@ 0x40
 8004920:	f7ff ff64 	bl	80047ec <NHD_OLED_sendCommand>
NHD_OLED_sendCommand(0x78); // Function set select > OLED command set disable (SD = 0)
 8004924:	2078      	movs	r0, #120	@ 0x78
 8004926:	f7ff ff61 	bl	80047ec <NHD_OLED_sendCommand>

// Wrapping up and switching on
NHD_OLED_sendCommand(0x28); // Function set select > fundamental (default) command set (RE = 0)
 800492a:	2028      	movs	r0, #40	@ 0x28
 800492c:	f7ff ff5e 	bl	80047ec <NHD_OLED_sendCommand>
NHD_OLED_sendCommand(0x01);     // Clear display
 8004930:	2001      	movs	r0, #1
 8004932:	f7ff ff5b 	bl	80047ec <NHD_OLED_sendCommand>
NHD_OLED_sendCommand(0x80);   // Set DDRAM address to 0x00 (home on topmost row/line)
 8004936:	2080      	movs	r0, #128	@ 0x80
 8004938:	f7ff ff58 	bl	80047ec <NHD_OLED_sendCommand>
NHD_OLED_sendCommand(0x0C);     // Display ON
 800493c:	200c      	movs	r0, #12
 800493e:	f7ff ff55 	bl	80047ec <NHD_OLED_sendCommand>

HAL_Delay(100);
 8004942:	2064      	movs	r0, #100	@ 0x64
 8004944:	f000 fa4a 	bl	8004ddc <HAL_Delay>
}
 8004948:	46c0      	nop			@ (mov r8, r8)
 800494a:	46bd      	mov	sp, r7
 800494c:	bd80      	pop	{r7, pc}

0800494e <NHD_OLED_displayOff>:
//NHD_OLED_dispOff
//
// Switches the entire display off.
//
void NHD_OLED_displayOff()
{
 800494e:	b580      	push	{r7, lr}
 8004950:	af00      	add	r7, sp, #0
NHD_OLED_sendCommand(0x08);
 8004952:	2008      	movs	r0, #8
 8004954:	f7ff ff4a 	bl	80047ec <NHD_OLED_sendCommand>
HAL_Delay(10);
 8004958:	200a      	movs	r0, #10
 800495a:	f000 fa3f 	bl	8004ddc <HAL_Delay>
}
 800495e:	46c0      	nop			@ (mov r8, r8)
 8004960:	46bd      	mov	sp, r7
 8004962:	bd80      	pop	{r7, pc}

08004964 <NHD_OLED_textClear>:
// NHD_OLED_textClear
//
// Sends a "clear" command to the display.
//
void NHD_OLED_textClear()
{
 8004964:	b580      	push	{r7, lr}
 8004966:	af00      	add	r7, sp, #0
NHD_OLED_sendCommand(0x01);
 8004968:	2001      	movs	r0, #1
 800496a:	f7ff ff3f 	bl	80047ec <NHD_OLED_sendCommand>
HAL_Delay(10);
 800496e:	200a      	movs	r0, #10
 8004970:	f000 fa34 	bl	8004ddc <HAL_Delay>
}
 8004974:	46c0      	nop			@ (mov r8, r8)
 8004976:	46bd      	mov	sp, r7
 8004978:	bd80      	pop	{r7, pc}
	...

0800497c <NHD_OLED_cursorPos>:
// Parameters:
//   row: row/line number (0-1/2/3).
//   column: column number (0-16/20).
//
void NHD_OLED_cursorPos(uint8_t row, uint8_t column)
{
 800497c:	b580      	push	{r7, lr}
 800497e:	b084      	sub	sp, #16
 8004980:	af00      	add	r7, sp, #0
 8004982:	0002      	movs	r2, r0
 8004984:	1dfb      	adds	r3, r7, #7
 8004986:	701a      	strb	r2, [r3, #0]
 8004988:	1dbb      	adds	r3, r7, #6
 800498a:	1c0a      	adds	r2, r1, #0
 800498c:	701a      	strb	r2, [r3, #0]
uint8_t row_command[4] = { 0x80, 0xA0, 0xC0, 0xE0 };
 800498e:	230c      	movs	r3, #12
 8004990:	18fb      	adds	r3, r7, r3
 8004992:	4a14      	ldr	r2, [pc, #80]	@ (80049e4 <NHD_OLED_cursorPos+0x68>)
 8004994:	601a      	str	r2, [r3, #0]

if (row >= OLED_DISP_ROWS)
 8004996:	4b14      	ldr	r3, [pc, #80]	@ (80049e8 <NHD_OLED_cursorPos+0x6c>)
 8004998:	781b      	ldrb	r3, [r3, #0]
 800499a:	1dfa      	adds	r2, r7, #7
 800499c:	7812      	ldrb	r2, [r2, #0]
 800499e:	429a      	cmp	r2, r3
 80049a0:	d304      	bcc.n	80049ac <NHD_OLED_cursorPos+0x30>
row = OLED_DISP_ROWS - 1;
 80049a2:	4b11      	ldr	r3, [pc, #68]	@ (80049e8 <NHD_OLED_cursorPos+0x6c>)
 80049a4:	781a      	ldrb	r2, [r3, #0]
 80049a6:	1dfb      	adds	r3, r7, #7
 80049a8:	3a01      	subs	r2, #1
 80049aa:	701a      	strb	r2, [r3, #0]
if (column >= OLED_DISP_COLUMNS)
 80049ac:	4b0f      	ldr	r3, [pc, #60]	@ (80049ec <NHD_OLED_cursorPos+0x70>)
 80049ae:	781b      	ldrb	r3, [r3, #0]
 80049b0:	1dba      	adds	r2, r7, #6
 80049b2:	7812      	ldrb	r2, [r2, #0]
 80049b4:	429a      	cmp	r2, r3
 80049b6:	d304      	bcc.n	80049c2 <NHD_OLED_cursorPos+0x46>
column = OLED_DISP_COLUMNS - 1;
 80049b8:	4b0c      	ldr	r3, [pc, #48]	@ (80049ec <NHD_OLED_cursorPos+0x70>)
 80049ba:	781a      	ldrb	r2, [r3, #0]
 80049bc:	1dbb      	adds	r3, r7, #6
 80049be:	3a01      	subs	r2, #1
 80049c0:	701a      	strb	r2, [r3, #0]

NHD_OLED_sendCommand(row_command[row] + column);
 80049c2:	1dfb      	adds	r3, r7, #7
 80049c4:	781b      	ldrb	r3, [r3, #0]
 80049c6:	220c      	movs	r2, #12
 80049c8:	18ba      	adds	r2, r7, r2
 80049ca:	5cd2      	ldrb	r2, [r2, r3]
 80049cc:	1dbb      	adds	r3, r7, #6
 80049ce:	781b      	ldrb	r3, [r3, #0]
 80049d0:	18d3      	adds	r3, r2, r3
 80049d2:	b2db      	uxtb	r3, r3
 80049d4:	0018      	movs	r0, r3
 80049d6:	f7ff ff09 	bl	80047ec <NHD_OLED_sendCommand>
}
 80049da:	46c0      	nop			@ (mov r8, r8)
 80049dc:	46bd      	mov	sp, r7
 80049de:	b004      	add	sp, #16
 80049e0:	bd80      	pop	{r7, pc}
 80049e2:	46c0      	nop			@ (mov r8, r8)
 80049e4:	e0c0a080 	.word	0xe0c0a080
 80049e8:	20000004 	.word	0x20000004
 80049ec:	20000005 	.word	0x20000005

080049f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b082      	sub	sp, #8
 80049f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80049f6:	4b0f      	ldr	r3, [pc, #60]	@ (8004a34 <HAL_MspInit+0x44>)
 80049f8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80049fa:	4b0e      	ldr	r3, [pc, #56]	@ (8004a34 <HAL_MspInit+0x44>)
 80049fc:	2101      	movs	r1, #1
 80049fe:	430a      	orrs	r2, r1
 8004a00:	641a      	str	r2, [r3, #64]	@ 0x40
 8004a02:	4b0c      	ldr	r3, [pc, #48]	@ (8004a34 <HAL_MspInit+0x44>)
 8004a04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a06:	2201      	movs	r2, #1
 8004a08:	4013      	ands	r3, r2
 8004a0a:	607b      	str	r3, [r7, #4]
 8004a0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004a0e:	4b09      	ldr	r3, [pc, #36]	@ (8004a34 <HAL_MspInit+0x44>)
 8004a10:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004a12:	4b08      	ldr	r3, [pc, #32]	@ (8004a34 <HAL_MspInit+0x44>)
 8004a14:	2180      	movs	r1, #128	@ 0x80
 8004a16:	0549      	lsls	r1, r1, #21
 8004a18:	430a      	orrs	r2, r1
 8004a1a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004a1c:	4b05      	ldr	r3, [pc, #20]	@ (8004a34 <HAL_MspInit+0x44>)
 8004a1e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004a20:	2380      	movs	r3, #128	@ 0x80
 8004a22:	055b      	lsls	r3, r3, #21
 8004a24:	4013      	ands	r3, r2
 8004a26:	603b      	str	r3, [r7, #0]
 8004a28:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004a2a:	46c0      	nop			@ (mov r8, r8)
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	b002      	add	sp, #8
 8004a30:	bd80      	pop	{r7, pc}
 8004a32:	46c0      	nop			@ (mov r8, r8)
 8004a34:	40021000 	.word	0x40021000

08004a38 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004a38:	b590      	push	{r4, r7, lr}
 8004a3a:	b08b      	sub	sp, #44	@ 0x2c
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a40:	2414      	movs	r4, #20
 8004a42:	193b      	adds	r3, r7, r4
 8004a44:	0018      	movs	r0, r3
 8004a46:	2314      	movs	r3, #20
 8004a48:	001a      	movs	r2, r3
 8004a4a:	2100      	movs	r1, #0
 8004a4c:	f003 fd90 	bl	8008570 <memset>
  if(hadc->Instance==ADC1)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	4a18      	ldr	r2, [pc, #96]	@ (8004ab8 <HAL_ADC_MspInit+0x80>)
 8004a56:	4293      	cmp	r3, r2
 8004a58:	d129      	bne.n	8004aae <HAL_ADC_MspInit+0x76>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8004a5a:	4b18      	ldr	r3, [pc, #96]	@ (8004abc <HAL_ADC_MspInit+0x84>)
 8004a5c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004a5e:	4b17      	ldr	r3, [pc, #92]	@ (8004abc <HAL_ADC_MspInit+0x84>)
 8004a60:	2180      	movs	r1, #128	@ 0x80
 8004a62:	0349      	lsls	r1, r1, #13
 8004a64:	430a      	orrs	r2, r1
 8004a66:	641a      	str	r2, [r3, #64]	@ 0x40
 8004a68:	4b14      	ldr	r3, [pc, #80]	@ (8004abc <HAL_ADC_MspInit+0x84>)
 8004a6a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004a6c:	2380      	movs	r3, #128	@ 0x80
 8004a6e:	035b      	lsls	r3, r3, #13
 8004a70:	4013      	ands	r3, r2
 8004a72:	613b      	str	r3, [r7, #16]
 8004a74:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004a76:	4b11      	ldr	r3, [pc, #68]	@ (8004abc <HAL_ADC_MspInit+0x84>)
 8004a78:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004a7a:	4b10      	ldr	r3, [pc, #64]	@ (8004abc <HAL_ADC_MspInit+0x84>)
 8004a7c:	2101      	movs	r1, #1
 8004a7e:	430a      	orrs	r2, r1
 8004a80:	635a      	str	r2, [r3, #52]	@ 0x34
 8004a82:	4b0e      	ldr	r3, [pc, #56]	@ (8004abc <HAL_ADC_MspInit+0x84>)
 8004a84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a86:	2201      	movs	r2, #1
 8004a88:	4013      	ands	r3, r2
 8004a8a:	60fb      	str	r3, [r7, #12]
 8004a8c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8004a8e:	193b      	adds	r3, r7, r4
 8004a90:	2201      	movs	r2, #1
 8004a92:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004a94:	193b      	adds	r3, r7, r4
 8004a96:	2203      	movs	r2, #3
 8004a98:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a9a:	193b      	adds	r3, r7, r4
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004aa0:	193a      	adds	r2, r7, r4
 8004aa2:	23a0      	movs	r3, #160	@ 0xa0
 8004aa4:	05db      	lsls	r3, r3, #23
 8004aa6:	0011      	movs	r1, r2
 8004aa8:	0018      	movs	r0, r3
 8004aaa:	f001 f899 	bl	8005be0 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8004aae:	46c0      	nop			@ (mov r8, r8)
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	b00b      	add	sp, #44	@ 0x2c
 8004ab4:	bd90      	pop	{r4, r7, pc}
 8004ab6:	46c0      	nop			@ (mov r8, r8)
 8004ab8:	40012400 	.word	0x40012400
 8004abc:	40021000 	.word	0x40021000

08004ac0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004ac4:	46c0      	nop			@ (mov r8, r8)
 8004ac6:	e7fd      	b.n	8004ac4 <NMI_Handler+0x4>

08004ac8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004acc:	46c0      	nop			@ (mov r8, r8)
 8004ace:	e7fd      	b.n	8004acc <HardFault_Handler+0x4>

08004ad0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8004ad4:	46c0      	nop			@ (mov r8, r8)
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	bd80      	pop	{r7, pc}

08004ada <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004ada:	b580      	push	{r7, lr}
 8004adc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004ade:	46c0      	nop			@ (mov r8, r8)
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	bd80      	pop	{r7, pc}

08004ae4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004ae8:	f000 f95c 	bl	8004da4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004aec:	46c0      	nop			@ (mov r8, r8)
 8004aee:	46bd      	mov	sp, r7
 8004af0:	bd80      	pop	{r7, pc}

08004af2 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004af2:	b580      	push	{r7, lr}
 8004af4:	af00      	add	r7, sp, #0
  return 1;
 8004af6:	2301      	movs	r3, #1
}
 8004af8:	0018      	movs	r0, r3
 8004afa:	46bd      	mov	sp, r7
 8004afc:	bd80      	pop	{r7, pc}

08004afe <_kill>:

int _kill(int pid, int sig)
{
 8004afe:	b580      	push	{r7, lr}
 8004b00:	b082      	sub	sp, #8
 8004b02:	af00      	add	r7, sp, #0
 8004b04:	6078      	str	r0, [r7, #4]
 8004b06:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004b08:	f003 fd4c 	bl	80085a4 <__errno>
 8004b0c:	0003      	movs	r3, r0
 8004b0e:	2216      	movs	r2, #22
 8004b10:	601a      	str	r2, [r3, #0]
  return -1;
 8004b12:	2301      	movs	r3, #1
 8004b14:	425b      	negs	r3, r3
}
 8004b16:	0018      	movs	r0, r3
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	b002      	add	sp, #8
 8004b1c:	bd80      	pop	{r7, pc}

08004b1e <_exit>:

void _exit (int status)
{
 8004b1e:	b580      	push	{r7, lr}
 8004b20:	b082      	sub	sp, #8
 8004b22:	af00      	add	r7, sp, #0
 8004b24:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004b26:	2301      	movs	r3, #1
 8004b28:	425a      	negs	r2, r3
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	0011      	movs	r1, r2
 8004b2e:	0018      	movs	r0, r3
 8004b30:	f7ff ffe5 	bl	8004afe <_kill>
  while (1) {}    /* Make sure we hang here */
 8004b34:	46c0      	nop			@ (mov r8, r8)
 8004b36:	e7fd      	b.n	8004b34 <_exit+0x16>

08004b38 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b086      	sub	sp, #24
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	60f8      	str	r0, [r7, #12]
 8004b40:	60b9      	str	r1, [r7, #8]
 8004b42:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004b44:	2300      	movs	r3, #0
 8004b46:	617b      	str	r3, [r7, #20]
 8004b48:	e00a      	b.n	8004b60 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004b4a:	e000      	b.n	8004b4e <_read+0x16>
 8004b4c:	bf00      	nop
 8004b4e:	0001      	movs	r1, r0
 8004b50:	68bb      	ldr	r3, [r7, #8]
 8004b52:	1c5a      	adds	r2, r3, #1
 8004b54:	60ba      	str	r2, [r7, #8]
 8004b56:	b2ca      	uxtb	r2, r1
 8004b58:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004b5a:	697b      	ldr	r3, [r7, #20]
 8004b5c:	3301      	adds	r3, #1
 8004b5e:	617b      	str	r3, [r7, #20]
 8004b60:	697a      	ldr	r2, [r7, #20]
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	429a      	cmp	r2, r3
 8004b66:	dbf0      	blt.n	8004b4a <_read+0x12>
  }

  return len;
 8004b68:	687b      	ldr	r3, [r7, #4]
}
 8004b6a:	0018      	movs	r0, r3
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	b006      	add	sp, #24
 8004b70:	bd80      	pop	{r7, pc}

08004b72 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004b72:	b580      	push	{r7, lr}
 8004b74:	b086      	sub	sp, #24
 8004b76:	af00      	add	r7, sp, #0
 8004b78:	60f8      	str	r0, [r7, #12]
 8004b7a:	60b9      	str	r1, [r7, #8]
 8004b7c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004b7e:	2300      	movs	r3, #0
 8004b80:	617b      	str	r3, [r7, #20]
 8004b82:	e009      	b.n	8004b98 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004b84:	68bb      	ldr	r3, [r7, #8]
 8004b86:	1c5a      	adds	r2, r3, #1
 8004b88:	60ba      	str	r2, [r7, #8]
 8004b8a:	781b      	ldrb	r3, [r3, #0]
 8004b8c:	0018      	movs	r0, r3
 8004b8e:	e000      	b.n	8004b92 <_write+0x20>
 8004b90:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004b92:	697b      	ldr	r3, [r7, #20]
 8004b94:	3301      	adds	r3, #1
 8004b96:	617b      	str	r3, [r7, #20]
 8004b98:	697a      	ldr	r2, [r7, #20]
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	429a      	cmp	r2, r3
 8004b9e:	dbf1      	blt.n	8004b84 <_write+0x12>
  }
  return len;
 8004ba0:	687b      	ldr	r3, [r7, #4]
}
 8004ba2:	0018      	movs	r0, r3
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	b006      	add	sp, #24
 8004ba8:	bd80      	pop	{r7, pc}

08004baa <_close>:

int _close(int file)
{
 8004baa:	b580      	push	{r7, lr}
 8004bac:	b082      	sub	sp, #8
 8004bae:	af00      	add	r7, sp, #0
 8004bb0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004bb2:	2301      	movs	r3, #1
 8004bb4:	425b      	negs	r3, r3
}
 8004bb6:	0018      	movs	r0, r3
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	b002      	add	sp, #8
 8004bbc:	bd80      	pop	{r7, pc}

08004bbe <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004bbe:	b580      	push	{r7, lr}
 8004bc0:	b082      	sub	sp, #8
 8004bc2:	af00      	add	r7, sp, #0
 8004bc4:	6078      	str	r0, [r7, #4]
 8004bc6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004bc8:	683b      	ldr	r3, [r7, #0]
 8004bca:	2280      	movs	r2, #128	@ 0x80
 8004bcc:	0192      	lsls	r2, r2, #6
 8004bce:	605a      	str	r2, [r3, #4]
  return 0;
 8004bd0:	2300      	movs	r3, #0
}
 8004bd2:	0018      	movs	r0, r3
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	b002      	add	sp, #8
 8004bd8:	bd80      	pop	{r7, pc}

08004bda <_isatty>:

int _isatty(int file)
{
 8004bda:	b580      	push	{r7, lr}
 8004bdc:	b082      	sub	sp, #8
 8004bde:	af00      	add	r7, sp, #0
 8004be0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004be2:	2301      	movs	r3, #1
}
 8004be4:	0018      	movs	r0, r3
 8004be6:	46bd      	mov	sp, r7
 8004be8:	b002      	add	sp, #8
 8004bea:	bd80      	pop	{r7, pc}

08004bec <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b084      	sub	sp, #16
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	60f8      	str	r0, [r7, #12]
 8004bf4:	60b9      	str	r1, [r7, #8]
 8004bf6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004bf8:	2300      	movs	r3, #0
}
 8004bfa:	0018      	movs	r0, r3
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	b004      	add	sp, #16
 8004c00:	bd80      	pop	{r7, pc}
	...

08004c04 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004c04:	b580      	push	{r7, lr}
 8004c06:	b086      	sub	sp, #24
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004c0c:	4a14      	ldr	r2, [pc, #80]	@ (8004c60 <_sbrk+0x5c>)
 8004c0e:	4b15      	ldr	r3, [pc, #84]	@ (8004c64 <_sbrk+0x60>)
 8004c10:	1ad3      	subs	r3, r2, r3
 8004c12:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004c14:	697b      	ldr	r3, [r7, #20]
 8004c16:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004c18:	4b13      	ldr	r3, [pc, #76]	@ (8004c68 <_sbrk+0x64>)
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d102      	bne.n	8004c26 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004c20:	4b11      	ldr	r3, [pc, #68]	@ (8004c68 <_sbrk+0x64>)
 8004c22:	4a12      	ldr	r2, [pc, #72]	@ (8004c6c <_sbrk+0x68>)
 8004c24:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004c26:	4b10      	ldr	r3, [pc, #64]	@ (8004c68 <_sbrk+0x64>)
 8004c28:	681a      	ldr	r2, [r3, #0]
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	18d3      	adds	r3, r2, r3
 8004c2e:	693a      	ldr	r2, [r7, #16]
 8004c30:	429a      	cmp	r2, r3
 8004c32:	d207      	bcs.n	8004c44 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004c34:	f003 fcb6 	bl	80085a4 <__errno>
 8004c38:	0003      	movs	r3, r0
 8004c3a:	220c      	movs	r2, #12
 8004c3c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004c3e:	2301      	movs	r3, #1
 8004c40:	425b      	negs	r3, r3
 8004c42:	e009      	b.n	8004c58 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004c44:	4b08      	ldr	r3, [pc, #32]	@ (8004c68 <_sbrk+0x64>)
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004c4a:	4b07      	ldr	r3, [pc, #28]	@ (8004c68 <_sbrk+0x64>)
 8004c4c:	681a      	ldr	r2, [r3, #0]
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	18d2      	adds	r2, r2, r3
 8004c52:	4b05      	ldr	r3, [pc, #20]	@ (8004c68 <_sbrk+0x64>)
 8004c54:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8004c56:	68fb      	ldr	r3, [r7, #12]
}
 8004c58:	0018      	movs	r0, r3
 8004c5a:	46bd      	mov	sp, r7
 8004c5c:	b006      	add	sp, #24
 8004c5e:	bd80      	pop	{r7, pc}
 8004c60:	20009000 	.word	0x20009000
 8004c64:	00000400 	.word	0x00000400
 8004c68:	20000300 	.word	0x20000300
 8004c6c:	20000458 	.word	0x20000458

08004c70 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004c74:	46c0      	nop			@ (mov r8, r8)
 8004c76:	46bd      	mov	sp, r7
 8004c78:	bd80      	pop	{r7, pc}
	...

08004c7c <Reset_Handler>:
 8004c7c:	480d      	ldr	r0, [pc, #52]	@ (8004cb4 <LoopForever+0x2>)
 8004c7e:	4685      	mov	sp, r0
 8004c80:	f7ff fff6 	bl	8004c70 <SystemInit>
 8004c84:	480c      	ldr	r0, [pc, #48]	@ (8004cb8 <LoopForever+0x6>)
 8004c86:	490d      	ldr	r1, [pc, #52]	@ (8004cbc <LoopForever+0xa>)
 8004c88:	4a0d      	ldr	r2, [pc, #52]	@ (8004cc0 <LoopForever+0xe>)
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	e002      	b.n	8004c94 <LoopCopyDataInit>

08004c8e <CopyDataInit>:
 8004c8e:	58d4      	ldr	r4, [r2, r3]
 8004c90:	50c4      	str	r4, [r0, r3]
 8004c92:	3304      	adds	r3, #4

08004c94 <LoopCopyDataInit>:
 8004c94:	18c4      	adds	r4, r0, r3
 8004c96:	428c      	cmp	r4, r1
 8004c98:	d3f9      	bcc.n	8004c8e <CopyDataInit>
 8004c9a:	4a0a      	ldr	r2, [pc, #40]	@ (8004cc4 <LoopForever+0x12>)
 8004c9c:	4c0a      	ldr	r4, [pc, #40]	@ (8004cc8 <LoopForever+0x16>)
 8004c9e:	2300      	movs	r3, #0
 8004ca0:	e001      	b.n	8004ca6 <LoopFillZerobss>

08004ca2 <FillZerobss>:
 8004ca2:	6013      	str	r3, [r2, #0]
 8004ca4:	3204      	adds	r2, #4

08004ca6 <LoopFillZerobss>:
 8004ca6:	42a2      	cmp	r2, r4
 8004ca8:	d3fb      	bcc.n	8004ca2 <FillZerobss>
 8004caa:	f003 fc81 	bl	80085b0 <__libc_init_array>
 8004cae:	f7fe ff73 	bl	8003b98 <main>

08004cb2 <LoopForever>:
 8004cb2:	e7fe      	b.n	8004cb2 <LoopForever>
 8004cb4:	20009000 	.word	0x20009000
 8004cb8:	20000000 	.word	0x20000000
 8004cbc:	200001dc 	.word	0x200001dc
 8004cc0:	0800b858 	.word	0x0800b858
 8004cc4:	200001dc 	.word	0x200001dc
 8004cc8:	20000454 	.word	0x20000454

08004ccc <ADC1_IRQHandler>:
 8004ccc:	e7fe      	b.n	8004ccc <ADC1_IRQHandler>
	...

08004cd0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b082      	sub	sp, #8
 8004cd4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004cd6:	1dfb      	adds	r3, r7, #7
 8004cd8:	2200      	movs	r2, #0
 8004cda:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004cdc:	4b0b      	ldr	r3, [pc, #44]	@ (8004d0c <HAL_Init+0x3c>)
 8004cde:	681a      	ldr	r2, [r3, #0]
 8004ce0:	4b0a      	ldr	r3, [pc, #40]	@ (8004d0c <HAL_Init+0x3c>)
 8004ce2:	2180      	movs	r1, #128	@ 0x80
 8004ce4:	0049      	lsls	r1, r1, #1
 8004ce6:	430a      	orrs	r2, r1
 8004ce8:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004cea:	2003      	movs	r0, #3
 8004cec:	f000 f810 	bl	8004d10 <HAL_InitTick>
 8004cf0:	1e03      	subs	r3, r0, #0
 8004cf2:	d003      	beq.n	8004cfc <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8004cf4:	1dfb      	adds	r3, r7, #7
 8004cf6:	2201      	movs	r2, #1
 8004cf8:	701a      	strb	r2, [r3, #0]
 8004cfa:	e001      	b.n	8004d00 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8004cfc:	f7ff fe78 	bl	80049f0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004d00:	1dfb      	adds	r3, r7, #7
 8004d02:	781b      	ldrb	r3, [r3, #0]
}
 8004d04:	0018      	movs	r0, r3
 8004d06:	46bd      	mov	sp, r7
 8004d08:	b002      	add	sp, #8
 8004d0a:	bd80      	pop	{r7, pc}
 8004d0c:	40022000 	.word	0x40022000

08004d10 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004d10:	b590      	push	{r4, r7, lr}
 8004d12:	b085      	sub	sp, #20
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004d18:	230f      	movs	r3, #15
 8004d1a:	18fb      	adds	r3, r7, r3
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8004d20:	4b1d      	ldr	r3, [pc, #116]	@ (8004d98 <HAL_InitTick+0x88>)
 8004d22:	781b      	ldrb	r3, [r3, #0]
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d02b      	beq.n	8004d80 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8004d28:	4b1c      	ldr	r3, [pc, #112]	@ (8004d9c <HAL_InitTick+0x8c>)
 8004d2a:	681c      	ldr	r4, [r3, #0]
 8004d2c:	4b1a      	ldr	r3, [pc, #104]	@ (8004d98 <HAL_InitTick+0x88>)
 8004d2e:	781b      	ldrb	r3, [r3, #0]
 8004d30:	0019      	movs	r1, r3
 8004d32:	23fa      	movs	r3, #250	@ 0xfa
 8004d34:	0098      	lsls	r0, r3, #2
 8004d36:	f7fb f9ff 	bl	8000138 <__udivsi3>
 8004d3a:	0003      	movs	r3, r0
 8004d3c:	0019      	movs	r1, r3
 8004d3e:	0020      	movs	r0, r4
 8004d40:	f7fb f9fa 	bl	8000138 <__udivsi3>
 8004d44:	0003      	movs	r3, r0
 8004d46:	0018      	movs	r0, r3
 8004d48:	f000 ff3d 	bl	8005bc6 <HAL_SYSTICK_Config>
 8004d4c:	1e03      	subs	r3, r0, #0
 8004d4e:	d112      	bne.n	8004d76 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2b03      	cmp	r3, #3
 8004d54:	d80a      	bhi.n	8004d6c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004d56:	6879      	ldr	r1, [r7, #4]
 8004d58:	2301      	movs	r3, #1
 8004d5a:	425b      	negs	r3, r3
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	0018      	movs	r0, r3
 8004d60:	f000 ff1c 	bl	8005b9c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004d64:	4b0e      	ldr	r3, [pc, #56]	@ (8004da0 <HAL_InitTick+0x90>)
 8004d66:	687a      	ldr	r2, [r7, #4]
 8004d68:	601a      	str	r2, [r3, #0]
 8004d6a:	e00d      	b.n	8004d88 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8004d6c:	230f      	movs	r3, #15
 8004d6e:	18fb      	adds	r3, r7, r3
 8004d70:	2201      	movs	r2, #1
 8004d72:	701a      	strb	r2, [r3, #0]
 8004d74:	e008      	b.n	8004d88 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8004d76:	230f      	movs	r3, #15
 8004d78:	18fb      	adds	r3, r7, r3
 8004d7a:	2201      	movs	r2, #1
 8004d7c:	701a      	strb	r2, [r3, #0]
 8004d7e:	e003      	b.n	8004d88 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004d80:	230f      	movs	r3, #15
 8004d82:	18fb      	adds	r3, r7, r3
 8004d84:	2201      	movs	r2, #1
 8004d86:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8004d88:	230f      	movs	r3, #15
 8004d8a:	18fb      	adds	r3, r7, r3
 8004d8c:	781b      	ldrb	r3, [r3, #0]
}
 8004d8e:	0018      	movs	r0, r3
 8004d90:	46bd      	mov	sp, r7
 8004d92:	b005      	add	sp, #20
 8004d94:	bd90      	pop	{r4, r7, pc}
 8004d96:	46c0      	nop			@ (mov r8, r8)
 8004d98:	20000010 	.word	0x20000010
 8004d9c:	20000008 	.word	0x20000008
 8004da0:	2000000c 	.word	0x2000000c

08004da4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004da8:	4b05      	ldr	r3, [pc, #20]	@ (8004dc0 <HAL_IncTick+0x1c>)
 8004daa:	781b      	ldrb	r3, [r3, #0]
 8004dac:	001a      	movs	r2, r3
 8004dae:	4b05      	ldr	r3, [pc, #20]	@ (8004dc4 <HAL_IncTick+0x20>)
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	18d2      	adds	r2, r2, r3
 8004db4:	4b03      	ldr	r3, [pc, #12]	@ (8004dc4 <HAL_IncTick+0x20>)
 8004db6:	601a      	str	r2, [r3, #0]
}
 8004db8:	46c0      	nop			@ (mov r8, r8)
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	bd80      	pop	{r7, pc}
 8004dbe:	46c0      	nop			@ (mov r8, r8)
 8004dc0:	20000010 	.word	0x20000010
 8004dc4:	20000304 	.word	0x20000304

08004dc8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	af00      	add	r7, sp, #0
  return uwTick;
 8004dcc:	4b02      	ldr	r3, [pc, #8]	@ (8004dd8 <HAL_GetTick+0x10>)
 8004dce:	681b      	ldr	r3, [r3, #0]
}
 8004dd0:	0018      	movs	r0, r3
 8004dd2:	46bd      	mov	sp, r7
 8004dd4:	bd80      	pop	{r7, pc}
 8004dd6:	46c0      	nop			@ (mov r8, r8)
 8004dd8:	20000304 	.word	0x20000304

08004ddc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004ddc:	b580      	push	{r7, lr}
 8004dde:	b084      	sub	sp, #16
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004de4:	f7ff fff0 	bl	8004dc8 <HAL_GetTick>
 8004de8:	0003      	movs	r3, r0
 8004dea:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	3301      	adds	r3, #1
 8004df4:	d005      	beq.n	8004e02 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004df6:	4b0a      	ldr	r3, [pc, #40]	@ (8004e20 <HAL_Delay+0x44>)
 8004df8:	781b      	ldrb	r3, [r3, #0]
 8004dfa:	001a      	movs	r2, r3
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	189b      	adds	r3, r3, r2
 8004e00:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004e02:	46c0      	nop			@ (mov r8, r8)
 8004e04:	f7ff ffe0 	bl	8004dc8 <HAL_GetTick>
 8004e08:	0002      	movs	r2, r0
 8004e0a:	68bb      	ldr	r3, [r7, #8]
 8004e0c:	1ad3      	subs	r3, r2, r3
 8004e0e:	68fa      	ldr	r2, [r7, #12]
 8004e10:	429a      	cmp	r2, r3
 8004e12:	d8f7      	bhi.n	8004e04 <HAL_Delay+0x28>
  {
  }
}
 8004e14:	46c0      	nop			@ (mov r8, r8)
 8004e16:	46c0      	nop			@ (mov r8, r8)
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	b004      	add	sp, #16
 8004e1c:	bd80      	pop	{r7, pc}
 8004e1e:	46c0      	nop			@ (mov r8, r8)
 8004e20:	20000010 	.word	0x20000010

08004e24 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8004e24:	b580      	push	{r7, lr}
 8004e26:	b082      	sub	sp, #8
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
 8004e2c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	4a05      	ldr	r2, [pc, #20]	@ (8004e48 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8004e34:	401a      	ands	r2, r3
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	431a      	orrs	r2, r3
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	601a      	str	r2, [r3, #0]
}
 8004e3e:	46c0      	nop			@ (mov r8, r8)
 8004e40:	46bd      	mov	sp, r7
 8004e42:	b002      	add	sp, #8
 8004e44:	bd80      	pop	{r7, pc}
 8004e46:	46c0      	nop			@ (mov r8, r8)
 8004e48:	fe3fffff 	.word	0xfe3fffff

08004e4c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004e4c:	b580      	push	{r7, lr}
 8004e4e:	b082      	sub	sp, #8
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681a      	ldr	r2, [r3, #0]
 8004e58:	23e0      	movs	r3, #224	@ 0xe0
 8004e5a:	045b      	lsls	r3, r3, #17
 8004e5c:	4013      	ands	r3, r2
}
 8004e5e:	0018      	movs	r0, r3
 8004e60:	46bd      	mov	sp, r7
 8004e62:	b002      	add	sp, #8
 8004e64:	bd80      	pop	{r7, pc}

08004e66 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8004e66:	b580      	push	{r7, lr}
 8004e68:	b084      	sub	sp, #16
 8004e6a:	af00      	add	r7, sp, #0
 8004e6c:	60f8      	str	r0, [r7, #12]
 8004e6e:	60b9      	str	r1, [r7, #8]
 8004e70:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	695b      	ldr	r3, [r3, #20]
 8004e76:	68ba      	ldr	r2, [r7, #8]
 8004e78:	2104      	movs	r1, #4
 8004e7a:	400a      	ands	r2, r1
 8004e7c:	2107      	movs	r1, #7
 8004e7e:	4091      	lsls	r1, r2
 8004e80:	000a      	movs	r2, r1
 8004e82:	43d2      	mvns	r2, r2
 8004e84:	401a      	ands	r2, r3
 8004e86:	68bb      	ldr	r3, [r7, #8]
 8004e88:	2104      	movs	r1, #4
 8004e8a:	400b      	ands	r3, r1
 8004e8c:	6879      	ldr	r1, [r7, #4]
 8004e8e:	4099      	lsls	r1, r3
 8004e90:	000b      	movs	r3, r1
 8004e92:	431a      	orrs	r2, r3
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8004e98:	46c0      	nop			@ (mov r8, r8)
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	b004      	add	sp, #16
 8004e9e:	bd80      	pop	{r7, pc}

08004ea0 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b082      	sub	sp, #8
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]
 8004ea8:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	695b      	ldr	r3, [r3, #20]
 8004eae:	683a      	ldr	r2, [r7, #0]
 8004eb0:	2104      	movs	r1, #4
 8004eb2:	400a      	ands	r2, r1
 8004eb4:	2107      	movs	r1, #7
 8004eb6:	4091      	lsls	r1, r2
 8004eb8:	000a      	movs	r2, r1
 8004eba:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	2104      	movs	r1, #4
 8004ec0:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8004ec2:	40da      	lsrs	r2, r3
 8004ec4:	0013      	movs	r3, r2
}
 8004ec6:	0018      	movs	r0, r3
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	b002      	add	sp, #8
 8004ecc:	bd80      	pop	{r7, pc}

08004ece <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8004ece:	b580      	push	{r7, lr}
 8004ed0:	b082      	sub	sp, #8
 8004ed2:	af00      	add	r7, sp, #0
 8004ed4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	68da      	ldr	r2, [r3, #12]
 8004eda:	23c0      	movs	r3, #192	@ 0xc0
 8004edc:	011b      	lsls	r3, r3, #4
 8004ede:	4013      	ands	r3, r2
 8004ee0:	d101      	bne.n	8004ee6 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8004ee2:	2301      	movs	r3, #1
 8004ee4:	e000      	b.n	8004ee8 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8004ee6:	2300      	movs	r3, #0
}
 8004ee8:	0018      	movs	r0, r3
 8004eea:	46bd      	mov	sp, r7
 8004eec:	b002      	add	sp, #8
 8004eee:	bd80      	pop	{r7, pc}

08004ef0 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8004ef0:	b580      	push	{r7, lr}
 8004ef2:	b084      	sub	sp, #16
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	60f8      	str	r0, [r7, #12]
 8004ef8:	60b9      	str	r1, [r7, #8]
 8004efa:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f00:	68ba      	ldr	r2, [r7, #8]
 8004f02:	211f      	movs	r1, #31
 8004f04:	400a      	ands	r2, r1
 8004f06:	210f      	movs	r1, #15
 8004f08:	4091      	lsls	r1, r2
 8004f0a:	000a      	movs	r2, r1
 8004f0c:	43d2      	mvns	r2, r2
 8004f0e:	401a      	ands	r2, r3
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	0e9b      	lsrs	r3, r3, #26
 8004f14:	210f      	movs	r1, #15
 8004f16:	4019      	ands	r1, r3
 8004f18:	68bb      	ldr	r3, [r7, #8]
 8004f1a:	201f      	movs	r0, #31
 8004f1c:	4003      	ands	r3, r0
 8004f1e:	4099      	lsls	r1, r3
 8004f20:	000b      	movs	r3, r1
 8004f22:	431a      	orrs	r2, r3
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004f28:	46c0      	nop			@ (mov r8, r8)
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	b004      	add	sp, #16
 8004f2e:	bd80      	pop	{r7, pc}

08004f30 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	b082      	sub	sp, #8
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	6078      	str	r0, [r7, #4]
 8004f38:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004f3e:	683b      	ldr	r3, [r7, #0]
 8004f40:	035b      	lsls	r3, r3, #13
 8004f42:	0b5b      	lsrs	r3, r3, #13
 8004f44:	431a      	orrs	r2, r3
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004f4a:	46c0      	nop			@ (mov r8, r8)
 8004f4c:	46bd      	mov	sp, r7
 8004f4e:	b002      	add	sp, #8
 8004f50:	bd80      	pop	{r7, pc}

08004f52 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8004f52:	b580      	push	{r7, lr}
 8004f54:	b082      	sub	sp, #8
 8004f56:	af00      	add	r7, sp, #0
 8004f58:	6078      	str	r0, [r7, #4]
 8004f5a:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f60:	683a      	ldr	r2, [r7, #0]
 8004f62:	0352      	lsls	r2, r2, #13
 8004f64:	0b52      	lsrs	r2, r2, #13
 8004f66:	43d2      	mvns	r2, r2
 8004f68:	401a      	ands	r2, r3
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004f6e:	46c0      	nop			@ (mov r8, r8)
 8004f70:	46bd      	mov	sp, r7
 8004f72:	b002      	add	sp, #8
 8004f74:	bd80      	pop	{r7, pc}
	...

08004f78 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	b084      	sub	sp, #16
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	60f8      	str	r0, [r7, #12]
 8004f80:	60b9      	str	r1, [r7, #8]
 8004f82:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	695b      	ldr	r3, [r3, #20]
 8004f88:	68ba      	ldr	r2, [r7, #8]
 8004f8a:	0212      	lsls	r2, r2, #8
 8004f8c:	43d2      	mvns	r2, r2
 8004f8e:	401a      	ands	r2, r3
 8004f90:	68bb      	ldr	r3, [r7, #8]
 8004f92:	021b      	lsls	r3, r3, #8
 8004f94:	6879      	ldr	r1, [r7, #4]
 8004f96:	400b      	ands	r3, r1
 8004f98:	4904      	ldr	r1, [pc, #16]	@ (8004fac <LL_ADC_SetChannelSamplingTime+0x34>)
 8004f9a:	400b      	ands	r3, r1
 8004f9c:	431a      	orrs	r2, r3
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8004fa2:	46c0      	nop			@ (mov r8, r8)
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	b004      	add	sp, #16
 8004fa8:	bd80      	pop	{r7, pc}
 8004faa:	46c0      	nop			@ (mov r8, r8)
 8004fac:	07ffff00 	.word	0x07ffff00

08004fb0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8004fb0:	b580      	push	{r7, lr}
 8004fb2:	b082      	sub	sp, #8
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	689b      	ldr	r3, [r3, #8]
 8004fbc:	4a05      	ldr	r2, [pc, #20]	@ (8004fd4 <LL_ADC_EnableInternalRegulator+0x24>)
 8004fbe:	4013      	ands	r3, r2
 8004fc0:	2280      	movs	r2, #128	@ 0x80
 8004fc2:	0552      	lsls	r2, r2, #21
 8004fc4:	431a      	orrs	r2, r3
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8004fca:	46c0      	nop			@ (mov r8, r8)
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	b002      	add	sp, #8
 8004fd0:	bd80      	pop	{r7, pc}
 8004fd2:	46c0      	nop			@ (mov r8, r8)
 8004fd4:	6fffffe8 	.word	0x6fffffe8

08004fd8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8004fd8:	b580      	push	{r7, lr}
 8004fda:	b082      	sub	sp, #8
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	689a      	ldr	r2, [r3, #8]
 8004fe4:	2380      	movs	r3, #128	@ 0x80
 8004fe6:	055b      	lsls	r3, r3, #21
 8004fe8:	401a      	ands	r2, r3
 8004fea:	2380      	movs	r3, #128	@ 0x80
 8004fec:	055b      	lsls	r3, r3, #21
 8004fee:	429a      	cmp	r2, r3
 8004ff0:	d101      	bne.n	8004ff6 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8004ff2:	2301      	movs	r3, #1
 8004ff4:	e000      	b.n	8004ff8 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8004ff6:	2300      	movs	r3, #0
}
 8004ff8:	0018      	movs	r0, r3
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	b002      	add	sp, #8
 8004ffe:	bd80      	pop	{r7, pc}

08005000 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8005000:	b580      	push	{r7, lr}
 8005002:	b082      	sub	sp, #8
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	689b      	ldr	r3, [r3, #8]
 800500c:	4a04      	ldr	r2, [pc, #16]	@ (8005020 <LL_ADC_Enable+0x20>)
 800500e:	4013      	ands	r3, r2
 8005010:	2201      	movs	r2, #1
 8005012:	431a      	orrs	r2, r3
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8005018:	46c0      	nop			@ (mov r8, r8)
 800501a:	46bd      	mov	sp, r7
 800501c:	b002      	add	sp, #8
 800501e:	bd80      	pop	{r7, pc}
 8005020:	7fffffe8 	.word	0x7fffffe8

08005024 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8005024:	b580      	push	{r7, lr}
 8005026:	b082      	sub	sp, #8
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	689b      	ldr	r3, [r3, #8]
 8005030:	2201      	movs	r2, #1
 8005032:	4013      	ands	r3, r2
 8005034:	2b01      	cmp	r3, #1
 8005036:	d101      	bne.n	800503c <LL_ADC_IsEnabled+0x18>
 8005038:	2301      	movs	r3, #1
 800503a:	e000      	b.n	800503e <LL_ADC_IsEnabled+0x1a>
 800503c:	2300      	movs	r3, #0
}
 800503e:	0018      	movs	r0, r3
 8005040:	46bd      	mov	sp, r7
 8005042:	b002      	add	sp, #8
 8005044:	bd80      	pop	{r7, pc}
	...

08005048 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b082      	sub	sp, #8
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	689b      	ldr	r3, [r3, #8]
 8005054:	4a04      	ldr	r2, [pc, #16]	@ (8005068 <LL_ADC_REG_StartConversion+0x20>)
 8005056:	4013      	ands	r3, r2
 8005058:	2204      	movs	r2, #4
 800505a:	431a      	orrs	r2, r3
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8005060:	46c0      	nop			@ (mov r8, r8)
 8005062:	46bd      	mov	sp, r7
 8005064:	b002      	add	sp, #8
 8005066:	bd80      	pop	{r7, pc}
 8005068:	7fffffe8 	.word	0x7fffffe8

0800506c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800506c:	b580      	push	{r7, lr}
 800506e:	b082      	sub	sp, #8
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	689b      	ldr	r3, [r3, #8]
 8005078:	2204      	movs	r2, #4
 800507a:	4013      	ands	r3, r2
 800507c:	2b04      	cmp	r3, #4
 800507e:	d101      	bne.n	8005084 <LL_ADC_REG_IsConversionOngoing+0x18>
 8005080:	2301      	movs	r3, #1
 8005082:	e000      	b.n	8005086 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005084:	2300      	movs	r3, #0
}
 8005086:	0018      	movs	r0, r3
 8005088:	46bd      	mov	sp, r7
 800508a:	b002      	add	sp, #8
 800508c:	bd80      	pop	{r7, pc}
	...

08005090 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005090:	b580      	push	{r7, lr}
 8005092:	b088      	sub	sp, #32
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005098:	231f      	movs	r3, #31
 800509a:	18fb      	adds	r3, r7, r3
 800509c:	2200      	movs	r2, #0
 800509e:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 80050a0:	2300      	movs	r3, #0
 80050a2:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 80050a4:	2300      	movs	r3, #0
 80050a6:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80050a8:	2300      	movs	r3, #0
 80050aa:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d101      	bne.n	80050b6 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 80050b2:	2301      	movs	r3, #1
 80050b4:	e17f      	b.n	80053b6 <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d10a      	bne.n	80050d4 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	0018      	movs	r0, r3
 80050c2:	f7ff fcb9 	bl	8004a38 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	2200      	movs	r2, #0
 80050ca:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	2254      	movs	r2, #84	@ 0x54
 80050d0:	2100      	movs	r1, #0
 80050d2:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	0018      	movs	r0, r3
 80050da:	f7ff ff7d 	bl	8004fd8 <LL_ADC_IsInternalRegulatorEnabled>
 80050de:	1e03      	subs	r3, r0, #0
 80050e0:	d115      	bne.n	800510e <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	0018      	movs	r0, r3
 80050e8:	f7ff ff62 	bl	8004fb0 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80050ec:	4bb4      	ldr	r3, [pc, #720]	@ (80053c0 <HAL_ADC_Init+0x330>)
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	49b4      	ldr	r1, [pc, #720]	@ (80053c4 <HAL_ADC_Init+0x334>)
 80050f2:	0018      	movs	r0, r3
 80050f4:	f7fb f820 	bl	8000138 <__udivsi3>
 80050f8:	0003      	movs	r3, r0
 80050fa:	3301      	adds	r3, #1
 80050fc:	005b      	lsls	r3, r3, #1
 80050fe:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8005100:	e002      	b.n	8005108 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	3b01      	subs	r3, #1
 8005106:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	2b00      	cmp	r3, #0
 800510c:	d1f9      	bne.n	8005102 <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	0018      	movs	r0, r3
 8005114:	f7ff ff60 	bl	8004fd8 <LL_ADC_IsInternalRegulatorEnabled>
 8005118:	1e03      	subs	r3, r0, #0
 800511a:	d10f      	bne.n	800513c <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005120:	2210      	movs	r2, #16
 8005122:	431a      	orrs	r2, r3
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800512c:	2201      	movs	r2, #1
 800512e:	431a      	orrs	r2, r3
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8005134:	231f      	movs	r3, #31
 8005136:	18fb      	adds	r3, r7, r3
 8005138:	2201      	movs	r2, #1
 800513a:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	0018      	movs	r0, r3
 8005142:	f7ff ff93 	bl	800506c <LL_ADC_REG_IsConversionOngoing>
 8005146:	0003      	movs	r3, r0
 8005148:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800514e:	2210      	movs	r2, #16
 8005150:	4013      	ands	r3, r2
 8005152:	d000      	beq.n	8005156 <HAL_ADC_Init+0xc6>
 8005154:	e122      	b.n	800539c <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8005156:	693b      	ldr	r3, [r7, #16]
 8005158:	2b00      	cmp	r3, #0
 800515a:	d000      	beq.n	800515e <HAL_ADC_Init+0xce>
 800515c:	e11e      	b.n	800539c <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005162:	4a99      	ldr	r2, [pc, #612]	@ (80053c8 <HAL_ADC_Init+0x338>)
 8005164:	4013      	ands	r3, r2
 8005166:	2202      	movs	r2, #2
 8005168:	431a      	orrs	r2, r3
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	0018      	movs	r0, r3
 8005174:	f7ff ff56 	bl	8005024 <LL_ADC_IsEnabled>
 8005178:	1e03      	subs	r3, r0, #0
 800517a:	d000      	beq.n	800517e <HAL_ADC_Init+0xee>
 800517c:	e0ad      	b.n	80052da <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	7e1b      	ldrb	r3, [r3, #24]
 8005186:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8005188:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	7e5b      	ldrb	r3, [r3, #25]
 800518e:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8005190:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	7e9b      	ldrb	r3, [r3, #26]
 8005196:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8005198:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d002      	beq.n	80051a8 <HAL_ADC_Init+0x118>
 80051a2:	2380      	movs	r3, #128	@ 0x80
 80051a4:	015b      	lsls	r3, r3, #5
 80051a6:	e000      	b.n	80051aa <HAL_ADC_Init+0x11a>
 80051a8:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80051aa:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80051b0:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	691b      	ldr	r3, [r3, #16]
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	da04      	bge.n	80051c4 <HAL_ADC_Init+0x134>
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	691b      	ldr	r3, [r3, #16]
 80051be:	005b      	lsls	r3, r3, #1
 80051c0:	085b      	lsrs	r3, r3, #1
 80051c2:	e001      	b.n	80051c8 <HAL_ADC_Init+0x138>
 80051c4:	2380      	movs	r3, #128	@ 0x80
 80051c6:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 80051c8:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	212c      	movs	r1, #44	@ 0x2c
 80051ce:	5c5b      	ldrb	r3, [r3, r1]
 80051d0:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80051d2:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 80051d4:	69ba      	ldr	r2, [r7, #24]
 80051d6:	4313      	orrs	r3, r2
 80051d8:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	2220      	movs	r2, #32
 80051de:	5c9b      	ldrb	r3, [r3, r2]
 80051e0:	2b01      	cmp	r3, #1
 80051e2:	d115      	bne.n	8005210 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	7e9b      	ldrb	r3, [r3, #26]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d105      	bne.n	80051f8 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 80051ec:	69bb      	ldr	r3, [r7, #24]
 80051ee:	2280      	movs	r2, #128	@ 0x80
 80051f0:	0252      	lsls	r2, r2, #9
 80051f2:	4313      	orrs	r3, r2
 80051f4:	61bb      	str	r3, [r7, #24]
 80051f6:	e00b      	b.n	8005210 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051fc:	2220      	movs	r2, #32
 80051fe:	431a      	orrs	r2, r3
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005208:	2201      	movs	r2, #1
 800520a:	431a      	orrs	r2, r3
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005214:	2b00      	cmp	r3, #0
 8005216:	d00a      	beq.n	800522e <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800521c:	23e0      	movs	r3, #224	@ 0xe0
 800521e:	005b      	lsls	r3, r3, #1
 8005220:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8005226:	4313      	orrs	r3, r2
 8005228:	69ba      	ldr	r2, [r7, #24]
 800522a:	4313      	orrs	r3, r2
 800522c:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	68db      	ldr	r3, [r3, #12]
 8005234:	4a65      	ldr	r2, [pc, #404]	@ (80053cc <HAL_ADC_Init+0x33c>)
 8005236:	4013      	ands	r3, r2
 8005238:	0019      	movs	r1, r3
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	69ba      	ldr	r2, [r7, #24]
 8005240:	430a      	orrs	r2, r1
 8005242:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	685b      	ldr	r3, [r3, #4]
 8005248:	0f9b      	lsrs	r3, r3, #30
 800524a:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8005250:	4313      	orrs	r3, r2
 8005252:	697a      	ldr	r2, [r7, #20]
 8005254:	4313      	orrs	r3, r2
 8005256:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	223c      	movs	r2, #60	@ 0x3c
 800525c:	5c9b      	ldrb	r3, [r3, r2]
 800525e:	2b01      	cmp	r3, #1
 8005260:	d111      	bne.n	8005286 <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	685b      	ldr	r3, [r3, #4]
 8005266:	0f9b      	lsrs	r3, r3, #30
 8005268:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800526e:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 8005274:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 800527a:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 800527c:	697b      	ldr	r3, [r7, #20]
 800527e:	4313      	orrs	r3, r2
 8005280:	2201      	movs	r2, #1
 8005282:	4313      	orrs	r3, r2
 8005284:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	691b      	ldr	r3, [r3, #16]
 800528c:	4a50      	ldr	r2, [pc, #320]	@ (80053d0 <HAL_ADC_Init+0x340>)
 800528e:	4013      	ands	r3, r2
 8005290:	0019      	movs	r1, r3
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	697a      	ldr	r2, [r7, #20]
 8005298:	430a      	orrs	r2, r1
 800529a:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	685a      	ldr	r2, [r3, #4]
 80052a0:	23c0      	movs	r3, #192	@ 0xc0
 80052a2:	061b      	lsls	r3, r3, #24
 80052a4:	429a      	cmp	r2, r3
 80052a6:	d018      	beq.n	80052da <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80052ac:	2380      	movs	r3, #128	@ 0x80
 80052ae:	05db      	lsls	r3, r3, #23
 80052b0:	429a      	cmp	r2, r3
 80052b2:	d012      	beq.n	80052da <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80052b8:	2380      	movs	r3, #128	@ 0x80
 80052ba:	061b      	lsls	r3, r3, #24
 80052bc:	429a      	cmp	r2, r3
 80052be:	d00c      	beq.n	80052da <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 80052c0:	4b44      	ldr	r3, [pc, #272]	@ (80053d4 <HAL_ADC_Init+0x344>)
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	4a44      	ldr	r2, [pc, #272]	@ (80053d8 <HAL_ADC_Init+0x348>)
 80052c6:	4013      	ands	r3, r2
 80052c8:	0019      	movs	r1, r3
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	685a      	ldr	r2, [r3, #4]
 80052ce:	23f0      	movs	r3, #240	@ 0xf0
 80052d0:	039b      	lsls	r3, r3, #14
 80052d2:	401a      	ands	r2, r3
 80052d4:	4b3f      	ldr	r3, [pc, #252]	@ (80053d4 <HAL_ADC_Init+0x344>)
 80052d6:	430a      	orrs	r2, r1
 80052d8:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	6818      	ldr	r0, [r3, #0]
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80052e2:	001a      	movs	r2, r3
 80052e4:	2100      	movs	r1, #0
 80052e6:	f7ff fdbe 	bl	8004e66 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6818      	ldr	r0, [r3, #0]
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052f2:	493a      	ldr	r1, [pc, #232]	@ (80053dc <HAL_ADC_Init+0x34c>)
 80052f4:	001a      	movs	r2, r3
 80052f6:	f7ff fdb6 	bl	8004e66 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	691b      	ldr	r3, [r3, #16]
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d109      	bne.n	8005316 <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	2110      	movs	r1, #16
 800530e:	4249      	negs	r1, r1
 8005310:	430a      	orrs	r2, r1
 8005312:	629a      	str	r2, [r3, #40]	@ 0x28
 8005314:	e018      	b.n	8005348 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	691a      	ldr	r2, [r3, #16]
 800531a:	2380      	movs	r3, #128	@ 0x80
 800531c:	039b      	lsls	r3, r3, #14
 800531e:	429a      	cmp	r2, r3
 8005320:	d112      	bne.n	8005348 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	69db      	ldr	r3, [r3, #28]
 800532c:	3b01      	subs	r3, #1
 800532e:	009b      	lsls	r3, r3, #2
 8005330:	221c      	movs	r2, #28
 8005332:	4013      	ands	r3, r2
 8005334:	2210      	movs	r2, #16
 8005336:	4252      	negs	r2, r2
 8005338:	409a      	lsls	r2, r3
 800533a:	0011      	movs	r1, r2
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	430a      	orrs	r2, r1
 8005346:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	2100      	movs	r1, #0
 800534e:	0018      	movs	r0, r3
 8005350:	f7ff fda6 	bl	8004ea0 <LL_ADC_GetSamplingTimeCommonChannels>
 8005354:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800535a:	429a      	cmp	r2, r3
 800535c:	d10b      	bne.n	8005376 <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	2200      	movs	r2, #0
 8005362:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005368:	2203      	movs	r2, #3
 800536a:	4393      	bics	r3, r2
 800536c:	2201      	movs	r2, #1
 800536e:	431a      	orrs	r2, r3
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8005374:	e01c      	b.n	80053b0 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800537a:	2212      	movs	r2, #18
 800537c:	4393      	bics	r3, r2
 800537e:	2210      	movs	r2, #16
 8005380:	431a      	orrs	r2, r3
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800538a:	2201      	movs	r2, #1
 800538c:	431a      	orrs	r2, r3
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 8005392:	231f      	movs	r3, #31
 8005394:	18fb      	adds	r3, r7, r3
 8005396:	2201      	movs	r2, #1
 8005398:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800539a:	e009      	b.n	80053b0 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053a0:	2210      	movs	r2, #16
 80053a2:	431a      	orrs	r2, r3
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80053a8:	231f      	movs	r3, #31
 80053aa:	18fb      	adds	r3, r7, r3
 80053ac:	2201      	movs	r2, #1
 80053ae:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 80053b0:	231f      	movs	r3, #31
 80053b2:	18fb      	adds	r3, r7, r3
 80053b4:	781b      	ldrb	r3, [r3, #0]
}
 80053b6:	0018      	movs	r0, r3
 80053b8:	46bd      	mov	sp, r7
 80053ba:	b008      	add	sp, #32
 80053bc:	bd80      	pop	{r7, pc}
 80053be:	46c0      	nop			@ (mov r8, r8)
 80053c0:	20000008 	.word	0x20000008
 80053c4:	00030d40 	.word	0x00030d40
 80053c8:	fffffefd 	.word	0xfffffefd
 80053cc:	ffde0201 	.word	0xffde0201
 80053d0:	1ffffc02 	.word	0x1ffffc02
 80053d4:	40012708 	.word	0x40012708
 80053d8:	ffc3ffff 	.word	0xffc3ffff
 80053dc:	07ffff04 	.word	0x07ffff04

080053e0 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80053e0:	b5b0      	push	{r4, r5, r7, lr}
 80053e2:	b084      	sub	sp, #16
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	0018      	movs	r0, r3
 80053ee:	f7ff fe3d 	bl	800506c <LL_ADC_REG_IsConversionOngoing>
 80053f2:	1e03      	subs	r3, r0, #0
 80053f4:	d135      	bne.n	8005462 <HAL_ADC_Start+0x82>
  {
    __HAL_LOCK(hadc);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	2254      	movs	r2, #84	@ 0x54
 80053fa:	5c9b      	ldrb	r3, [r3, r2]
 80053fc:	2b01      	cmp	r3, #1
 80053fe:	d101      	bne.n	8005404 <HAL_ADC_Start+0x24>
 8005400:	2302      	movs	r3, #2
 8005402:	e035      	b.n	8005470 <HAL_ADC_Start+0x90>
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	2254      	movs	r2, #84	@ 0x54
 8005408:	2101      	movs	r1, #1
 800540a:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800540c:	250f      	movs	r5, #15
 800540e:	197c      	adds	r4, r7, r5
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	0018      	movs	r0, r3
 8005414:	f000 faaa 	bl	800596c <ADC_Enable>
 8005418:	0003      	movs	r3, r0
 800541a:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800541c:	197b      	adds	r3, r7, r5
 800541e:	781b      	ldrb	r3, [r3, #0]
 8005420:	2b00      	cmp	r3, #0
 8005422:	d119      	bne.n	8005458 <HAL_ADC_Start+0x78>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005428:	4a13      	ldr	r2, [pc, #76]	@ (8005478 <HAL_ADC_Start+0x98>)
 800542a:	4013      	ands	r3, r2
 800542c:	2280      	movs	r2, #128	@ 0x80
 800542e:	0052      	lsls	r2, r2, #1
 8005430:	431a      	orrs	r2, r3
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	2200      	movs	r2, #0
 800543a:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	221c      	movs	r2, #28
 8005442:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2254      	movs	r2, #84	@ 0x54
 8005448:	2100      	movs	r1, #0
 800544a:	5499      	strb	r1, [r3, r2]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	0018      	movs	r0, r3
 8005452:	f7ff fdf9 	bl	8005048 <LL_ADC_REG_StartConversion>
 8005456:	e008      	b.n	800546a <HAL_ADC_Start+0x8a>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2254      	movs	r2, #84	@ 0x54
 800545c:	2100      	movs	r1, #0
 800545e:	5499      	strb	r1, [r3, r2]
 8005460:	e003      	b.n	800546a <HAL_ADC_Start+0x8a>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8005462:	230f      	movs	r3, #15
 8005464:	18fb      	adds	r3, r7, r3
 8005466:	2202      	movs	r2, #2
 8005468:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 800546a:	230f      	movs	r3, #15
 800546c:	18fb      	adds	r3, r7, r3
 800546e:	781b      	ldrb	r3, [r3, #0]
}
 8005470:	0018      	movs	r0, r3
 8005472:	46bd      	mov	sp, r7
 8005474:	b004      	add	sp, #16
 8005476:	bdb0      	pop	{r4, r5, r7, pc}
 8005478:	fffff0fe 	.word	0xfffff0fe

0800547c <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800547c:	b580      	push	{r7, lr}
 800547e:	b084      	sub	sp, #16
 8005480:	af00      	add	r7, sp, #0
 8005482:	6078      	str	r0, [r7, #4]
 8005484:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	695b      	ldr	r3, [r3, #20]
 800548a:	2b08      	cmp	r3, #8
 800548c:	d102      	bne.n	8005494 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 800548e:	2308      	movs	r3, #8
 8005490:	60fb      	str	r3, [r7, #12]
 8005492:	e00f      	b.n	80054b4 <HAL_ADC_PollForConversion+0x38>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	68db      	ldr	r3, [r3, #12]
 800549a:	2201      	movs	r2, #1
 800549c:	4013      	ands	r3, r2
 800549e:	d007      	beq.n	80054b0 <HAL_ADC_PollForConversion+0x34>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054a4:	2220      	movs	r2, #32
 80054a6:	431a      	orrs	r2, r3
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 80054ac:	2301      	movs	r3, #1
 80054ae:	e072      	b.n	8005596 <HAL_ADC_PollForConversion+0x11a>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 80054b0:	2304      	movs	r3, #4
 80054b2:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80054b4:	f7ff fc88 	bl	8004dc8 <HAL_GetTick>
 80054b8:	0003      	movs	r3, r0
 80054ba:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 80054bc:	e01f      	b.n	80054fe <HAL_ADC_PollForConversion+0x82>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80054be:	683b      	ldr	r3, [r7, #0]
 80054c0:	3301      	adds	r3, #1
 80054c2:	d01c      	beq.n	80054fe <HAL_ADC_PollForConversion+0x82>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80054c4:	f7ff fc80 	bl	8004dc8 <HAL_GetTick>
 80054c8:	0002      	movs	r2, r0
 80054ca:	68bb      	ldr	r3, [r7, #8]
 80054cc:	1ad3      	subs	r3, r2, r3
 80054ce:	683a      	ldr	r2, [r7, #0]
 80054d0:	429a      	cmp	r2, r3
 80054d2:	d302      	bcc.n	80054da <HAL_ADC_PollForConversion+0x5e>
 80054d4:	683b      	ldr	r3, [r7, #0]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d111      	bne.n	80054fe <HAL_ADC_PollForConversion+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	68fa      	ldr	r2, [r7, #12]
 80054e2:	4013      	ands	r3, r2
 80054e4:	d10b      	bne.n	80054fe <HAL_ADC_PollForConversion+0x82>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054ea:	2204      	movs	r2, #4
 80054ec:	431a      	orrs	r2, r3
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	659a      	str	r2, [r3, #88]	@ 0x58

          __HAL_UNLOCK(hadc);
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	2254      	movs	r2, #84	@ 0x54
 80054f6:	2100      	movs	r1, #0
 80054f8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80054fa:	2303      	movs	r3, #3
 80054fc:	e04b      	b.n	8005596 <HAL_ADC_PollForConversion+0x11a>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	68fa      	ldr	r2, [r7, #12]
 8005506:	4013      	ands	r3, r2
 8005508:	d0d9      	beq.n	80054be <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800550e:	2280      	movs	r2, #128	@ 0x80
 8005510:	0092      	lsls	r2, r2, #2
 8005512:	431a      	orrs	r2, r3
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	0018      	movs	r0, r3
 800551e:	f7ff fcd6 	bl	8004ece <LL_ADC_REG_IsTriggerSourceSWStart>
 8005522:	1e03      	subs	r3, r0, #0
 8005524:	d02e      	beq.n	8005584 <HAL_ADC_PollForConversion+0x108>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	7e9b      	ldrb	r3, [r3, #26]
 800552a:	2b00      	cmp	r3, #0
 800552c:	d12a      	bne.n	8005584 <HAL_ADC_PollForConversion+0x108>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	2208      	movs	r2, #8
 8005536:	4013      	ands	r3, r2
 8005538:	2b08      	cmp	r3, #8
 800553a:	d123      	bne.n	8005584 <HAL_ADC_PollForConversion+0x108>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	0018      	movs	r0, r3
 8005542:	f7ff fd93 	bl	800506c <LL_ADC_REG_IsConversionOngoing>
 8005546:	1e03      	subs	r3, r0, #0
 8005548:	d110      	bne.n	800556c <HAL_ADC_PollForConversion+0xf0>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	685a      	ldr	r2, [r3, #4]
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	210c      	movs	r1, #12
 8005556:	438a      	bics	r2, r1
 8005558:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800555e:	4a10      	ldr	r2, [pc, #64]	@ (80055a0 <HAL_ADC_PollForConversion+0x124>)
 8005560:	4013      	ands	r3, r2
 8005562:	2201      	movs	r2, #1
 8005564:	431a      	orrs	r2, r3
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	659a      	str	r2, [r3, #88]	@ 0x58
 800556a:	e00b      	b.n	8005584 <HAL_ADC_PollForConversion+0x108>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005570:	2220      	movs	r2, #32
 8005572:	431a      	orrs	r2, r3
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800557c:	2201      	movs	r2, #1
 800557e:	431a      	orrs	r2, r3
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	7e1b      	ldrb	r3, [r3, #24]
 8005588:	2b00      	cmp	r3, #0
 800558a:	d103      	bne.n	8005594 <HAL_ADC_PollForConversion+0x118>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	220c      	movs	r2, #12
 8005592:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005594:	2300      	movs	r3, #0
}
 8005596:	0018      	movs	r0, r3
 8005598:	46bd      	mov	sp, r7
 800559a:	b004      	add	sp, #16
 800559c:	bd80      	pop	{r7, pc}
 800559e:	46c0      	nop			@ (mov r8, r8)
 80055a0:	fffffefe 	.word	0xfffffefe

080055a4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 80055a4:	b580      	push	{r7, lr}
 80055a6:	b082      	sub	sp, #8
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80055b2:	0018      	movs	r0, r3
 80055b4:	46bd      	mov	sp, r7
 80055b6:	b002      	add	sp, #8
 80055b8:	bd80      	pop	{r7, pc}
	...

080055bc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80055bc:	b580      	push	{r7, lr}
 80055be:	b086      	sub	sp, #24
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	6078      	str	r0, [r7, #4]
 80055c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80055c6:	2317      	movs	r3, #23
 80055c8:	18fb      	adds	r3, r7, r3
 80055ca:	2200      	movs	r2, #0
 80055cc:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80055ce:	2300      	movs	r3, #0
 80055d0:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	2254      	movs	r2, #84	@ 0x54
 80055d6:	5c9b      	ldrb	r3, [r3, r2]
 80055d8:	2b01      	cmp	r3, #1
 80055da:	d101      	bne.n	80055e0 <HAL_ADC_ConfigChannel+0x24>
 80055dc:	2302      	movs	r3, #2
 80055de:	e1c0      	b.n	8005962 <HAL_ADC_ConfigChannel+0x3a6>
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	2254      	movs	r2, #84	@ 0x54
 80055e4:	2101      	movs	r1, #1
 80055e6:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	0018      	movs	r0, r3
 80055ee:	f7ff fd3d 	bl	800506c <LL_ADC_REG_IsConversionOngoing>
 80055f2:	1e03      	subs	r3, r0, #0
 80055f4:	d000      	beq.n	80055f8 <HAL_ADC_ConfigChannel+0x3c>
 80055f6:	e1a3      	b.n	8005940 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 80055f8:	683b      	ldr	r3, [r7, #0]
 80055fa:	685b      	ldr	r3, [r3, #4]
 80055fc:	2b02      	cmp	r3, #2
 80055fe:	d100      	bne.n	8005602 <HAL_ADC_ConfigChannel+0x46>
 8005600:	e143      	b.n	800588a <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	691a      	ldr	r2, [r3, #16]
 8005606:	2380      	movs	r3, #128	@ 0x80
 8005608:	061b      	lsls	r3, r3, #24
 800560a:	429a      	cmp	r2, r3
 800560c:	d004      	beq.n	8005618 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8005612:	4ac1      	ldr	r2, [pc, #772]	@ (8005918 <HAL_ADC_ConfigChannel+0x35c>)
 8005614:	4293      	cmp	r3, r2
 8005616:	d108      	bne.n	800562a <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681a      	ldr	r2, [r3, #0]
 800561c:	683b      	ldr	r3, [r7, #0]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	0019      	movs	r1, r3
 8005622:	0010      	movs	r0, r2
 8005624:	f7ff fc84 	bl	8004f30 <LL_ADC_REG_SetSequencerChAdd>
 8005628:	e0c9      	b.n	80057be <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800562e:	683b      	ldr	r3, [r7, #0]
 8005630:	685b      	ldr	r3, [r3, #4]
 8005632:	211f      	movs	r1, #31
 8005634:	400b      	ands	r3, r1
 8005636:	210f      	movs	r1, #15
 8005638:	4099      	lsls	r1, r3
 800563a:	000b      	movs	r3, r1
 800563c:	43db      	mvns	r3, r3
 800563e:	4013      	ands	r3, r2
 8005640:	0019      	movs	r1, r3
 8005642:	683b      	ldr	r3, [r7, #0]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	035b      	lsls	r3, r3, #13
 8005648:	0b5b      	lsrs	r3, r3, #13
 800564a:	d105      	bne.n	8005658 <HAL_ADC_ConfigChannel+0x9c>
 800564c:	683b      	ldr	r3, [r7, #0]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	0e9b      	lsrs	r3, r3, #26
 8005652:	221f      	movs	r2, #31
 8005654:	4013      	ands	r3, r2
 8005656:	e098      	b.n	800578a <HAL_ADC_ConfigChannel+0x1ce>
 8005658:	683b      	ldr	r3, [r7, #0]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	2201      	movs	r2, #1
 800565e:	4013      	ands	r3, r2
 8005660:	d000      	beq.n	8005664 <HAL_ADC_ConfigChannel+0xa8>
 8005662:	e091      	b.n	8005788 <HAL_ADC_ConfigChannel+0x1cc>
 8005664:	683b      	ldr	r3, [r7, #0]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	2202      	movs	r2, #2
 800566a:	4013      	ands	r3, r2
 800566c:	d000      	beq.n	8005670 <HAL_ADC_ConfigChannel+0xb4>
 800566e:	e089      	b.n	8005784 <HAL_ADC_ConfigChannel+0x1c8>
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	2204      	movs	r2, #4
 8005676:	4013      	ands	r3, r2
 8005678:	d000      	beq.n	800567c <HAL_ADC_ConfigChannel+0xc0>
 800567a:	e081      	b.n	8005780 <HAL_ADC_ConfigChannel+0x1c4>
 800567c:	683b      	ldr	r3, [r7, #0]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	2208      	movs	r2, #8
 8005682:	4013      	ands	r3, r2
 8005684:	d000      	beq.n	8005688 <HAL_ADC_ConfigChannel+0xcc>
 8005686:	e079      	b.n	800577c <HAL_ADC_ConfigChannel+0x1c0>
 8005688:	683b      	ldr	r3, [r7, #0]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	2210      	movs	r2, #16
 800568e:	4013      	ands	r3, r2
 8005690:	d000      	beq.n	8005694 <HAL_ADC_ConfigChannel+0xd8>
 8005692:	e071      	b.n	8005778 <HAL_ADC_ConfigChannel+0x1bc>
 8005694:	683b      	ldr	r3, [r7, #0]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	2220      	movs	r2, #32
 800569a:	4013      	ands	r3, r2
 800569c:	d000      	beq.n	80056a0 <HAL_ADC_ConfigChannel+0xe4>
 800569e:	e069      	b.n	8005774 <HAL_ADC_ConfigChannel+0x1b8>
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	2240      	movs	r2, #64	@ 0x40
 80056a6:	4013      	ands	r3, r2
 80056a8:	d000      	beq.n	80056ac <HAL_ADC_ConfigChannel+0xf0>
 80056aa:	e061      	b.n	8005770 <HAL_ADC_ConfigChannel+0x1b4>
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	2280      	movs	r2, #128	@ 0x80
 80056b2:	4013      	ands	r3, r2
 80056b4:	d000      	beq.n	80056b8 <HAL_ADC_ConfigChannel+0xfc>
 80056b6:	e059      	b.n	800576c <HAL_ADC_ConfigChannel+0x1b0>
 80056b8:	683b      	ldr	r3, [r7, #0]
 80056ba:	681a      	ldr	r2, [r3, #0]
 80056bc:	2380      	movs	r3, #128	@ 0x80
 80056be:	005b      	lsls	r3, r3, #1
 80056c0:	4013      	ands	r3, r2
 80056c2:	d151      	bne.n	8005768 <HAL_ADC_ConfigChannel+0x1ac>
 80056c4:	683b      	ldr	r3, [r7, #0]
 80056c6:	681a      	ldr	r2, [r3, #0]
 80056c8:	2380      	movs	r3, #128	@ 0x80
 80056ca:	009b      	lsls	r3, r3, #2
 80056cc:	4013      	ands	r3, r2
 80056ce:	d149      	bne.n	8005764 <HAL_ADC_ConfigChannel+0x1a8>
 80056d0:	683b      	ldr	r3, [r7, #0]
 80056d2:	681a      	ldr	r2, [r3, #0]
 80056d4:	2380      	movs	r3, #128	@ 0x80
 80056d6:	00db      	lsls	r3, r3, #3
 80056d8:	4013      	ands	r3, r2
 80056da:	d141      	bne.n	8005760 <HAL_ADC_ConfigChannel+0x1a4>
 80056dc:	683b      	ldr	r3, [r7, #0]
 80056de:	681a      	ldr	r2, [r3, #0]
 80056e0:	2380      	movs	r3, #128	@ 0x80
 80056e2:	011b      	lsls	r3, r3, #4
 80056e4:	4013      	ands	r3, r2
 80056e6:	d139      	bne.n	800575c <HAL_ADC_ConfigChannel+0x1a0>
 80056e8:	683b      	ldr	r3, [r7, #0]
 80056ea:	681a      	ldr	r2, [r3, #0]
 80056ec:	2380      	movs	r3, #128	@ 0x80
 80056ee:	015b      	lsls	r3, r3, #5
 80056f0:	4013      	ands	r3, r2
 80056f2:	d131      	bne.n	8005758 <HAL_ADC_ConfigChannel+0x19c>
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	681a      	ldr	r2, [r3, #0]
 80056f8:	2380      	movs	r3, #128	@ 0x80
 80056fa:	019b      	lsls	r3, r3, #6
 80056fc:	4013      	ands	r3, r2
 80056fe:	d129      	bne.n	8005754 <HAL_ADC_ConfigChannel+0x198>
 8005700:	683b      	ldr	r3, [r7, #0]
 8005702:	681a      	ldr	r2, [r3, #0]
 8005704:	2380      	movs	r3, #128	@ 0x80
 8005706:	01db      	lsls	r3, r3, #7
 8005708:	4013      	ands	r3, r2
 800570a:	d121      	bne.n	8005750 <HAL_ADC_ConfigChannel+0x194>
 800570c:	683b      	ldr	r3, [r7, #0]
 800570e:	681a      	ldr	r2, [r3, #0]
 8005710:	2380      	movs	r3, #128	@ 0x80
 8005712:	021b      	lsls	r3, r3, #8
 8005714:	4013      	ands	r3, r2
 8005716:	d119      	bne.n	800574c <HAL_ADC_ConfigChannel+0x190>
 8005718:	683b      	ldr	r3, [r7, #0]
 800571a:	681a      	ldr	r2, [r3, #0]
 800571c:	2380      	movs	r3, #128	@ 0x80
 800571e:	025b      	lsls	r3, r3, #9
 8005720:	4013      	ands	r3, r2
 8005722:	d111      	bne.n	8005748 <HAL_ADC_ConfigChannel+0x18c>
 8005724:	683b      	ldr	r3, [r7, #0]
 8005726:	681a      	ldr	r2, [r3, #0]
 8005728:	2380      	movs	r3, #128	@ 0x80
 800572a:	029b      	lsls	r3, r3, #10
 800572c:	4013      	ands	r3, r2
 800572e:	d109      	bne.n	8005744 <HAL_ADC_ConfigChannel+0x188>
 8005730:	683b      	ldr	r3, [r7, #0]
 8005732:	681a      	ldr	r2, [r3, #0]
 8005734:	2380      	movs	r3, #128	@ 0x80
 8005736:	02db      	lsls	r3, r3, #11
 8005738:	4013      	ands	r3, r2
 800573a:	d001      	beq.n	8005740 <HAL_ADC_ConfigChannel+0x184>
 800573c:	2312      	movs	r3, #18
 800573e:	e024      	b.n	800578a <HAL_ADC_ConfigChannel+0x1ce>
 8005740:	2300      	movs	r3, #0
 8005742:	e022      	b.n	800578a <HAL_ADC_ConfigChannel+0x1ce>
 8005744:	2311      	movs	r3, #17
 8005746:	e020      	b.n	800578a <HAL_ADC_ConfigChannel+0x1ce>
 8005748:	2310      	movs	r3, #16
 800574a:	e01e      	b.n	800578a <HAL_ADC_ConfigChannel+0x1ce>
 800574c:	230f      	movs	r3, #15
 800574e:	e01c      	b.n	800578a <HAL_ADC_ConfigChannel+0x1ce>
 8005750:	230e      	movs	r3, #14
 8005752:	e01a      	b.n	800578a <HAL_ADC_ConfigChannel+0x1ce>
 8005754:	230d      	movs	r3, #13
 8005756:	e018      	b.n	800578a <HAL_ADC_ConfigChannel+0x1ce>
 8005758:	230c      	movs	r3, #12
 800575a:	e016      	b.n	800578a <HAL_ADC_ConfigChannel+0x1ce>
 800575c:	230b      	movs	r3, #11
 800575e:	e014      	b.n	800578a <HAL_ADC_ConfigChannel+0x1ce>
 8005760:	230a      	movs	r3, #10
 8005762:	e012      	b.n	800578a <HAL_ADC_ConfigChannel+0x1ce>
 8005764:	2309      	movs	r3, #9
 8005766:	e010      	b.n	800578a <HAL_ADC_ConfigChannel+0x1ce>
 8005768:	2308      	movs	r3, #8
 800576a:	e00e      	b.n	800578a <HAL_ADC_ConfigChannel+0x1ce>
 800576c:	2307      	movs	r3, #7
 800576e:	e00c      	b.n	800578a <HAL_ADC_ConfigChannel+0x1ce>
 8005770:	2306      	movs	r3, #6
 8005772:	e00a      	b.n	800578a <HAL_ADC_ConfigChannel+0x1ce>
 8005774:	2305      	movs	r3, #5
 8005776:	e008      	b.n	800578a <HAL_ADC_ConfigChannel+0x1ce>
 8005778:	2304      	movs	r3, #4
 800577a:	e006      	b.n	800578a <HAL_ADC_ConfigChannel+0x1ce>
 800577c:	2303      	movs	r3, #3
 800577e:	e004      	b.n	800578a <HAL_ADC_ConfigChannel+0x1ce>
 8005780:	2302      	movs	r3, #2
 8005782:	e002      	b.n	800578a <HAL_ADC_ConfigChannel+0x1ce>
 8005784:	2301      	movs	r3, #1
 8005786:	e000      	b.n	800578a <HAL_ADC_ConfigChannel+0x1ce>
 8005788:	2300      	movs	r3, #0
 800578a:	683a      	ldr	r2, [r7, #0]
 800578c:	6852      	ldr	r2, [r2, #4]
 800578e:	201f      	movs	r0, #31
 8005790:	4002      	ands	r2, r0
 8005792:	4093      	lsls	r3, r2
 8005794:	000a      	movs	r2, r1
 8005796:	431a      	orrs	r2, r3
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 800579c:	683b      	ldr	r3, [r7, #0]
 800579e:	685b      	ldr	r3, [r3, #4]
 80057a0:	089b      	lsrs	r3, r3, #2
 80057a2:	1c5a      	adds	r2, r3, #1
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	69db      	ldr	r3, [r3, #28]
 80057a8:	429a      	cmp	r2, r3
 80057aa:	d808      	bhi.n	80057be <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	6818      	ldr	r0, [r3, #0]
 80057b0:	683b      	ldr	r3, [r7, #0]
 80057b2:	6859      	ldr	r1, [r3, #4]
 80057b4:	683b      	ldr	r3, [r7, #0]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	001a      	movs	r2, r3
 80057ba:	f7ff fb99 	bl	8004ef0 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	6818      	ldr	r0, [r3, #0]
 80057c2:	683b      	ldr	r3, [r7, #0]
 80057c4:	6819      	ldr	r1, [r3, #0]
 80057c6:	683b      	ldr	r3, [r7, #0]
 80057c8:	689b      	ldr	r3, [r3, #8]
 80057ca:	001a      	movs	r2, r3
 80057cc:	f7ff fbd4 	bl	8004f78 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80057d0:	683b      	ldr	r3, [r7, #0]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	db00      	blt.n	80057da <HAL_ADC_ConfigChannel+0x21e>
 80057d8:	e0bc      	b.n	8005954 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80057da:	4b50      	ldr	r3, [pc, #320]	@ (800591c <HAL_ADC_ConfigChannel+0x360>)
 80057dc:	0018      	movs	r0, r3
 80057de:	f7ff fb35 	bl	8004e4c <LL_ADC_GetCommonPathInternalCh>
 80057e2:	0003      	movs	r3, r0
 80057e4:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80057e6:	683b      	ldr	r3, [r7, #0]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	4a4d      	ldr	r2, [pc, #308]	@ (8005920 <HAL_ADC_ConfigChannel+0x364>)
 80057ec:	4293      	cmp	r3, r2
 80057ee:	d122      	bne.n	8005836 <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80057f0:	693a      	ldr	r2, [r7, #16]
 80057f2:	2380      	movs	r3, #128	@ 0x80
 80057f4:	041b      	lsls	r3, r3, #16
 80057f6:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80057f8:	d11d      	bne.n	8005836 <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80057fa:	693b      	ldr	r3, [r7, #16]
 80057fc:	2280      	movs	r2, #128	@ 0x80
 80057fe:	0412      	lsls	r2, r2, #16
 8005800:	4313      	orrs	r3, r2
 8005802:	4a46      	ldr	r2, [pc, #280]	@ (800591c <HAL_ADC_ConfigChannel+0x360>)
 8005804:	0019      	movs	r1, r3
 8005806:	0010      	movs	r0, r2
 8005808:	f7ff fb0c 	bl	8004e24 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800580c:	4b45      	ldr	r3, [pc, #276]	@ (8005924 <HAL_ADC_ConfigChannel+0x368>)
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	4945      	ldr	r1, [pc, #276]	@ (8005928 <HAL_ADC_ConfigChannel+0x36c>)
 8005812:	0018      	movs	r0, r3
 8005814:	f7fa fc90 	bl	8000138 <__udivsi3>
 8005818:	0003      	movs	r3, r0
 800581a:	1c5a      	adds	r2, r3, #1
 800581c:	0013      	movs	r3, r2
 800581e:	005b      	lsls	r3, r3, #1
 8005820:	189b      	adds	r3, r3, r2
 8005822:	009b      	lsls	r3, r3, #2
 8005824:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005826:	e002      	b.n	800582e <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	3b01      	subs	r3, #1
 800582c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	2b00      	cmp	r3, #0
 8005832:	d1f9      	bne.n	8005828 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8005834:	e08e      	b.n	8005954 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8005836:	683b      	ldr	r3, [r7, #0]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	4a3c      	ldr	r2, [pc, #240]	@ (800592c <HAL_ADC_ConfigChannel+0x370>)
 800583c:	4293      	cmp	r3, r2
 800583e:	d10e      	bne.n	800585e <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005840:	693a      	ldr	r2, [r7, #16]
 8005842:	2380      	movs	r3, #128	@ 0x80
 8005844:	045b      	lsls	r3, r3, #17
 8005846:	4013      	ands	r3, r2
 8005848:	d109      	bne.n	800585e <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800584a:	693b      	ldr	r3, [r7, #16]
 800584c:	2280      	movs	r2, #128	@ 0x80
 800584e:	0452      	lsls	r2, r2, #17
 8005850:	4313      	orrs	r3, r2
 8005852:	4a32      	ldr	r2, [pc, #200]	@ (800591c <HAL_ADC_ConfigChannel+0x360>)
 8005854:	0019      	movs	r1, r3
 8005856:	0010      	movs	r0, r2
 8005858:	f7ff fae4 	bl	8004e24 <LL_ADC_SetCommonPathInternalCh>
 800585c:	e07a      	b.n	8005954 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800585e:	683b      	ldr	r3, [r7, #0]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	4a33      	ldr	r2, [pc, #204]	@ (8005930 <HAL_ADC_ConfigChannel+0x374>)
 8005864:	4293      	cmp	r3, r2
 8005866:	d000      	beq.n	800586a <HAL_ADC_ConfigChannel+0x2ae>
 8005868:	e074      	b.n	8005954 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800586a:	693a      	ldr	r2, [r7, #16]
 800586c:	2380      	movs	r3, #128	@ 0x80
 800586e:	03db      	lsls	r3, r3, #15
 8005870:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8005872:	d000      	beq.n	8005876 <HAL_ADC_ConfigChannel+0x2ba>
 8005874:	e06e      	b.n	8005954 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005876:	693b      	ldr	r3, [r7, #16]
 8005878:	2280      	movs	r2, #128	@ 0x80
 800587a:	03d2      	lsls	r2, r2, #15
 800587c:	4313      	orrs	r3, r2
 800587e:	4a27      	ldr	r2, [pc, #156]	@ (800591c <HAL_ADC_ConfigChannel+0x360>)
 8005880:	0019      	movs	r1, r3
 8005882:	0010      	movs	r0, r2
 8005884:	f7ff face 	bl	8004e24 <LL_ADC_SetCommonPathInternalCh>
 8005888:	e064      	b.n	8005954 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	691a      	ldr	r2, [r3, #16]
 800588e:	2380      	movs	r3, #128	@ 0x80
 8005890:	061b      	lsls	r3, r3, #24
 8005892:	429a      	cmp	r2, r3
 8005894:	d004      	beq.n	80058a0 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800589a:	4a1f      	ldr	r2, [pc, #124]	@ (8005918 <HAL_ADC_ConfigChannel+0x35c>)
 800589c:	4293      	cmp	r3, r2
 800589e:	d107      	bne.n	80058b0 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681a      	ldr	r2, [r3, #0]
 80058a4:	683b      	ldr	r3, [r7, #0]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	0019      	movs	r1, r3
 80058aa:	0010      	movs	r0, r2
 80058ac:	f7ff fb51 	bl	8004f52 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80058b0:	683b      	ldr	r3, [r7, #0]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	da4d      	bge.n	8005954 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80058b8:	4b18      	ldr	r3, [pc, #96]	@ (800591c <HAL_ADC_ConfigChannel+0x360>)
 80058ba:	0018      	movs	r0, r3
 80058bc:	f7ff fac6 	bl	8004e4c <LL_ADC_GetCommonPathInternalCh>
 80058c0:	0003      	movs	r3, r0
 80058c2:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80058c4:	683b      	ldr	r3, [r7, #0]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	4a15      	ldr	r2, [pc, #84]	@ (8005920 <HAL_ADC_ConfigChannel+0x364>)
 80058ca:	4293      	cmp	r3, r2
 80058cc:	d108      	bne.n	80058e0 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80058ce:	693b      	ldr	r3, [r7, #16]
 80058d0:	4a18      	ldr	r2, [pc, #96]	@ (8005934 <HAL_ADC_ConfigChannel+0x378>)
 80058d2:	4013      	ands	r3, r2
 80058d4:	4a11      	ldr	r2, [pc, #68]	@ (800591c <HAL_ADC_ConfigChannel+0x360>)
 80058d6:	0019      	movs	r1, r3
 80058d8:	0010      	movs	r0, r2
 80058da:	f7ff faa3 	bl	8004e24 <LL_ADC_SetCommonPathInternalCh>
 80058de:	e039      	b.n	8005954 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 80058e0:	683b      	ldr	r3, [r7, #0]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	4a11      	ldr	r2, [pc, #68]	@ (800592c <HAL_ADC_ConfigChannel+0x370>)
 80058e6:	4293      	cmp	r3, r2
 80058e8:	d108      	bne.n	80058fc <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80058ea:	693b      	ldr	r3, [r7, #16]
 80058ec:	4a12      	ldr	r2, [pc, #72]	@ (8005938 <HAL_ADC_ConfigChannel+0x37c>)
 80058ee:	4013      	ands	r3, r2
 80058f0:	4a0a      	ldr	r2, [pc, #40]	@ (800591c <HAL_ADC_ConfigChannel+0x360>)
 80058f2:	0019      	movs	r1, r3
 80058f4:	0010      	movs	r0, r2
 80058f6:	f7ff fa95 	bl	8004e24 <LL_ADC_SetCommonPathInternalCh>
 80058fa:	e02b      	b.n	8005954 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	4a0b      	ldr	r2, [pc, #44]	@ (8005930 <HAL_ADC_ConfigChannel+0x374>)
 8005902:	4293      	cmp	r3, r2
 8005904:	d126      	bne.n	8005954 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005906:	693b      	ldr	r3, [r7, #16]
 8005908:	4a0c      	ldr	r2, [pc, #48]	@ (800593c <HAL_ADC_ConfigChannel+0x380>)
 800590a:	4013      	ands	r3, r2
 800590c:	4a03      	ldr	r2, [pc, #12]	@ (800591c <HAL_ADC_ConfigChannel+0x360>)
 800590e:	0019      	movs	r1, r3
 8005910:	0010      	movs	r0, r2
 8005912:	f7ff fa87 	bl	8004e24 <LL_ADC_SetCommonPathInternalCh>
 8005916:	e01d      	b.n	8005954 <HAL_ADC_ConfigChannel+0x398>
 8005918:	80000004 	.word	0x80000004
 800591c:	40012708 	.word	0x40012708
 8005920:	b0001000 	.word	0xb0001000
 8005924:	20000008 	.word	0x20000008
 8005928:	00030d40 	.word	0x00030d40
 800592c:	b8004000 	.word	0xb8004000
 8005930:	b4002000 	.word	0xb4002000
 8005934:	ff7fffff 	.word	0xff7fffff
 8005938:	feffffff 	.word	0xfeffffff
 800593c:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005944:	2220      	movs	r2, #32
 8005946:	431a      	orrs	r2, r3
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800594c:	2317      	movs	r3, #23
 800594e:	18fb      	adds	r3, r7, r3
 8005950:	2201      	movs	r2, #1
 8005952:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	2254      	movs	r2, #84	@ 0x54
 8005958:	2100      	movs	r1, #0
 800595a:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 800595c:	2317      	movs	r3, #23
 800595e:	18fb      	adds	r3, r7, r3
 8005960:	781b      	ldrb	r3, [r3, #0]
}
 8005962:	0018      	movs	r0, r3
 8005964:	46bd      	mov	sp, r7
 8005966:	b006      	add	sp, #24
 8005968:	bd80      	pop	{r7, pc}
 800596a:	46c0      	nop			@ (mov r8, r8)

0800596c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800596c:	b580      	push	{r7, lr}
 800596e:	b084      	sub	sp, #16
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8005974:	2300      	movs	r3, #0
 8005976:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	0018      	movs	r0, r3
 800597e:	f7ff fb51 	bl	8005024 <LL_ADC_IsEnabled>
 8005982:	1e03      	subs	r3, r0, #0
 8005984:	d000      	beq.n	8005988 <ADC_Enable+0x1c>
 8005986:	e069      	b.n	8005a5c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	689b      	ldr	r3, [r3, #8]
 800598e:	4a36      	ldr	r2, [pc, #216]	@ (8005a68 <ADC_Enable+0xfc>)
 8005990:	4013      	ands	r3, r2
 8005992:	d00d      	beq.n	80059b0 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005998:	2210      	movs	r2, #16
 800599a:	431a      	orrs	r2, r3
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059a4:	2201      	movs	r2, #1
 80059a6:	431a      	orrs	r2, r3
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80059ac:	2301      	movs	r3, #1
 80059ae:	e056      	b.n	8005a5e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	0018      	movs	r0, r3
 80059b6:	f7ff fb23 	bl	8005000 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 80059ba:	4b2c      	ldr	r3, [pc, #176]	@ (8005a6c <ADC_Enable+0x100>)
 80059bc:	0018      	movs	r0, r3
 80059be:	f7ff fa45 	bl	8004e4c <LL_ADC_GetCommonPathInternalCh>
 80059c2:	0002      	movs	r2, r0
 80059c4:	2380      	movs	r3, #128	@ 0x80
 80059c6:	041b      	lsls	r3, r3, #16
 80059c8:	4013      	ands	r3, r2
 80059ca:	d00f      	beq.n	80059ec <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80059cc:	4b28      	ldr	r3, [pc, #160]	@ (8005a70 <ADC_Enable+0x104>)
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	4928      	ldr	r1, [pc, #160]	@ (8005a74 <ADC_Enable+0x108>)
 80059d2:	0018      	movs	r0, r3
 80059d4:	f7fa fbb0 	bl	8000138 <__udivsi3>
 80059d8:	0003      	movs	r3, r0
 80059da:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 80059dc:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80059de:	e002      	b.n	80059e6 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 80059e0:	68bb      	ldr	r3, [r7, #8]
 80059e2:	3b01      	subs	r3, #1
 80059e4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80059e6:	68bb      	ldr	r3, [r7, #8]
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d1f9      	bne.n	80059e0 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	7e5b      	ldrb	r3, [r3, #25]
 80059f0:	2b01      	cmp	r3, #1
 80059f2:	d033      	beq.n	8005a5c <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 80059f4:	f7ff f9e8 	bl	8004dc8 <HAL_GetTick>
 80059f8:	0003      	movs	r3, r0
 80059fa:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80059fc:	e027      	b.n	8005a4e <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	0018      	movs	r0, r3
 8005a04:	f7ff fb0e 	bl	8005024 <LL_ADC_IsEnabled>
 8005a08:	1e03      	subs	r3, r0, #0
 8005a0a:	d104      	bne.n	8005a16 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	0018      	movs	r0, r3
 8005a12:	f7ff faf5 	bl	8005000 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005a16:	f7ff f9d7 	bl	8004dc8 <HAL_GetTick>
 8005a1a:	0002      	movs	r2, r0
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	1ad3      	subs	r3, r2, r3
 8005a20:	2b02      	cmp	r3, #2
 8005a22:	d914      	bls.n	8005a4e <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	2201      	movs	r2, #1
 8005a2c:	4013      	ands	r3, r2
 8005a2e:	2b01      	cmp	r3, #1
 8005a30:	d00d      	beq.n	8005a4e <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a36:	2210      	movs	r2, #16
 8005a38:	431a      	orrs	r2, r3
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a42:	2201      	movs	r2, #1
 8005a44:	431a      	orrs	r2, r3
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	65da      	str	r2, [r3, #92]	@ 0x5c

            return HAL_ERROR;
 8005a4a:	2301      	movs	r3, #1
 8005a4c:	e007      	b.n	8005a5e <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	2201      	movs	r2, #1
 8005a56:	4013      	ands	r3, r2
 8005a58:	2b01      	cmp	r3, #1
 8005a5a:	d1d0      	bne.n	80059fe <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005a5c:	2300      	movs	r3, #0
}
 8005a5e:	0018      	movs	r0, r3
 8005a60:	46bd      	mov	sp, r7
 8005a62:	b004      	add	sp, #16
 8005a64:	bd80      	pop	{r7, pc}
 8005a66:	46c0      	nop			@ (mov r8, r8)
 8005a68:	80000017 	.word	0x80000017
 8005a6c:	40012708 	.word	0x40012708
 8005a70:	20000008 	.word	0x20000008
 8005a74:	00030d40 	.word	0x00030d40

08005a78 <__NVIC_SetPriority>:
{
 8005a78:	b590      	push	{r4, r7, lr}
 8005a7a:	b083      	sub	sp, #12
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	0002      	movs	r2, r0
 8005a80:	6039      	str	r1, [r7, #0]
 8005a82:	1dfb      	adds	r3, r7, #7
 8005a84:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8005a86:	1dfb      	adds	r3, r7, #7
 8005a88:	781b      	ldrb	r3, [r3, #0]
 8005a8a:	2b7f      	cmp	r3, #127	@ 0x7f
 8005a8c:	d828      	bhi.n	8005ae0 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005a8e:	4a2f      	ldr	r2, [pc, #188]	@ (8005b4c <__NVIC_SetPriority+0xd4>)
 8005a90:	1dfb      	adds	r3, r7, #7
 8005a92:	781b      	ldrb	r3, [r3, #0]
 8005a94:	b25b      	sxtb	r3, r3
 8005a96:	089b      	lsrs	r3, r3, #2
 8005a98:	33c0      	adds	r3, #192	@ 0xc0
 8005a9a:	009b      	lsls	r3, r3, #2
 8005a9c:	589b      	ldr	r3, [r3, r2]
 8005a9e:	1dfa      	adds	r2, r7, #7
 8005aa0:	7812      	ldrb	r2, [r2, #0]
 8005aa2:	0011      	movs	r1, r2
 8005aa4:	2203      	movs	r2, #3
 8005aa6:	400a      	ands	r2, r1
 8005aa8:	00d2      	lsls	r2, r2, #3
 8005aaa:	21ff      	movs	r1, #255	@ 0xff
 8005aac:	4091      	lsls	r1, r2
 8005aae:	000a      	movs	r2, r1
 8005ab0:	43d2      	mvns	r2, r2
 8005ab2:	401a      	ands	r2, r3
 8005ab4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8005ab6:	683b      	ldr	r3, [r7, #0]
 8005ab8:	019b      	lsls	r3, r3, #6
 8005aba:	22ff      	movs	r2, #255	@ 0xff
 8005abc:	401a      	ands	r2, r3
 8005abe:	1dfb      	adds	r3, r7, #7
 8005ac0:	781b      	ldrb	r3, [r3, #0]
 8005ac2:	0018      	movs	r0, r3
 8005ac4:	2303      	movs	r3, #3
 8005ac6:	4003      	ands	r3, r0
 8005ac8:	00db      	lsls	r3, r3, #3
 8005aca:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005acc:	481f      	ldr	r0, [pc, #124]	@ (8005b4c <__NVIC_SetPriority+0xd4>)
 8005ace:	1dfb      	adds	r3, r7, #7
 8005ad0:	781b      	ldrb	r3, [r3, #0]
 8005ad2:	b25b      	sxtb	r3, r3
 8005ad4:	089b      	lsrs	r3, r3, #2
 8005ad6:	430a      	orrs	r2, r1
 8005ad8:	33c0      	adds	r3, #192	@ 0xc0
 8005ada:	009b      	lsls	r3, r3, #2
 8005adc:	501a      	str	r2, [r3, r0]
}
 8005ade:	e031      	b.n	8005b44 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005ae0:	4a1b      	ldr	r2, [pc, #108]	@ (8005b50 <__NVIC_SetPriority+0xd8>)
 8005ae2:	1dfb      	adds	r3, r7, #7
 8005ae4:	781b      	ldrb	r3, [r3, #0]
 8005ae6:	0019      	movs	r1, r3
 8005ae8:	230f      	movs	r3, #15
 8005aea:	400b      	ands	r3, r1
 8005aec:	3b08      	subs	r3, #8
 8005aee:	089b      	lsrs	r3, r3, #2
 8005af0:	3306      	adds	r3, #6
 8005af2:	009b      	lsls	r3, r3, #2
 8005af4:	18d3      	adds	r3, r2, r3
 8005af6:	3304      	adds	r3, #4
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	1dfa      	adds	r2, r7, #7
 8005afc:	7812      	ldrb	r2, [r2, #0]
 8005afe:	0011      	movs	r1, r2
 8005b00:	2203      	movs	r2, #3
 8005b02:	400a      	ands	r2, r1
 8005b04:	00d2      	lsls	r2, r2, #3
 8005b06:	21ff      	movs	r1, #255	@ 0xff
 8005b08:	4091      	lsls	r1, r2
 8005b0a:	000a      	movs	r2, r1
 8005b0c:	43d2      	mvns	r2, r2
 8005b0e:	401a      	ands	r2, r3
 8005b10:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8005b12:	683b      	ldr	r3, [r7, #0]
 8005b14:	019b      	lsls	r3, r3, #6
 8005b16:	22ff      	movs	r2, #255	@ 0xff
 8005b18:	401a      	ands	r2, r3
 8005b1a:	1dfb      	adds	r3, r7, #7
 8005b1c:	781b      	ldrb	r3, [r3, #0]
 8005b1e:	0018      	movs	r0, r3
 8005b20:	2303      	movs	r3, #3
 8005b22:	4003      	ands	r3, r0
 8005b24:	00db      	lsls	r3, r3, #3
 8005b26:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005b28:	4809      	ldr	r0, [pc, #36]	@ (8005b50 <__NVIC_SetPriority+0xd8>)
 8005b2a:	1dfb      	adds	r3, r7, #7
 8005b2c:	781b      	ldrb	r3, [r3, #0]
 8005b2e:	001c      	movs	r4, r3
 8005b30:	230f      	movs	r3, #15
 8005b32:	4023      	ands	r3, r4
 8005b34:	3b08      	subs	r3, #8
 8005b36:	089b      	lsrs	r3, r3, #2
 8005b38:	430a      	orrs	r2, r1
 8005b3a:	3306      	adds	r3, #6
 8005b3c:	009b      	lsls	r3, r3, #2
 8005b3e:	18c3      	adds	r3, r0, r3
 8005b40:	3304      	adds	r3, #4
 8005b42:	601a      	str	r2, [r3, #0]
}
 8005b44:	46c0      	nop			@ (mov r8, r8)
 8005b46:	46bd      	mov	sp, r7
 8005b48:	b003      	add	sp, #12
 8005b4a:	bd90      	pop	{r4, r7, pc}
 8005b4c:	e000e100 	.word	0xe000e100
 8005b50:	e000ed00 	.word	0xe000ed00

08005b54 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005b54:	b580      	push	{r7, lr}
 8005b56:	b082      	sub	sp, #8
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	1e5a      	subs	r2, r3, #1
 8005b60:	2380      	movs	r3, #128	@ 0x80
 8005b62:	045b      	lsls	r3, r3, #17
 8005b64:	429a      	cmp	r2, r3
 8005b66:	d301      	bcc.n	8005b6c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005b68:	2301      	movs	r3, #1
 8005b6a:	e010      	b.n	8005b8e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005b6c:	4b0a      	ldr	r3, [pc, #40]	@ (8005b98 <SysTick_Config+0x44>)
 8005b6e:	687a      	ldr	r2, [r7, #4]
 8005b70:	3a01      	subs	r2, #1
 8005b72:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005b74:	2301      	movs	r3, #1
 8005b76:	425b      	negs	r3, r3
 8005b78:	2103      	movs	r1, #3
 8005b7a:	0018      	movs	r0, r3
 8005b7c:	f7ff ff7c 	bl	8005a78 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005b80:	4b05      	ldr	r3, [pc, #20]	@ (8005b98 <SysTick_Config+0x44>)
 8005b82:	2200      	movs	r2, #0
 8005b84:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005b86:	4b04      	ldr	r3, [pc, #16]	@ (8005b98 <SysTick_Config+0x44>)
 8005b88:	2207      	movs	r2, #7
 8005b8a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005b8c:	2300      	movs	r3, #0
}
 8005b8e:	0018      	movs	r0, r3
 8005b90:	46bd      	mov	sp, r7
 8005b92:	b002      	add	sp, #8
 8005b94:	bd80      	pop	{r7, pc}
 8005b96:	46c0      	nop			@ (mov r8, r8)
 8005b98:	e000e010 	.word	0xe000e010

08005b9c <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005b9c:	b580      	push	{r7, lr}
 8005b9e:	b084      	sub	sp, #16
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	60b9      	str	r1, [r7, #8]
 8005ba4:	607a      	str	r2, [r7, #4]
 8005ba6:	210f      	movs	r1, #15
 8005ba8:	187b      	adds	r3, r7, r1
 8005baa:	1c02      	adds	r2, r0, #0
 8005bac:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8005bae:	68ba      	ldr	r2, [r7, #8]
 8005bb0:	187b      	adds	r3, r7, r1
 8005bb2:	781b      	ldrb	r3, [r3, #0]
 8005bb4:	b25b      	sxtb	r3, r3
 8005bb6:	0011      	movs	r1, r2
 8005bb8:	0018      	movs	r0, r3
 8005bba:	f7ff ff5d 	bl	8005a78 <__NVIC_SetPriority>
}
 8005bbe:	46c0      	nop			@ (mov r8, r8)
 8005bc0:	46bd      	mov	sp, r7
 8005bc2:	b004      	add	sp, #16
 8005bc4:	bd80      	pop	{r7, pc}

08005bc6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005bc6:	b580      	push	{r7, lr}
 8005bc8:	b082      	sub	sp, #8
 8005bca:	af00      	add	r7, sp, #0
 8005bcc:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	0018      	movs	r0, r3
 8005bd2:	f7ff ffbf 	bl	8005b54 <SysTick_Config>
 8005bd6:	0003      	movs	r3, r0
}
 8005bd8:	0018      	movs	r0, r3
 8005bda:	46bd      	mov	sp, r7
 8005bdc:	b002      	add	sp, #8
 8005bde:	bd80      	pop	{r7, pc}

08005be0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005be0:	b580      	push	{r7, lr}
 8005be2:	b086      	sub	sp, #24
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	6078      	str	r0, [r7, #4]
 8005be8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005bea:	2300      	movs	r3, #0
 8005bec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005bee:	e147      	b.n	8005e80 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005bf0:	683b      	ldr	r3, [r7, #0]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	2101      	movs	r1, #1
 8005bf6:	697a      	ldr	r2, [r7, #20]
 8005bf8:	4091      	lsls	r1, r2
 8005bfa:	000a      	movs	r2, r1
 8005bfc:	4013      	ands	r3, r2
 8005bfe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d100      	bne.n	8005c08 <HAL_GPIO_Init+0x28>
 8005c06:	e138      	b.n	8005e7a <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005c08:	683b      	ldr	r3, [r7, #0]
 8005c0a:	685b      	ldr	r3, [r3, #4]
 8005c0c:	2203      	movs	r2, #3
 8005c0e:	4013      	ands	r3, r2
 8005c10:	2b01      	cmp	r3, #1
 8005c12:	d005      	beq.n	8005c20 <HAL_GPIO_Init+0x40>
 8005c14:	683b      	ldr	r3, [r7, #0]
 8005c16:	685b      	ldr	r3, [r3, #4]
 8005c18:	2203      	movs	r2, #3
 8005c1a:	4013      	ands	r3, r2
 8005c1c:	2b02      	cmp	r3, #2
 8005c1e:	d130      	bne.n	8005c82 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	689b      	ldr	r3, [r3, #8]
 8005c24:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005c26:	697b      	ldr	r3, [r7, #20]
 8005c28:	005b      	lsls	r3, r3, #1
 8005c2a:	2203      	movs	r2, #3
 8005c2c:	409a      	lsls	r2, r3
 8005c2e:	0013      	movs	r3, r2
 8005c30:	43da      	mvns	r2, r3
 8005c32:	693b      	ldr	r3, [r7, #16]
 8005c34:	4013      	ands	r3, r2
 8005c36:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005c38:	683b      	ldr	r3, [r7, #0]
 8005c3a:	68da      	ldr	r2, [r3, #12]
 8005c3c:	697b      	ldr	r3, [r7, #20]
 8005c3e:	005b      	lsls	r3, r3, #1
 8005c40:	409a      	lsls	r2, r3
 8005c42:	0013      	movs	r3, r2
 8005c44:	693a      	ldr	r2, [r7, #16]
 8005c46:	4313      	orrs	r3, r2
 8005c48:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	693a      	ldr	r2, [r7, #16]
 8005c4e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	685b      	ldr	r3, [r3, #4]
 8005c54:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005c56:	2201      	movs	r2, #1
 8005c58:	697b      	ldr	r3, [r7, #20]
 8005c5a:	409a      	lsls	r2, r3
 8005c5c:	0013      	movs	r3, r2
 8005c5e:	43da      	mvns	r2, r3
 8005c60:	693b      	ldr	r3, [r7, #16]
 8005c62:	4013      	ands	r3, r2
 8005c64:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005c66:	683b      	ldr	r3, [r7, #0]
 8005c68:	685b      	ldr	r3, [r3, #4]
 8005c6a:	091b      	lsrs	r3, r3, #4
 8005c6c:	2201      	movs	r2, #1
 8005c6e:	401a      	ands	r2, r3
 8005c70:	697b      	ldr	r3, [r7, #20]
 8005c72:	409a      	lsls	r2, r3
 8005c74:	0013      	movs	r3, r2
 8005c76:	693a      	ldr	r2, [r7, #16]
 8005c78:	4313      	orrs	r3, r2
 8005c7a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	693a      	ldr	r2, [r7, #16]
 8005c80:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005c82:	683b      	ldr	r3, [r7, #0]
 8005c84:	685b      	ldr	r3, [r3, #4]
 8005c86:	2203      	movs	r2, #3
 8005c88:	4013      	ands	r3, r2
 8005c8a:	2b03      	cmp	r3, #3
 8005c8c:	d017      	beq.n	8005cbe <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	68db      	ldr	r3, [r3, #12]
 8005c92:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8005c94:	697b      	ldr	r3, [r7, #20]
 8005c96:	005b      	lsls	r3, r3, #1
 8005c98:	2203      	movs	r2, #3
 8005c9a:	409a      	lsls	r2, r3
 8005c9c:	0013      	movs	r3, r2
 8005c9e:	43da      	mvns	r2, r3
 8005ca0:	693b      	ldr	r3, [r7, #16]
 8005ca2:	4013      	ands	r3, r2
 8005ca4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8005ca6:	683b      	ldr	r3, [r7, #0]
 8005ca8:	689a      	ldr	r2, [r3, #8]
 8005caa:	697b      	ldr	r3, [r7, #20]
 8005cac:	005b      	lsls	r3, r3, #1
 8005cae:	409a      	lsls	r2, r3
 8005cb0:	0013      	movs	r3, r2
 8005cb2:	693a      	ldr	r2, [r7, #16]
 8005cb4:	4313      	orrs	r3, r2
 8005cb6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	693a      	ldr	r2, [r7, #16]
 8005cbc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005cbe:	683b      	ldr	r3, [r7, #0]
 8005cc0:	685b      	ldr	r3, [r3, #4]
 8005cc2:	2203      	movs	r2, #3
 8005cc4:	4013      	ands	r3, r2
 8005cc6:	2b02      	cmp	r3, #2
 8005cc8:	d123      	bne.n	8005d12 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005cca:	697b      	ldr	r3, [r7, #20]
 8005ccc:	08da      	lsrs	r2, r3, #3
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	3208      	adds	r2, #8
 8005cd2:	0092      	lsls	r2, r2, #2
 8005cd4:	58d3      	ldr	r3, [r2, r3]
 8005cd6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005cd8:	697b      	ldr	r3, [r7, #20]
 8005cda:	2207      	movs	r2, #7
 8005cdc:	4013      	ands	r3, r2
 8005cde:	009b      	lsls	r3, r3, #2
 8005ce0:	220f      	movs	r2, #15
 8005ce2:	409a      	lsls	r2, r3
 8005ce4:	0013      	movs	r3, r2
 8005ce6:	43da      	mvns	r2, r3
 8005ce8:	693b      	ldr	r3, [r7, #16]
 8005cea:	4013      	ands	r3, r2
 8005cec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005cee:	683b      	ldr	r3, [r7, #0]
 8005cf0:	691a      	ldr	r2, [r3, #16]
 8005cf2:	697b      	ldr	r3, [r7, #20]
 8005cf4:	2107      	movs	r1, #7
 8005cf6:	400b      	ands	r3, r1
 8005cf8:	009b      	lsls	r3, r3, #2
 8005cfa:	409a      	lsls	r2, r3
 8005cfc:	0013      	movs	r3, r2
 8005cfe:	693a      	ldr	r2, [r7, #16]
 8005d00:	4313      	orrs	r3, r2
 8005d02:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005d04:	697b      	ldr	r3, [r7, #20]
 8005d06:	08da      	lsrs	r2, r3, #3
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	3208      	adds	r2, #8
 8005d0c:	0092      	lsls	r2, r2, #2
 8005d0e:	6939      	ldr	r1, [r7, #16]
 8005d10:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005d18:	697b      	ldr	r3, [r7, #20]
 8005d1a:	005b      	lsls	r3, r3, #1
 8005d1c:	2203      	movs	r2, #3
 8005d1e:	409a      	lsls	r2, r3
 8005d20:	0013      	movs	r3, r2
 8005d22:	43da      	mvns	r2, r3
 8005d24:	693b      	ldr	r3, [r7, #16]
 8005d26:	4013      	ands	r3, r2
 8005d28:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005d2a:	683b      	ldr	r3, [r7, #0]
 8005d2c:	685b      	ldr	r3, [r3, #4]
 8005d2e:	2203      	movs	r2, #3
 8005d30:	401a      	ands	r2, r3
 8005d32:	697b      	ldr	r3, [r7, #20]
 8005d34:	005b      	lsls	r3, r3, #1
 8005d36:	409a      	lsls	r2, r3
 8005d38:	0013      	movs	r3, r2
 8005d3a:	693a      	ldr	r2, [r7, #16]
 8005d3c:	4313      	orrs	r3, r2
 8005d3e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	693a      	ldr	r2, [r7, #16]
 8005d44:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005d46:	683b      	ldr	r3, [r7, #0]
 8005d48:	685a      	ldr	r2, [r3, #4]
 8005d4a:	23c0      	movs	r3, #192	@ 0xc0
 8005d4c:	029b      	lsls	r3, r3, #10
 8005d4e:	4013      	ands	r3, r2
 8005d50:	d100      	bne.n	8005d54 <HAL_GPIO_Init+0x174>
 8005d52:	e092      	b.n	8005e7a <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8005d54:	4a50      	ldr	r2, [pc, #320]	@ (8005e98 <HAL_GPIO_Init+0x2b8>)
 8005d56:	697b      	ldr	r3, [r7, #20]
 8005d58:	089b      	lsrs	r3, r3, #2
 8005d5a:	3318      	adds	r3, #24
 8005d5c:	009b      	lsls	r3, r3, #2
 8005d5e:	589b      	ldr	r3, [r3, r2]
 8005d60:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8005d62:	697b      	ldr	r3, [r7, #20]
 8005d64:	2203      	movs	r2, #3
 8005d66:	4013      	ands	r3, r2
 8005d68:	00db      	lsls	r3, r3, #3
 8005d6a:	220f      	movs	r2, #15
 8005d6c:	409a      	lsls	r2, r3
 8005d6e:	0013      	movs	r3, r2
 8005d70:	43da      	mvns	r2, r3
 8005d72:	693b      	ldr	r3, [r7, #16]
 8005d74:	4013      	ands	r3, r2
 8005d76:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8005d78:	687a      	ldr	r2, [r7, #4]
 8005d7a:	23a0      	movs	r3, #160	@ 0xa0
 8005d7c:	05db      	lsls	r3, r3, #23
 8005d7e:	429a      	cmp	r2, r3
 8005d80:	d013      	beq.n	8005daa <HAL_GPIO_Init+0x1ca>
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	4a45      	ldr	r2, [pc, #276]	@ (8005e9c <HAL_GPIO_Init+0x2bc>)
 8005d86:	4293      	cmp	r3, r2
 8005d88:	d00d      	beq.n	8005da6 <HAL_GPIO_Init+0x1c6>
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	4a44      	ldr	r2, [pc, #272]	@ (8005ea0 <HAL_GPIO_Init+0x2c0>)
 8005d8e:	4293      	cmp	r3, r2
 8005d90:	d007      	beq.n	8005da2 <HAL_GPIO_Init+0x1c2>
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	4a43      	ldr	r2, [pc, #268]	@ (8005ea4 <HAL_GPIO_Init+0x2c4>)
 8005d96:	4293      	cmp	r3, r2
 8005d98:	d101      	bne.n	8005d9e <HAL_GPIO_Init+0x1be>
 8005d9a:	2303      	movs	r3, #3
 8005d9c:	e006      	b.n	8005dac <HAL_GPIO_Init+0x1cc>
 8005d9e:	2305      	movs	r3, #5
 8005da0:	e004      	b.n	8005dac <HAL_GPIO_Init+0x1cc>
 8005da2:	2302      	movs	r3, #2
 8005da4:	e002      	b.n	8005dac <HAL_GPIO_Init+0x1cc>
 8005da6:	2301      	movs	r3, #1
 8005da8:	e000      	b.n	8005dac <HAL_GPIO_Init+0x1cc>
 8005daa:	2300      	movs	r3, #0
 8005dac:	697a      	ldr	r2, [r7, #20]
 8005dae:	2103      	movs	r1, #3
 8005db0:	400a      	ands	r2, r1
 8005db2:	00d2      	lsls	r2, r2, #3
 8005db4:	4093      	lsls	r3, r2
 8005db6:	693a      	ldr	r2, [r7, #16]
 8005db8:	4313      	orrs	r3, r2
 8005dba:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8005dbc:	4936      	ldr	r1, [pc, #216]	@ (8005e98 <HAL_GPIO_Init+0x2b8>)
 8005dbe:	697b      	ldr	r3, [r7, #20]
 8005dc0:	089b      	lsrs	r3, r3, #2
 8005dc2:	3318      	adds	r3, #24
 8005dc4:	009b      	lsls	r3, r3, #2
 8005dc6:	693a      	ldr	r2, [r7, #16]
 8005dc8:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005dca:	4b33      	ldr	r3, [pc, #204]	@ (8005e98 <HAL_GPIO_Init+0x2b8>)
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	43da      	mvns	r2, r3
 8005dd4:	693b      	ldr	r3, [r7, #16]
 8005dd6:	4013      	ands	r3, r2
 8005dd8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005dda:	683b      	ldr	r3, [r7, #0]
 8005ddc:	685a      	ldr	r2, [r3, #4]
 8005dde:	2380      	movs	r3, #128	@ 0x80
 8005de0:	035b      	lsls	r3, r3, #13
 8005de2:	4013      	ands	r3, r2
 8005de4:	d003      	beq.n	8005dee <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8005de6:	693a      	ldr	r2, [r7, #16]
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	4313      	orrs	r3, r2
 8005dec:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005dee:	4b2a      	ldr	r3, [pc, #168]	@ (8005e98 <HAL_GPIO_Init+0x2b8>)
 8005df0:	693a      	ldr	r2, [r7, #16]
 8005df2:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8005df4:	4b28      	ldr	r3, [pc, #160]	@ (8005e98 <HAL_GPIO_Init+0x2b8>)
 8005df6:	685b      	ldr	r3, [r3, #4]
 8005df8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	43da      	mvns	r2, r3
 8005dfe:	693b      	ldr	r3, [r7, #16]
 8005e00:	4013      	ands	r3, r2
 8005e02:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005e04:	683b      	ldr	r3, [r7, #0]
 8005e06:	685a      	ldr	r2, [r3, #4]
 8005e08:	2380      	movs	r3, #128	@ 0x80
 8005e0a:	039b      	lsls	r3, r3, #14
 8005e0c:	4013      	ands	r3, r2
 8005e0e:	d003      	beq.n	8005e18 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8005e10:	693a      	ldr	r2, [r7, #16]
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	4313      	orrs	r3, r2
 8005e16:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005e18:	4b1f      	ldr	r3, [pc, #124]	@ (8005e98 <HAL_GPIO_Init+0x2b8>)
 8005e1a:	693a      	ldr	r2, [r7, #16]
 8005e1c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8005e1e:	4a1e      	ldr	r2, [pc, #120]	@ (8005e98 <HAL_GPIO_Init+0x2b8>)
 8005e20:	2384      	movs	r3, #132	@ 0x84
 8005e22:	58d3      	ldr	r3, [r2, r3]
 8005e24:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	43da      	mvns	r2, r3
 8005e2a:	693b      	ldr	r3, [r7, #16]
 8005e2c:	4013      	ands	r3, r2
 8005e2e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005e30:	683b      	ldr	r3, [r7, #0]
 8005e32:	685a      	ldr	r2, [r3, #4]
 8005e34:	2380      	movs	r3, #128	@ 0x80
 8005e36:	029b      	lsls	r3, r3, #10
 8005e38:	4013      	ands	r3, r2
 8005e3a:	d003      	beq.n	8005e44 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8005e3c:	693a      	ldr	r2, [r7, #16]
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	4313      	orrs	r3, r2
 8005e42:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005e44:	4914      	ldr	r1, [pc, #80]	@ (8005e98 <HAL_GPIO_Init+0x2b8>)
 8005e46:	2284      	movs	r2, #132	@ 0x84
 8005e48:	693b      	ldr	r3, [r7, #16]
 8005e4a:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8005e4c:	4a12      	ldr	r2, [pc, #72]	@ (8005e98 <HAL_GPIO_Init+0x2b8>)
 8005e4e:	2380      	movs	r3, #128	@ 0x80
 8005e50:	58d3      	ldr	r3, [r2, r3]
 8005e52:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	43da      	mvns	r2, r3
 8005e58:	693b      	ldr	r3, [r7, #16]
 8005e5a:	4013      	ands	r3, r2
 8005e5c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005e5e:	683b      	ldr	r3, [r7, #0]
 8005e60:	685a      	ldr	r2, [r3, #4]
 8005e62:	2380      	movs	r3, #128	@ 0x80
 8005e64:	025b      	lsls	r3, r3, #9
 8005e66:	4013      	ands	r3, r2
 8005e68:	d003      	beq.n	8005e72 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8005e6a:	693a      	ldr	r2, [r7, #16]
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	4313      	orrs	r3, r2
 8005e70:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005e72:	4909      	ldr	r1, [pc, #36]	@ (8005e98 <HAL_GPIO_Init+0x2b8>)
 8005e74:	2280      	movs	r2, #128	@ 0x80
 8005e76:	693b      	ldr	r3, [r7, #16]
 8005e78:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8005e7a:	697b      	ldr	r3, [r7, #20]
 8005e7c:	3301      	adds	r3, #1
 8005e7e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	681a      	ldr	r2, [r3, #0]
 8005e84:	697b      	ldr	r3, [r7, #20]
 8005e86:	40da      	lsrs	r2, r3
 8005e88:	1e13      	subs	r3, r2, #0
 8005e8a:	d000      	beq.n	8005e8e <HAL_GPIO_Init+0x2ae>
 8005e8c:	e6b0      	b.n	8005bf0 <HAL_GPIO_Init+0x10>
  }
}
 8005e8e:	46c0      	nop			@ (mov r8, r8)
 8005e90:	46c0      	nop			@ (mov r8, r8)
 8005e92:	46bd      	mov	sp, r7
 8005e94:	b006      	add	sp, #24
 8005e96:	bd80      	pop	{r7, pc}
 8005e98:	40021800 	.word	0x40021800
 8005e9c:	50000400 	.word	0x50000400
 8005ea0:	50000800 	.word	0x50000800
 8005ea4:	50000c00 	.word	0x50000c00

08005ea8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005ea8:	b580      	push	{r7, lr}
 8005eaa:	b084      	sub	sp, #16
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	6078      	str	r0, [r7, #4]
 8005eb0:	000a      	movs	r2, r1
 8005eb2:	1cbb      	adds	r3, r7, #2
 8005eb4:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	691b      	ldr	r3, [r3, #16]
 8005eba:	1cba      	adds	r2, r7, #2
 8005ebc:	8812      	ldrh	r2, [r2, #0]
 8005ebe:	4013      	ands	r3, r2
 8005ec0:	d004      	beq.n	8005ecc <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8005ec2:	230f      	movs	r3, #15
 8005ec4:	18fb      	adds	r3, r7, r3
 8005ec6:	2201      	movs	r2, #1
 8005ec8:	701a      	strb	r2, [r3, #0]
 8005eca:	e003      	b.n	8005ed4 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005ecc:	230f      	movs	r3, #15
 8005ece:	18fb      	adds	r3, r7, r3
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8005ed4:	230f      	movs	r3, #15
 8005ed6:	18fb      	adds	r3, r7, r3
 8005ed8:	781b      	ldrb	r3, [r3, #0]
}
 8005eda:	0018      	movs	r0, r3
 8005edc:	46bd      	mov	sp, r7
 8005ede:	b004      	add	sp, #16
 8005ee0:	bd80      	pop	{r7, pc}

08005ee2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005ee2:	b580      	push	{r7, lr}
 8005ee4:	b082      	sub	sp, #8
 8005ee6:	af00      	add	r7, sp, #0
 8005ee8:	6078      	str	r0, [r7, #4]
 8005eea:	0008      	movs	r0, r1
 8005eec:	0011      	movs	r1, r2
 8005eee:	1cbb      	adds	r3, r7, #2
 8005ef0:	1c02      	adds	r2, r0, #0
 8005ef2:	801a      	strh	r2, [r3, #0]
 8005ef4:	1c7b      	adds	r3, r7, #1
 8005ef6:	1c0a      	adds	r2, r1, #0
 8005ef8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005efa:	1c7b      	adds	r3, r7, #1
 8005efc:	781b      	ldrb	r3, [r3, #0]
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d004      	beq.n	8005f0c <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005f02:	1cbb      	adds	r3, r7, #2
 8005f04:	881a      	ldrh	r2, [r3, #0]
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005f0a:	e003      	b.n	8005f14 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005f0c:	1cbb      	adds	r3, r7, #2
 8005f0e:	881a      	ldrh	r2, [r3, #0]
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005f14:	46c0      	nop			@ (mov r8, r8)
 8005f16:	46bd      	mov	sp, r7
 8005f18:	b002      	add	sp, #8
 8005f1a:	bd80      	pop	{r7, pc}

08005f1c <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005f1c:	b580      	push	{r7, lr}
 8005f1e:	b084      	sub	sp, #16
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	6078      	str	r0, [r7, #4]
 8005f24:	000a      	movs	r2, r1
 8005f26:	1cbb      	adds	r3, r7, #2
 8005f28:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	695b      	ldr	r3, [r3, #20]
 8005f2e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005f30:	1cbb      	adds	r3, r7, #2
 8005f32:	881b      	ldrh	r3, [r3, #0]
 8005f34:	68fa      	ldr	r2, [r7, #12]
 8005f36:	4013      	ands	r3, r2
 8005f38:	041a      	lsls	r2, r3, #16
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	43db      	mvns	r3, r3
 8005f3e:	1cb9      	adds	r1, r7, #2
 8005f40:	8809      	ldrh	r1, [r1, #0]
 8005f42:	400b      	ands	r3, r1
 8005f44:	431a      	orrs	r2, r3
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	619a      	str	r2, [r3, #24]
}
 8005f4a:	46c0      	nop			@ (mov r8, r8)
 8005f4c:	46bd      	mov	sp, r7
 8005f4e:	b004      	add	sp, #16
 8005f50:	bd80      	pop	{r7, pc}
	...

08005f54 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005f54:	b580      	push	{r7, lr}
 8005f56:	b084      	sub	sp, #16
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8005f5c:	4b19      	ldr	r3, [pc, #100]	@ (8005fc4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	4a19      	ldr	r2, [pc, #100]	@ (8005fc8 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8005f62:	4013      	ands	r3, r2
 8005f64:	0019      	movs	r1, r3
 8005f66:	4b17      	ldr	r3, [pc, #92]	@ (8005fc4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8005f68:	687a      	ldr	r2, [r7, #4]
 8005f6a:	430a      	orrs	r2, r1
 8005f6c:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005f6e:	687a      	ldr	r2, [r7, #4]
 8005f70:	2380      	movs	r3, #128	@ 0x80
 8005f72:	009b      	lsls	r3, r3, #2
 8005f74:	429a      	cmp	r2, r3
 8005f76:	d11f      	bne.n	8005fb8 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8005f78:	4b14      	ldr	r3, [pc, #80]	@ (8005fcc <HAL_PWREx_ControlVoltageScaling+0x78>)
 8005f7a:	681a      	ldr	r2, [r3, #0]
 8005f7c:	0013      	movs	r3, r2
 8005f7e:	005b      	lsls	r3, r3, #1
 8005f80:	189b      	adds	r3, r3, r2
 8005f82:	005b      	lsls	r3, r3, #1
 8005f84:	4912      	ldr	r1, [pc, #72]	@ (8005fd0 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8005f86:	0018      	movs	r0, r3
 8005f88:	f7fa f8d6 	bl	8000138 <__udivsi3>
 8005f8c:	0003      	movs	r3, r0
 8005f8e:	3301      	adds	r3, #1
 8005f90:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005f92:	e008      	b.n	8005fa6 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d003      	beq.n	8005fa2 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	3b01      	subs	r3, #1
 8005f9e:	60fb      	str	r3, [r7, #12]
 8005fa0:	e001      	b.n	8005fa6 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8005fa2:	2303      	movs	r3, #3
 8005fa4:	e009      	b.n	8005fba <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005fa6:	4b07      	ldr	r3, [pc, #28]	@ (8005fc4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8005fa8:	695a      	ldr	r2, [r3, #20]
 8005faa:	2380      	movs	r3, #128	@ 0x80
 8005fac:	00db      	lsls	r3, r3, #3
 8005fae:	401a      	ands	r2, r3
 8005fb0:	2380      	movs	r3, #128	@ 0x80
 8005fb2:	00db      	lsls	r3, r3, #3
 8005fb4:	429a      	cmp	r2, r3
 8005fb6:	d0ed      	beq.n	8005f94 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8005fb8:	2300      	movs	r3, #0
}
 8005fba:	0018      	movs	r0, r3
 8005fbc:	46bd      	mov	sp, r7
 8005fbe:	b004      	add	sp, #16
 8005fc0:	bd80      	pop	{r7, pc}
 8005fc2:	46c0      	nop			@ (mov r8, r8)
 8005fc4:	40007000 	.word	0x40007000
 8005fc8:	fffff9ff 	.word	0xfffff9ff
 8005fcc:	20000008 	.word	0x20000008
 8005fd0:	000f4240 	.word	0x000f4240

08005fd4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005fd4:	b580      	push	{r7, lr}
 8005fd6:	b088      	sub	sp, #32
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d101      	bne.n	8005fe6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005fe2:	2301      	movs	r3, #1
 8005fe4:	e2f3      	b.n	80065ce <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	2201      	movs	r2, #1
 8005fec:	4013      	ands	r3, r2
 8005fee:	d100      	bne.n	8005ff2 <HAL_RCC_OscConfig+0x1e>
 8005ff0:	e07c      	b.n	80060ec <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005ff2:	4bc3      	ldr	r3, [pc, #780]	@ (8006300 <HAL_RCC_OscConfig+0x32c>)
 8005ff4:	689b      	ldr	r3, [r3, #8]
 8005ff6:	2238      	movs	r2, #56	@ 0x38
 8005ff8:	4013      	ands	r3, r2
 8005ffa:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005ffc:	4bc0      	ldr	r3, [pc, #768]	@ (8006300 <HAL_RCC_OscConfig+0x32c>)
 8005ffe:	68db      	ldr	r3, [r3, #12]
 8006000:	2203      	movs	r2, #3
 8006002:	4013      	ands	r3, r2
 8006004:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8006006:	69bb      	ldr	r3, [r7, #24]
 8006008:	2b10      	cmp	r3, #16
 800600a:	d102      	bne.n	8006012 <HAL_RCC_OscConfig+0x3e>
 800600c:	697b      	ldr	r3, [r7, #20]
 800600e:	2b03      	cmp	r3, #3
 8006010:	d002      	beq.n	8006018 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8006012:	69bb      	ldr	r3, [r7, #24]
 8006014:	2b08      	cmp	r3, #8
 8006016:	d10b      	bne.n	8006030 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006018:	4bb9      	ldr	r3, [pc, #740]	@ (8006300 <HAL_RCC_OscConfig+0x32c>)
 800601a:	681a      	ldr	r2, [r3, #0]
 800601c:	2380      	movs	r3, #128	@ 0x80
 800601e:	029b      	lsls	r3, r3, #10
 8006020:	4013      	ands	r3, r2
 8006022:	d062      	beq.n	80060ea <HAL_RCC_OscConfig+0x116>
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	685b      	ldr	r3, [r3, #4]
 8006028:	2b00      	cmp	r3, #0
 800602a:	d15e      	bne.n	80060ea <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 800602c:	2301      	movs	r3, #1
 800602e:	e2ce      	b.n	80065ce <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	685a      	ldr	r2, [r3, #4]
 8006034:	2380      	movs	r3, #128	@ 0x80
 8006036:	025b      	lsls	r3, r3, #9
 8006038:	429a      	cmp	r2, r3
 800603a:	d107      	bne.n	800604c <HAL_RCC_OscConfig+0x78>
 800603c:	4bb0      	ldr	r3, [pc, #704]	@ (8006300 <HAL_RCC_OscConfig+0x32c>)
 800603e:	681a      	ldr	r2, [r3, #0]
 8006040:	4baf      	ldr	r3, [pc, #700]	@ (8006300 <HAL_RCC_OscConfig+0x32c>)
 8006042:	2180      	movs	r1, #128	@ 0x80
 8006044:	0249      	lsls	r1, r1, #9
 8006046:	430a      	orrs	r2, r1
 8006048:	601a      	str	r2, [r3, #0]
 800604a:	e020      	b.n	800608e <HAL_RCC_OscConfig+0xba>
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	685a      	ldr	r2, [r3, #4]
 8006050:	23a0      	movs	r3, #160	@ 0xa0
 8006052:	02db      	lsls	r3, r3, #11
 8006054:	429a      	cmp	r2, r3
 8006056:	d10e      	bne.n	8006076 <HAL_RCC_OscConfig+0xa2>
 8006058:	4ba9      	ldr	r3, [pc, #676]	@ (8006300 <HAL_RCC_OscConfig+0x32c>)
 800605a:	681a      	ldr	r2, [r3, #0]
 800605c:	4ba8      	ldr	r3, [pc, #672]	@ (8006300 <HAL_RCC_OscConfig+0x32c>)
 800605e:	2180      	movs	r1, #128	@ 0x80
 8006060:	02c9      	lsls	r1, r1, #11
 8006062:	430a      	orrs	r2, r1
 8006064:	601a      	str	r2, [r3, #0]
 8006066:	4ba6      	ldr	r3, [pc, #664]	@ (8006300 <HAL_RCC_OscConfig+0x32c>)
 8006068:	681a      	ldr	r2, [r3, #0]
 800606a:	4ba5      	ldr	r3, [pc, #660]	@ (8006300 <HAL_RCC_OscConfig+0x32c>)
 800606c:	2180      	movs	r1, #128	@ 0x80
 800606e:	0249      	lsls	r1, r1, #9
 8006070:	430a      	orrs	r2, r1
 8006072:	601a      	str	r2, [r3, #0]
 8006074:	e00b      	b.n	800608e <HAL_RCC_OscConfig+0xba>
 8006076:	4ba2      	ldr	r3, [pc, #648]	@ (8006300 <HAL_RCC_OscConfig+0x32c>)
 8006078:	681a      	ldr	r2, [r3, #0]
 800607a:	4ba1      	ldr	r3, [pc, #644]	@ (8006300 <HAL_RCC_OscConfig+0x32c>)
 800607c:	49a1      	ldr	r1, [pc, #644]	@ (8006304 <HAL_RCC_OscConfig+0x330>)
 800607e:	400a      	ands	r2, r1
 8006080:	601a      	str	r2, [r3, #0]
 8006082:	4b9f      	ldr	r3, [pc, #636]	@ (8006300 <HAL_RCC_OscConfig+0x32c>)
 8006084:	681a      	ldr	r2, [r3, #0]
 8006086:	4b9e      	ldr	r3, [pc, #632]	@ (8006300 <HAL_RCC_OscConfig+0x32c>)
 8006088:	499f      	ldr	r1, [pc, #636]	@ (8006308 <HAL_RCC_OscConfig+0x334>)
 800608a:	400a      	ands	r2, r1
 800608c:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	685b      	ldr	r3, [r3, #4]
 8006092:	2b00      	cmp	r3, #0
 8006094:	d014      	beq.n	80060c0 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006096:	f7fe fe97 	bl	8004dc8 <HAL_GetTick>
 800609a:	0003      	movs	r3, r0
 800609c:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800609e:	e008      	b.n	80060b2 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80060a0:	f7fe fe92 	bl	8004dc8 <HAL_GetTick>
 80060a4:	0002      	movs	r2, r0
 80060a6:	693b      	ldr	r3, [r7, #16]
 80060a8:	1ad3      	subs	r3, r2, r3
 80060aa:	2b64      	cmp	r3, #100	@ 0x64
 80060ac:	d901      	bls.n	80060b2 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80060ae:	2303      	movs	r3, #3
 80060b0:	e28d      	b.n	80065ce <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80060b2:	4b93      	ldr	r3, [pc, #588]	@ (8006300 <HAL_RCC_OscConfig+0x32c>)
 80060b4:	681a      	ldr	r2, [r3, #0]
 80060b6:	2380      	movs	r3, #128	@ 0x80
 80060b8:	029b      	lsls	r3, r3, #10
 80060ba:	4013      	ands	r3, r2
 80060bc:	d0f0      	beq.n	80060a0 <HAL_RCC_OscConfig+0xcc>
 80060be:	e015      	b.n	80060ec <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060c0:	f7fe fe82 	bl	8004dc8 <HAL_GetTick>
 80060c4:	0003      	movs	r3, r0
 80060c6:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80060c8:	e008      	b.n	80060dc <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80060ca:	f7fe fe7d 	bl	8004dc8 <HAL_GetTick>
 80060ce:	0002      	movs	r2, r0
 80060d0:	693b      	ldr	r3, [r7, #16]
 80060d2:	1ad3      	subs	r3, r2, r3
 80060d4:	2b64      	cmp	r3, #100	@ 0x64
 80060d6:	d901      	bls.n	80060dc <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80060d8:	2303      	movs	r3, #3
 80060da:	e278      	b.n	80065ce <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80060dc:	4b88      	ldr	r3, [pc, #544]	@ (8006300 <HAL_RCC_OscConfig+0x32c>)
 80060de:	681a      	ldr	r2, [r3, #0]
 80060e0:	2380      	movs	r3, #128	@ 0x80
 80060e2:	029b      	lsls	r3, r3, #10
 80060e4:	4013      	ands	r3, r2
 80060e6:	d1f0      	bne.n	80060ca <HAL_RCC_OscConfig+0xf6>
 80060e8:	e000      	b.n	80060ec <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80060ea:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	2202      	movs	r2, #2
 80060f2:	4013      	ands	r3, r2
 80060f4:	d100      	bne.n	80060f8 <HAL_RCC_OscConfig+0x124>
 80060f6:	e099      	b.n	800622c <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80060f8:	4b81      	ldr	r3, [pc, #516]	@ (8006300 <HAL_RCC_OscConfig+0x32c>)
 80060fa:	689b      	ldr	r3, [r3, #8]
 80060fc:	2238      	movs	r2, #56	@ 0x38
 80060fe:	4013      	ands	r3, r2
 8006100:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006102:	4b7f      	ldr	r3, [pc, #508]	@ (8006300 <HAL_RCC_OscConfig+0x32c>)
 8006104:	68db      	ldr	r3, [r3, #12]
 8006106:	2203      	movs	r2, #3
 8006108:	4013      	ands	r3, r2
 800610a:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 800610c:	69bb      	ldr	r3, [r7, #24]
 800610e:	2b10      	cmp	r3, #16
 8006110:	d102      	bne.n	8006118 <HAL_RCC_OscConfig+0x144>
 8006112:	697b      	ldr	r3, [r7, #20]
 8006114:	2b02      	cmp	r3, #2
 8006116:	d002      	beq.n	800611e <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8006118:	69bb      	ldr	r3, [r7, #24]
 800611a:	2b00      	cmp	r3, #0
 800611c:	d135      	bne.n	800618a <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800611e:	4b78      	ldr	r3, [pc, #480]	@ (8006300 <HAL_RCC_OscConfig+0x32c>)
 8006120:	681a      	ldr	r2, [r3, #0]
 8006122:	2380      	movs	r3, #128	@ 0x80
 8006124:	00db      	lsls	r3, r3, #3
 8006126:	4013      	ands	r3, r2
 8006128:	d005      	beq.n	8006136 <HAL_RCC_OscConfig+0x162>
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	68db      	ldr	r3, [r3, #12]
 800612e:	2b00      	cmp	r3, #0
 8006130:	d101      	bne.n	8006136 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8006132:	2301      	movs	r3, #1
 8006134:	e24b      	b.n	80065ce <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006136:	4b72      	ldr	r3, [pc, #456]	@ (8006300 <HAL_RCC_OscConfig+0x32c>)
 8006138:	685b      	ldr	r3, [r3, #4]
 800613a:	4a74      	ldr	r2, [pc, #464]	@ (800630c <HAL_RCC_OscConfig+0x338>)
 800613c:	4013      	ands	r3, r2
 800613e:	0019      	movs	r1, r3
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	695b      	ldr	r3, [r3, #20]
 8006144:	021a      	lsls	r2, r3, #8
 8006146:	4b6e      	ldr	r3, [pc, #440]	@ (8006300 <HAL_RCC_OscConfig+0x32c>)
 8006148:	430a      	orrs	r2, r1
 800614a:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800614c:	69bb      	ldr	r3, [r7, #24]
 800614e:	2b00      	cmp	r3, #0
 8006150:	d112      	bne.n	8006178 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8006152:	4b6b      	ldr	r3, [pc, #428]	@ (8006300 <HAL_RCC_OscConfig+0x32c>)
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	4a6e      	ldr	r2, [pc, #440]	@ (8006310 <HAL_RCC_OscConfig+0x33c>)
 8006158:	4013      	ands	r3, r2
 800615a:	0019      	movs	r1, r3
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	691a      	ldr	r2, [r3, #16]
 8006160:	4b67      	ldr	r3, [pc, #412]	@ (8006300 <HAL_RCC_OscConfig+0x32c>)
 8006162:	430a      	orrs	r2, r1
 8006164:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8006166:	4b66      	ldr	r3, [pc, #408]	@ (8006300 <HAL_RCC_OscConfig+0x32c>)
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	0adb      	lsrs	r3, r3, #11
 800616c:	2207      	movs	r2, #7
 800616e:	4013      	ands	r3, r2
 8006170:	4a68      	ldr	r2, [pc, #416]	@ (8006314 <HAL_RCC_OscConfig+0x340>)
 8006172:	40da      	lsrs	r2, r3
 8006174:	4b68      	ldr	r3, [pc, #416]	@ (8006318 <HAL_RCC_OscConfig+0x344>)
 8006176:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006178:	4b68      	ldr	r3, [pc, #416]	@ (800631c <HAL_RCC_OscConfig+0x348>)
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	0018      	movs	r0, r3
 800617e:	f7fe fdc7 	bl	8004d10 <HAL_InitTick>
 8006182:	1e03      	subs	r3, r0, #0
 8006184:	d051      	beq.n	800622a <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8006186:	2301      	movs	r3, #1
 8006188:	e221      	b.n	80065ce <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	68db      	ldr	r3, [r3, #12]
 800618e:	2b00      	cmp	r3, #0
 8006190:	d030      	beq.n	80061f4 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8006192:	4b5b      	ldr	r3, [pc, #364]	@ (8006300 <HAL_RCC_OscConfig+0x32c>)
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	4a5e      	ldr	r2, [pc, #376]	@ (8006310 <HAL_RCC_OscConfig+0x33c>)
 8006198:	4013      	ands	r3, r2
 800619a:	0019      	movs	r1, r3
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	691a      	ldr	r2, [r3, #16]
 80061a0:	4b57      	ldr	r3, [pc, #348]	@ (8006300 <HAL_RCC_OscConfig+0x32c>)
 80061a2:	430a      	orrs	r2, r1
 80061a4:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80061a6:	4b56      	ldr	r3, [pc, #344]	@ (8006300 <HAL_RCC_OscConfig+0x32c>)
 80061a8:	681a      	ldr	r2, [r3, #0]
 80061aa:	4b55      	ldr	r3, [pc, #340]	@ (8006300 <HAL_RCC_OscConfig+0x32c>)
 80061ac:	2180      	movs	r1, #128	@ 0x80
 80061ae:	0049      	lsls	r1, r1, #1
 80061b0:	430a      	orrs	r2, r1
 80061b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061b4:	f7fe fe08 	bl	8004dc8 <HAL_GetTick>
 80061b8:	0003      	movs	r3, r0
 80061ba:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80061bc:	e008      	b.n	80061d0 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80061be:	f7fe fe03 	bl	8004dc8 <HAL_GetTick>
 80061c2:	0002      	movs	r2, r0
 80061c4:	693b      	ldr	r3, [r7, #16]
 80061c6:	1ad3      	subs	r3, r2, r3
 80061c8:	2b02      	cmp	r3, #2
 80061ca:	d901      	bls.n	80061d0 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80061cc:	2303      	movs	r3, #3
 80061ce:	e1fe      	b.n	80065ce <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80061d0:	4b4b      	ldr	r3, [pc, #300]	@ (8006300 <HAL_RCC_OscConfig+0x32c>)
 80061d2:	681a      	ldr	r2, [r3, #0]
 80061d4:	2380      	movs	r3, #128	@ 0x80
 80061d6:	00db      	lsls	r3, r3, #3
 80061d8:	4013      	ands	r3, r2
 80061da:	d0f0      	beq.n	80061be <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80061dc:	4b48      	ldr	r3, [pc, #288]	@ (8006300 <HAL_RCC_OscConfig+0x32c>)
 80061de:	685b      	ldr	r3, [r3, #4]
 80061e0:	4a4a      	ldr	r2, [pc, #296]	@ (800630c <HAL_RCC_OscConfig+0x338>)
 80061e2:	4013      	ands	r3, r2
 80061e4:	0019      	movs	r1, r3
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	695b      	ldr	r3, [r3, #20]
 80061ea:	021a      	lsls	r2, r3, #8
 80061ec:	4b44      	ldr	r3, [pc, #272]	@ (8006300 <HAL_RCC_OscConfig+0x32c>)
 80061ee:	430a      	orrs	r2, r1
 80061f0:	605a      	str	r2, [r3, #4]
 80061f2:	e01b      	b.n	800622c <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80061f4:	4b42      	ldr	r3, [pc, #264]	@ (8006300 <HAL_RCC_OscConfig+0x32c>)
 80061f6:	681a      	ldr	r2, [r3, #0]
 80061f8:	4b41      	ldr	r3, [pc, #260]	@ (8006300 <HAL_RCC_OscConfig+0x32c>)
 80061fa:	4949      	ldr	r1, [pc, #292]	@ (8006320 <HAL_RCC_OscConfig+0x34c>)
 80061fc:	400a      	ands	r2, r1
 80061fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006200:	f7fe fde2 	bl	8004dc8 <HAL_GetTick>
 8006204:	0003      	movs	r3, r0
 8006206:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006208:	e008      	b.n	800621c <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800620a:	f7fe fddd 	bl	8004dc8 <HAL_GetTick>
 800620e:	0002      	movs	r2, r0
 8006210:	693b      	ldr	r3, [r7, #16]
 8006212:	1ad3      	subs	r3, r2, r3
 8006214:	2b02      	cmp	r3, #2
 8006216:	d901      	bls.n	800621c <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8006218:	2303      	movs	r3, #3
 800621a:	e1d8      	b.n	80065ce <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800621c:	4b38      	ldr	r3, [pc, #224]	@ (8006300 <HAL_RCC_OscConfig+0x32c>)
 800621e:	681a      	ldr	r2, [r3, #0]
 8006220:	2380      	movs	r3, #128	@ 0x80
 8006222:	00db      	lsls	r3, r3, #3
 8006224:	4013      	ands	r3, r2
 8006226:	d1f0      	bne.n	800620a <HAL_RCC_OscConfig+0x236>
 8006228:	e000      	b.n	800622c <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800622a:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	2208      	movs	r2, #8
 8006232:	4013      	ands	r3, r2
 8006234:	d047      	beq.n	80062c6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8006236:	4b32      	ldr	r3, [pc, #200]	@ (8006300 <HAL_RCC_OscConfig+0x32c>)
 8006238:	689b      	ldr	r3, [r3, #8]
 800623a:	2238      	movs	r2, #56	@ 0x38
 800623c:	4013      	ands	r3, r2
 800623e:	2b18      	cmp	r3, #24
 8006240:	d10a      	bne.n	8006258 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8006242:	4b2f      	ldr	r3, [pc, #188]	@ (8006300 <HAL_RCC_OscConfig+0x32c>)
 8006244:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006246:	2202      	movs	r2, #2
 8006248:	4013      	ands	r3, r2
 800624a:	d03c      	beq.n	80062c6 <HAL_RCC_OscConfig+0x2f2>
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	699b      	ldr	r3, [r3, #24]
 8006250:	2b00      	cmp	r3, #0
 8006252:	d138      	bne.n	80062c6 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8006254:	2301      	movs	r3, #1
 8006256:	e1ba      	b.n	80065ce <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	699b      	ldr	r3, [r3, #24]
 800625c:	2b00      	cmp	r3, #0
 800625e:	d019      	beq.n	8006294 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8006260:	4b27      	ldr	r3, [pc, #156]	@ (8006300 <HAL_RCC_OscConfig+0x32c>)
 8006262:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8006264:	4b26      	ldr	r3, [pc, #152]	@ (8006300 <HAL_RCC_OscConfig+0x32c>)
 8006266:	2101      	movs	r1, #1
 8006268:	430a      	orrs	r2, r1
 800626a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800626c:	f7fe fdac 	bl	8004dc8 <HAL_GetTick>
 8006270:	0003      	movs	r3, r0
 8006272:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006274:	e008      	b.n	8006288 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006276:	f7fe fda7 	bl	8004dc8 <HAL_GetTick>
 800627a:	0002      	movs	r2, r0
 800627c:	693b      	ldr	r3, [r7, #16]
 800627e:	1ad3      	subs	r3, r2, r3
 8006280:	2b02      	cmp	r3, #2
 8006282:	d901      	bls.n	8006288 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8006284:	2303      	movs	r3, #3
 8006286:	e1a2      	b.n	80065ce <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006288:	4b1d      	ldr	r3, [pc, #116]	@ (8006300 <HAL_RCC_OscConfig+0x32c>)
 800628a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800628c:	2202      	movs	r2, #2
 800628e:	4013      	ands	r3, r2
 8006290:	d0f1      	beq.n	8006276 <HAL_RCC_OscConfig+0x2a2>
 8006292:	e018      	b.n	80062c6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8006294:	4b1a      	ldr	r3, [pc, #104]	@ (8006300 <HAL_RCC_OscConfig+0x32c>)
 8006296:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8006298:	4b19      	ldr	r3, [pc, #100]	@ (8006300 <HAL_RCC_OscConfig+0x32c>)
 800629a:	2101      	movs	r1, #1
 800629c:	438a      	bics	r2, r1
 800629e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062a0:	f7fe fd92 	bl	8004dc8 <HAL_GetTick>
 80062a4:	0003      	movs	r3, r0
 80062a6:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80062a8:	e008      	b.n	80062bc <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80062aa:	f7fe fd8d 	bl	8004dc8 <HAL_GetTick>
 80062ae:	0002      	movs	r2, r0
 80062b0:	693b      	ldr	r3, [r7, #16]
 80062b2:	1ad3      	subs	r3, r2, r3
 80062b4:	2b02      	cmp	r3, #2
 80062b6:	d901      	bls.n	80062bc <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80062b8:	2303      	movs	r3, #3
 80062ba:	e188      	b.n	80065ce <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80062bc:	4b10      	ldr	r3, [pc, #64]	@ (8006300 <HAL_RCC_OscConfig+0x32c>)
 80062be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80062c0:	2202      	movs	r2, #2
 80062c2:	4013      	ands	r3, r2
 80062c4:	d1f1      	bne.n	80062aa <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	2204      	movs	r2, #4
 80062cc:	4013      	ands	r3, r2
 80062ce:	d100      	bne.n	80062d2 <HAL_RCC_OscConfig+0x2fe>
 80062d0:	e0c6      	b.n	8006460 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80062d2:	231f      	movs	r3, #31
 80062d4:	18fb      	adds	r3, r7, r3
 80062d6:	2200      	movs	r2, #0
 80062d8:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80062da:	4b09      	ldr	r3, [pc, #36]	@ (8006300 <HAL_RCC_OscConfig+0x32c>)
 80062dc:	689b      	ldr	r3, [r3, #8]
 80062de:	2238      	movs	r2, #56	@ 0x38
 80062e0:	4013      	ands	r3, r2
 80062e2:	2b20      	cmp	r3, #32
 80062e4:	d11e      	bne.n	8006324 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80062e6:	4b06      	ldr	r3, [pc, #24]	@ (8006300 <HAL_RCC_OscConfig+0x32c>)
 80062e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80062ea:	2202      	movs	r2, #2
 80062ec:	4013      	ands	r3, r2
 80062ee:	d100      	bne.n	80062f2 <HAL_RCC_OscConfig+0x31e>
 80062f0:	e0b6      	b.n	8006460 <HAL_RCC_OscConfig+0x48c>
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	689b      	ldr	r3, [r3, #8]
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d000      	beq.n	80062fc <HAL_RCC_OscConfig+0x328>
 80062fa:	e0b1      	b.n	8006460 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 80062fc:	2301      	movs	r3, #1
 80062fe:	e166      	b.n	80065ce <HAL_RCC_OscConfig+0x5fa>
 8006300:	40021000 	.word	0x40021000
 8006304:	fffeffff 	.word	0xfffeffff
 8006308:	fffbffff 	.word	0xfffbffff
 800630c:	ffff80ff 	.word	0xffff80ff
 8006310:	ffffc7ff 	.word	0xffffc7ff
 8006314:	00f42400 	.word	0x00f42400
 8006318:	20000008 	.word	0x20000008
 800631c:	2000000c 	.word	0x2000000c
 8006320:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006324:	4bac      	ldr	r3, [pc, #688]	@ (80065d8 <HAL_RCC_OscConfig+0x604>)
 8006326:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006328:	2380      	movs	r3, #128	@ 0x80
 800632a:	055b      	lsls	r3, r3, #21
 800632c:	4013      	ands	r3, r2
 800632e:	d101      	bne.n	8006334 <HAL_RCC_OscConfig+0x360>
 8006330:	2301      	movs	r3, #1
 8006332:	e000      	b.n	8006336 <HAL_RCC_OscConfig+0x362>
 8006334:	2300      	movs	r3, #0
 8006336:	2b00      	cmp	r3, #0
 8006338:	d011      	beq.n	800635e <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800633a:	4ba7      	ldr	r3, [pc, #668]	@ (80065d8 <HAL_RCC_OscConfig+0x604>)
 800633c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800633e:	4ba6      	ldr	r3, [pc, #664]	@ (80065d8 <HAL_RCC_OscConfig+0x604>)
 8006340:	2180      	movs	r1, #128	@ 0x80
 8006342:	0549      	lsls	r1, r1, #21
 8006344:	430a      	orrs	r2, r1
 8006346:	63da      	str	r2, [r3, #60]	@ 0x3c
 8006348:	4ba3      	ldr	r3, [pc, #652]	@ (80065d8 <HAL_RCC_OscConfig+0x604>)
 800634a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800634c:	2380      	movs	r3, #128	@ 0x80
 800634e:	055b      	lsls	r3, r3, #21
 8006350:	4013      	ands	r3, r2
 8006352:	60fb      	str	r3, [r7, #12]
 8006354:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8006356:	231f      	movs	r3, #31
 8006358:	18fb      	adds	r3, r7, r3
 800635a:	2201      	movs	r2, #1
 800635c:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800635e:	4b9f      	ldr	r3, [pc, #636]	@ (80065dc <HAL_RCC_OscConfig+0x608>)
 8006360:	681a      	ldr	r2, [r3, #0]
 8006362:	2380      	movs	r3, #128	@ 0x80
 8006364:	005b      	lsls	r3, r3, #1
 8006366:	4013      	ands	r3, r2
 8006368:	d11a      	bne.n	80063a0 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800636a:	4b9c      	ldr	r3, [pc, #624]	@ (80065dc <HAL_RCC_OscConfig+0x608>)
 800636c:	681a      	ldr	r2, [r3, #0]
 800636e:	4b9b      	ldr	r3, [pc, #620]	@ (80065dc <HAL_RCC_OscConfig+0x608>)
 8006370:	2180      	movs	r1, #128	@ 0x80
 8006372:	0049      	lsls	r1, r1, #1
 8006374:	430a      	orrs	r2, r1
 8006376:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8006378:	f7fe fd26 	bl	8004dc8 <HAL_GetTick>
 800637c:	0003      	movs	r3, r0
 800637e:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006380:	e008      	b.n	8006394 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006382:	f7fe fd21 	bl	8004dc8 <HAL_GetTick>
 8006386:	0002      	movs	r2, r0
 8006388:	693b      	ldr	r3, [r7, #16]
 800638a:	1ad3      	subs	r3, r2, r3
 800638c:	2b02      	cmp	r3, #2
 800638e:	d901      	bls.n	8006394 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8006390:	2303      	movs	r3, #3
 8006392:	e11c      	b.n	80065ce <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006394:	4b91      	ldr	r3, [pc, #580]	@ (80065dc <HAL_RCC_OscConfig+0x608>)
 8006396:	681a      	ldr	r2, [r3, #0]
 8006398:	2380      	movs	r3, #128	@ 0x80
 800639a:	005b      	lsls	r3, r3, #1
 800639c:	4013      	ands	r3, r2
 800639e:	d0f0      	beq.n	8006382 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	689b      	ldr	r3, [r3, #8]
 80063a4:	2b01      	cmp	r3, #1
 80063a6:	d106      	bne.n	80063b6 <HAL_RCC_OscConfig+0x3e2>
 80063a8:	4b8b      	ldr	r3, [pc, #556]	@ (80065d8 <HAL_RCC_OscConfig+0x604>)
 80063aa:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80063ac:	4b8a      	ldr	r3, [pc, #552]	@ (80065d8 <HAL_RCC_OscConfig+0x604>)
 80063ae:	2101      	movs	r1, #1
 80063b0:	430a      	orrs	r2, r1
 80063b2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80063b4:	e01c      	b.n	80063f0 <HAL_RCC_OscConfig+0x41c>
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	689b      	ldr	r3, [r3, #8]
 80063ba:	2b05      	cmp	r3, #5
 80063bc:	d10c      	bne.n	80063d8 <HAL_RCC_OscConfig+0x404>
 80063be:	4b86      	ldr	r3, [pc, #536]	@ (80065d8 <HAL_RCC_OscConfig+0x604>)
 80063c0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80063c2:	4b85      	ldr	r3, [pc, #532]	@ (80065d8 <HAL_RCC_OscConfig+0x604>)
 80063c4:	2104      	movs	r1, #4
 80063c6:	430a      	orrs	r2, r1
 80063c8:	65da      	str	r2, [r3, #92]	@ 0x5c
 80063ca:	4b83      	ldr	r3, [pc, #524]	@ (80065d8 <HAL_RCC_OscConfig+0x604>)
 80063cc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80063ce:	4b82      	ldr	r3, [pc, #520]	@ (80065d8 <HAL_RCC_OscConfig+0x604>)
 80063d0:	2101      	movs	r1, #1
 80063d2:	430a      	orrs	r2, r1
 80063d4:	65da      	str	r2, [r3, #92]	@ 0x5c
 80063d6:	e00b      	b.n	80063f0 <HAL_RCC_OscConfig+0x41c>
 80063d8:	4b7f      	ldr	r3, [pc, #508]	@ (80065d8 <HAL_RCC_OscConfig+0x604>)
 80063da:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80063dc:	4b7e      	ldr	r3, [pc, #504]	@ (80065d8 <HAL_RCC_OscConfig+0x604>)
 80063de:	2101      	movs	r1, #1
 80063e0:	438a      	bics	r2, r1
 80063e2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80063e4:	4b7c      	ldr	r3, [pc, #496]	@ (80065d8 <HAL_RCC_OscConfig+0x604>)
 80063e6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80063e8:	4b7b      	ldr	r3, [pc, #492]	@ (80065d8 <HAL_RCC_OscConfig+0x604>)
 80063ea:	2104      	movs	r1, #4
 80063ec:	438a      	bics	r2, r1
 80063ee:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	689b      	ldr	r3, [r3, #8]
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d014      	beq.n	8006422 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063f8:	f7fe fce6 	bl	8004dc8 <HAL_GetTick>
 80063fc:	0003      	movs	r3, r0
 80063fe:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006400:	e009      	b.n	8006416 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006402:	f7fe fce1 	bl	8004dc8 <HAL_GetTick>
 8006406:	0002      	movs	r2, r0
 8006408:	693b      	ldr	r3, [r7, #16]
 800640a:	1ad3      	subs	r3, r2, r3
 800640c:	4a74      	ldr	r2, [pc, #464]	@ (80065e0 <HAL_RCC_OscConfig+0x60c>)
 800640e:	4293      	cmp	r3, r2
 8006410:	d901      	bls.n	8006416 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8006412:	2303      	movs	r3, #3
 8006414:	e0db      	b.n	80065ce <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006416:	4b70      	ldr	r3, [pc, #448]	@ (80065d8 <HAL_RCC_OscConfig+0x604>)
 8006418:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800641a:	2202      	movs	r2, #2
 800641c:	4013      	ands	r3, r2
 800641e:	d0f0      	beq.n	8006402 <HAL_RCC_OscConfig+0x42e>
 8006420:	e013      	b.n	800644a <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006422:	f7fe fcd1 	bl	8004dc8 <HAL_GetTick>
 8006426:	0003      	movs	r3, r0
 8006428:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800642a:	e009      	b.n	8006440 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800642c:	f7fe fccc 	bl	8004dc8 <HAL_GetTick>
 8006430:	0002      	movs	r2, r0
 8006432:	693b      	ldr	r3, [r7, #16]
 8006434:	1ad3      	subs	r3, r2, r3
 8006436:	4a6a      	ldr	r2, [pc, #424]	@ (80065e0 <HAL_RCC_OscConfig+0x60c>)
 8006438:	4293      	cmp	r3, r2
 800643a:	d901      	bls.n	8006440 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 800643c:	2303      	movs	r3, #3
 800643e:	e0c6      	b.n	80065ce <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006440:	4b65      	ldr	r3, [pc, #404]	@ (80065d8 <HAL_RCC_OscConfig+0x604>)
 8006442:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006444:	2202      	movs	r2, #2
 8006446:	4013      	ands	r3, r2
 8006448:	d1f0      	bne.n	800642c <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800644a:	231f      	movs	r3, #31
 800644c:	18fb      	adds	r3, r7, r3
 800644e:	781b      	ldrb	r3, [r3, #0]
 8006450:	2b01      	cmp	r3, #1
 8006452:	d105      	bne.n	8006460 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8006454:	4b60      	ldr	r3, [pc, #384]	@ (80065d8 <HAL_RCC_OscConfig+0x604>)
 8006456:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006458:	4b5f      	ldr	r3, [pc, #380]	@ (80065d8 <HAL_RCC_OscConfig+0x604>)
 800645a:	4962      	ldr	r1, [pc, #392]	@ (80065e4 <HAL_RCC_OscConfig+0x610>)
 800645c:	400a      	ands	r2, r1
 800645e:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	69db      	ldr	r3, [r3, #28]
 8006464:	2b00      	cmp	r3, #0
 8006466:	d100      	bne.n	800646a <HAL_RCC_OscConfig+0x496>
 8006468:	e0b0      	b.n	80065cc <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800646a:	4b5b      	ldr	r3, [pc, #364]	@ (80065d8 <HAL_RCC_OscConfig+0x604>)
 800646c:	689b      	ldr	r3, [r3, #8]
 800646e:	2238      	movs	r2, #56	@ 0x38
 8006470:	4013      	ands	r3, r2
 8006472:	2b10      	cmp	r3, #16
 8006474:	d100      	bne.n	8006478 <HAL_RCC_OscConfig+0x4a4>
 8006476:	e078      	b.n	800656a <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	69db      	ldr	r3, [r3, #28]
 800647c:	2b02      	cmp	r3, #2
 800647e:	d153      	bne.n	8006528 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006480:	4b55      	ldr	r3, [pc, #340]	@ (80065d8 <HAL_RCC_OscConfig+0x604>)
 8006482:	681a      	ldr	r2, [r3, #0]
 8006484:	4b54      	ldr	r3, [pc, #336]	@ (80065d8 <HAL_RCC_OscConfig+0x604>)
 8006486:	4958      	ldr	r1, [pc, #352]	@ (80065e8 <HAL_RCC_OscConfig+0x614>)
 8006488:	400a      	ands	r2, r1
 800648a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800648c:	f7fe fc9c 	bl	8004dc8 <HAL_GetTick>
 8006490:	0003      	movs	r3, r0
 8006492:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006494:	e008      	b.n	80064a8 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006496:	f7fe fc97 	bl	8004dc8 <HAL_GetTick>
 800649a:	0002      	movs	r2, r0
 800649c:	693b      	ldr	r3, [r7, #16]
 800649e:	1ad3      	subs	r3, r2, r3
 80064a0:	2b02      	cmp	r3, #2
 80064a2:	d901      	bls.n	80064a8 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80064a4:	2303      	movs	r3, #3
 80064a6:	e092      	b.n	80065ce <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80064a8:	4b4b      	ldr	r3, [pc, #300]	@ (80065d8 <HAL_RCC_OscConfig+0x604>)
 80064aa:	681a      	ldr	r2, [r3, #0]
 80064ac:	2380      	movs	r3, #128	@ 0x80
 80064ae:	049b      	lsls	r3, r3, #18
 80064b0:	4013      	ands	r3, r2
 80064b2:	d1f0      	bne.n	8006496 <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80064b4:	4b48      	ldr	r3, [pc, #288]	@ (80065d8 <HAL_RCC_OscConfig+0x604>)
 80064b6:	68db      	ldr	r3, [r3, #12]
 80064b8:	4a4c      	ldr	r2, [pc, #304]	@ (80065ec <HAL_RCC_OscConfig+0x618>)
 80064ba:	4013      	ands	r3, r2
 80064bc:	0019      	movs	r1, r3
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	6a1a      	ldr	r2, [r3, #32]
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064c6:	431a      	orrs	r2, r3
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064cc:	021b      	lsls	r3, r3, #8
 80064ce:	431a      	orrs	r2, r3
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064d4:	431a      	orrs	r2, r3
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064da:	431a      	orrs	r2, r3
 80064dc:	4b3e      	ldr	r3, [pc, #248]	@ (80065d8 <HAL_RCC_OscConfig+0x604>)
 80064de:	430a      	orrs	r2, r1
 80064e0:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80064e2:	4b3d      	ldr	r3, [pc, #244]	@ (80065d8 <HAL_RCC_OscConfig+0x604>)
 80064e4:	681a      	ldr	r2, [r3, #0]
 80064e6:	4b3c      	ldr	r3, [pc, #240]	@ (80065d8 <HAL_RCC_OscConfig+0x604>)
 80064e8:	2180      	movs	r1, #128	@ 0x80
 80064ea:	0449      	lsls	r1, r1, #17
 80064ec:	430a      	orrs	r2, r1
 80064ee:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80064f0:	4b39      	ldr	r3, [pc, #228]	@ (80065d8 <HAL_RCC_OscConfig+0x604>)
 80064f2:	68da      	ldr	r2, [r3, #12]
 80064f4:	4b38      	ldr	r3, [pc, #224]	@ (80065d8 <HAL_RCC_OscConfig+0x604>)
 80064f6:	2180      	movs	r1, #128	@ 0x80
 80064f8:	0549      	lsls	r1, r1, #21
 80064fa:	430a      	orrs	r2, r1
 80064fc:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064fe:	f7fe fc63 	bl	8004dc8 <HAL_GetTick>
 8006502:	0003      	movs	r3, r0
 8006504:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006506:	e008      	b.n	800651a <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006508:	f7fe fc5e 	bl	8004dc8 <HAL_GetTick>
 800650c:	0002      	movs	r2, r0
 800650e:	693b      	ldr	r3, [r7, #16]
 8006510:	1ad3      	subs	r3, r2, r3
 8006512:	2b02      	cmp	r3, #2
 8006514:	d901      	bls.n	800651a <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8006516:	2303      	movs	r3, #3
 8006518:	e059      	b.n	80065ce <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800651a:	4b2f      	ldr	r3, [pc, #188]	@ (80065d8 <HAL_RCC_OscConfig+0x604>)
 800651c:	681a      	ldr	r2, [r3, #0]
 800651e:	2380      	movs	r3, #128	@ 0x80
 8006520:	049b      	lsls	r3, r3, #18
 8006522:	4013      	ands	r3, r2
 8006524:	d0f0      	beq.n	8006508 <HAL_RCC_OscConfig+0x534>
 8006526:	e051      	b.n	80065cc <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006528:	4b2b      	ldr	r3, [pc, #172]	@ (80065d8 <HAL_RCC_OscConfig+0x604>)
 800652a:	681a      	ldr	r2, [r3, #0]
 800652c:	4b2a      	ldr	r3, [pc, #168]	@ (80065d8 <HAL_RCC_OscConfig+0x604>)
 800652e:	492e      	ldr	r1, [pc, #184]	@ (80065e8 <HAL_RCC_OscConfig+0x614>)
 8006530:	400a      	ands	r2, r1
 8006532:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006534:	f7fe fc48 	bl	8004dc8 <HAL_GetTick>
 8006538:	0003      	movs	r3, r0
 800653a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800653c:	e008      	b.n	8006550 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800653e:	f7fe fc43 	bl	8004dc8 <HAL_GetTick>
 8006542:	0002      	movs	r2, r0
 8006544:	693b      	ldr	r3, [r7, #16]
 8006546:	1ad3      	subs	r3, r2, r3
 8006548:	2b02      	cmp	r3, #2
 800654a:	d901      	bls.n	8006550 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 800654c:	2303      	movs	r3, #3
 800654e:	e03e      	b.n	80065ce <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006550:	4b21      	ldr	r3, [pc, #132]	@ (80065d8 <HAL_RCC_OscConfig+0x604>)
 8006552:	681a      	ldr	r2, [r3, #0]
 8006554:	2380      	movs	r3, #128	@ 0x80
 8006556:	049b      	lsls	r3, r3, #18
 8006558:	4013      	ands	r3, r2
 800655a:	d1f0      	bne.n	800653e <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 800655c:	4b1e      	ldr	r3, [pc, #120]	@ (80065d8 <HAL_RCC_OscConfig+0x604>)
 800655e:	68da      	ldr	r2, [r3, #12]
 8006560:	4b1d      	ldr	r3, [pc, #116]	@ (80065d8 <HAL_RCC_OscConfig+0x604>)
 8006562:	4923      	ldr	r1, [pc, #140]	@ (80065f0 <HAL_RCC_OscConfig+0x61c>)
 8006564:	400a      	ands	r2, r1
 8006566:	60da      	str	r2, [r3, #12]
 8006568:	e030      	b.n	80065cc <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	69db      	ldr	r3, [r3, #28]
 800656e:	2b01      	cmp	r3, #1
 8006570:	d101      	bne.n	8006576 <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 8006572:	2301      	movs	r3, #1
 8006574:	e02b      	b.n	80065ce <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8006576:	4b18      	ldr	r3, [pc, #96]	@ (80065d8 <HAL_RCC_OscConfig+0x604>)
 8006578:	68db      	ldr	r3, [r3, #12]
 800657a:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800657c:	697b      	ldr	r3, [r7, #20]
 800657e:	2203      	movs	r2, #3
 8006580:	401a      	ands	r2, r3
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	6a1b      	ldr	r3, [r3, #32]
 8006586:	429a      	cmp	r2, r3
 8006588:	d11e      	bne.n	80065c8 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800658a:	697b      	ldr	r3, [r7, #20]
 800658c:	2270      	movs	r2, #112	@ 0x70
 800658e:	401a      	ands	r2, r3
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006594:	429a      	cmp	r2, r3
 8006596:	d117      	bne.n	80065c8 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006598:	697a      	ldr	r2, [r7, #20]
 800659a:	23fe      	movs	r3, #254	@ 0xfe
 800659c:	01db      	lsls	r3, r3, #7
 800659e:	401a      	ands	r2, r3
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065a4:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80065a6:	429a      	cmp	r2, r3
 80065a8:	d10e      	bne.n	80065c8 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80065aa:	697a      	ldr	r2, [r7, #20]
 80065ac:	23f8      	movs	r3, #248	@ 0xf8
 80065ae:	039b      	lsls	r3, r3, #14
 80065b0:	401a      	ands	r2, r3
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80065b6:	429a      	cmp	r2, r3
 80065b8:	d106      	bne.n	80065c8 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80065ba:	697b      	ldr	r3, [r7, #20]
 80065bc:	0f5b      	lsrs	r3, r3, #29
 80065be:	075a      	lsls	r2, r3, #29
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80065c4:	429a      	cmp	r2, r3
 80065c6:	d001      	beq.n	80065cc <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 80065c8:	2301      	movs	r3, #1
 80065ca:	e000      	b.n	80065ce <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 80065cc:	2300      	movs	r3, #0
}
 80065ce:	0018      	movs	r0, r3
 80065d0:	46bd      	mov	sp, r7
 80065d2:	b008      	add	sp, #32
 80065d4:	bd80      	pop	{r7, pc}
 80065d6:	46c0      	nop			@ (mov r8, r8)
 80065d8:	40021000 	.word	0x40021000
 80065dc:	40007000 	.word	0x40007000
 80065e0:	00001388 	.word	0x00001388
 80065e4:	efffffff 	.word	0xefffffff
 80065e8:	feffffff 	.word	0xfeffffff
 80065ec:	1fc1808c 	.word	0x1fc1808c
 80065f0:	effefffc 	.word	0xeffefffc

080065f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80065f4:	b580      	push	{r7, lr}
 80065f6:	b084      	sub	sp, #16
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	6078      	str	r0, [r7, #4]
 80065fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	2b00      	cmp	r3, #0
 8006602:	d101      	bne.n	8006608 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006604:	2301      	movs	r3, #1
 8006606:	e0e9      	b.n	80067dc <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006608:	4b76      	ldr	r3, [pc, #472]	@ (80067e4 <HAL_RCC_ClockConfig+0x1f0>)
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	2207      	movs	r2, #7
 800660e:	4013      	ands	r3, r2
 8006610:	683a      	ldr	r2, [r7, #0]
 8006612:	429a      	cmp	r2, r3
 8006614:	d91e      	bls.n	8006654 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006616:	4b73      	ldr	r3, [pc, #460]	@ (80067e4 <HAL_RCC_ClockConfig+0x1f0>)
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	2207      	movs	r2, #7
 800661c:	4393      	bics	r3, r2
 800661e:	0019      	movs	r1, r3
 8006620:	4b70      	ldr	r3, [pc, #448]	@ (80067e4 <HAL_RCC_ClockConfig+0x1f0>)
 8006622:	683a      	ldr	r2, [r7, #0]
 8006624:	430a      	orrs	r2, r1
 8006626:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006628:	f7fe fbce 	bl	8004dc8 <HAL_GetTick>
 800662c:	0003      	movs	r3, r0
 800662e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8006630:	e009      	b.n	8006646 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006632:	f7fe fbc9 	bl	8004dc8 <HAL_GetTick>
 8006636:	0002      	movs	r2, r0
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	1ad3      	subs	r3, r2, r3
 800663c:	4a6a      	ldr	r2, [pc, #424]	@ (80067e8 <HAL_RCC_ClockConfig+0x1f4>)
 800663e:	4293      	cmp	r3, r2
 8006640:	d901      	bls.n	8006646 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8006642:	2303      	movs	r3, #3
 8006644:	e0ca      	b.n	80067dc <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8006646:	4b67      	ldr	r3, [pc, #412]	@ (80067e4 <HAL_RCC_ClockConfig+0x1f0>)
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	2207      	movs	r2, #7
 800664c:	4013      	ands	r3, r2
 800664e:	683a      	ldr	r2, [r7, #0]
 8006650:	429a      	cmp	r2, r3
 8006652:	d1ee      	bne.n	8006632 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	2202      	movs	r2, #2
 800665a:	4013      	ands	r3, r2
 800665c:	d015      	beq.n	800668a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	2204      	movs	r2, #4
 8006664:	4013      	ands	r3, r2
 8006666:	d006      	beq.n	8006676 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8006668:	4b60      	ldr	r3, [pc, #384]	@ (80067ec <HAL_RCC_ClockConfig+0x1f8>)
 800666a:	689a      	ldr	r2, [r3, #8]
 800666c:	4b5f      	ldr	r3, [pc, #380]	@ (80067ec <HAL_RCC_ClockConfig+0x1f8>)
 800666e:	21e0      	movs	r1, #224	@ 0xe0
 8006670:	01c9      	lsls	r1, r1, #7
 8006672:	430a      	orrs	r2, r1
 8006674:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006676:	4b5d      	ldr	r3, [pc, #372]	@ (80067ec <HAL_RCC_ClockConfig+0x1f8>)
 8006678:	689b      	ldr	r3, [r3, #8]
 800667a:	4a5d      	ldr	r2, [pc, #372]	@ (80067f0 <HAL_RCC_ClockConfig+0x1fc>)
 800667c:	4013      	ands	r3, r2
 800667e:	0019      	movs	r1, r3
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	689a      	ldr	r2, [r3, #8]
 8006684:	4b59      	ldr	r3, [pc, #356]	@ (80067ec <HAL_RCC_ClockConfig+0x1f8>)
 8006686:	430a      	orrs	r2, r1
 8006688:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	2201      	movs	r2, #1
 8006690:	4013      	ands	r3, r2
 8006692:	d057      	beq.n	8006744 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	685b      	ldr	r3, [r3, #4]
 8006698:	2b01      	cmp	r3, #1
 800669a:	d107      	bne.n	80066ac <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800669c:	4b53      	ldr	r3, [pc, #332]	@ (80067ec <HAL_RCC_ClockConfig+0x1f8>)
 800669e:	681a      	ldr	r2, [r3, #0]
 80066a0:	2380      	movs	r3, #128	@ 0x80
 80066a2:	029b      	lsls	r3, r3, #10
 80066a4:	4013      	ands	r3, r2
 80066a6:	d12b      	bne.n	8006700 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80066a8:	2301      	movs	r3, #1
 80066aa:	e097      	b.n	80067dc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	685b      	ldr	r3, [r3, #4]
 80066b0:	2b02      	cmp	r3, #2
 80066b2:	d107      	bne.n	80066c4 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80066b4:	4b4d      	ldr	r3, [pc, #308]	@ (80067ec <HAL_RCC_ClockConfig+0x1f8>)
 80066b6:	681a      	ldr	r2, [r3, #0]
 80066b8:	2380      	movs	r3, #128	@ 0x80
 80066ba:	049b      	lsls	r3, r3, #18
 80066bc:	4013      	ands	r3, r2
 80066be:	d11f      	bne.n	8006700 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80066c0:	2301      	movs	r3, #1
 80066c2:	e08b      	b.n	80067dc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	685b      	ldr	r3, [r3, #4]
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d107      	bne.n	80066dc <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80066cc:	4b47      	ldr	r3, [pc, #284]	@ (80067ec <HAL_RCC_ClockConfig+0x1f8>)
 80066ce:	681a      	ldr	r2, [r3, #0]
 80066d0:	2380      	movs	r3, #128	@ 0x80
 80066d2:	00db      	lsls	r3, r3, #3
 80066d4:	4013      	ands	r3, r2
 80066d6:	d113      	bne.n	8006700 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80066d8:	2301      	movs	r3, #1
 80066da:	e07f      	b.n	80067dc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	685b      	ldr	r3, [r3, #4]
 80066e0:	2b03      	cmp	r3, #3
 80066e2:	d106      	bne.n	80066f2 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80066e4:	4b41      	ldr	r3, [pc, #260]	@ (80067ec <HAL_RCC_ClockConfig+0x1f8>)
 80066e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80066e8:	2202      	movs	r2, #2
 80066ea:	4013      	ands	r3, r2
 80066ec:	d108      	bne.n	8006700 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80066ee:	2301      	movs	r3, #1
 80066f0:	e074      	b.n	80067dc <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80066f2:	4b3e      	ldr	r3, [pc, #248]	@ (80067ec <HAL_RCC_ClockConfig+0x1f8>)
 80066f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80066f6:	2202      	movs	r2, #2
 80066f8:	4013      	ands	r3, r2
 80066fa:	d101      	bne.n	8006700 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80066fc:	2301      	movs	r3, #1
 80066fe:	e06d      	b.n	80067dc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006700:	4b3a      	ldr	r3, [pc, #232]	@ (80067ec <HAL_RCC_ClockConfig+0x1f8>)
 8006702:	689b      	ldr	r3, [r3, #8]
 8006704:	2207      	movs	r2, #7
 8006706:	4393      	bics	r3, r2
 8006708:	0019      	movs	r1, r3
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	685a      	ldr	r2, [r3, #4]
 800670e:	4b37      	ldr	r3, [pc, #220]	@ (80067ec <HAL_RCC_ClockConfig+0x1f8>)
 8006710:	430a      	orrs	r2, r1
 8006712:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006714:	f7fe fb58 	bl	8004dc8 <HAL_GetTick>
 8006718:	0003      	movs	r3, r0
 800671a:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800671c:	e009      	b.n	8006732 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800671e:	f7fe fb53 	bl	8004dc8 <HAL_GetTick>
 8006722:	0002      	movs	r2, r0
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	1ad3      	subs	r3, r2, r3
 8006728:	4a2f      	ldr	r2, [pc, #188]	@ (80067e8 <HAL_RCC_ClockConfig+0x1f4>)
 800672a:	4293      	cmp	r3, r2
 800672c:	d901      	bls.n	8006732 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800672e:	2303      	movs	r3, #3
 8006730:	e054      	b.n	80067dc <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006732:	4b2e      	ldr	r3, [pc, #184]	@ (80067ec <HAL_RCC_ClockConfig+0x1f8>)
 8006734:	689b      	ldr	r3, [r3, #8]
 8006736:	2238      	movs	r2, #56	@ 0x38
 8006738:	401a      	ands	r2, r3
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	685b      	ldr	r3, [r3, #4]
 800673e:	00db      	lsls	r3, r3, #3
 8006740:	429a      	cmp	r2, r3
 8006742:	d1ec      	bne.n	800671e <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006744:	4b27      	ldr	r3, [pc, #156]	@ (80067e4 <HAL_RCC_ClockConfig+0x1f0>)
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	2207      	movs	r2, #7
 800674a:	4013      	ands	r3, r2
 800674c:	683a      	ldr	r2, [r7, #0]
 800674e:	429a      	cmp	r2, r3
 8006750:	d21e      	bcs.n	8006790 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006752:	4b24      	ldr	r3, [pc, #144]	@ (80067e4 <HAL_RCC_ClockConfig+0x1f0>)
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	2207      	movs	r2, #7
 8006758:	4393      	bics	r3, r2
 800675a:	0019      	movs	r1, r3
 800675c:	4b21      	ldr	r3, [pc, #132]	@ (80067e4 <HAL_RCC_ClockConfig+0x1f0>)
 800675e:	683a      	ldr	r2, [r7, #0]
 8006760:	430a      	orrs	r2, r1
 8006762:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006764:	f7fe fb30 	bl	8004dc8 <HAL_GetTick>
 8006768:	0003      	movs	r3, r0
 800676a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800676c:	e009      	b.n	8006782 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800676e:	f7fe fb2b 	bl	8004dc8 <HAL_GetTick>
 8006772:	0002      	movs	r2, r0
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	1ad3      	subs	r3, r2, r3
 8006778:	4a1b      	ldr	r2, [pc, #108]	@ (80067e8 <HAL_RCC_ClockConfig+0x1f4>)
 800677a:	4293      	cmp	r3, r2
 800677c:	d901      	bls.n	8006782 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800677e:	2303      	movs	r3, #3
 8006780:	e02c      	b.n	80067dc <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8006782:	4b18      	ldr	r3, [pc, #96]	@ (80067e4 <HAL_RCC_ClockConfig+0x1f0>)
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	2207      	movs	r2, #7
 8006788:	4013      	ands	r3, r2
 800678a:	683a      	ldr	r2, [r7, #0]
 800678c:	429a      	cmp	r2, r3
 800678e:	d1ee      	bne.n	800676e <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	2204      	movs	r2, #4
 8006796:	4013      	ands	r3, r2
 8006798:	d009      	beq.n	80067ae <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800679a:	4b14      	ldr	r3, [pc, #80]	@ (80067ec <HAL_RCC_ClockConfig+0x1f8>)
 800679c:	689b      	ldr	r3, [r3, #8]
 800679e:	4a15      	ldr	r2, [pc, #84]	@ (80067f4 <HAL_RCC_ClockConfig+0x200>)
 80067a0:	4013      	ands	r3, r2
 80067a2:	0019      	movs	r1, r3
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	68da      	ldr	r2, [r3, #12]
 80067a8:	4b10      	ldr	r3, [pc, #64]	@ (80067ec <HAL_RCC_ClockConfig+0x1f8>)
 80067aa:	430a      	orrs	r2, r1
 80067ac:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80067ae:	f000 f829 	bl	8006804 <HAL_RCC_GetSysClockFreq>
 80067b2:	0001      	movs	r1, r0
 80067b4:	4b0d      	ldr	r3, [pc, #52]	@ (80067ec <HAL_RCC_ClockConfig+0x1f8>)
 80067b6:	689b      	ldr	r3, [r3, #8]
 80067b8:	0a1b      	lsrs	r3, r3, #8
 80067ba:	220f      	movs	r2, #15
 80067bc:	401a      	ands	r2, r3
 80067be:	4b0e      	ldr	r3, [pc, #56]	@ (80067f8 <HAL_RCC_ClockConfig+0x204>)
 80067c0:	0092      	lsls	r2, r2, #2
 80067c2:	58d3      	ldr	r3, [r2, r3]
 80067c4:	221f      	movs	r2, #31
 80067c6:	4013      	ands	r3, r2
 80067c8:	000a      	movs	r2, r1
 80067ca:	40da      	lsrs	r2, r3
 80067cc:	4b0b      	ldr	r3, [pc, #44]	@ (80067fc <HAL_RCC_ClockConfig+0x208>)
 80067ce:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80067d0:	4b0b      	ldr	r3, [pc, #44]	@ (8006800 <HAL_RCC_ClockConfig+0x20c>)
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	0018      	movs	r0, r3
 80067d6:	f7fe fa9b 	bl	8004d10 <HAL_InitTick>
 80067da:	0003      	movs	r3, r0
}
 80067dc:	0018      	movs	r0, r3
 80067de:	46bd      	mov	sp, r7
 80067e0:	b004      	add	sp, #16
 80067e2:	bd80      	pop	{r7, pc}
 80067e4:	40022000 	.word	0x40022000
 80067e8:	00001388 	.word	0x00001388
 80067ec:	40021000 	.word	0x40021000
 80067f0:	fffff0ff 	.word	0xfffff0ff
 80067f4:	ffff8fff 	.word	0xffff8fff
 80067f8:	0800b3e8 	.word	0x0800b3e8
 80067fc:	20000008 	.word	0x20000008
 8006800:	2000000c 	.word	0x2000000c

08006804 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006804:	b580      	push	{r7, lr}
 8006806:	b086      	sub	sp, #24
 8006808:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800680a:	4b3c      	ldr	r3, [pc, #240]	@ (80068fc <HAL_RCC_GetSysClockFreq+0xf8>)
 800680c:	689b      	ldr	r3, [r3, #8]
 800680e:	2238      	movs	r2, #56	@ 0x38
 8006810:	4013      	ands	r3, r2
 8006812:	d10f      	bne.n	8006834 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8006814:	4b39      	ldr	r3, [pc, #228]	@ (80068fc <HAL_RCC_GetSysClockFreq+0xf8>)
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	0adb      	lsrs	r3, r3, #11
 800681a:	2207      	movs	r2, #7
 800681c:	4013      	ands	r3, r2
 800681e:	2201      	movs	r2, #1
 8006820:	409a      	lsls	r2, r3
 8006822:	0013      	movs	r3, r2
 8006824:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8006826:	6839      	ldr	r1, [r7, #0]
 8006828:	4835      	ldr	r0, [pc, #212]	@ (8006900 <HAL_RCC_GetSysClockFreq+0xfc>)
 800682a:	f7f9 fc85 	bl	8000138 <__udivsi3>
 800682e:	0003      	movs	r3, r0
 8006830:	613b      	str	r3, [r7, #16]
 8006832:	e05d      	b.n	80068f0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006834:	4b31      	ldr	r3, [pc, #196]	@ (80068fc <HAL_RCC_GetSysClockFreq+0xf8>)
 8006836:	689b      	ldr	r3, [r3, #8]
 8006838:	2238      	movs	r2, #56	@ 0x38
 800683a:	4013      	ands	r3, r2
 800683c:	2b08      	cmp	r3, #8
 800683e:	d102      	bne.n	8006846 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006840:	4b30      	ldr	r3, [pc, #192]	@ (8006904 <HAL_RCC_GetSysClockFreq+0x100>)
 8006842:	613b      	str	r3, [r7, #16]
 8006844:	e054      	b.n	80068f0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006846:	4b2d      	ldr	r3, [pc, #180]	@ (80068fc <HAL_RCC_GetSysClockFreq+0xf8>)
 8006848:	689b      	ldr	r3, [r3, #8]
 800684a:	2238      	movs	r2, #56	@ 0x38
 800684c:	4013      	ands	r3, r2
 800684e:	2b10      	cmp	r3, #16
 8006850:	d138      	bne.n	80068c4 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8006852:	4b2a      	ldr	r3, [pc, #168]	@ (80068fc <HAL_RCC_GetSysClockFreq+0xf8>)
 8006854:	68db      	ldr	r3, [r3, #12]
 8006856:	2203      	movs	r2, #3
 8006858:	4013      	ands	r3, r2
 800685a:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800685c:	4b27      	ldr	r3, [pc, #156]	@ (80068fc <HAL_RCC_GetSysClockFreq+0xf8>)
 800685e:	68db      	ldr	r3, [r3, #12]
 8006860:	091b      	lsrs	r3, r3, #4
 8006862:	2207      	movs	r2, #7
 8006864:	4013      	ands	r3, r2
 8006866:	3301      	adds	r3, #1
 8006868:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	2b03      	cmp	r3, #3
 800686e:	d10d      	bne.n	800688c <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006870:	68b9      	ldr	r1, [r7, #8]
 8006872:	4824      	ldr	r0, [pc, #144]	@ (8006904 <HAL_RCC_GetSysClockFreq+0x100>)
 8006874:	f7f9 fc60 	bl	8000138 <__udivsi3>
 8006878:	0003      	movs	r3, r0
 800687a:	0019      	movs	r1, r3
 800687c:	4b1f      	ldr	r3, [pc, #124]	@ (80068fc <HAL_RCC_GetSysClockFreq+0xf8>)
 800687e:	68db      	ldr	r3, [r3, #12]
 8006880:	0a1b      	lsrs	r3, r3, #8
 8006882:	227f      	movs	r2, #127	@ 0x7f
 8006884:	4013      	ands	r3, r2
 8006886:	434b      	muls	r3, r1
 8006888:	617b      	str	r3, [r7, #20]
        break;
 800688a:	e00d      	b.n	80068a8 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800688c:	68b9      	ldr	r1, [r7, #8]
 800688e:	481c      	ldr	r0, [pc, #112]	@ (8006900 <HAL_RCC_GetSysClockFreq+0xfc>)
 8006890:	f7f9 fc52 	bl	8000138 <__udivsi3>
 8006894:	0003      	movs	r3, r0
 8006896:	0019      	movs	r1, r3
 8006898:	4b18      	ldr	r3, [pc, #96]	@ (80068fc <HAL_RCC_GetSysClockFreq+0xf8>)
 800689a:	68db      	ldr	r3, [r3, #12]
 800689c:	0a1b      	lsrs	r3, r3, #8
 800689e:	227f      	movs	r2, #127	@ 0x7f
 80068a0:	4013      	ands	r3, r2
 80068a2:	434b      	muls	r3, r1
 80068a4:	617b      	str	r3, [r7, #20]
        break;
 80068a6:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80068a8:	4b14      	ldr	r3, [pc, #80]	@ (80068fc <HAL_RCC_GetSysClockFreq+0xf8>)
 80068aa:	68db      	ldr	r3, [r3, #12]
 80068ac:	0f5b      	lsrs	r3, r3, #29
 80068ae:	2207      	movs	r2, #7
 80068b0:	4013      	ands	r3, r2
 80068b2:	3301      	adds	r3, #1
 80068b4:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80068b6:	6879      	ldr	r1, [r7, #4]
 80068b8:	6978      	ldr	r0, [r7, #20]
 80068ba:	f7f9 fc3d 	bl	8000138 <__udivsi3>
 80068be:	0003      	movs	r3, r0
 80068c0:	613b      	str	r3, [r7, #16]
 80068c2:	e015      	b.n	80068f0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80068c4:	4b0d      	ldr	r3, [pc, #52]	@ (80068fc <HAL_RCC_GetSysClockFreq+0xf8>)
 80068c6:	689b      	ldr	r3, [r3, #8]
 80068c8:	2238      	movs	r2, #56	@ 0x38
 80068ca:	4013      	ands	r3, r2
 80068cc:	2b20      	cmp	r3, #32
 80068ce:	d103      	bne.n	80068d8 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80068d0:	2380      	movs	r3, #128	@ 0x80
 80068d2:	021b      	lsls	r3, r3, #8
 80068d4:	613b      	str	r3, [r7, #16]
 80068d6:	e00b      	b.n	80068f0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80068d8:	4b08      	ldr	r3, [pc, #32]	@ (80068fc <HAL_RCC_GetSysClockFreq+0xf8>)
 80068da:	689b      	ldr	r3, [r3, #8]
 80068dc:	2238      	movs	r2, #56	@ 0x38
 80068de:	4013      	ands	r3, r2
 80068e0:	2b18      	cmp	r3, #24
 80068e2:	d103      	bne.n	80068ec <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80068e4:	23fa      	movs	r3, #250	@ 0xfa
 80068e6:	01db      	lsls	r3, r3, #7
 80068e8:	613b      	str	r3, [r7, #16]
 80068ea:	e001      	b.n	80068f0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80068ec:	2300      	movs	r3, #0
 80068ee:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80068f0:	693b      	ldr	r3, [r7, #16]
}
 80068f2:	0018      	movs	r0, r3
 80068f4:	46bd      	mov	sp, r7
 80068f6:	b006      	add	sp, #24
 80068f8:	bd80      	pop	{r7, pc}
 80068fa:	46c0      	nop			@ (mov r8, r8)
 80068fc:	40021000 	.word	0x40021000
 8006900:	00f42400 	.word	0x00f42400
 8006904:	007a1200 	.word	0x007a1200

08006908 <__cvt>:
 8006908:	b5f0      	push	{r4, r5, r6, r7, lr}
 800690a:	001f      	movs	r7, r3
 800690c:	2300      	movs	r3, #0
 800690e:	0016      	movs	r6, r2
 8006910:	b08b      	sub	sp, #44	@ 0x2c
 8006912:	429f      	cmp	r7, r3
 8006914:	da04      	bge.n	8006920 <__cvt+0x18>
 8006916:	2180      	movs	r1, #128	@ 0x80
 8006918:	0609      	lsls	r1, r1, #24
 800691a:	187b      	adds	r3, r7, r1
 800691c:	001f      	movs	r7, r3
 800691e:	232d      	movs	r3, #45	@ 0x2d
 8006920:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006922:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8006924:	7013      	strb	r3, [r2, #0]
 8006926:	2320      	movs	r3, #32
 8006928:	2203      	movs	r2, #3
 800692a:	439d      	bics	r5, r3
 800692c:	2d46      	cmp	r5, #70	@ 0x46
 800692e:	d007      	beq.n	8006940 <__cvt+0x38>
 8006930:	002b      	movs	r3, r5
 8006932:	3b45      	subs	r3, #69	@ 0x45
 8006934:	4259      	negs	r1, r3
 8006936:	414b      	adcs	r3, r1
 8006938:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800693a:	3a01      	subs	r2, #1
 800693c:	18cb      	adds	r3, r1, r3
 800693e:	9310      	str	r3, [sp, #64]	@ 0x40
 8006940:	ab09      	add	r3, sp, #36	@ 0x24
 8006942:	9304      	str	r3, [sp, #16]
 8006944:	ab08      	add	r3, sp, #32
 8006946:	9303      	str	r3, [sp, #12]
 8006948:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800694a:	9200      	str	r2, [sp, #0]
 800694c:	9302      	str	r3, [sp, #8]
 800694e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006950:	0032      	movs	r2, r6
 8006952:	9301      	str	r3, [sp, #4]
 8006954:	003b      	movs	r3, r7
 8006956:	f001 fefb 	bl	8008750 <_dtoa_r>
 800695a:	0004      	movs	r4, r0
 800695c:	2d47      	cmp	r5, #71	@ 0x47
 800695e:	d11b      	bne.n	8006998 <__cvt+0x90>
 8006960:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006962:	07db      	lsls	r3, r3, #31
 8006964:	d511      	bpl.n	800698a <__cvt+0x82>
 8006966:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006968:	18c3      	adds	r3, r0, r3
 800696a:	9307      	str	r3, [sp, #28]
 800696c:	2200      	movs	r2, #0
 800696e:	2300      	movs	r3, #0
 8006970:	0030      	movs	r0, r6
 8006972:	0039      	movs	r1, r7
 8006974:	f7f9 fd66 	bl	8000444 <__aeabi_dcmpeq>
 8006978:	2800      	cmp	r0, #0
 800697a:	d001      	beq.n	8006980 <__cvt+0x78>
 800697c:	9b07      	ldr	r3, [sp, #28]
 800697e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006980:	2230      	movs	r2, #48	@ 0x30
 8006982:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006984:	9907      	ldr	r1, [sp, #28]
 8006986:	428b      	cmp	r3, r1
 8006988:	d320      	bcc.n	80069cc <__cvt+0xc4>
 800698a:	0020      	movs	r0, r4
 800698c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800698e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8006990:	1b1b      	subs	r3, r3, r4
 8006992:	6013      	str	r3, [r2, #0]
 8006994:	b00b      	add	sp, #44	@ 0x2c
 8006996:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006998:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800699a:	18c3      	adds	r3, r0, r3
 800699c:	9307      	str	r3, [sp, #28]
 800699e:	2d46      	cmp	r5, #70	@ 0x46
 80069a0:	d1e4      	bne.n	800696c <__cvt+0x64>
 80069a2:	7803      	ldrb	r3, [r0, #0]
 80069a4:	2b30      	cmp	r3, #48	@ 0x30
 80069a6:	d10c      	bne.n	80069c2 <__cvt+0xba>
 80069a8:	2200      	movs	r2, #0
 80069aa:	2300      	movs	r3, #0
 80069ac:	0030      	movs	r0, r6
 80069ae:	0039      	movs	r1, r7
 80069b0:	f7f9 fd48 	bl	8000444 <__aeabi_dcmpeq>
 80069b4:	2800      	cmp	r0, #0
 80069b6:	d104      	bne.n	80069c2 <__cvt+0xba>
 80069b8:	2301      	movs	r3, #1
 80069ba:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 80069bc:	1a9b      	subs	r3, r3, r2
 80069be:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80069c0:	6013      	str	r3, [r2, #0]
 80069c2:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80069c4:	9a07      	ldr	r2, [sp, #28]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	18d3      	adds	r3, r2, r3
 80069ca:	e7ce      	b.n	800696a <__cvt+0x62>
 80069cc:	1c59      	adds	r1, r3, #1
 80069ce:	9109      	str	r1, [sp, #36]	@ 0x24
 80069d0:	701a      	strb	r2, [r3, #0]
 80069d2:	e7d6      	b.n	8006982 <__cvt+0x7a>

080069d4 <__exponent>:
 80069d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80069d6:	232b      	movs	r3, #43	@ 0x2b
 80069d8:	b085      	sub	sp, #20
 80069da:	0005      	movs	r5, r0
 80069dc:	1e0c      	subs	r4, r1, #0
 80069de:	7002      	strb	r2, [r0, #0]
 80069e0:	da01      	bge.n	80069e6 <__exponent+0x12>
 80069e2:	424c      	negs	r4, r1
 80069e4:	3302      	adds	r3, #2
 80069e6:	706b      	strb	r3, [r5, #1]
 80069e8:	2c09      	cmp	r4, #9
 80069ea:	dd2c      	ble.n	8006a46 <__exponent+0x72>
 80069ec:	ab02      	add	r3, sp, #8
 80069ee:	1dde      	adds	r6, r3, #7
 80069f0:	0020      	movs	r0, r4
 80069f2:	210a      	movs	r1, #10
 80069f4:	f7f9 fd10 	bl	8000418 <__aeabi_idivmod>
 80069f8:	0037      	movs	r7, r6
 80069fa:	3130      	adds	r1, #48	@ 0x30
 80069fc:	3e01      	subs	r6, #1
 80069fe:	0020      	movs	r0, r4
 8006a00:	7031      	strb	r1, [r6, #0]
 8006a02:	210a      	movs	r1, #10
 8006a04:	9401      	str	r4, [sp, #4]
 8006a06:	f7f9 fc21 	bl	800024c <__divsi3>
 8006a0a:	9b01      	ldr	r3, [sp, #4]
 8006a0c:	0004      	movs	r4, r0
 8006a0e:	2b63      	cmp	r3, #99	@ 0x63
 8006a10:	dcee      	bgt.n	80069f0 <__exponent+0x1c>
 8006a12:	1eba      	subs	r2, r7, #2
 8006a14:	1ca8      	adds	r0, r5, #2
 8006a16:	0001      	movs	r1, r0
 8006a18:	0013      	movs	r3, r2
 8006a1a:	3430      	adds	r4, #48	@ 0x30
 8006a1c:	7014      	strb	r4, [r2, #0]
 8006a1e:	ac02      	add	r4, sp, #8
 8006a20:	3407      	adds	r4, #7
 8006a22:	429c      	cmp	r4, r3
 8006a24:	d80a      	bhi.n	8006a3c <__exponent+0x68>
 8006a26:	2300      	movs	r3, #0
 8006a28:	4294      	cmp	r4, r2
 8006a2a:	d303      	bcc.n	8006a34 <__exponent+0x60>
 8006a2c:	3309      	adds	r3, #9
 8006a2e:	aa02      	add	r2, sp, #8
 8006a30:	189b      	adds	r3, r3, r2
 8006a32:	1bdb      	subs	r3, r3, r7
 8006a34:	18c0      	adds	r0, r0, r3
 8006a36:	1b40      	subs	r0, r0, r5
 8006a38:	b005      	add	sp, #20
 8006a3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006a3c:	781c      	ldrb	r4, [r3, #0]
 8006a3e:	3301      	adds	r3, #1
 8006a40:	700c      	strb	r4, [r1, #0]
 8006a42:	3101      	adds	r1, #1
 8006a44:	e7eb      	b.n	8006a1e <__exponent+0x4a>
 8006a46:	2330      	movs	r3, #48	@ 0x30
 8006a48:	18e4      	adds	r4, r4, r3
 8006a4a:	70ab      	strb	r3, [r5, #2]
 8006a4c:	1d28      	adds	r0, r5, #4
 8006a4e:	70ec      	strb	r4, [r5, #3]
 8006a50:	e7f1      	b.n	8006a36 <__exponent+0x62>
	...

08006a54 <_printf_float>:
 8006a54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006a56:	b097      	sub	sp, #92	@ 0x5c
 8006a58:	000d      	movs	r5, r1
 8006a5a:	920a      	str	r2, [sp, #40]	@ 0x28
 8006a5c:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 8006a5e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006a60:	9009      	str	r0, [sp, #36]	@ 0x24
 8006a62:	f001 fdcd 	bl	8008600 <_localeconv_r>
 8006a66:	6803      	ldr	r3, [r0, #0]
 8006a68:	0018      	movs	r0, r3
 8006a6a:	930d      	str	r3, [sp, #52]	@ 0x34
 8006a6c:	f7f9 fb48 	bl	8000100 <strlen>
 8006a70:	2300      	movs	r3, #0
 8006a72:	900f      	str	r0, [sp, #60]	@ 0x3c
 8006a74:	9314      	str	r3, [sp, #80]	@ 0x50
 8006a76:	7e2b      	ldrb	r3, [r5, #24]
 8006a78:	2207      	movs	r2, #7
 8006a7a:	930c      	str	r3, [sp, #48]	@ 0x30
 8006a7c:	682b      	ldr	r3, [r5, #0]
 8006a7e:	930e      	str	r3, [sp, #56]	@ 0x38
 8006a80:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8006a82:	6823      	ldr	r3, [r4, #0]
 8006a84:	05c9      	lsls	r1, r1, #23
 8006a86:	d545      	bpl.n	8006b14 <_printf_float+0xc0>
 8006a88:	189b      	adds	r3, r3, r2
 8006a8a:	4393      	bics	r3, r2
 8006a8c:	001a      	movs	r2, r3
 8006a8e:	3208      	adds	r2, #8
 8006a90:	6022      	str	r2, [r4, #0]
 8006a92:	2201      	movs	r2, #1
 8006a94:	681e      	ldr	r6, [r3, #0]
 8006a96:	685f      	ldr	r7, [r3, #4]
 8006a98:	007b      	lsls	r3, r7, #1
 8006a9a:	085b      	lsrs	r3, r3, #1
 8006a9c:	9311      	str	r3, [sp, #68]	@ 0x44
 8006a9e:	9610      	str	r6, [sp, #64]	@ 0x40
 8006aa0:	64ae      	str	r6, [r5, #72]	@ 0x48
 8006aa2:	64ef      	str	r7, [r5, #76]	@ 0x4c
 8006aa4:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8006aa6:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8006aa8:	4ba7      	ldr	r3, [pc, #668]	@ (8006d48 <_printf_float+0x2f4>)
 8006aaa:	4252      	negs	r2, r2
 8006aac:	f7fc fc74 	bl	8003398 <__aeabi_dcmpun>
 8006ab0:	2800      	cmp	r0, #0
 8006ab2:	d131      	bne.n	8006b18 <_printf_float+0xc4>
 8006ab4:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8006ab6:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8006ab8:	2201      	movs	r2, #1
 8006aba:	4ba3      	ldr	r3, [pc, #652]	@ (8006d48 <_printf_float+0x2f4>)
 8006abc:	4252      	negs	r2, r2
 8006abe:	f7f9 fcd1 	bl	8000464 <__aeabi_dcmple>
 8006ac2:	2800      	cmp	r0, #0
 8006ac4:	d128      	bne.n	8006b18 <_printf_float+0xc4>
 8006ac6:	2200      	movs	r2, #0
 8006ac8:	2300      	movs	r3, #0
 8006aca:	0030      	movs	r0, r6
 8006acc:	0039      	movs	r1, r7
 8006ace:	f7f9 fcbf 	bl	8000450 <__aeabi_dcmplt>
 8006ad2:	2800      	cmp	r0, #0
 8006ad4:	d003      	beq.n	8006ade <_printf_float+0x8a>
 8006ad6:	002b      	movs	r3, r5
 8006ad8:	222d      	movs	r2, #45	@ 0x2d
 8006ada:	3343      	adds	r3, #67	@ 0x43
 8006adc:	701a      	strb	r2, [r3, #0]
 8006ade:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006ae0:	4f9a      	ldr	r7, [pc, #616]	@ (8006d4c <_printf_float+0x2f8>)
 8006ae2:	2b47      	cmp	r3, #71	@ 0x47
 8006ae4:	d800      	bhi.n	8006ae8 <_printf_float+0x94>
 8006ae6:	4f9a      	ldr	r7, [pc, #616]	@ (8006d50 <_printf_float+0x2fc>)
 8006ae8:	2303      	movs	r3, #3
 8006aea:	2400      	movs	r4, #0
 8006aec:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006aee:	612b      	str	r3, [r5, #16]
 8006af0:	3301      	adds	r3, #1
 8006af2:	439a      	bics	r2, r3
 8006af4:	602a      	str	r2, [r5, #0]
 8006af6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006af8:	0029      	movs	r1, r5
 8006afa:	9300      	str	r3, [sp, #0]
 8006afc:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006afe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006b00:	aa15      	add	r2, sp, #84	@ 0x54
 8006b02:	f000 f9e5 	bl	8006ed0 <_printf_common>
 8006b06:	3001      	adds	r0, #1
 8006b08:	d000      	beq.n	8006b0c <_printf_float+0xb8>
 8006b0a:	e09e      	b.n	8006c4a <_printf_float+0x1f6>
 8006b0c:	2001      	movs	r0, #1
 8006b0e:	4240      	negs	r0, r0
 8006b10:	b017      	add	sp, #92	@ 0x5c
 8006b12:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006b14:	3307      	adds	r3, #7
 8006b16:	e7b8      	b.n	8006a8a <_printf_float+0x36>
 8006b18:	0032      	movs	r2, r6
 8006b1a:	003b      	movs	r3, r7
 8006b1c:	0030      	movs	r0, r6
 8006b1e:	0039      	movs	r1, r7
 8006b20:	f7fc fc3a 	bl	8003398 <__aeabi_dcmpun>
 8006b24:	2800      	cmp	r0, #0
 8006b26:	d00b      	beq.n	8006b40 <_printf_float+0xec>
 8006b28:	2f00      	cmp	r7, #0
 8006b2a:	da03      	bge.n	8006b34 <_printf_float+0xe0>
 8006b2c:	002b      	movs	r3, r5
 8006b2e:	222d      	movs	r2, #45	@ 0x2d
 8006b30:	3343      	adds	r3, #67	@ 0x43
 8006b32:	701a      	strb	r2, [r3, #0]
 8006b34:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006b36:	4f87      	ldr	r7, [pc, #540]	@ (8006d54 <_printf_float+0x300>)
 8006b38:	2b47      	cmp	r3, #71	@ 0x47
 8006b3a:	d8d5      	bhi.n	8006ae8 <_printf_float+0x94>
 8006b3c:	4f86      	ldr	r7, [pc, #536]	@ (8006d58 <_printf_float+0x304>)
 8006b3e:	e7d3      	b.n	8006ae8 <_printf_float+0x94>
 8006b40:	2220      	movs	r2, #32
 8006b42:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8006b44:	686b      	ldr	r3, [r5, #4]
 8006b46:	4394      	bics	r4, r2
 8006b48:	1c5a      	adds	r2, r3, #1
 8006b4a:	d146      	bne.n	8006bda <_printf_float+0x186>
 8006b4c:	3307      	adds	r3, #7
 8006b4e:	606b      	str	r3, [r5, #4]
 8006b50:	2380      	movs	r3, #128	@ 0x80
 8006b52:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006b54:	00db      	lsls	r3, r3, #3
 8006b56:	4313      	orrs	r3, r2
 8006b58:	2200      	movs	r2, #0
 8006b5a:	602b      	str	r3, [r5, #0]
 8006b5c:	9206      	str	r2, [sp, #24]
 8006b5e:	aa14      	add	r2, sp, #80	@ 0x50
 8006b60:	9205      	str	r2, [sp, #20]
 8006b62:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006b64:	a90a      	add	r1, sp, #40	@ 0x28
 8006b66:	9204      	str	r2, [sp, #16]
 8006b68:	aa13      	add	r2, sp, #76	@ 0x4c
 8006b6a:	9203      	str	r2, [sp, #12]
 8006b6c:	2223      	movs	r2, #35	@ 0x23
 8006b6e:	1852      	adds	r2, r2, r1
 8006b70:	9202      	str	r2, [sp, #8]
 8006b72:	9301      	str	r3, [sp, #4]
 8006b74:	686b      	ldr	r3, [r5, #4]
 8006b76:	0032      	movs	r2, r6
 8006b78:	9300      	str	r3, [sp, #0]
 8006b7a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006b7c:	003b      	movs	r3, r7
 8006b7e:	f7ff fec3 	bl	8006908 <__cvt>
 8006b82:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006b84:	0007      	movs	r7, r0
 8006b86:	2c47      	cmp	r4, #71	@ 0x47
 8006b88:	d12d      	bne.n	8006be6 <_printf_float+0x192>
 8006b8a:	1cd3      	adds	r3, r2, #3
 8006b8c:	db02      	blt.n	8006b94 <_printf_float+0x140>
 8006b8e:	686b      	ldr	r3, [r5, #4]
 8006b90:	429a      	cmp	r2, r3
 8006b92:	dd47      	ble.n	8006c24 <_printf_float+0x1d0>
 8006b94:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006b96:	3b02      	subs	r3, #2
 8006b98:	b2db      	uxtb	r3, r3
 8006b9a:	930c      	str	r3, [sp, #48]	@ 0x30
 8006b9c:	0028      	movs	r0, r5
 8006b9e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8006ba0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006ba2:	3901      	subs	r1, #1
 8006ba4:	3050      	adds	r0, #80	@ 0x50
 8006ba6:	9113      	str	r1, [sp, #76]	@ 0x4c
 8006ba8:	f7ff ff14 	bl	80069d4 <__exponent>
 8006bac:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8006bae:	0004      	movs	r4, r0
 8006bb0:	1813      	adds	r3, r2, r0
 8006bb2:	612b      	str	r3, [r5, #16]
 8006bb4:	2a01      	cmp	r2, #1
 8006bb6:	dc02      	bgt.n	8006bbe <_printf_float+0x16a>
 8006bb8:	682a      	ldr	r2, [r5, #0]
 8006bba:	07d2      	lsls	r2, r2, #31
 8006bbc:	d501      	bpl.n	8006bc2 <_printf_float+0x16e>
 8006bbe:	3301      	adds	r3, #1
 8006bc0:	612b      	str	r3, [r5, #16]
 8006bc2:	2323      	movs	r3, #35	@ 0x23
 8006bc4:	aa0a      	add	r2, sp, #40	@ 0x28
 8006bc6:	189b      	adds	r3, r3, r2
 8006bc8:	781b      	ldrb	r3, [r3, #0]
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d100      	bne.n	8006bd0 <_printf_float+0x17c>
 8006bce:	e792      	b.n	8006af6 <_printf_float+0xa2>
 8006bd0:	002b      	movs	r3, r5
 8006bd2:	222d      	movs	r2, #45	@ 0x2d
 8006bd4:	3343      	adds	r3, #67	@ 0x43
 8006bd6:	701a      	strb	r2, [r3, #0]
 8006bd8:	e78d      	b.n	8006af6 <_printf_float+0xa2>
 8006bda:	2c47      	cmp	r4, #71	@ 0x47
 8006bdc:	d1b8      	bne.n	8006b50 <_printf_float+0xfc>
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d1b6      	bne.n	8006b50 <_printf_float+0xfc>
 8006be2:	3301      	adds	r3, #1
 8006be4:	e7b3      	b.n	8006b4e <_printf_float+0xfa>
 8006be6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006be8:	2b65      	cmp	r3, #101	@ 0x65
 8006bea:	d9d7      	bls.n	8006b9c <_printf_float+0x148>
 8006bec:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006bee:	2b66      	cmp	r3, #102	@ 0x66
 8006bf0:	d11a      	bne.n	8006c28 <_printf_float+0x1d4>
 8006bf2:	686b      	ldr	r3, [r5, #4]
 8006bf4:	2a00      	cmp	r2, #0
 8006bf6:	dd09      	ble.n	8006c0c <_printf_float+0x1b8>
 8006bf8:	612a      	str	r2, [r5, #16]
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d102      	bne.n	8006c04 <_printf_float+0x1b0>
 8006bfe:	6829      	ldr	r1, [r5, #0]
 8006c00:	07c9      	lsls	r1, r1, #31
 8006c02:	d50b      	bpl.n	8006c1c <_printf_float+0x1c8>
 8006c04:	3301      	adds	r3, #1
 8006c06:	189b      	adds	r3, r3, r2
 8006c08:	612b      	str	r3, [r5, #16]
 8006c0a:	e007      	b.n	8006c1c <_printf_float+0x1c8>
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d103      	bne.n	8006c18 <_printf_float+0x1c4>
 8006c10:	2201      	movs	r2, #1
 8006c12:	6829      	ldr	r1, [r5, #0]
 8006c14:	4211      	tst	r1, r2
 8006c16:	d000      	beq.n	8006c1a <_printf_float+0x1c6>
 8006c18:	1c9a      	adds	r2, r3, #2
 8006c1a:	612a      	str	r2, [r5, #16]
 8006c1c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006c1e:	2400      	movs	r4, #0
 8006c20:	65ab      	str	r3, [r5, #88]	@ 0x58
 8006c22:	e7ce      	b.n	8006bc2 <_printf_float+0x16e>
 8006c24:	2367      	movs	r3, #103	@ 0x67
 8006c26:	930c      	str	r3, [sp, #48]	@ 0x30
 8006c28:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8006c2a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006c2c:	4299      	cmp	r1, r3
 8006c2e:	db06      	blt.n	8006c3e <_printf_float+0x1ea>
 8006c30:	682b      	ldr	r3, [r5, #0]
 8006c32:	6129      	str	r1, [r5, #16]
 8006c34:	07db      	lsls	r3, r3, #31
 8006c36:	d5f1      	bpl.n	8006c1c <_printf_float+0x1c8>
 8006c38:	3101      	adds	r1, #1
 8006c3a:	6129      	str	r1, [r5, #16]
 8006c3c:	e7ee      	b.n	8006c1c <_printf_float+0x1c8>
 8006c3e:	2201      	movs	r2, #1
 8006c40:	2900      	cmp	r1, #0
 8006c42:	dce0      	bgt.n	8006c06 <_printf_float+0x1b2>
 8006c44:	1892      	adds	r2, r2, r2
 8006c46:	1a52      	subs	r2, r2, r1
 8006c48:	e7dd      	b.n	8006c06 <_printf_float+0x1b2>
 8006c4a:	682a      	ldr	r2, [r5, #0]
 8006c4c:	0553      	lsls	r3, r2, #21
 8006c4e:	d408      	bmi.n	8006c62 <_printf_float+0x20e>
 8006c50:	692b      	ldr	r3, [r5, #16]
 8006c52:	003a      	movs	r2, r7
 8006c54:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006c56:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006c58:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8006c5a:	47a0      	blx	r4
 8006c5c:	3001      	adds	r0, #1
 8006c5e:	d129      	bne.n	8006cb4 <_printf_float+0x260>
 8006c60:	e754      	b.n	8006b0c <_printf_float+0xb8>
 8006c62:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006c64:	2b65      	cmp	r3, #101	@ 0x65
 8006c66:	d800      	bhi.n	8006c6a <_printf_float+0x216>
 8006c68:	e0db      	b.n	8006e22 <_printf_float+0x3ce>
 8006c6a:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 8006c6c:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8006c6e:	2200      	movs	r2, #0
 8006c70:	2300      	movs	r3, #0
 8006c72:	f7f9 fbe7 	bl	8000444 <__aeabi_dcmpeq>
 8006c76:	2800      	cmp	r0, #0
 8006c78:	d033      	beq.n	8006ce2 <_printf_float+0x28e>
 8006c7a:	2301      	movs	r3, #1
 8006c7c:	4a37      	ldr	r2, [pc, #220]	@ (8006d5c <_printf_float+0x308>)
 8006c7e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006c80:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006c82:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8006c84:	47a0      	blx	r4
 8006c86:	3001      	adds	r0, #1
 8006c88:	d100      	bne.n	8006c8c <_printf_float+0x238>
 8006c8a:	e73f      	b.n	8006b0c <_printf_float+0xb8>
 8006c8c:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8006c8e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006c90:	42b3      	cmp	r3, r6
 8006c92:	db02      	blt.n	8006c9a <_printf_float+0x246>
 8006c94:	682b      	ldr	r3, [r5, #0]
 8006c96:	07db      	lsls	r3, r3, #31
 8006c98:	d50c      	bpl.n	8006cb4 <_printf_float+0x260>
 8006c9a:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8006c9c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006c9e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006ca0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006ca2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006ca4:	47a0      	blx	r4
 8006ca6:	2400      	movs	r4, #0
 8006ca8:	3001      	adds	r0, #1
 8006caa:	d100      	bne.n	8006cae <_printf_float+0x25a>
 8006cac:	e72e      	b.n	8006b0c <_printf_float+0xb8>
 8006cae:	1e73      	subs	r3, r6, #1
 8006cb0:	42a3      	cmp	r3, r4
 8006cb2:	dc0a      	bgt.n	8006cca <_printf_float+0x276>
 8006cb4:	682b      	ldr	r3, [r5, #0]
 8006cb6:	079b      	lsls	r3, r3, #30
 8006cb8:	d500      	bpl.n	8006cbc <_printf_float+0x268>
 8006cba:	e106      	b.n	8006eca <_printf_float+0x476>
 8006cbc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006cbe:	68e8      	ldr	r0, [r5, #12]
 8006cc0:	4298      	cmp	r0, r3
 8006cc2:	db00      	blt.n	8006cc6 <_printf_float+0x272>
 8006cc4:	e724      	b.n	8006b10 <_printf_float+0xbc>
 8006cc6:	0018      	movs	r0, r3
 8006cc8:	e722      	b.n	8006b10 <_printf_float+0xbc>
 8006cca:	002a      	movs	r2, r5
 8006ccc:	2301      	movs	r3, #1
 8006cce:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006cd0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006cd2:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8006cd4:	321a      	adds	r2, #26
 8006cd6:	47b8      	blx	r7
 8006cd8:	3001      	adds	r0, #1
 8006cda:	d100      	bne.n	8006cde <_printf_float+0x28a>
 8006cdc:	e716      	b.n	8006b0c <_printf_float+0xb8>
 8006cde:	3401      	adds	r4, #1
 8006ce0:	e7e5      	b.n	8006cae <_printf_float+0x25a>
 8006ce2:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	dc3b      	bgt.n	8006d60 <_printf_float+0x30c>
 8006ce8:	2301      	movs	r3, #1
 8006cea:	4a1c      	ldr	r2, [pc, #112]	@ (8006d5c <_printf_float+0x308>)
 8006cec:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006cee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006cf0:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8006cf2:	47a0      	blx	r4
 8006cf4:	3001      	adds	r0, #1
 8006cf6:	d100      	bne.n	8006cfa <_printf_float+0x2a6>
 8006cf8:	e708      	b.n	8006b0c <_printf_float+0xb8>
 8006cfa:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8006cfc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006cfe:	4333      	orrs	r3, r6
 8006d00:	d102      	bne.n	8006d08 <_printf_float+0x2b4>
 8006d02:	682b      	ldr	r3, [r5, #0]
 8006d04:	07db      	lsls	r3, r3, #31
 8006d06:	d5d5      	bpl.n	8006cb4 <_printf_float+0x260>
 8006d08:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006d0a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006d0c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006d0e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006d10:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8006d12:	47a0      	blx	r4
 8006d14:	2300      	movs	r3, #0
 8006d16:	3001      	adds	r0, #1
 8006d18:	d100      	bne.n	8006d1c <_printf_float+0x2c8>
 8006d1a:	e6f7      	b.n	8006b0c <_printf_float+0xb8>
 8006d1c:	930c      	str	r3, [sp, #48]	@ 0x30
 8006d1e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006d20:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006d22:	425b      	negs	r3, r3
 8006d24:	4293      	cmp	r3, r2
 8006d26:	dc01      	bgt.n	8006d2c <_printf_float+0x2d8>
 8006d28:	0033      	movs	r3, r6
 8006d2a:	e792      	b.n	8006c52 <_printf_float+0x1fe>
 8006d2c:	002a      	movs	r2, r5
 8006d2e:	2301      	movs	r3, #1
 8006d30:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006d32:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006d34:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8006d36:	321a      	adds	r2, #26
 8006d38:	47a0      	blx	r4
 8006d3a:	3001      	adds	r0, #1
 8006d3c:	d100      	bne.n	8006d40 <_printf_float+0x2ec>
 8006d3e:	e6e5      	b.n	8006b0c <_printf_float+0xb8>
 8006d40:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006d42:	3301      	adds	r3, #1
 8006d44:	e7ea      	b.n	8006d1c <_printf_float+0x2c8>
 8006d46:	46c0      	nop			@ (mov r8, r8)
 8006d48:	7fefffff 	.word	0x7fefffff
 8006d4c:	0800b42c 	.word	0x0800b42c
 8006d50:	0800b428 	.word	0x0800b428
 8006d54:	0800b434 	.word	0x0800b434
 8006d58:	0800b430 	.word	0x0800b430
 8006d5c:	0800b438 	.word	0x0800b438
 8006d60:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006d62:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 8006d64:	930c      	str	r3, [sp, #48]	@ 0x30
 8006d66:	429e      	cmp	r6, r3
 8006d68:	dd00      	ble.n	8006d6c <_printf_float+0x318>
 8006d6a:	001e      	movs	r6, r3
 8006d6c:	2e00      	cmp	r6, #0
 8006d6e:	dc31      	bgt.n	8006dd4 <_printf_float+0x380>
 8006d70:	43f3      	mvns	r3, r6
 8006d72:	2400      	movs	r4, #0
 8006d74:	17db      	asrs	r3, r3, #31
 8006d76:	4033      	ands	r3, r6
 8006d78:	930e      	str	r3, [sp, #56]	@ 0x38
 8006d7a:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 8006d7c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006d7e:	1af3      	subs	r3, r6, r3
 8006d80:	42a3      	cmp	r3, r4
 8006d82:	dc30      	bgt.n	8006de6 <_printf_float+0x392>
 8006d84:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006d86:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006d88:	429a      	cmp	r2, r3
 8006d8a:	dc38      	bgt.n	8006dfe <_printf_float+0x3aa>
 8006d8c:	682b      	ldr	r3, [r5, #0]
 8006d8e:	07db      	lsls	r3, r3, #31
 8006d90:	d435      	bmi.n	8006dfe <_printf_float+0x3aa>
 8006d92:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8006d94:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006d96:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006d98:	1b9b      	subs	r3, r3, r6
 8006d9a:	1b14      	subs	r4, r2, r4
 8006d9c:	429c      	cmp	r4, r3
 8006d9e:	dd00      	ble.n	8006da2 <_printf_float+0x34e>
 8006da0:	001c      	movs	r4, r3
 8006da2:	2c00      	cmp	r4, #0
 8006da4:	dc34      	bgt.n	8006e10 <_printf_float+0x3bc>
 8006da6:	43e3      	mvns	r3, r4
 8006da8:	2600      	movs	r6, #0
 8006daa:	17db      	asrs	r3, r3, #31
 8006dac:	401c      	ands	r4, r3
 8006dae:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006db0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006db2:	1ad3      	subs	r3, r2, r3
 8006db4:	1b1b      	subs	r3, r3, r4
 8006db6:	42b3      	cmp	r3, r6
 8006db8:	dc00      	bgt.n	8006dbc <_printf_float+0x368>
 8006dba:	e77b      	b.n	8006cb4 <_printf_float+0x260>
 8006dbc:	002a      	movs	r2, r5
 8006dbe:	2301      	movs	r3, #1
 8006dc0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006dc2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006dc4:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8006dc6:	321a      	adds	r2, #26
 8006dc8:	47b8      	blx	r7
 8006dca:	3001      	adds	r0, #1
 8006dcc:	d100      	bne.n	8006dd0 <_printf_float+0x37c>
 8006dce:	e69d      	b.n	8006b0c <_printf_float+0xb8>
 8006dd0:	3601      	adds	r6, #1
 8006dd2:	e7ec      	b.n	8006dae <_printf_float+0x35a>
 8006dd4:	0033      	movs	r3, r6
 8006dd6:	003a      	movs	r2, r7
 8006dd8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006dda:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006ddc:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8006dde:	47a0      	blx	r4
 8006de0:	3001      	adds	r0, #1
 8006de2:	d1c5      	bne.n	8006d70 <_printf_float+0x31c>
 8006de4:	e692      	b.n	8006b0c <_printf_float+0xb8>
 8006de6:	002a      	movs	r2, r5
 8006de8:	2301      	movs	r3, #1
 8006dea:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006dec:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006dee:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8006df0:	321a      	adds	r2, #26
 8006df2:	47b0      	blx	r6
 8006df4:	3001      	adds	r0, #1
 8006df6:	d100      	bne.n	8006dfa <_printf_float+0x3a6>
 8006df8:	e688      	b.n	8006b0c <_printf_float+0xb8>
 8006dfa:	3401      	adds	r4, #1
 8006dfc:	e7bd      	b.n	8006d7a <_printf_float+0x326>
 8006dfe:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006e00:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006e02:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006e04:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006e06:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8006e08:	47a0      	blx	r4
 8006e0a:	3001      	adds	r0, #1
 8006e0c:	d1c1      	bne.n	8006d92 <_printf_float+0x33e>
 8006e0e:	e67d      	b.n	8006b0c <_printf_float+0xb8>
 8006e10:	19ba      	adds	r2, r7, r6
 8006e12:	0023      	movs	r3, r4
 8006e14:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006e16:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006e18:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8006e1a:	47b0      	blx	r6
 8006e1c:	3001      	adds	r0, #1
 8006e1e:	d1c2      	bne.n	8006da6 <_printf_float+0x352>
 8006e20:	e674      	b.n	8006b0c <_printf_float+0xb8>
 8006e22:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006e24:	930c      	str	r3, [sp, #48]	@ 0x30
 8006e26:	2b01      	cmp	r3, #1
 8006e28:	dc02      	bgt.n	8006e30 <_printf_float+0x3dc>
 8006e2a:	2301      	movs	r3, #1
 8006e2c:	421a      	tst	r2, r3
 8006e2e:	d039      	beq.n	8006ea4 <_printf_float+0x450>
 8006e30:	2301      	movs	r3, #1
 8006e32:	003a      	movs	r2, r7
 8006e34:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006e36:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006e38:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8006e3a:	47b0      	blx	r6
 8006e3c:	3001      	adds	r0, #1
 8006e3e:	d100      	bne.n	8006e42 <_printf_float+0x3ee>
 8006e40:	e664      	b.n	8006b0c <_printf_float+0xb8>
 8006e42:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006e44:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006e46:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006e48:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006e4a:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8006e4c:	47b0      	blx	r6
 8006e4e:	3001      	adds	r0, #1
 8006e50:	d100      	bne.n	8006e54 <_printf_float+0x400>
 8006e52:	e65b      	b.n	8006b0c <_printf_float+0xb8>
 8006e54:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 8006e56:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8006e58:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006e5a:	2200      	movs	r2, #0
 8006e5c:	3b01      	subs	r3, #1
 8006e5e:	930c      	str	r3, [sp, #48]	@ 0x30
 8006e60:	2300      	movs	r3, #0
 8006e62:	f7f9 faef 	bl	8000444 <__aeabi_dcmpeq>
 8006e66:	2800      	cmp	r0, #0
 8006e68:	d11a      	bne.n	8006ea0 <_printf_float+0x44c>
 8006e6a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006e6c:	1c7a      	adds	r2, r7, #1
 8006e6e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006e70:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006e72:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8006e74:	47b0      	blx	r6
 8006e76:	3001      	adds	r0, #1
 8006e78:	d10e      	bne.n	8006e98 <_printf_float+0x444>
 8006e7a:	e647      	b.n	8006b0c <_printf_float+0xb8>
 8006e7c:	002a      	movs	r2, r5
 8006e7e:	2301      	movs	r3, #1
 8006e80:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006e82:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006e84:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8006e86:	321a      	adds	r2, #26
 8006e88:	47b8      	blx	r7
 8006e8a:	3001      	adds	r0, #1
 8006e8c:	d100      	bne.n	8006e90 <_printf_float+0x43c>
 8006e8e:	e63d      	b.n	8006b0c <_printf_float+0xb8>
 8006e90:	3601      	adds	r6, #1
 8006e92:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006e94:	429e      	cmp	r6, r3
 8006e96:	dbf1      	blt.n	8006e7c <_printf_float+0x428>
 8006e98:	002a      	movs	r2, r5
 8006e9a:	0023      	movs	r3, r4
 8006e9c:	3250      	adds	r2, #80	@ 0x50
 8006e9e:	e6d9      	b.n	8006c54 <_printf_float+0x200>
 8006ea0:	2600      	movs	r6, #0
 8006ea2:	e7f6      	b.n	8006e92 <_printf_float+0x43e>
 8006ea4:	003a      	movs	r2, r7
 8006ea6:	e7e2      	b.n	8006e6e <_printf_float+0x41a>
 8006ea8:	002a      	movs	r2, r5
 8006eaa:	2301      	movs	r3, #1
 8006eac:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006eae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006eb0:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8006eb2:	3219      	adds	r2, #25
 8006eb4:	47b0      	blx	r6
 8006eb6:	3001      	adds	r0, #1
 8006eb8:	d100      	bne.n	8006ebc <_printf_float+0x468>
 8006eba:	e627      	b.n	8006b0c <_printf_float+0xb8>
 8006ebc:	3401      	adds	r4, #1
 8006ebe:	68eb      	ldr	r3, [r5, #12]
 8006ec0:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8006ec2:	1a9b      	subs	r3, r3, r2
 8006ec4:	42a3      	cmp	r3, r4
 8006ec6:	dcef      	bgt.n	8006ea8 <_printf_float+0x454>
 8006ec8:	e6f8      	b.n	8006cbc <_printf_float+0x268>
 8006eca:	2400      	movs	r4, #0
 8006ecc:	e7f7      	b.n	8006ebe <_printf_float+0x46a>
 8006ece:	46c0      	nop			@ (mov r8, r8)

08006ed0 <_printf_common>:
 8006ed0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006ed2:	0016      	movs	r6, r2
 8006ed4:	9301      	str	r3, [sp, #4]
 8006ed6:	688a      	ldr	r2, [r1, #8]
 8006ed8:	690b      	ldr	r3, [r1, #16]
 8006eda:	000c      	movs	r4, r1
 8006edc:	9000      	str	r0, [sp, #0]
 8006ede:	4293      	cmp	r3, r2
 8006ee0:	da00      	bge.n	8006ee4 <_printf_common+0x14>
 8006ee2:	0013      	movs	r3, r2
 8006ee4:	0022      	movs	r2, r4
 8006ee6:	6033      	str	r3, [r6, #0]
 8006ee8:	3243      	adds	r2, #67	@ 0x43
 8006eea:	7812      	ldrb	r2, [r2, #0]
 8006eec:	2a00      	cmp	r2, #0
 8006eee:	d001      	beq.n	8006ef4 <_printf_common+0x24>
 8006ef0:	3301      	adds	r3, #1
 8006ef2:	6033      	str	r3, [r6, #0]
 8006ef4:	6823      	ldr	r3, [r4, #0]
 8006ef6:	069b      	lsls	r3, r3, #26
 8006ef8:	d502      	bpl.n	8006f00 <_printf_common+0x30>
 8006efa:	6833      	ldr	r3, [r6, #0]
 8006efc:	3302      	adds	r3, #2
 8006efe:	6033      	str	r3, [r6, #0]
 8006f00:	6822      	ldr	r2, [r4, #0]
 8006f02:	2306      	movs	r3, #6
 8006f04:	0015      	movs	r5, r2
 8006f06:	401d      	ands	r5, r3
 8006f08:	421a      	tst	r2, r3
 8006f0a:	d027      	beq.n	8006f5c <_printf_common+0x8c>
 8006f0c:	0023      	movs	r3, r4
 8006f0e:	3343      	adds	r3, #67	@ 0x43
 8006f10:	781b      	ldrb	r3, [r3, #0]
 8006f12:	1e5a      	subs	r2, r3, #1
 8006f14:	4193      	sbcs	r3, r2
 8006f16:	6822      	ldr	r2, [r4, #0]
 8006f18:	0692      	lsls	r2, r2, #26
 8006f1a:	d430      	bmi.n	8006f7e <_printf_common+0xae>
 8006f1c:	0022      	movs	r2, r4
 8006f1e:	9901      	ldr	r1, [sp, #4]
 8006f20:	9800      	ldr	r0, [sp, #0]
 8006f22:	9d08      	ldr	r5, [sp, #32]
 8006f24:	3243      	adds	r2, #67	@ 0x43
 8006f26:	47a8      	blx	r5
 8006f28:	3001      	adds	r0, #1
 8006f2a:	d025      	beq.n	8006f78 <_printf_common+0xa8>
 8006f2c:	2206      	movs	r2, #6
 8006f2e:	6823      	ldr	r3, [r4, #0]
 8006f30:	2500      	movs	r5, #0
 8006f32:	4013      	ands	r3, r2
 8006f34:	2b04      	cmp	r3, #4
 8006f36:	d105      	bne.n	8006f44 <_printf_common+0x74>
 8006f38:	6833      	ldr	r3, [r6, #0]
 8006f3a:	68e5      	ldr	r5, [r4, #12]
 8006f3c:	1aed      	subs	r5, r5, r3
 8006f3e:	43eb      	mvns	r3, r5
 8006f40:	17db      	asrs	r3, r3, #31
 8006f42:	401d      	ands	r5, r3
 8006f44:	68a3      	ldr	r3, [r4, #8]
 8006f46:	6922      	ldr	r2, [r4, #16]
 8006f48:	4293      	cmp	r3, r2
 8006f4a:	dd01      	ble.n	8006f50 <_printf_common+0x80>
 8006f4c:	1a9b      	subs	r3, r3, r2
 8006f4e:	18ed      	adds	r5, r5, r3
 8006f50:	2600      	movs	r6, #0
 8006f52:	42b5      	cmp	r5, r6
 8006f54:	d120      	bne.n	8006f98 <_printf_common+0xc8>
 8006f56:	2000      	movs	r0, #0
 8006f58:	e010      	b.n	8006f7c <_printf_common+0xac>
 8006f5a:	3501      	adds	r5, #1
 8006f5c:	68e3      	ldr	r3, [r4, #12]
 8006f5e:	6832      	ldr	r2, [r6, #0]
 8006f60:	1a9b      	subs	r3, r3, r2
 8006f62:	42ab      	cmp	r3, r5
 8006f64:	ddd2      	ble.n	8006f0c <_printf_common+0x3c>
 8006f66:	0022      	movs	r2, r4
 8006f68:	2301      	movs	r3, #1
 8006f6a:	9901      	ldr	r1, [sp, #4]
 8006f6c:	9800      	ldr	r0, [sp, #0]
 8006f6e:	9f08      	ldr	r7, [sp, #32]
 8006f70:	3219      	adds	r2, #25
 8006f72:	47b8      	blx	r7
 8006f74:	3001      	adds	r0, #1
 8006f76:	d1f0      	bne.n	8006f5a <_printf_common+0x8a>
 8006f78:	2001      	movs	r0, #1
 8006f7a:	4240      	negs	r0, r0
 8006f7c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006f7e:	2030      	movs	r0, #48	@ 0x30
 8006f80:	18e1      	adds	r1, r4, r3
 8006f82:	3143      	adds	r1, #67	@ 0x43
 8006f84:	7008      	strb	r0, [r1, #0]
 8006f86:	0021      	movs	r1, r4
 8006f88:	1c5a      	adds	r2, r3, #1
 8006f8a:	3145      	adds	r1, #69	@ 0x45
 8006f8c:	7809      	ldrb	r1, [r1, #0]
 8006f8e:	18a2      	adds	r2, r4, r2
 8006f90:	3243      	adds	r2, #67	@ 0x43
 8006f92:	3302      	adds	r3, #2
 8006f94:	7011      	strb	r1, [r2, #0]
 8006f96:	e7c1      	b.n	8006f1c <_printf_common+0x4c>
 8006f98:	0022      	movs	r2, r4
 8006f9a:	2301      	movs	r3, #1
 8006f9c:	9901      	ldr	r1, [sp, #4]
 8006f9e:	9800      	ldr	r0, [sp, #0]
 8006fa0:	9f08      	ldr	r7, [sp, #32]
 8006fa2:	321a      	adds	r2, #26
 8006fa4:	47b8      	blx	r7
 8006fa6:	3001      	adds	r0, #1
 8006fa8:	d0e6      	beq.n	8006f78 <_printf_common+0xa8>
 8006faa:	3601      	adds	r6, #1
 8006fac:	e7d1      	b.n	8006f52 <_printf_common+0x82>
	...

08006fb0 <_printf_i>:
 8006fb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006fb2:	b08b      	sub	sp, #44	@ 0x2c
 8006fb4:	9206      	str	r2, [sp, #24]
 8006fb6:	000a      	movs	r2, r1
 8006fb8:	3243      	adds	r2, #67	@ 0x43
 8006fba:	9307      	str	r3, [sp, #28]
 8006fbc:	9005      	str	r0, [sp, #20]
 8006fbe:	9203      	str	r2, [sp, #12]
 8006fc0:	7e0a      	ldrb	r2, [r1, #24]
 8006fc2:	000c      	movs	r4, r1
 8006fc4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006fc6:	2a78      	cmp	r2, #120	@ 0x78
 8006fc8:	d809      	bhi.n	8006fde <_printf_i+0x2e>
 8006fca:	2a62      	cmp	r2, #98	@ 0x62
 8006fcc:	d80b      	bhi.n	8006fe6 <_printf_i+0x36>
 8006fce:	2a00      	cmp	r2, #0
 8006fd0:	d100      	bne.n	8006fd4 <_printf_i+0x24>
 8006fd2:	e0ba      	b.n	800714a <_printf_i+0x19a>
 8006fd4:	497a      	ldr	r1, [pc, #488]	@ (80071c0 <_printf_i+0x210>)
 8006fd6:	9104      	str	r1, [sp, #16]
 8006fd8:	2a58      	cmp	r2, #88	@ 0x58
 8006fda:	d100      	bne.n	8006fde <_printf_i+0x2e>
 8006fdc:	e08e      	b.n	80070fc <_printf_i+0x14c>
 8006fde:	0025      	movs	r5, r4
 8006fe0:	3542      	adds	r5, #66	@ 0x42
 8006fe2:	702a      	strb	r2, [r5, #0]
 8006fe4:	e022      	b.n	800702c <_printf_i+0x7c>
 8006fe6:	0010      	movs	r0, r2
 8006fe8:	3863      	subs	r0, #99	@ 0x63
 8006fea:	2815      	cmp	r0, #21
 8006fec:	d8f7      	bhi.n	8006fde <_printf_i+0x2e>
 8006fee:	f7f9 f899 	bl	8000124 <__gnu_thumb1_case_shi>
 8006ff2:	0016      	.short	0x0016
 8006ff4:	fff6001f 	.word	0xfff6001f
 8006ff8:	fff6fff6 	.word	0xfff6fff6
 8006ffc:	001ffff6 	.word	0x001ffff6
 8007000:	fff6fff6 	.word	0xfff6fff6
 8007004:	fff6fff6 	.word	0xfff6fff6
 8007008:	0036009f 	.word	0x0036009f
 800700c:	fff6007e 	.word	0xfff6007e
 8007010:	00b0fff6 	.word	0x00b0fff6
 8007014:	0036fff6 	.word	0x0036fff6
 8007018:	fff6fff6 	.word	0xfff6fff6
 800701c:	0082      	.short	0x0082
 800701e:	0025      	movs	r5, r4
 8007020:	681a      	ldr	r2, [r3, #0]
 8007022:	3542      	adds	r5, #66	@ 0x42
 8007024:	1d11      	adds	r1, r2, #4
 8007026:	6019      	str	r1, [r3, #0]
 8007028:	6813      	ldr	r3, [r2, #0]
 800702a:	702b      	strb	r3, [r5, #0]
 800702c:	2301      	movs	r3, #1
 800702e:	e09e      	b.n	800716e <_printf_i+0x1be>
 8007030:	6818      	ldr	r0, [r3, #0]
 8007032:	6809      	ldr	r1, [r1, #0]
 8007034:	1d02      	adds	r2, r0, #4
 8007036:	060d      	lsls	r5, r1, #24
 8007038:	d50b      	bpl.n	8007052 <_printf_i+0xa2>
 800703a:	6806      	ldr	r6, [r0, #0]
 800703c:	601a      	str	r2, [r3, #0]
 800703e:	2e00      	cmp	r6, #0
 8007040:	da03      	bge.n	800704a <_printf_i+0x9a>
 8007042:	232d      	movs	r3, #45	@ 0x2d
 8007044:	9a03      	ldr	r2, [sp, #12]
 8007046:	4276      	negs	r6, r6
 8007048:	7013      	strb	r3, [r2, #0]
 800704a:	4b5d      	ldr	r3, [pc, #372]	@ (80071c0 <_printf_i+0x210>)
 800704c:	270a      	movs	r7, #10
 800704e:	9304      	str	r3, [sp, #16]
 8007050:	e018      	b.n	8007084 <_printf_i+0xd4>
 8007052:	6806      	ldr	r6, [r0, #0]
 8007054:	601a      	str	r2, [r3, #0]
 8007056:	0649      	lsls	r1, r1, #25
 8007058:	d5f1      	bpl.n	800703e <_printf_i+0x8e>
 800705a:	b236      	sxth	r6, r6
 800705c:	e7ef      	b.n	800703e <_printf_i+0x8e>
 800705e:	6808      	ldr	r0, [r1, #0]
 8007060:	6819      	ldr	r1, [r3, #0]
 8007062:	c940      	ldmia	r1!, {r6}
 8007064:	0605      	lsls	r5, r0, #24
 8007066:	d402      	bmi.n	800706e <_printf_i+0xbe>
 8007068:	0640      	lsls	r0, r0, #25
 800706a:	d500      	bpl.n	800706e <_printf_i+0xbe>
 800706c:	b2b6      	uxth	r6, r6
 800706e:	6019      	str	r1, [r3, #0]
 8007070:	4b53      	ldr	r3, [pc, #332]	@ (80071c0 <_printf_i+0x210>)
 8007072:	270a      	movs	r7, #10
 8007074:	9304      	str	r3, [sp, #16]
 8007076:	2a6f      	cmp	r2, #111	@ 0x6f
 8007078:	d100      	bne.n	800707c <_printf_i+0xcc>
 800707a:	3f02      	subs	r7, #2
 800707c:	0023      	movs	r3, r4
 800707e:	2200      	movs	r2, #0
 8007080:	3343      	adds	r3, #67	@ 0x43
 8007082:	701a      	strb	r2, [r3, #0]
 8007084:	6863      	ldr	r3, [r4, #4]
 8007086:	60a3      	str	r3, [r4, #8]
 8007088:	2b00      	cmp	r3, #0
 800708a:	db06      	blt.n	800709a <_printf_i+0xea>
 800708c:	2104      	movs	r1, #4
 800708e:	6822      	ldr	r2, [r4, #0]
 8007090:	9d03      	ldr	r5, [sp, #12]
 8007092:	438a      	bics	r2, r1
 8007094:	6022      	str	r2, [r4, #0]
 8007096:	4333      	orrs	r3, r6
 8007098:	d00c      	beq.n	80070b4 <_printf_i+0x104>
 800709a:	9d03      	ldr	r5, [sp, #12]
 800709c:	0030      	movs	r0, r6
 800709e:	0039      	movs	r1, r7
 80070a0:	f7f9 f8d0 	bl	8000244 <__aeabi_uidivmod>
 80070a4:	9b04      	ldr	r3, [sp, #16]
 80070a6:	3d01      	subs	r5, #1
 80070a8:	5c5b      	ldrb	r3, [r3, r1]
 80070aa:	702b      	strb	r3, [r5, #0]
 80070ac:	0033      	movs	r3, r6
 80070ae:	0006      	movs	r6, r0
 80070b0:	429f      	cmp	r7, r3
 80070b2:	d9f3      	bls.n	800709c <_printf_i+0xec>
 80070b4:	2f08      	cmp	r7, #8
 80070b6:	d109      	bne.n	80070cc <_printf_i+0x11c>
 80070b8:	6823      	ldr	r3, [r4, #0]
 80070ba:	07db      	lsls	r3, r3, #31
 80070bc:	d506      	bpl.n	80070cc <_printf_i+0x11c>
 80070be:	6862      	ldr	r2, [r4, #4]
 80070c0:	6923      	ldr	r3, [r4, #16]
 80070c2:	429a      	cmp	r2, r3
 80070c4:	dc02      	bgt.n	80070cc <_printf_i+0x11c>
 80070c6:	2330      	movs	r3, #48	@ 0x30
 80070c8:	3d01      	subs	r5, #1
 80070ca:	702b      	strb	r3, [r5, #0]
 80070cc:	9b03      	ldr	r3, [sp, #12]
 80070ce:	1b5b      	subs	r3, r3, r5
 80070d0:	6123      	str	r3, [r4, #16]
 80070d2:	9b07      	ldr	r3, [sp, #28]
 80070d4:	0021      	movs	r1, r4
 80070d6:	9300      	str	r3, [sp, #0]
 80070d8:	9805      	ldr	r0, [sp, #20]
 80070da:	9b06      	ldr	r3, [sp, #24]
 80070dc:	aa09      	add	r2, sp, #36	@ 0x24
 80070de:	f7ff fef7 	bl	8006ed0 <_printf_common>
 80070e2:	3001      	adds	r0, #1
 80070e4:	d148      	bne.n	8007178 <_printf_i+0x1c8>
 80070e6:	2001      	movs	r0, #1
 80070e8:	4240      	negs	r0, r0
 80070ea:	b00b      	add	sp, #44	@ 0x2c
 80070ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80070ee:	2220      	movs	r2, #32
 80070f0:	6809      	ldr	r1, [r1, #0]
 80070f2:	430a      	orrs	r2, r1
 80070f4:	6022      	str	r2, [r4, #0]
 80070f6:	2278      	movs	r2, #120	@ 0x78
 80070f8:	4932      	ldr	r1, [pc, #200]	@ (80071c4 <_printf_i+0x214>)
 80070fa:	9104      	str	r1, [sp, #16]
 80070fc:	0021      	movs	r1, r4
 80070fe:	3145      	adds	r1, #69	@ 0x45
 8007100:	700a      	strb	r2, [r1, #0]
 8007102:	6819      	ldr	r1, [r3, #0]
 8007104:	6822      	ldr	r2, [r4, #0]
 8007106:	c940      	ldmia	r1!, {r6}
 8007108:	0610      	lsls	r0, r2, #24
 800710a:	d402      	bmi.n	8007112 <_printf_i+0x162>
 800710c:	0650      	lsls	r0, r2, #25
 800710e:	d500      	bpl.n	8007112 <_printf_i+0x162>
 8007110:	b2b6      	uxth	r6, r6
 8007112:	6019      	str	r1, [r3, #0]
 8007114:	07d3      	lsls	r3, r2, #31
 8007116:	d502      	bpl.n	800711e <_printf_i+0x16e>
 8007118:	2320      	movs	r3, #32
 800711a:	4313      	orrs	r3, r2
 800711c:	6023      	str	r3, [r4, #0]
 800711e:	2e00      	cmp	r6, #0
 8007120:	d001      	beq.n	8007126 <_printf_i+0x176>
 8007122:	2710      	movs	r7, #16
 8007124:	e7aa      	b.n	800707c <_printf_i+0xcc>
 8007126:	2220      	movs	r2, #32
 8007128:	6823      	ldr	r3, [r4, #0]
 800712a:	4393      	bics	r3, r2
 800712c:	6023      	str	r3, [r4, #0]
 800712e:	e7f8      	b.n	8007122 <_printf_i+0x172>
 8007130:	681a      	ldr	r2, [r3, #0]
 8007132:	680d      	ldr	r5, [r1, #0]
 8007134:	1d10      	adds	r0, r2, #4
 8007136:	6949      	ldr	r1, [r1, #20]
 8007138:	6018      	str	r0, [r3, #0]
 800713a:	6813      	ldr	r3, [r2, #0]
 800713c:	062e      	lsls	r6, r5, #24
 800713e:	d501      	bpl.n	8007144 <_printf_i+0x194>
 8007140:	6019      	str	r1, [r3, #0]
 8007142:	e002      	b.n	800714a <_printf_i+0x19a>
 8007144:	066d      	lsls	r5, r5, #25
 8007146:	d5fb      	bpl.n	8007140 <_printf_i+0x190>
 8007148:	8019      	strh	r1, [r3, #0]
 800714a:	2300      	movs	r3, #0
 800714c:	9d03      	ldr	r5, [sp, #12]
 800714e:	6123      	str	r3, [r4, #16]
 8007150:	e7bf      	b.n	80070d2 <_printf_i+0x122>
 8007152:	681a      	ldr	r2, [r3, #0]
 8007154:	1d11      	adds	r1, r2, #4
 8007156:	6019      	str	r1, [r3, #0]
 8007158:	6815      	ldr	r5, [r2, #0]
 800715a:	2100      	movs	r1, #0
 800715c:	0028      	movs	r0, r5
 800715e:	6862      	ldr	r2, [r4, #4]
 8007160:	f001 fa52 	bl	8008608 <memchr>
 8007164:	2800      	cmp	r0, #0
 8007166:	d001      	beq.n	800716c <_printf_i+0x1bc>
 8007168:	1b40      	subs	r0, r0, r5
 800716a:	6060      	str	r0, [r4, #4]
 800716c:	6863      	ldr	r3, [r4, #4]
 800716e:	6123      	str	r3, [r4, #16]
 8007170:	2300      	movs	r3, #0
 8007172:	9a03      	ldr	r2, [sp, #12]
 8007174:	7013      	strb	r3, [r2, #0]
 8007176:	e7ac      	b.n	80070d2 <_printf_i+0x122>
 8007178:	002a      	movs	r2, r5
 800717a:	6923      	ldr	r3, [r4, #16]
 800717c:	9906      	ldr	r1, [sp, #24]
 800717e:	9805      	ldr	r0, [sp, #20]
 8007180:	9d07      	ldr	r5, [sp, #28]
 8007182:	47a8      	blx	r5
 8007184:	3001      	adds	r0, #1
 8007186:	d0ae      	beq.n	80070e6 <_printf_i+0x136>
 8007188:	6823      	ldr	r3, [r4, #0]
 800718a:	079b      	lsls	r3, r3, #30
 800718c:	d415      	bmi.n	80071ba <_printf_i+0x20a>
 800718e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007190:	68e0      	ldr	r0, [r4, #12]
 8007192:	4298      	cmp	r0, r3
 8007194:	daa9      	bge.n	80070ea <_printf_i+0x13a>
 8007196:	0018      	movs	r0, r3
 8007198:	e7a7      	b.n	80070ea <_printf_i+0x13a>
 800719a:	0022      	movs	r2, r4
 800719c:	2301      	movs	r3, #1
 800719e:	9906      	ldr	r1, [sp, #24]
 80071a0:	9805      	ldr	r0, [sp, #20]
 80071a2:	9e07      	ldr	r6, [sp, #28]
 80071a4:	3219      	adds	r2, #25
 80071a6:	47b0      	blx	r6
 80071a8:	3001      	adds	r0, #1
 80071aa:	d09c      	beq.n	80070e6 <_printf_i+0x136>
 80071ac:	3501      	adds	r5, #1
 80071ae:	68e3      	ldr	r3, [r4, #12]
 80071b0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80071b2:	1a9b      	subs	r3, r3, r2
 80071b4:	42ab      	cmp	r3, r5
 80071b6:	dcf0      	bgt.n	800719a <_printf_i+0x1ea>
 80071b8:	e7e9      	b.n	800718e <_printf_i+0x1de>
 80071ba:	2500      	movs	r5, #0
 80071bc:	e7f7      	b.n	80071ae <_printf_i+0x1fe>
 80071be:	46c0      	nop			@ (mov r8, r8)
 80071c0:	0800b43a 	.word	0x0800b43a
 80071c4:	0800b44b 	.word	0x0800b44b

080071c8 <_scanf_float>:
 80071c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80071ca:	b08b      	sub	sp, #44	@ 0x2c
 80071cc:	0016      	movs	r6, r2
 80071ce:	9003      	str	r0, [sp, #12]
 80071d0:	22ae      	movs	r2, #174	@ 0xae
 80071d2:	2000      	movs	r0, #0
 80071d4:	9307      	str	r3, [sp, #28]
 80071d6:	688b      	ldr	r3, [r1, #8]
 80071d8:	000c      	movs	r4, r1
 80071da:	1e59      	subs	r1, r3, #1
 80071dc:	0052      	lsls	r2, r2, #1
 80071de:	9006      	str	r0, [sp, #24]
 80071e0:	4291      	cmp	r1, r2
 80071e2:	d905      	bls.n	80071f0 <_scanf_float+0x28>
 80071e4:	3b5e      	subs	r3, #94	@ 0x5e
 80071e6:	3bff      	subs	r3, #255	@ 0xff
 80071e8:	9306      	str	r3, [sp, #24]
 80071ea:	235e      	movs	r3, #94	@ 0x5e
 80071ec:	33ff      	adds	r3, #255	@ 0xff
 80071ee:	60a3      	str	r3, [r4, #8]
 80071f0:	23f0      	movs	r3, #240	@ 0xf0
 80071f2:	6822      	ldr	r2, [r4, #0]
 80071f4:	00db      	lsls	r3, r3, #3
 80071f6:	4313      	orrs	r3, r2
 80071f8:	6023      	str	r3, [r4, #0]
 80071fa:	0023      	movs	r3, r4
 80071fc:	2500      	movs	r5, #0
 80071fe:	331c      	adds	r3, #28
 8007200:	001f      	movs	r7, r3
 8007202:	9304      	str	r3, [sp, #16]
 8007204:	9502      	str	r5, [sp, #8]
 8007206:	9509      	str	r5, [sp, #36]	@ 0x24
 8007208:	9508      	str	r5, [sp, #32]
 800720a:	9501      	str	r5, [sp, #4]
 800720c:	9505      	str	r5, [sp, #20]
 800720e:	68a2      	ldr	r2, [r4, #8]
 8007210:	2a00      	cmp	r2, #0
 8007212:	d00a      	beq.n	800722a <_scanf_float+0x62>
 8007214:	6833      	ldr	r3, [r6, #0]
 8007216:	781b      	ldrb	r3, [r3, #0]
 8007218:	2b4e      	cmp	r3, #78	@ 0x4e
 800721a:	d844      	bhi.n	80072a6 <_scanf_float+0xde>
 800721c:	0018      	movs	r0, r3
 800721e:	2b40      	cmp	r3, #64	@ 0x40
 8007220:	d82c      	bhi.n	800727c <_scanf_float+0xb4>
 8007222:	382b      	subs	r0, #43	@ 0x2b
 8007224:	b2c1      	uxtb	r1, r0
 8007226:	290e      	cmp	r1, #14
 8007228:	d92a      	bls.n	8007280 <_scanf_float+0xb8>
 800722a:	9b01      	ldr	r3, [sp, #4]
 800722c:	2b00      	cmp	r3, #0
 800722e:	d003      	beq.n	8007238 <_scanf_float+0x70>
 8007230:	6823      	ldr	r3, [r4, #0]
 8007232:	4aa6      	ldr	r2, [pc, #664]	@ (80074cc <_scanf_float+0x304>)
 8007234:	4013      	ands	r3, r2
 8007236:	6023      	str	r3, [r4, #0]
 8007238:	9b02      	ldr	r3, [sp, #8]
 800723a:	3b01      	subs	r3, #1
 800723c:	2b01      	cmp	r3, #1
 800723e:	d900      	bls.n	8007242 <_scanf_float+0x7a>
 8007240:	e0fe      	b.n	8007440 <_scanf_float+0x278>
 8007242:	25be      	movs	r5, #190	@ 0xbe
 8007244:	006d      	lsls	r5, r5, #1
 8007246:	9b04      	ldr	r3, [sp, #16]
 8007248:	429f      	cmp	r7, r3
 800724a:	d900      	bls.n	800724e <_scanf_float+0x86>
 800724c:	e0ee      	b.n	800742c <_scanf_float+0x264>
 800724e:	2001      	movs	r0, #1
 8007250:	b00b      	add	sp, #44	@ 0x2c
 8007252:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007254:	0018      	movs	r0, r3
 8007256:	3861      	subs	r0, #97	@ 0x61
 8007258:	280d      	cmp	r0, #13
 800725a:	d8e6      	bhi.n	800722a <_scanf_float+0x62>
 800725c:	f7f8 ff62 	bl	8000124 <__gnu_thumb1_case_shi>
 8007260:	ffe50089 	.word	0xffe50089
 8007264:	ffe5ffe5 	.word	0xffe5ffe5
 8007268:	00a700bb 	.word	0x00a700bb
 800726c:	ffe5ffe5 	.word	0xffe5ffe5
 8007270:	ffe5008f 	.word	0xffe5008f
 8007274:	ffe5ffe5 	.word	0xffe5ffe5
 8007278:	006bffe5 	.word	0x006bffe5
 800727c:	3841      	subs	r0, #65	@ 0x41
 800727e:	e7eb      	b.n	8007258 <_scanf_float+0x90>
 8007280:	280e      	cmp	r0, #14
 8007282:	d8d2      	bhi.n	800722a <_scanf_float+0x62>
 8007284:	f7f8 ff4e 	bl	8000124 <__gnu_thumb1_case_shi>
 8007288:	ffd1004f 	.word	0xffd1004f
 800728c:	009d004f 	.word	0x009d004f
 8007290:	0021ffd1 	.word	0x0021ffd1
 8007294:	00410041 	.word	0x00410041
 8007298:	00410041 	.word	0x00410041
 800729c:	00410041 	.word	0x00410041
 80072a0:	00410041 	.word	0x00410041
 80072a4:	0041      	.short	0x0041
 80072a6:	2b6e      	cmp	r3, #110	@ 0x6e
 80072a8:	d80a      	bhi.n	80072c0 <_scanf_float+0xf8>
 80072aa:	2b60      	cmp	r3, #96	@ 0x60
 80072ac:	d8d2      	bhi.n	8007254 <_scanf_float+0x8c>
 80072ae:	2b54      	cmp	r3, #84	@ 0x54
 80072b0:	d100      	bne.n	80072b4 <_scanf_float+0xec>
 80072b2:	e081      	b.n	80073b8 <_scanf_float+0x1f0>
 80072b4:	2b59      	cmp	r3, #89	@ 0x59
 80072b6:	d1b8      	bne.n	800722a <_scanf_float+0x62>
 80072b8:	2d07      	cmp	r5, #7
 80072ba:	d1b6      	bne.n	800722a <_scanf_float+0x62>
 80072bc:	2508      	movs	r5, #8
 80072be:	e02f      	b.n	8007320 <_scanf_float+0x158>
 80072c0:	2b74      	cmp	r3, #116	@ 0x74
 80072c2:	d079      	beq.n	80073b8 <_scanf_float+0x1f0>
 80072c4:	2b79      	cmp	r3, #121	@ 0x79
 80072c6:	d0f7      	beq.n	80072b8 <_scanf_float+0xf0>
 80072c8:	e7af      	b.n	800722a <_scanf_float+0x62>
 80072ca:	6821      	ldr	r1, [r4, #0]
 80072cc:	05c8      	lsls	r0, r1, #23
 80072ce:	d51c      	bpl.n	800730a <_scanf_float+0x142>
 80072d0:	2380      	movs	r3, #128	@ 0x80
 80072d2:	4399      	bics	r1, r3
 80072d4:	9b01      	ldr	r3, [sp, #4]
 80072d6:	6021      	str	r1, [r4, #0]
 80072d8:	3301      	adds	r3, #1
 80072da:	9301      	str	r3, [sp, #4]
 80072dc:	9b06      	ldr	r3, [sp, #24]
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d003      	beq.n	80072ea <_scanf_float+0x122>
 80072e2:	3b01      	subs	r3, #1
 80072e4:	3201      	adds	r2, #1
 80072e6:	9306      	str	r3, [sp, #24]
 80072e8:	60a2      	str	r2, [r4, #8]
 80072ea:	68a3      	ldr	r3, [r4, #8]
 80072ec:	3b01      	subs	r3, #1
 80072ee:	60a3      	str	r3, [r4, #8]
 80072f0:	6923      	ldr	r3, [r4, #16]
 80072f2:	3301      	adds	r3, #1
 80072f4:	6123      	str	r3, [r4, #16]
 80072f6:	6873      	ldr	r3, [r6, #4]
 80072f8:	3b01      	subs	r3, #1
 80072fa:	6073      	str	r3, [r6, #4]
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	dc00      	bgt.n	8007302 <_scanf_float+0x13a>
 8007300:	e08a      	b.n	8007418 <_scanf_float+0x250>
 8007302:	6833      	ldr	r3, [r6, #0]
 8007304:	3301      	adds	r3, #1
 8007306:	6033      	str	r3, [r6, #0]
 8007308:	e781      	b.n	800720e <_scanf_float+0x46>
 800730a:	9a02      	ldr	r2, [sp, #8]
 800730c:	1951      	adds	r1, r2, r5
 800730e:	2900      	cmp	r1, #0
 8007310:	d000      	beq.n	8007314 <_scanf_float+0x14c>
 8007312:	e78a      	b.n	800722a <_scanf_float+0x62>
 8007314:	000d      	movs	r5, r1
 8007316:	6822      	ldr	r2, [r4, #0]
 8007318:	486d      	ldr	r0, [pc, #436]	@ (80074d0 <_scanf_float+0x308>)
 800731a:	9102      	str	r1, [sp, #8]
 800731c:	4002      	ands	r2, r0
 800731e:	6022      	str	r2, [r4, #0]
 8007320:	703b      	strb	r3, [r7, #0]
 8007322:	3701      	adds	r7, #1
 8007324:	e7e1      	b.n	80072ea <_scanf_float+0x122>
 8007326:	2180      	movs	r1, #128	@ 0x80
 8007328:	6822      	ldr	r2, [r4, #0]
 800732a:	420a      	tst	r2, r1
 800732c:	d100      	bne.n	8007330 <_scanf_float+0x168>
 800732e:	e77c      	b.n	800722a <_scanf_float+0x62>
 8007330:	438a      	bics	r2, r1
 8007332:	6022      	str	r2, [r4, #0]
 8007334:	e7f4      	b.n	8007320 <_scanf_float+0x158>
 8007336:	9a02      	ldr	r2, [sp, #8]
 8007338:	2a00      	cmp	r2, #0
 800733a:	d10f      	bne.n	800735c <_scanf_float+0x194>
 800733c:	9a01      	ldr	r2, [sp, #4]
 800733e:	2a00      	cmp	r2, #0
 8007340:	d10f      	bne.n	8007362 <_scanf_float+0x19a>
 8007342:	6822      	ldr	r2, [r4, #0]
 8007344:	21e0      	movs	r1, #224	@ 0xe0
 8007346:	0010      	movs	r0, r2
 8007348:	00c9      	lsls	r1, r1, #3
 800734a:	4008      	ands	r0, r1
 800734c:	4288      	cmp	r0, r1
 800734e:	d108      	bne.n	8007362 <_scanf_float+0x19a>
 8007350:	4960      	ldr	r1, [pc, #384]	@ (80074d4 <_scanf_float+0x30c>)
 8007352:	400a      	ands	r2, r1
 8007354:	6022      	str	r2, [r4, #0]
 8007356:	2201      	movs	r2, #1
 8007358:	9202      	str	r2, [sp, #8]
 800735a:	e7e1      	b.n	8007320 <_scanf_float+0x158>
 800735c:	9a02      	ldr	r2, [sp, #8]
 800735e:	2a02      	cmp	r2, #2
 8007360:	d058      	beq.n	8007414 <_scanf_float+0x24c>
 8007362:	2d01      	cmp	r5, #1
 8007364:	d002      	beq.n	800736c <_scanf_float+0x1a4>
 8007366:	2d04      	cmp	r5, #4
 8007368:	d000      	beq.n	800736c <_scanf_float+0x1a4>
 800736a:	e75e      	b.n	800722a <_scanf_float+0x62>
 800736c:	3501      	adds	r5, #1
 800736e:	b2ed      	uxtb	r5, r5
 8007370:	e7d6      	b.n	8007320 <_scanf_float+0x158>
 8007372:	9a02      	ldr	r2, [sp, #8]
 8007374:	2a01      	cmp	r2, #1
 8007376:	d000      	beq.n	800737a <_scanf_float+0x1b2>
 8007378:	e757      	b.n	800722a <_scanf_float+0x62>
 800737a:	2202      	movs	r2, #2
 800737c:	e7ec      	b.n	8007358 <_scanf_float+0x190>
 800737e:	2d00      	cmp	r5, #0
 8007380:	d110      	bne.n	80073a4 <_scanf_float+0x1dc>
 8007382:	9a01      	ldr	r2, [sp, #4]
 8007384:	2a00      	cmp	r2, #0
 8007386:	d000      	beq.n	800738a <_scanf_float+0x1c2>
 8007388:	e752      	b.n	8007230 <_scanf_float+0x68>
 800738a:	6822      	ldr	r2, [r4, #0]
 800738c:	21e0      	movs	r1, #224	@ 0xe0
 800738e:	0010      	movs	r0, r2
 8007390:	00c9      	lsls	r1, r1, #3
 8007392:	4008      	ands	r0, r1
 8007394:	4288      	cmp	r0, r1
 8007396:	d000      	beq.n	800739a <_scanf_float+0x1d2>
 8007398:	e11b      	b.n	80075d2 <_scanf_float+0x40a>
 800739a:	494e      	ldr	r1, [pc, #312]	@ (80074d4 <_scanf_float+0x30c>)
 800739c:	3501      	adds	r5, #1
 800739e:	400a      	ands	r2, r1
 80073a0:	6022      	str	r2, [r4, #0]
 80073a2:	e7bd      	b.n	8007320 <_scanf_float+0x158>
 80073a4:	21fd      	movs	r1, #253	@ 0xfd
 80073a6:	1eea      	subs	r2, r5, #3
 80073a8:	420a      	tst	r2, r1
 80073aa:	d0df      	beq.n	800736c <_scanf_float+0x1a4>
 80073ac:	e73d      	b.n	800722a <_scanf_float+0x62>
 80073ae:	2d02      	cmp	r5, #2
 80073b0:	d000      	beq.n	80073b4 <_scanf_float+0x1ec>
 80073b2:	e73a      	b.n	800722a <_scanf_float+0x62>
 80073b4:	2503      	movs	r5, #3
 80073b6:	e7b3      	b.n	8007320 <_scanf_float+0x158>
 80073b8:	2d06      	cmp	r5, #6
 80073ba:	d000      	beq.n	80073be <_scanf_float+0x1f6>
 80073bc:	e735      	b.n	800722a <_scanf_float+0x62>
 80073be:	2507      	movs	r5, #7
 80073c0:	e7ae      	b.n	8007320 <_scanf_float+0x158>
 80073c2:	6822      	ldr	r2, [r4, #0]
 80073c4:	0591      	lsls	r1, r2, #22
 80073c6:	d400      	bmi.n	80073ca <_scanf_float+0x202>
 80073c8:	e72f      	b.n	800722a <_scanf_float+0x62>
 80073ca:	4943      	ldr	r1, [pc, #268]	@ (80074d8 <_scanf_float+0x310>)
 80073cc:	400a      	ands	r2, r1
 80073ce:	6022      	str	r2, [r4, #0]
 80073d0:	9a01      	ldr	r2, [sp, #4]
 80073d2:	9205      	str	r2, [sp, #20]
 80073d4:	e7a4      	b.n	8007320 <_scanf_float+0x158>
 80073d6:	21a0      	movs	r1, #160	@ 0xa0
 80073d8:	2080      	movs	r0, #128	@ 0x80
 80073da:	6822      	ldr	r2, [r4, #0]
 80073dc:	00c9      	lsls	r1, r1, #3
 80073de:	4011      	ands	r1, r2
 80073e0:	00c0      	lsls	r0, r0, #3
 80073e2:	4281      	cmp	r1, r0
 80073e4:	d006      	beq.n	80073f4 <_scanf_float+0x22c>
 80073e6:	4202      	tst	r2, r0
 80073e8:	d100      	bne.n	80073ec <_scanf_float+0x224>
 80073ea:	e71e      	b.n	800722a <_scanf_float+0x62>
 80073ec:	9901      	ldr	r1, [sp, #4]
 80073ee:	2900      	cmp	r1, #0
 80073f0:	d100      	bne.n	80073f4 <_scanf_float+0x22c>
 80073f2:	e0ee      	b.n	80075d2 <_scanf_float+0x40a>
 80073f4:	0591      	lsls	r1, r2, #22
 80073f6:	d404      	bmi.n	8007402 <_scanf_float+0x23a>
 80073f8:	9901      	ldr	r1, [sp, #4]
 80073fa:	9805      	ldr	r0, [sp, #20]
 80073fc:	9709      	str	r7, [sp, #36]	@ 0x24
 80073fe:	1a09      	subs	r1, r1, r0
 8007400:	9108      	str	r1, [sp, #32]
 8007402:	4934      	ldr	r1, [pc, #208]	@ (80074d4 <_scanf_float+0x30c>)
 8007404:	400a      	ands	r2, r1
 8007406:	21c0      	movs	r1, #192	@ 0xc0
 8007408:	0049      	lsls	r1, r1, #1
 800740a:	430a      	orrs	r2, r1
 800740c:	6022      	str	r2, [r4, #0]
 800740e:	2200      	movs	r2, #0
 8007410:	9201      	str	r2, [sp, #4]
 8007412:	e785      	b.n	8007320 <_scanf_float+0x158>
 8007414:	2203      	movs	r2, #3
 8007416:	e79f      	b.n	8007358 <_scanf_float+0x190>
 8007418:	23c0      	movs	r3, #192	@ 0xc0
 800741a:	005b      	lsls	r3, r3, #1
 800741c:	0031      	movs	r1, r6
 800741e:	58e3      	ldr	r3, [r4, r3]
 8007420:	9803      	ldr	r0, [sp, #12]
 8007422:	4798      	blx	r3
 8007424:	2800      	cmp	r0, #0
 8007426:	d100      	bne.n	800742a <_scanf_float+0x262>
 8007428:	e6f1      	b.n	800720e <_scanf_float+0x46>
 800742a:	e6fe      	b.n	800722a <_scanf_float+0x62>
 800742c:	3f01      	subs	r7, #1
 800742e:	5963      	ldr	r3, [r4, r5]
 8007430:	0032      	movs	r2, r6
 8007432:	7839      	ldrb	r1, [r7, #0]
 8007434:	9803      	ldr	r0, [sp, #12]
 8007436:	4798      	blx	r3
 8007438:	6923      	ldr	r3, [r4, #16]
 800743a:	3b01      	subs	r3, #1
 800743c:	6123      	str	r3, [r4, #16]
 800743e:	e702      	b.n	8007246 <_scanf_float+0x7e>
 8007440:	1e6b      	subs	r3, r5, #1
 8007442:	2b06      	cmp	r3, #6
 8007444:	d80e      	bhi.n	8007464 <_scanf_float+0x29c>
 8007446:	9702      	str	r7, [sp, #8]
 8007448:	2d02      	cmp	r5, #2
 800744a:	d920      	bls.n	800748e <_scanf_float+0x2c6>
 800744c:	1beb      	subs	r3, r5, r7
 800744e:	b2db      	uxtb	r3, r3
 8007450:	9306      	str	r3, [sp, #24]
 8007452:	9b02      	ldr	r3, [sp, #8]
 8007454:	9a06      	ldr	r2, [sp, #24]
 8007456:	189b      	adds	r3, r3, r2
 8007458:	b2db      	uxtb	r3, r3
 800745a:	2b03      	cmp	r3, #3
 800745c:	d127      	bne.n	80074ae <_scanf_float+0x2e6>
 800745e:	3d03      	subs	r5, #3
 8007460:	b2ed      	uxtb	r5, r5
 8007462:	1b7f      	subs	r7, r7, r5
 8007464:	6823      	ldr	r3, [r4, #0]
 8007466:	05da      	lsls	r2, r3, #23
 8007468:	d553      	bpl.n	8007512 <_scanf_float+0x34a>
 800746a:	055b      	lsls	r3, r3, #21
 800746c:	d536      	bpl.n	80074dc <_scanf_float+0x314>
 800746e:	25be      	movs	r5, #190	@ 0xbe
 8007470:	006d      	lsls	r5, r5, #1
 8007472:	9b04      	ldr	r3, [sp, #16]
 8007474:	429f      	cmp	r7, r3
 8007476:	d800      	bhi.n	800747a <_scanf_float+0x2b2>
 8007478:	e6e9      	b.n	800724e <_scanf_float+0x86>
 800747a:	3f01      	subs	r7, #1
 800747c:	5963      	ldr	r3, [r4, r5]
 800747e:	0032      	movs	r2, r6
 8007480:	7839      	ldrb	r1, [r7, #0]
 8007482:	9803      	ldr	r0, [sp, #12]
 8007484:	4798      	blx	r3
 8007486:	6923      	ldr	r3, [r4, #16]
 8007488:	3b01      	subs	r3, #1
 800748a:	6123      	str	r3, [r4, #16]
 800748c:	e7f1      	b.n	8007472 <_scanf_float+0x2aa>
 800748e:	25be      	movs	r5, #190	@ 0xbe
 8007490:	006d      	lsls	r5, r5, #1
 8007492:	9b04      	ldr	r3, [sp, #16]
 8007494:	429f      	cmp	r7, r3
 8007496:	d800      	bhi.n	800749a <_scanf_float+0x2d2>
 8007498:	e6d9      	b.n	800724e <_scanf_float+0x86>
 800749a:	3f01      	subs	r7, #1
 800749c:	5963      	ldr	r3, [r4, r5]
 800749e:	0032      	movs	r2, r6
 80074a0:	7839      	ldrb	r1, [r7, #0]
 80074a2:	9803      	ldr	r0, [sp, #12]
 80074a4:	4798      	blx	r3
 80074a6:	6923      	ldr	r3, [r4, #16]
 80074a8:	3b01      	subs	r3, #1
 80074aa:	6123      	str	r3, [r4, #16]
 80074ac:	e7f1      	b.n	8007492 <_scanf_float+0x2ca>
 80074ae:	9b02      	ldr	r3, [sp, #8]
 80074b0:	0032      	movs	r2, r6
 80074b2:	3b01      	subs	r3, #1
 80074b4:	7819      	ldrb	r1, [r3, #0]
 80074b6:	9302      	str	r3, [sp, #8]
 80074b8:	23be      	movs	r3, #190	@ 0xbe
 80074ba:	005b      	lsls	r3, r3, #1
 80074bc:	58e3      	ldr	r3, [r4, r3]
 80074be:	9803      	ldr	r0, [sp, #12]
 80074c0:	4798      	blx	r3
 80074c2:	6923      	ldr	r3, [r4, #16]
 80074c4:	3b01      	subs	r3, #1
 80074c6:	6123      	str	r3, [r4, #16]
 80074c8:	e7c3      	b.n	8007452 <_scanf_float+0x28a>
 80074ca:	46c0      	nop			@ (mov r8, r8)
 80074cc:	fffffeff 	.word	0xfffffeff
 80074d0:	fffffe7f 	.word	0xfffffe7f
 80074d4:	fffff87f 	.word	0xfffff87f
 80074d8:	fffffd7f 	.word	0xfffffd7f
 80074dc:	6923      	ldr	r3, [r4, #16]
 80074de:	1e7d      	subs	r5, r7, #1
 80074e0:	7829      	ldrb	r1, [r5, #0]
 80074e2:	3b01      	subs	r3, #1
 80074e4:	6123      	str	r3, [r4, #16]
 80074e6:	2965      	cmp	r1, #101	@ 0x65
 80074e8:	d00c      	beq.n	8007504 <_scanf_float+0x33c>
 80074ea:	2945      	cmp	r1, #69	@ 0x45
 80074ec:	d00a      	beq.n	8007504 <_scanf_float+0x33c>
 80074ee:	23be      	movs	r3, #190	@ 0xbe
 80074f0:	005b      	lsls	r3, r3, #1
 80074f2:	58e3      	ldr	r3, [r4, r3]
 80074f4:	0032      	movs	r2, r6
 80074f6:	9803      	ldr	r0, [sp, #12]
 80074f8:	4798      	blx	r3
 80074fa:	6923      	ldr	r3, [r4, #16]
 80074fc:	1ebd      	subs	r5, r7, #2
 80074fe:	3b01      	subs	r3, #1
 8007500:	7829      	ldrb	r1, [r5, #0]
 8007502:	6123      	str	r3, [r4, #16]
 8007504:	23be      	movs	r3, #190	@ 0xbe
 8007506:	005b      	lsls	r3, r3, #1
 8007508:	0032      	movs	r2, r6
 800750a:	58e3      	ldr	r3, [r4, r3]
 800750c:	9803      	ldr	r0, [sp, #12]
 800750e:	4798      	blx	r3
 8007510:	002f      	movs	r7, r5
 8007512:	6821      	ldr	r1, [r4, #0]
 8007514:	2310      	movs	r3, #16
 8007516:	000a      	movs	r2, r1
 8007518:	401a      	ands	r2, r3
 800751a:	4219      	tst	r1, r3
 800751c:	d001      	beq.n	8007522 <_scanf_float+0x35a>
 800751e:	2000      	movs	r0, #0
 8007520:	e696      	b.n	8007250 <_scanf_float+0x88>
 8007522:	21c0      	movs	r1, #192	@ 0xc0
 8007524:	703a      	strb	r2, [r7, #0]
 8007526:	6823      	ldr	r3, [r4, #0]
 8007528:	00c9      	lsls	r1, r1, #3
 800752a:	400b      	ands	r3, r1
 800752c:	2180      	movs	r1, #128	@ 0x80
 800752e:	00c9      	lsls	r1, r1, #3
 8007530:	428b      	cmp	r3, r1
 8007532:	d126      	bne.n	8007582 <_scanf_float+0x3ba>
 8007534:	9b05      	ldr	r3, [sp, #20]
 8007536:	9a01      	ldr	r2, [sp, #4]
 8007538:	4293      	cmp	r3, r2
 800753a:	d00c      	beq.n	8007556 <_scanf_float+0x38e>
 800753c:	1a9a      	subs	r2, r3, r2
 800753e:	0023      	movs	r3, r4
 8007540:	3370      	adds	r3, #112	@ 0x70
 8007542:	33ff      	adds	r3, #255	@ 0xff
 8007544:	429f      	cmp	r7, r3
 8007546:	d302      	bcc.n	800754e <_scanf_float+0x386>
 8007548:	0027      	movs	r7, r4
 800754a:	376f      	adds	r7, #111	@ 0x6f
 800754c:	37ff      	adds	r7, #255	@ 0xff
 800754e:	0038      	movs	r0, r7
 8007550:	4921      	ldr	r1, [pc, #132]	@ (80075d8 <_scanf_float+0x410>)
 8007552:	f000 f87b 	bl	800764c <siprintf>
 8007556:	2200      	movs	r2, #0
 8007558:	9904      	ldr	r1, [sp, #16]
 800755a:	9803      	ldr	r0, [sp, #12]
 800755c:	f000 ff56 	bl	800840c <_strtod_r>
 8007560:	9b07      	ldr	r3, [sp, #28]
 8007562:	6822      	ldr	r2, [r4, #0]
 8007564:	0006      	movs	r6, r0
 8007566:	000f      	movs	r7, r1
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	0791      	lsls	r1, r2, #30
 800756c:	d516      	bpl.n	800759c <_scanf_float+0x3d4>
 800756e:	9907      	ldr	r1, [sp, #28]
 8007570:	1d1a      	adds	r2, r3, #4
 8007572:	600a      	str	r2, [r1, #0]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	601e      	str	r6, [r3, #0]
 8007578:	605f      	str	r7, [r3, #4]
 800757a:	68e3      	ldr	r3, [r4, #12]
 800757c:	3301      	adds	r3, #1
 800757e:	60e3      	str	r3, [r4, #12]
 8007580:	e7cd      	b.n	800751e <_scanf_float+0x356>
 8007582:	9b08      	ldr	r3, [sp, #32]
 8007584:	2b00      	cmp	r3, #0
 8007586:	d0e6      	beq.n	8007556 <_scanf_float+0x38e>
 8007588:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800758a:	9803      	ldr	r0, [sp, #12]
 800758c:	1c59      	adds	r1, r3, #1
 800758e:	230a      	movs	r3, #10
 8007590:	f000 ffce 	bl	8008530 <_strtol_r>
 8007594:	9b08      	ldr	r3, [sp, #32]
 8007596:	9f09      	ldr	r7, [sp, #36]	@ 0x24
 8007598:	1ac2      	subs	r2, r0, r3
 800759a:	e7d0      	b.n	800753e <_scanf_float+0x376>
 800759c:	1d19      	adds	r1, r3, #4
 800759e:	0752      	lsls	r2, r2, #29
 80075a0:	d502      	bpl.n	80075a8 <_scanf_float+0x3e0>
 80075a2:	9a07      	ldr	r2, [sp, #28]
 80075a4:	6011      	str	r1, [r2, #0]
 80075a6:	e7e5      	b.n	8007574 <_scanf_float+0x3ac>
 80075a8:	9a07      	ldr	r2, [sp, #28]
 80075aa:	0030      	movs	r0, r6
 80075ac:	6011      	str	r1, [r2, #0]
 80075ae:	681d      	ldr	r5, [r3, #0]
 80075b0:	0032      	movs	r2, r6
 80075b2:	003b      	movs	r3, r7
 80075b4:	0039      	movs	r1, r7
 80075b6:	f7fb feef 	bl	8003398 <__aeabi_dcmpun>
 80075ba:	2800      	cmp	r0, #0
 80075bc:	d004      	beq.n	80075c8 <_scanf_float+0x400>
 80075be:	4807      	ldr	r0, [pc, #28]	@ (80075dc <_scanf_float+0x414>)
 80075c0:	f001 f83c 	bl	800863c <nanf>
 80075c4:	6028      	str	r0, [r5, #0]
 80075c6:	e7d8      	b.n	800757a <_scanf_float+0x3b2>
 80075c8:	0030      	movs	r0, r6
 80075ca:	0039      	movs	r1, r7
 80075cc:	f7fb ff94 	bl	80034f8 <__aeabi_d2f>
 80075d0:	e7f8      	b.n	80075c4 <_scanf_float+0x3fc>
 80075d2:	2300      	movs	r3, #0
 80075d4:	9301      	str	r3, [sp, #4]
 80075d6:	e62f      	b.n	8007238 <_scanf_float+0x70>
 80075d8:	0800b45c 	.word	0x0800b45c
 80075dc:	0800b5fd 	.word	0x0800b5fd

080075e0 <sniprintf>:
 80075e0:	b40c      	push	{r2, r3}
 80075e2:	b530      	push	{r4, r5, lr}
 80075e4:	4b18      	ldr	r3, [pc, #96]	@ (8007648 <sniprintf+0x68>)
 80075e6:	000c      	movs	r4, r1
 80075e8:	681d      	ldr	r5, [r3, #0]
 80075ea:	b09d      	sub	sp, #116	@ 0x74
 80075ec:	2900      	cmp	r1, #0
 80075ee:	da08      	bge.n	8007602 <sniprintf+0x22>
 80075f0:	238b      	movs	r3, #139	@ 0x8b
 80075f2:	2001      	movs	r0, #1
 80075f4:	602b      	str	r3, [r5, #0]
 80075f6:	4240      	negs	r0, r0
 80075f8:	b01d      	add	sp, #116	@ 0x74
 80075fa:	bc30      	pop	{r4, r5}
 80075fc:	bc08      	pop	{r3}
 80075fe:	b002      	add	sp, #8
 8007600:	4718      	bx	r3
 8007602:	2382      	movs	r3, #130	@ 0x82
 8007604:	466a      	mov	r2, sp
 8007606:	009b      	lsls	r3, r3, #2
 8007608:	8293      	strh	r3, [r2, #20]
 800760a:	2300      	movs	r3, #0
 800760c:	9002      	str	r0, [sp, #8]
 800760e:	931b      	str	r3, [sp, #108]	@ 0x6c
 8007610:	9006      	str	r0, [sp, #24]
 8007612:	4299      	cmp	r1, r3
 8007614:	d000      	beq.n	8007618 <sniprintf+0x38>
 8007616:	1e4b      	subs	r3, r1, #1
 8007618:	9304      	str	r3, [sp, #16]
 800761a:	9307      	str	r3, [sp, #28]
 800761c:	2301      	movs	r3, #1
 800761e:	466a      	mov	r2, sp
 8007620:	425b      	negs	r3, r3
 8007622:	82d3      	strh	r3, [r2, #22]
 8007624:	0028      	movs	r0, r5
 8007626:	ab21      	add	r3, sp, #132	@ 0x84
 8007628:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800762a:	a902      	add	r1, sp, #8
 800762c:	9301      	str	r3, [sp, #4]
 800762e:	f002 fa39 	bl	8009aa4 <_svfiprintf_r>
 8007632:	1c43      	adds	r3, r0, #1
 8007634:	da01      	bge.n	800763a <sniprintf+0x5a>
 8007636:	238b      	movs	r3, #139	@ 0x8b
 8007638:	602b      	str	r3, [r5, #0]
 800763a:	2c00      	cmp	r4, #0
 800763c:	d0dc      	beq.n	80075f8 <sniprintf+0x18>
 800763e:	2200      	movs	r2, #0
 8007640:	9b02      	ldr	r3, [sp, #8]
 8007642:	701a      	strb	r2, [r3, #0]
 8007644:	e7d8      	b.n	80075f8 <sniprintf+0x18>
 8007646:	46c0      	nop			@ (mov r8, r8)
 8007648:	2000018c 	.word	0x2000018c

0800764c <siprintf>:
 800764c:	b40e      	push	{r1, r2, r3}
 800764e:	b510      	push	{r4, lr}
 8007650:	2400      	movs	r4, #0
 8007652:	490c      	ldr	r1, [pc, #48]	@ (8007684 <siprintf+0x38>)
 8007654:	b09d      	sub	sp, #116	@ 0x74
 8007656:	ab1f      	add	r3, sp, #124	@ 0x7c
 8007658:	9002      	str	r0, [sp, #8]
 800765a:	9006      	str	r0, [sp, #24]
 800765c:	9107      	str	r1, [sp, #28]
 800765e:	9104      	str	r1, [sp, #16]
 8007660:	4809      	ldr	r0, [pc, #36]	@ (8007688 <siprintf+0x3c>)
 8007662:	490a      	ldr	r1, [pc, #40]	@ (800768c <siprintf+0x40>)
 8007664:	cb04      	ldmia	r3!, {r2}
 8007666:	9105      	str	r1, [sp, #20]
 8007668:	6800      	ldr	r0, [r0, #0]
 800766a:	a902      	add	r1, sp, #8
 800766c:	9301      	str	r3, [sp, #4]
 800766e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8007670:	f002 fa18 	bl	8009aa4 <_svfiprintf_r>
 8007674:	9b02      	ldr	r3, [sp, #8]
 8007676:	701c      	strb	r4, [r3, #0]
 8007678:	b01d      	add	sp, #116	@ 0x74
 800767a:	bc10      	pop	{r4}
 800767c:	bc08      	pop	{r3}
 800767e:	b003      	add	sp, #12
 8007680:	4718      	bx	r3
 8007682:	46c0      	nop			@ (mov r8, r8)
 8007684:	7fffffff 	.word	0x7fffffff
 8007688:	2000018c 	.word	0x2000018c
 800768c:	ffff0208 	.word	0xffff0208

08007690 <std>:
 8007690:	2300      	movs	r3, #0
 8007692:	b510      	push	{r4, lr}
 8007694:	0004      	movs	r4, r0
 8007696:	6003      	str	r3, [r0, #0]
 8007698:	6043      	str	r3, [r0, #4]
 800769a:	6083      	str	r3, [r0, #8]
 800769c:	8181      	strh	r1, [r0, #12]
 800769e:	6643      	str	r3, [r0, #100]	@ 0x64
 80076a0:	81c2      	strh	r2, [r0, #14]
 80076a2:	6103      	str	r3, [r0, #16]
 80076a4:	6143      	str	r3, [r0, #20]
 80076a6:	6183      	str	r3, [r0, #24]
 80076a8:	0019      	movs	r1, r3
 80076aa:	2208      	movs	r2, #8
 80076ac:	305c      	adds	r0, #92	@ 0x5c
 80076ae:	f000 ff5f 	bl	8008570 <memset>
 80076b2:	4b0b      	ldr	r3, [pc, #44]	@ (80076e0 <std+0x50>)
 80076b4:	6224      	str	r4, [r4, #32]
 80076b6:	6263      	str	r3, [r4, #36]	@ 0x24
 80076b8:	4b0a      	ldr	r3, [pc, #40]	@ (80076e4 <std+0x54>)
 80076ba:	62a3      	str	r3, [r4, #40]	@ 0x28
 80076bc:	4b0a      	ldr	r3, [pc, #40]	@ (80076e8 <std+0x58>)
 80076be:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80076c0:	4b0a      	ldr	r3, [pc, #40]	@ (80076ec <std+0x5c>)
 80076c2:	6323      	str	r3, [r4, #48]	@ 0x30
 80076c4:	4b0a      	ldr	r3, [pc, #40]	@ (80076f0 <std+0x60>)
 80076c6:	429c      	cmp	r4, r3
 80076c8:	d005      	beq.n	80076d6 <std+0x46>
 80076ca:	4b0a      	ldr	r3, [pc, #40]	@ (80076f4 <std+0x64>)
 80076cc:	429c      	cmp	r4, r3
 80076ce:	d002      	beq.n	80076d6 <std+0x46>
 80076d0:	4b09      	ldr	r3, [pc, #36]	@ (80076f8 <std+0x68>)
 80076d2:	429c      	cmp	r4, r3
 80076d4:	d103      	bne.n	80076de <std+0x4e>
 80076d6:	0020      	movs	r0, r4
 80076d8:	3058      	adds	r0, #88	@ 0x58
 80076da:	f000 ff8d 	bl	80085f8 <__retarget_lock_init_recursive>
 80076de:	bd10      	pop	{r4, pc}
 80076e0:	0800a925 	.word	0x0800a925
 80076e4:	0800a94d 	.word	0x0800a94d
 80076e8:	0800a985 	.word	0x0800a985
 80076ec:	0800a9b1 	.word	0x0800a9b1
 80076f0:	20000308 	.word	0x20000308
 80076f4:	20000370 	.word	0x20000370
 80076f8:	200003d8 	.word	0x200003d8

080076fc <stdio_exit_handler>:
 80076fc:	b510      	push	{r4, lr}
 80076fe:	4a03      	ldr	r2, [pc, #12]	@ (800770c <stdio_exit_handler+0x10>)
 8007700:	4903      	ldr	r1, [pc, #12]	@ (8007710 <stdio_exit_handler+0x14>)
 8007702:	4804      	ldr	r0, [pc, #16]	@ (8007714 <stdio_exit_handler+0x18>)
 8007704:	f000 ff18 	bl	8008538 <_fwalk_sglue>
 8007708:	bd10      	pop	{r4, pc}
 800770a:	46c0      	nop			@ (mov r8, r8)
 800770c:	20000014 	.word	0x20000014
 8007710:	08009f29 	.word	0x08009f29
 8007714:	20000190 	.word	0x20000190

08007718 <cleanup_stdio>:
 8007718:	6841      	ldr	r1, [r0, #4]
 800771a:	4b0b      	ldr	r3, [pc, #44]	@ (8007748 <cleanup_stdio+0x30>)
 800771c:	b510      	push	{r4, lr}
 800771e:	0004      	movs	r4, r0
 8007720:	4299      	cmp	r1, r3
 8007722:	d001      	beq.n	8007728 <cleanup_stdio+0x10>
 8007724:	f002 fc00 	bl	8009f28 <_fflush_r>
 8007728:	68a1      	ldr	r1, [r4, #8]
 800772a:	4b08      	ldr	r3, [pc, #32]	@ (800774c <cleanup_stdio+0x34>)
 800772c:	4299      	cmp	r1, r3
 800772e:	d002      	beq.n	8007736 <cleanup_stdio+0x1e>
 8007730:	0020      	movs	r0, r4
 8007732:	f002 fbf9 	bl	8009f28 <_fflush_r>
 8007736:	68e1      	ldr	r1, [r4, #12]
 8007738:	4b05      	ldr	r3, [pc, #20]	@ (8007750 <cleanup_stdio+0x38>)
 800773a:	4299      	cmp	r1, r3
 800773c:	d002      	beq.n	8007744 <cleanup_stdio+0x2c>
 800773e:	0020      	movs	r0, r4
 8007740:	f002 fbf2 	bl	8009f28 <_fflush_r>
 8007744:	bd10      	pop	{r4, pc}
 8007746:	46c0      	nop			@ (mov r8, r8)
 8007748:	20000308 	.word	0x20000308
 800774c:	20000370 	.word	0x20000370
 8007750:	200003d8 	.word	0x200003d8

08007754 <global_stdio_init.part.0>:
 8007754:	b510      	push	{r4, lr}
 8007756:	4b09      	ldr	r3, [pc, #36]	@ (800777c <global_stdio_init.part.0+0x28>)
 8007758:	4a09      	ldr	r2, [pc, #36]	@ (8007780 <global_stdio_init.part.0+0x2c>)
 800775a:	2104      	movs	r1, #4
 800775c:	601a      	str	r2, [r3, #0]
 800775e:	4809      	ldr	r0, [pc, #36]	@ (8007784 <global_stdio_init.part.0+0x30>)
 8007760:	2200      	movs	r2, #0
 8007762:	f7ff ff95 	bl	8007690 <std>
 8007766:	2201      	movs	r2, #1
 8007768:	2109      	movs	r1, #9
 800776a:	4807      	ldr	r0, [pc, #28]	@ (8007788 <global_stdio_init.part.0+0x34>)
 800776c:	f7ff ff90 	bl	8007690 <std>
 8007770:	2202      	movs	r2, #2
 8007772:	2112      	movs	r1, #18
 8007774:	4805      	ldr	r0, [pc, #20]	@ (800778c <global_stdio_init.part.0+0x38>)
 8007776:	f7ff ff8b 	bl	8007690 <std>
 800777a:	bd10      	pop	{r4, pc}
 800777c:	20000440 	.word	0x20000440
 8007780:	080076fd 	.word	0x080076fd
 8007784:	20000308 	.word	0x20000308
 8007788:	20000370 	.word	0x20000370
 800778c:	200003d8 	.word	0x200003d8

08007790 <__sfp_lock_acquire>:
 8007790:	b510      	push	{r4, lr}
 8007792:	4802      	ldr	r0, [pc, #8]	@ (800779c <__sfp_lock_acquire+0xc>)
 8007794:	f000 ff31 	bl	80085fa <__retarget_lock_acquire_recursive>
 8007798:	bd10      	pop	{r4, pc}
 800779a:	46c0      	nop			@ (mov r8, r8)
 800779c:	20000445 	.word	0x20000445

080077a0 <__sfp_lock_release>:
 80077a0:	b510      	push	{r4, lr}
 80077a2:	4802      	ldr	r0, [pc, #8]	@ (80077ac <__sfp_lock_release+0xc>)
 80077a4:	f000 ff2a 	bl	80085fc <__retarget_lock_release_recursive>
 80077a8:	bd10      	pop	{r4, pc}
 80077aa:	46c0      	nop			@ (mov r8, r8)
 80077ac:	20000445 	.word	0x20000445

080077b0 <__sinit>:
 80077b0:	b510      	push	{r4, lr}
 80077b2:	0004      	movs	r4, r0
 80077b4:	f7ff ffec 	bl	8007790 <__sfp_lock_acquire>
 80077b8:	6a23      	ldr	r3, [r4, #32]
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d002      	beq.n	80077c4 <__sinit+0x14>
 80077be:	f7ff ffef 	bl	80077a0 <__sfp_lock_release>
 80077c2:	bd10      	pop	{r4, pc}
 80077c4:	4b04      	ldr	r3, [pc, #16]	@ (80077d8 <__sinit+0x28>)
 80077c6:	6223      	str	r3, [r4, #32]
 80077c8:	4b04      	ldr	r3, [pc, #16]	@ (80077dc <__sinit+0x2c>)
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d1f6      	bne.n	80077be <__sinit+0xe>
 80077d0:	f7ff ffc0 	bl	8007754 <global_stdio_init.part.0>
 80077d4:	e7f3      	b.n	80077be <__sinit+0xe>
 80077d6:	46c0      	nop			@ (mov r8, r8)
 80077d8:	08007719 	.word	0x08007719
 80077dc:	20000440 	.word	0x20000440

080077e0 <sulp>:
 80077e0:	b570      	push	{r4, r5, r6, lr}
 80077e2:	0016      	movs	r6, r2
 80077e4:	000d      	movs	r5, r1
 80077e6:	f002 ff63 	bl	800a6b0 <__ulp>
 80077ea:	2e00      	cmp	r6, #0
 80077ec:	d00d      	beq.n	800780a <sulp+0x2a>
 80077ee:	236b      	movs	r3, #107	@ 0x6b
 80077f0:	006a      	lsls	r2, r5, #1
 80077f2:	0d52      	lsrs	r2, r2, #21
 80077f4:	1a9b      	subs	r3, r3, r2
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	dd07      	ble.n	800780a <sulp+0x2a>
 80077fa:	2400      	movs	r4, #0
 80077fc:	4a03      	ldr	r2, [pc, #12]	@ (800780c <sulp+0x2c>)
 80077fe:	051b      	lsls	r3, r3, #20
 8007800:	189d      	adds	r5, r3, r2
 8007802:	002b      	movs	r3, r5
 8007804:	0022      	movs	r2, r4
 8007806:	f7fa fed7 	bl	80025b8 <__aeabi_dmul>
 800780a:	bd70      	pop	{r4, r5, r6, pc}
 800780c:	3ff00000 	.word	0x3ff00000

08007810 <_strtod_l>:
 8007810:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007812:	b0a3      	sub	sp, #140	@ 0x8c
 8007814:	921b      	str	r2, [sp, #108]	@ 0x6c
 8007816:	2200      	movs	r2, #0
 8007818:	2600      	movs	r6, #0
 800781a:	2700      	movs	r7, #0
 800781c:	9005      	str	r0, [sp, #20]
 800781e:	9109      	str	r1, [sp, #36]	@ 0x24
 8007820:	921e      	str	r2, [sp, #120]	@ 0x78
 8007822:	911d      	str	r1, [sp, #116]	@ 0x74
 8007824:	780a      	ldrb	r2, [r1, #0]
 8007826:	2a2b      	cmp	r2, #43	@ 0x2b
 8007828:	d053      	beq.n	80078d2 <_strtod_l+0xc2>
 800782a:	d83f      	bhi.n	80078ac <_strtod_l+0x9c>
 800782c:	2a0d      	cmp	r2, #13
 800782e:	d839      	bhi.n	80078a4 <_strtod_l+0x94>
 8007830:	2a08      	cmp	r2, #8
 8007832:	d839      	bhi.n	80078a8 <_strtod_l+0x98>
 8007834:	2a00      	cmp	r2, #0
 8007836:	d042      	beq.n	80078be <_strtod_l+0xae>
 8007838:	2200      	movs	r2, #0
 800783a:	9212      	str	r2, [sp, #72]	@ 0x48
 800783c:	2100      	movs	r1, #0
 800783e:	9d1d      	ldr	r5, [sp, #116]	@ 0x74
 8007840:	910c      	str	r1, [sp, #48]	@ 0x30
 8007842:	782a      	ldrb	r2, [r5, #0]
 8007844:	2a30      	cmp	r2, #48	@ 0x30
 8007846:	d000      	beq.n	800784a <_strtod_l+0x3a>
 8007848:	e083      	b.n	8007952 <_strtod_l+0x142>
 800784a:	786a      	ldrb	r2, [r5, #1]
 800784c:	3120      	adds	r1, #32
 800784e:	438a      	bics	r2, r1
 8007850:	2a58      	cmp	r2, #88	@ 0x58
 8007852:	d000      	beq.n	8007856 <_strtod_l+0x46>
 8007854:	e073      	b.n	800793e <_strtod_l+0x12e>
 8007856:	9302      	str	r3, [sp, #8]
 8007858:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800785a:	4a9b      	ldr	r2, [pc, #620]	@ (8007ac8 <_strtod_l+0x2b8>)
 800785c:	9301      	str	r3, [sp, #4]
 800785e:	ab1e      	add	r3, sp, #120	@ 0x78
 8007860:	9300      	str	r3, [sp, #0]
 8007862:	9805      	ldr	r0, [sp, #20]
 8007864:	ab1f      	add	r3, sp, #124	@ 0x7c
 8007866:	a91d      	add	r1, sp, #116	@ 0x74
 8007868:	f001 fdca 	bl	8009400 <__gethex>
 800786c:	230f      	movs	r3, #15
 800786e:	0002      	movs	r2, r0
 8007870:	401a      	ands	r2, r3
 8007872:	0004      	movs	r4, r0
 8007874:	9206      	str	r2, [sp, #24]
 8007876:	4218      	tst	r0, r3
 8007878:	d005      	beq.n	8007886 <_strtod_l+0x76>
 800787a:	2a06      	cmp	r2, #6
 800787c:	d12b      	bne.n	80078d6 <_strtod_l+0xc6>
 800787e:	2300      	movs	r3, #0
 8007880:	3501      	adds	r5, #1
 8007882:	951d      	str	r5, [sp, #116]	@ 0x74
 8007884:	9312      	str	r3, [sp, #72]	@ 0x48
 8007886:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8007888:	2b00      	cmp	r3, #0
 800788a:	d002      	beq.n	8007892 <_strtod_l+0x82>
 800788c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800788e:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8007890:	6013      	str	r3, [r2, #0]
 8007892:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007894:	2b00      	cmp	r3, #0
 8007896:	d019      	beq.n	80078cc <_strtod_l+0xbc>
 8007898:	2380      	movs	r3, #128	@ 0x80
 800789a:	0030      	movs	r0, r6
 800789c:	061b      	lsls	r3, r3, #24
 800789e:	18f9      	adds	r1, r7, r3
 80078a0:	b023      	add	sp, #140	@ 0x8c
 80078a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80078a4:	2a20      	cmp	r2, #32
 80078a6:	d1c7      	bne.n	8007838 <_strtod_l+0x28>
 80078a8:	3101      	adds	r1, #1
 80078aa:	e7ba      	b.n	8007822 <_strtod_l+0x12>
 80078ac:	2a2d      	cmp	r2, #45	@ 0x2d
 80078ae:	d1c3      	bne.n	8007838 <_strtod_l+0x28>
 80078b0:	3a2c      	subs	r2, #44	@ 0x2c
 80078b2:	9212      	str	r2, [sp, #72]	@ 0x48
 80078b4:	1c4a      	adds	r2, r1, #1
 80078b6:	921d      	str	r2, [sp, #116]	@ 0x74
 80078b8:	784a      	ldrb	r2, [r1, #1]
 80078ba:	2a00      	cmp	r2, #0
 80078bc:	d1be      	bne.n	800783c <_strtod_l+0x2c>
 80078be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80078c0:	931d      	str	r3, [sp, #116]	@ 0x74
 80078c2:	2300      	movs	r3, #0
 80078c4:	9312      	str	r3, [sp, #72]	@ 0x48
 80078c6:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d1df      	bne.n	800788c <_strtod_l+0x7c>
 80078cc:	0030      	movs	r0, r6
 80078ce:	0039      	movs	r1, r7
 80078d0:	e7e6      	b.n	80078a0 <_strtod_l+0x90>
 80078d2:	2200      	movs	r2, #0
 80078d4:	e7ed      	b.n	80078b2 <_strtod_l+0xa2>
 80078d6:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 80078d8:	2a00      	cmp	r2, #0
 80078da:	d007      	beq.n	80078ec <_strtod_l+0xdc>
 80078dc:	2135      	movs	r1, #53	@ 0x35
 80078de:	a820      	add	r0, sp, #128	@ 0x80
 80078e0:	f002 ffdc 	bl	800a89c <__copybits>
 80078e4:	991e      	ldr	r1, [sp, #120]	@ 0x78
 80078e6:	9805      	ldr	r0, [sp, #20]
 80078e8:	f002 fb9e 	bl	800a028 <_Bfree>
 80078ec:	9806      	ldr	r0, [sp, #24]
 80078ee:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 80078f0:	3801      	subs	r0, #1
 80078f2:	2804      	cmp	r0, #4
 80078f4:	d806      	bhi.n	8007904 <_strtod_l+0xf4>
 80078f6:	f7f8 fc0b 	bl	8000110 <__gnu_thumb1_case_uqi>
 80078fa:	0312      	.short	0x0312
 80078fc:	1e1c      	.short	0x1e1c
 80078fe:	12          	.byte	0x12
 80078ff:	00          	.byte	0x00
 8007900:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8007902:	9f21      	ldr	r7, [sp, #132]	@ 0x84
 8007904:	05e4      	lsls	r4, r4, #23
 8007906:	d502      	bpl.n	800790e <_strtod_l+0xfe>
 8007908:	2380      	movs	r3, #128	@ 0x80
 800790a:	061b      	lsls	r3, r3, #24
 800790c:	431f      	orrs	r7, r3
 800790e:	4b6f      	ldr	r3, [pc, #444]	@ (8007acc <_strtod_l+0x2bc>)
 8007910:	423b      	tst	r3, r7
 8007912:	d1b8      	bne.n	8007886 <_strtod_l+0x76>
 8007914:	f000 fe46 	bl	80085a4 <__errno>
 8007918:	2322      	movs	r3, #34	@ 0x22
 800791a:	6003      	str	r3, [r0, #0]
 800791c:	e7b3      	b.n	8007886 <_strtod_l+0x76>
 800791e:	496c      	ldr	r1, [pc, #432]	@ (8007ad0 <_strtod_l+0x2c0>)
 8007920:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007922:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8007924:	400a      	ands	r2, r1
 8007926:	496b      	ldr	r1, [pc, #428]	@ (8007ad4 <_strtod_l+0x2c4>)
 8007928:	185b      	adds	r3, r3, r1
 800792a:	051b      	lsls	r3, r3, #20
 800792c:	431a      	orrs	r2, r3
 800792e:	0017      	movs	r7, r2
 8007930:	e7e8      	b.n	8007904 <_strtod_l+0xf4>
 8007932:	4f66      	ldr	r7, [pc, #408]	@ (8007acc <_strtod_l+0x2bc>)
 8007934:	e7e6      	b.n	8007904 <_strtod_l+0xf4>
 8007936:	2601      	movs	r6, #1
 8007938:	4f67      	ldr	r7, [pc, #412]	@ (8007ad8 <_strtod_l+0x2c8>)
 800793a:	4276      	negs	r6, r6
 800793c:	e7e2      	b.n	8007904 <_strtod_l+0xf4>
 800793e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007940:	1c5a      	adds	r2, r3, #1
 8007942:	921d      	str	r2, [sp, #116]	@ 0x74
 8007944:	785b      	ldrb	r3, [r3, #1]
 8007946:	2b30      	cmp	r3, #48	@ 0x30
 8007948:	d0f9      	beq.n	800793e <_strtod_l+0x12e>
 800794a:	2b00      	cmp	r3, #0
 800794c:	d09b      	beq.n	8007886 <_strtod_l+0x76>
 800794e:	2301      	movs	r3, #1
 8007950:	930c      	str	r3, [sp, #48]	@ 0x30
 8007952:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007954:	220a      	movs	r2, #10
 8007956:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007958:	2300      	movs	r3, #0
 800795a:	9310      	str	r3, [sp, #64]	@ 0x40
 800795c:	930d      	str	r3, [sp, #52]	@ 0x34
 800795e:	9308      	str	r3, [sp, #32]
 8007960:	981d      	ldr	r0, [sp, #116]	@ 0x74
 8007962:	7804      	ldrb	r4, [r0, #0]
 8007964:	0023      	movs	r3, r4
 8007966:	3b30      	subs	r3, #48	@ 0x30
 8007968:	b2d9      	uxtb	r1, r3
 800796a:	2909      	cmp	r1, #9
 800796c:	d927      	bls.n	80079be <_strtod_l+0x1ae>
 800796e:	2201      	movs	r2, #1
 8007970:	495a      	ldr	r1, [pc, #360]	@ (8007adc <_strtod_l+0x2cc>)
 8007972:	f000 fe05 	bl	8008580 <strncmp>
 8007976:	2800      	cmp	r0, #0
 8007978:	d033      	beq.n	80079e2 <_strtod_l+0x1d2>
 800797a:	2000      	movs	r0, #0
 800797c:	0023      	movs	r3, r4
 800797e:	4684      	mov	ip, r0
 8007980:	9a08      	ldr	r2, [sp, #32]
 8007982:	900e      	str	r0, [sp, #56]	@ 0x38
 8007984:	9206      	str	r2, [sp, #24]
 8007986:	2220      	movs	r2, #32
 8007988:	0019      	movs	r1, r3
 800798a:	4391      	bics	r1, r2
 800798c:	000a      	movs	r2, r1
 800798e:	2100      	movs	r1, #0
 8007990:	9107      	str	r1, [sp, #28]
 8007992:	2a45      	cmp	r2, #69	@ 0x45
 8007994:	d000      	beq.n	8007998 <_strtod_l+0x188>
 8007996:	e0cb      	b.n	8007b30 <_strtod_l+0x320>
 8007998:	9b06      	ldr	r3, [sp, #24]
 800799a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800799c:	4303      	orrs	r3, r0
 800799e:	4313      	orrs	r3, r2
 80079a0:	428b      	cmp	r3, r1
 80079a2:	d08c      	beq.n	80078be <_strtod_l+0xae>
 80079a4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80079a6:	9309      	str	r3, [sp, #36]	@ 0x24
 80079a8:	3301      	adds	r3, #1
 80079aa:	931d      	str	r3, [sp, #116]	@ 0x74
 80079ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079ae:	785b      	ldrb	r3, [r3, #1]
 80079b0:	2b2b      	cmp	r3, #43	@ 0x2b
 80079b2:	d07b      	beq.n	8007aac <_strtod_l+0x29c>
 80079b4:	000c      	movs	r4, r1
 80079b6:	2b2d      	cmp	r3, #45	@ 0x2d
 80079b8:	d17e      	bne.n	8007ab8 <_strtod_l+0x2a8>
 80079ba:	2401      	movs	r4, #1
 80079bc:	e077      	b.n	8007aae <_strtod_l+0x29e>
 80079be:	9908      	ldr	r1, [sp, #32]
 80079c0:	2908      	cmp	r1, #8
 80079c2:	dc09      	bgt.n	80079d8 <_strtod_l+0x1c8>
 80079c4:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80079c6:	4351      	muls	r1, r2
 80079c8:	185b      	adds	r3, r3, r1
 80079ca:	930d      	str	r3, [sp, #52]	@ 0x34
 80079cc:	9b08      	ldr	r3, [sp, #32]
 80079ce:	3001      	adds	r0, #1
 80079d0:	3301      	adds	r3, #1
 80079d2:	9308      	str	r3, [sp, #32]
 80079d4:	901d      	str	r0, [sp, #116]	@ 0x74
 80079d6:	e7c3      	b.n	8007960 <_strtod_l+0x150>
 80079d8:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 80079da:	4355      	muls	r5, r2
 80079dc:	195b      	adds	r3, r3, r5
 80079de:	9310      	str	r3, [sp, #64]	@ 0x40
 80079e0:	e7f4      	b.n	80079cc <_strtod_l+0x1bc>
 80079e2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80079e4:	1c5a      	adds	r2, r3, #1
 80079e6:	921d      	str	r2, [sp, #116]	@ 0x74
 80079e8:	9a08      	ldr	r2, [sp, #32]
 80079ea:	785b      	ldrb	r3, [r3, #1]
 80079ec:	2a00      	cmp	r2, #0
 80079ee:	d03e      	beq.n	8007a6e <_strtod_l+0x25e>
 80079f0:	900e      	str	r0, [sp, #56]	@ 0x38
 80079f2:	9206      	str	r2, [sp, #24]
 80079f4:	001a      	movs	r2, r3
 80079f6:	3a30      	subs	r2, #48	@ 0x30
 80079f8:	2a09      	cmp	r2, #9
 80079fa:	d912      	bls.n	8007a22 <_strtod_l+0x212>
 80079fc:	2201      	movs	r2, #1
 80079fe:	4694      	mov	ip, r2
 8007a00:	e7c1      	b.n	8007986 <_strtod_l+0x176>
 8007a02:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007a04:	3001      	adds	r0, #1
 8007a06:	1c5a      	adds	r2, r3, #1
 8007a08:	921d      	str	r2, [sp, #116]	@ 0x74
 8007a0a:	785b      	ldrb	r3, [r3, #1]
 8007a0c:	2b30      	cmp	r3, #48	@ 0x30
 8007a0e:	d0f8      	beq.n	8007a02 <_strtod_l+0x1f2>
 8007a10:	001a      	movs	r2, r3
 8007a12:	3a31      	subs	r2, #49	@ 0x31
 8007a14:	2a08      	cmp	r2, #8
 8007a16:	d844      	bhi.n	8007aa2 <_strtod_l+0x292>
 8007a18:	900e      	str	r0, [sp, #56]	@ 0x38
 8007a1a:	2000      	movs	r0, #0
 8007a1c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8007a1e:	9006      	str	r0, [sp, #24]
 8007a20:	9213      	str	r2, [sp, #76]	@ 0x4c
 8007a22:	001c      	movs	r4, r3
 8007a24:	1c42      	adds	r2, r0, #1
 8007a26:	3c30      	subs	r4, #48	@ 0x30
 8007a28:	2b30      	cmp	r3, #48	@ 0x30
 8007a2a:	d01a      	beq.n	8007a62 <_strtod_l+0x252>
 8007a2c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007a2e:	9906      	ldr	r1, [sp, #24]
 8007a30:	189b      	adds	r3, r3, r2
 8007a32:	930e      	str	r3, [sp, #56]	@ 0x38
 8007a34:	230a      	movs	r3, #10
 8007a36:	469c      	mov	ip, r3
 8007a38:	9d06      	ldr	r5, [sp, #24]
 8007a3a:	1c4b      	adds	r3, r1, #1
 8007a3c:	1b5d      	subs	r5, r3, r5
 8007a3e:	42aa      	cmp	r2, r5
 8007a40:	dc17      	bgt.n	8007a72 <_strtod_l+0x262>
 8007a42:	43c3      	mvns	r3, r0
 8007a44:	9a06      	ldr	r2, [sp, #24]
 8007a46:	17db      	asrs	r3, r3, #31
 8007a48:	4003      	ands	r3, r0
 8007a4a:	18d1      	adds	r1, r2, r3
 8007a4c:	3201      	adds	r2, #1
 8007a4e:	18d3      	adds	r3, r2, r3
 8007a50:	9306      	str	r3, [sp, #24]
 8007a52:	2908      	cmp	r1, #8
 8007a54:	dc1c      	bgt.n	8007a90 <_strtod_l+0x280>
 8007a56:	230a      	movs	r3, #10
 8007a58:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007a5a:	4353      	muls	r3, r2
 8007a5c:	2200      	movs	r2, #0
 8007a5e:	18e3      	adds	r3, r4, r3
 8007a60:	930d      	str	r3, [sp, #52]	@ 0x34
 8007a62:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007a64:	0010      	movs	r0, r2
 8007a66:	1c59      	adds	r1, r3, #1
 8007a68:	911d      	str	r1, [sp, #116]	@ 0x74
 8007a6a:	785b      	ldrb	r3, [r3, #1]
 8007a6c:	e7c2      	b.n	80079f4 <_strtod_l+0x1e4>
 8007a6e:	9808      	ldr	r0, [sp, #32]
 8007a70:	e7cc      	b.n	8007a0c <_strtod_l+0x1fc>
 8007a72:	2908      	cmp	r1, #8
 8007a74:	dc05      	bgt.n	8007a82 <_strtod_l+0x272>
 8007a76:	4665      	mov	r5, ip
 8007a78:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8007a7a:	4369      	muls	r1, r5
 8007a7c:	910d      	str	r1, [sp, #52]	@ 0x34
 8007a7e:	0019      	movs	r1, r3
 8007a80:	e7da      	b.n	8007a38 <_strtod_l+0x228>
 8007a82:	2b10      	cmp	r3, #16
 8007a84:	dcfb      	bgt.n	8007a7e <_strtod_l+0x26e>
 8007a86:	4661      	mov	r1, ip
 8007a88:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 8007a8a:	434d      	muls	r5, r1
 8007a8c:	9510      	str	r5, [sp, #64]	@ 0x40
 8007a8e:	e7f6      	b.n	8007a7e <_strtod_l+0x26e>
 8007a90:	2200      	movs	r2, #0
 8007a92:	290f      	cmp	r1, #15
 8007a94:	dce5      	bgt.n	8007a62 <_strtod_l+0x252>
 8007a96:	230a      	movs	r3, #10
 8007a98:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 8007a9a:	435d      	muls	r5, r3
 8007a9c:	1963      	adds	r3, r4, r5
 8007a9e:	9310      	str	r3, [sp, #64]	@ 0x40
 8007aa0:	e7df      	b.n	8007a62 <_strtod_l+0x252>
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	920e      	str	r2, [sp, #56]	@ 0x38
 8007aa6:	9206      	str	r2, [sp, #24]
 8007aa8:	3201      	adds	r2, #1
 8007aaa:	e7a8      	b.n	80079fe <_strtod_l+0x1ee>
 8007aac:	2400      	movs	r4, #0
 8007aae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ab0:	3302      	adds	r3, #2
 8007ab2:	931d      	str	r3, [sp, #116]	@ 0x74
 8007ab4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ab6:	789b      	ldrb	r3, [r3, #2]
 8007ab8:	001a      	movs	r2, r3
 8007aba:	3a30      	subs	r2, #48	@ 0x30
 8007abc:	2a09      	cmp	r2, #9
 8007abe:	d913      	bls.n	8007ae8 <_strtod_l+0x2d8>
 8007ac0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007ac2:	921d      	str	r2, [sp, #116]	@ 0x74
 8007ac4:	2200      	movs	r2, #0
 8007ac6:	e032      	b.n	8007b2e <_strtod_l+0x31e>
 8007ac8:	0800b614 	.word	0x0800b614
 8007acc:	7ff00000 	.word	0x7ff00000
 8007ad0:	ffefffff 	.word	0xffefffff
 8007ad4:	00000433 	.word	0x00000433
 8007ad8:	7fffffff 	.word	0x7fffffff
 8007adc:	0800b461 	.word	0x0800b461
 8007ae0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007ae2:	1c5a      	adds	r2, r3, #1
 8007ae4:	921d      	str	r2, [sp, #116]	@ 0x74
 8007ae6:	785b      	ldrb	r3, [r3, #1]
 8007ae8:	2b30      	cmp	r3, #48	@ 0x30
 8007aea:	d0f9      	beq.n	8007ae0 <_strtod_l+0x2d0>
 8007aec:	2200      	movs	r2, #0
 8007aee:	9207      	str	r2, [sp, #28]
 8007af0:	001a      	movs	r2, r3
 8007af2:	3a31      	subs	r2, #49	@ 0x31
 8007af4:	2a08      	cmp	r2, #8
 8007af6:	d81b      	bhi.n	8007b30 <_strtod_l+0x320>
 8007af8:	3b30      	subs	r3, #48	@ 0x30
 8007afa:	001a      	movs	r2, r3
 8007afc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007afe:	9307      	str	r3, [sp, #28]
 8007b00:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007b02:	1c59      	adds	r1, r3, #1
 8007b04:	911d      	str	r1, [sp, #116]	@ 0x74
 8007b06:	785b      	ldrb	r3, [r3, #1]
 8007b08:	001d      	movs	r5, r3
 8007b0a:	3d30      	subs	r5, #48	@ 0x30
 8007b0c:	2d09      	cmp	r5, #9
 8007b0e:	d93a      	bls.n	8007b86 <_strtod_l+0x376>
 8007b10:	9d07      	ldr	r5, [sp, #28]
 8007b12:	1b49      	subs	r1, r1, r5
 8007b14:	000d      	movs	r5, r1
 8007b16:	49b3      	ldr	r1, [pc, #716]	@ (8007de4 <_strtod_l+0x5d4>)
 8007b18:	9107      	str	r1, [sp, #28]
 8007b1a:	2d08      	cmp	r5, #8
 8007b1c:	dc03      	bgt.n	8007b26 <_strtod_l+0x316>
 8007b1e:	9207      	str	r2, [sp, #28]
 8007b20:	428a      	cmp	r2, r1
 8007b22:	dd00      	ble.n	8007b26 <_strtod_l+0x316>
 8007b24:	9107      	str	r1, [sp, #28]
 8007b26:	2c00      	cmp	r4, #0
 8007b28:	d002      	beq.n	8007b30 <_strtod_l+0x320>
 8007b2a:	9a07      	ldr	r2, [sp, #28]
 8007b2c:	4252      	negs	r2, r2
 8007b2e:	9207      	str	r2, [sp, #28]
 8007b30:	9a06      	ldr	r2, [sp, #24]
 8007b32:	2a00      	cmp	r2, #0
 8007b34:	d14b      	bne.n	8007bce <_strtod_l+0x3be>
 8007b36:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007b38:	4310      	orrs	r0, r2
 8007b3a:	d000      	beq.n	8007b3e <_strtod_l+0x32e>
 8007b3c:	e6a3      	b.n	8007886 <_strtod_l+0x76>
 8007b3e:	4662      	mov	r2, ip
 8007b40:	2a00      	cmp	r2, #0
 8007b42:	d000      	beq.n	8007b46 <_strtod_l+0x336>
 8007b44:	e6bb      	b.n	80078be <_strtod_l+0xae>
 8007b46:	2b69      	cmp	r3, #105	@ 0x69
 8007b48:	d025      	beq.n	8007b96 <_strtod_l+0x386>
 8007b4a:	dc21      	bgt.n	8007b90 <_strtod_l+0x380>
 8007b4c:	2b49      	cmp	r3, #73	@ 0x49
 8007b4e:	d022      	beq.n	8007b96 <_strtod_l+0x386>
 8007b50:	2b4e      	cmp	r3, #78	@ 0x4e
 8007b52:	d000      	beq.n	8007b56 <_strtod_l+0x346>
 8007b54:	e6b3      	b.n	80078be <_strtod_l+0xae>
 8007b56:	49a4      	ldr	r1, [pc, #656]	@ (8007de8 <_strtod_l+0x5d8>)
 8007b58:	a81d      	add	r0, sp, #116	@ 0x74
 8007b5a:	f001 fe87 	bl	800986c <__match>
 8007b5e:	2800      	cmp	r0, #0
 8007b60:	d100      	bne.n	8007b64 <_strtod_l+0x354>
 8007b62:	e6ac      	b.n	80078be <_strtod_l+0xae>
 8007b64:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007b66:	781b      	ldrb	r3, [r3, #0]
 8007b68:	2b28      	cmp	r3, #40	@ 0x28
 8007b6a:	d12a      	bne.n	8007bc2 <_strtod_l+0x3b2>
 8007b6c:	499f      	ldr	r1, [pc, #636]	@ (8007dec <_strtod_l+0x5dc>)
 8007b6e:	aa20      	add	r2, sp, #128	@ 0x80
 8007b70:	a81d      	add	r0, sp, #116	@ 0x74
 8007b72:	f001 fe8f 	bl	8009894 <__hexnan>
 8007b76:	2805      	cmp	r0, #5
 8007b78:	d123      	bne.n	8007bc2 <_strtod_l+0x3b2>
 8007b7a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007b7c:	4a9c      	ldr	r2, [pc, #624]	@ (8007df0 <_strtod_l+0x5e0>)
 8007b7e:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8007b80:	431a      	orrs	r2, r3
 8007b82:	0017      	movs	r7, r2
 8007b84:	e67f      	b.n	8007886 <_strtod_l+0x76>
 8007b86:	210a      	movs	r1, #10
 8007b88:	434a      	muls	r2, r1
 8007b8a:	18d2      	adds	r2, r2, r3
 8007b8c:	3a30      	subs	r2, #48	@ 0x30
 8007b8e:	e7b7      	b.n	8007b00 <_strtod_l+0x2f0>
 8007b90:	2b6e      	cmp	r3, #110	@ 0x6e
 8007b92:	d0e0      	beq.n	8007b56 <_strtod_l+0x346>
 8007b94:	e693      	b.n	80078be <_strtod_l+0xae>
 8007b96:	4997      	ldr	r1, [pc, #604]	@ (8007df4 <_strtod_l+0x5e4>)
 8007b98:	a81d      	add	r0, sp, #116	@ 0x74
 8007b9a:	f001 fe67 	bl	800986c <__match>
 8007b9e:	2800      	cmp	r0, #0
 8007ba0:	d100      	bne.n	8007ba4 <_strtod_l+0x394>
 8007ba2:	e68c      	b.n	80078be <_strtod_l+0xae>
 8007ba4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007ba6:	4994      	ldr	r1, [pc, #592]	@ (8007df8 <_strtod_l+0x5e8>)
 8007ba8:	3b01      	subs	r3, #1
 8007baa:	a81d      	add	r0, sp, #116	@ 0x74
 8007bac:	931d      	str	r3, [sp, #116]	@ 0x74
 8007bae:	f001 fe5d 	bl	800986c <__match>
 8007bb2:	2800      	cmp	r0, #0
 8007bb4:	d102      	bne.n	8007bbc <_strtod_l+0x3ac>
 8007bb6:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007bb8:	3301      	adds	r3, #1
 8007bba:	931d      	str	r3, [sp, #116]	@ 0x74
 8007bbc:	2600      	movs	r6, #0
 8007bbe:	4f8c      	ldr	r7, [pc, #560]	@ (8007df0 <_strtod_l+0x5e0>)
 8007bc0:	e661      	b.n	8007886 <_strtod_l+0x76>
 8007bc2:	488e      	ldr	r0, [pc, #568]	@ (8007dfc <_strtod_l+0x5ec>)
 8007bc4:	f000 fd34 	bl	8008630 <nan>
 8007bc8:	0006      	movs	r6, r0
 8007bca:	000f      	movs	r7, r1
 8007bcc:	e65b      	b.n	8007886 <_strtod_l+0x76>
 8007bce:	9b07      	ldr	r3, [sp, #28]
 8007bd0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007bd2:	1a9b      	subs	r3, r3, r2
 8007bd4:	930c      	str	r3, [sp, #48]	@ 0x30
 8007bd6:	9b08      	ldr	r3, [sp, #32]
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d101      	bne.n	8007be0 <_strtod_l+0x3d0>
 8007bdc:	9b06      	ldr	r3, [sp, #24]
 8007bde:	9308      	str	r3, [sp, #32]
 8007be0:	9c06      	ldr	r4, [sp, #24]
 8007be2:	2c10      	cmp	r4, #16
 8007be4:	dd00      	ble.n	8007be8 <_strtod_l+0x3d8>
 8007be6:	2410      	movs	r4, #16
 8007be8:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8007bea:	f7fb fc61 	bl	80034b0 <__aeabi_ui2d>
 8007bee:	9b06      	ldr	r3, [sp, #24]
 8007bf0:	0006      	movs	r6, r0
 8007bf2:	000f      	movs	r7, r1
 8007bf4:	2b09      	cmp	r3, #9
 8007bf6:	dc13      	bgt.n	8007c20 <_strtod_l+0x410>
 8007bf8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d100      	bne.n	8007c00 <_strtod_l+0x3f0>
 8007bfe:	e642      	b.n	8007886 <_strtod_l+0x76>
 8007c00:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	dc00      	bgt.n	8007c08 <_strtod_l+0x3f8>
 8007c06:	e07e      	b.n	8007d06 <_strtod_l+0x4f6>
 8007c08:	2b16      	cmp	r3, #22
 8007c0a:	dc63      	bgt.n	8007cd4 <_strtod_l+0x4c4>
 8007c0c:	497c      	ldr	r1, [pc, #496]	@ (8007e00 <_strtod_l+0x5f0>)
 8007c0e:	00db      	lsls	r3, r3, #3
 8007c10:	18c9      	adds	r1, r1, r3
 8007c12:	0032      	movs	r2, r6
 8007c14:	6808      	ldr	r0, [r1, #0]
 8007c16:	6849      	ldr	r1, [r1, #4]
 8007c18:	003b      	movs	r3, r7
 8007c1a:	f7fa fccd 	bl	80025b8 <__aeabi_dmul>
 8007c1e:	e7d3      	b.n	8007bc8 <_strtod_l+0x3b8>
 8007c20:	0022      	movs	r2, r4
 8007c22:	4b77      	ldr	r3, [pc, #476]	@ (8007e00 <_strtod_l+0x5f0>)
 8007c24:	3a09      	subs	r2, #9
 8007c26:	00d2      	lsls	r2, r2, #3
 8007c28:	189b      	adds	r3, r3, r2
 8007c2a:	681a      	ldr	r2, [r3, #0]
 8007c2c:	685b      	ldr	r3, [r3, #4]
 8007c2e:	f7fa fcc3 	bl	80025b8 <__aeabi_dmul>
 8007c32:	0006      	movs	r6, r0
 8007c34:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8007c36:	000f      	movs	r7, r1
 8007c38:	f7fb fc3a 	bl	80034b0 <__aeabi_ui2d>
 8007c3c:	000b      	movs	r3, r1
 8007c3e:	0002      	movs	r2, r0
 8007c40:	0039      	movs	r1, r7
 8007c42:	0030      	movs	r0, r6
 8007c44:	f7f9 fcb8 	bl	80015b8 <__aeabi_dadd>
 8007c48:	9b06      	ldr	r3, [sp, #24]
 8007c4a:	0006      	movs	r6, r0
 8007c4c:	000f      	movs	r7, r1
 8007c4e:	2b0f      	cmp	r3, #15
 8007c50:	ddd2      	ble.n	8007bf8 <_strtod_l+0x3e8>
 8007c52:	9b06      	ldr	r3, [sp, #24]
 8007c54:	1b1c      	subs	r4, r3, r4
 8007c56:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007c58:	18e4      	adds	r4, r4, r3
 8007c5a:	2c00      	cmp	r4, #0
 8007c5c:	dc00      	bgt.n	8007c60 <_strtod_l+0x450>
 8007c5e:	e09b      	b.n	8007d98 <_strtod_l+0x588>
 8007c60:	220f      	movs	r2, #15
 8007c62:	0023      	movs	r3, r4
 8007c64:	4013      	ands	r3, r2
 8007c66:	4214      	tst	r4, r2
 8007c68:	d00a      	beq.n	8007c80 <_strtod_l+0x470>
 8007c6a:	4965      	ldr	r1, [pc, #404]	@ (8007e00 <_strtod_l+0x5f0>)
 8007c6c:	00db      	lsls	r3, r3, #3
 8007c6e:	18c9      	adds	r1, r1, r3
 8007c70:	0032      	movs	r2, r6
 8007c72:	6808      	ldr	r0, [r1, #0]
 8007c74:	6849      	ldr	r1, [r1, #4]
 8007c76:	003b      	movs	r3, r7
 8007c78:	f7fa fc9e 	bl	80025b8 <__aeabi_dmul>
 8007c7c:	0006      	movs	r6, r0
 8007c7e:	000f      	movs	r7, r1
 8007c80:	230f      	movs	r3, #15
 8007c82:	439c      	bics	r4, r3
 8007c84:	d073      	beq.n	8007d6e <_strtod_l+0x55e>
 8007c86:	3326      	adds	r3, #38	@ 0x26
 8007c88:	33ff      	adds	r3, #255	@ 0xff
 8007c8a:	429c      	cmp	r4, r3
 8007c8c:	dd4b      	ble.n	8007d26 <_strtod_l+0x516>
 8007c8e:	2300      	movs	r3, #0
 8007c90:	9306      	str	r3, [sp, #24]
 8007c92:	9307      	str	r3, [sp, #28]
 8007c94:	930d      	str	r3, [sp, #52]	@ 0x34
 8007c96:	9308      	str	r3, [sp, #32]
 8007c98:	2322      	movs	r3, #34	@ 0x22
 8007c9a:	2600      	movs	r6, #0
 8007c9c:	9a05      	ldr	r2, [sp, #20]
 8007c9e:	4f54      	ldr	r7, [pc, #336]	@ (8007df0 <_strtod_l+0x5e0>)
 8007ca0:	6013      	str	r3, [r2, #0]
 8007ca2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007ca4:	42b3      	cmp	r3, r6
 8007ca6:	d100      	bne.n	8007caa <_strtod_l+0x49a>
 8007ca8:	e5ed      	b.n	8007886 <_strtod_l+0x76>
 8007caa:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8007cac:	9805      	ldr	r0, [sp, #20]
 8007cae:	f002 f9bb 	bl	800a028 <_Bfree>
 8007cb2:	9908      	ldr	r1, [sp, #32]
 8007cb4:	9805      	ldr	r0, [sp, #20]
 8007cb6:	f002 f9b7 	bl	800a028 <_Bfree>
 8007cba:	9907      	ldr	r1, [sp, #28]
 8007cbc:	9805      	ldr	r0, [sp, #20]
 8007cbe:	f002 f9b3 	bl	800a028 <_Bfree>
 8007cc2:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8007cc4:	9805      	ldr	r0, [sp, #20]
 8007cc6:	f002 f9af 	bl	800a028 <_Bfree>
 8007cca:	9906      	ldr	r1, [sp, #24]
 8007ccc:	9805      	ldr	r0, [sp, #20]
 8007cce:	f002 f9ab 	bl	800a028 <_Bfree>
 8007cd2:	e5d8      	b.n	8007886 <_strtod_l+0x76>
 8007cd4:	2325      	movs	r3, #37	@ 0x25
 8007cd6:	9a06      	ldr	r2, [sp, #24]
 8007cd8:	1a9b      	subs	r3, r3, r2
 8007cda:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007cdc:	4293      	cmp	r3, r2
 8007cde:	dbb8      	blt.n	8007c52 <_strtod_l+0x442>
 8007ce0:	240f      	movs	r4, #15
 8007ce2:	9b06      	ldr	r3, [sp, #24]
 8007ce4:	4d46      	ldr	r5, [pc, #280]	@ (8007e00 <_strtod_l+0x5f0>)
 8007ce6:	1ae4      	subs	r4, r4, r3
 8007ce8:	00e1      	lsls	r1, r4, #3
 8007cea:	1869      	adds	r1, r5, r1
 8007cec:	0032      	movs	r2, r6
 8007cee:	6808      	ldr	r0, [r1, #0]
 8007cf0:	6849      	ldr	r1, [r1, #4]
 8007cf2:	003b      	movs	r3, r7
 8007cf4:	f7fa fc60 	bl	80025b8 <__aeabi_dmul>
 8007cf8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007cfa:	1b1c      	subs	r4, r3, r4
 8007cfc:	00e4      	lsls	r4, r4, #3
 8007cfe:	192d      	adds	r5, r5, r4
 8007d00:	682a      	ldr	r2, [r5, #0]
 8007d02:	686b      	ldr	r3, [r5, #4]
 8007d04:	e789      	b.n	8007c1a <_strtod_l+0x40a>
 8007d06:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007d08:	3316      	adds	r3, #22
 8007d0a:	dba2      	blt.n	8007c52 <_strtod_l+0x442>
 8007d0c:	9907      	ldr	r1, [sp, #28]
 8007d0e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007d10:	4b3b      	ldr	r3, [pc, #236]	@ (8007e00 <_strtod_l+0x5f0>)
 8007d12:	1a52      	subs	r2, r2, r1
 8007d14:	00d2      	lsls	r2, r2, #3
 8007d16:	189b      	adds	r3, r3, r2
 8007d18:	0030      	movs	r0, r6
 8007d1a:	681a      	ldr	r2, [r3, #0]
 8007d1c:	685b      	ldr	r3, [r3, #4]
 8007d1e:	0039      	movs	r1, r7
 8007d20:	f7fa f810 	bl	8001d44 <__aeabi_ddiv>
 8007d24:	e750      	b.n	8007bc8 <_strtod_l+0x3b8>
 8007d26:	2300      	movs	r3, #0
 8007d28:	0030      	movs	r0, r6
 8007d2a:	0039      	movs	r1, r7
 8007d2c:	4d35      	ldr	r5, [pc, #212]	@ (8007e04 <_strtod_l+0x5f4>)
 8007d2e:	1124      	asrs	r4, r4, #4
 8007d30:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d32:	2c01      	cmp	r4, #1
 8007d34:	dc1e      	bgt.n	8007d74 <_strtod_l+0x564>
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d001      	beq.n	8007d3e <_strtod_l+0x52e>
 8007d3a:	0006      	movs	r6, r0
 8007d3c:	000f      	movs	r7, r1
 8007d3e:	4b32      	ldr	r3, [pc, #200]	@ (8007e08 <_strtod_l+0x5f8>)
 8007d40:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007d42:	18ff      	adds	r7, r7, r3
 8007d44:	4b2f      	ldr	r3, [pc, #188]	@ (8007e04 <_strtod_l+0x5f4>)
 8007d46:	00d5      	lsls	r5, r2, #3
 8007d48:	195d      	adds	r5, r3, r5
 8007d4a:	0032      	movs	r2, r6
 8007d4c:	6828      	ldr	r0, [r5, #0]
 8007d4e:	6869      	ldr	r1, [r5, #4]
 8007d50:	003b      	movs	r3, r7
 8007d52:	f7fa fc31 	bl	80025b8 <__aeabi_dmul>
 8007d56:	4b26      	ldr	r3, [pc, #152]	@ (8007df0 <_strtod_l+0x5e0>)
 8007d58:	4a2c      	ldr	r2, [pc, #176]	@ (8007e0c <_strtod_l+0x5fc>)
 8007d5a:	0006      	movs	r6, r0
 8007d5c:	400b      	ands	r3, r1
 8007d5e:	4293      	cmp	r3, r2
 8007d60:	d895      	bhi.n	8007c8e <_strtod_l+0x47e>
 8007d62:	4a2b      	ldr	r2, [pc, #172]	@ (8007e10 <_strtod_l+0x600>)
 8007d64:	4293      	cmp	r3, r2
 8007d66:	d913      	bls.n	8007d90 <_strtod_l+0x580>
 8007d68:	2601      	movs	r6, #1
 8007d6a:	4f2a      	ldr	r7, [pc, #168]	@ (8007e14 <_strtod_l+0x604>)
 8007d6c:	4276      	negs	r6, r6
 8007d6e:	2300      	movs	r3, #0
 8007d70:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d72:	e086      	b.n	8007e82 <_strtod_l+0x672>
 8007d74:	2201      	movs	r2, #1
 8007d76:	4214      	tst	r4, r2
 8007d78:	d004      	beq.n	8007d84 <_strtod_l+0x574>
 8007d7a:	682a      	ldr	r2, [r5, #0]
 8007d7c:	686b      	ldr	r3, [r5, #4]
 8007d7e:	f7fa fc1b 	bl	80025b8 <__aeabi_dmul>
 8007d82:	2301      	movs	r3, #1
 8007d84:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007d86:	1064      	asrs	r4, r4, #1
 8007d88:	3201      	adds	r2, #1
 8007d8a:	9209      	str	r2, [sp, #36]	@ 0x24
 8007d8c:	3508      	adds	r5, #8
 8007d8e:	e7d0      	b.n	8007d32 <_strtod_l+0x522>
 8007d90:	23d4      	movs	r3, #212	@ 0xd4
 8007d92:	049b      	lsls	r3, r3, #18
 8007d94:	18cf      	adds	r7, r1, r3
 8007d96:	e7ea      	b.n	8007d6e <_strtod_l+0x55e>
 8007d98:	2c00      	cmp	r4, #0
 8007d9a:	d0e8      	beq.n	8007d6e <_strtod_l+0x55e>
 8007d9c:	4264      	negs	r4, r4
 8007d9e:	230f      	movs	r3, #15
 8007da0:	0022      	movs	r2, r4
 8007da2:	401a      	ands	r2, r3
 8007da4:	421c      	tst	r4, r3
 8007da6:	d00a      	beq.n	8007dbe <_strtod_l+0x5ae>
 8007da8:	4b15      	ldr	r3, [pc, #84]	@ (8007e00 <_strtod_l+0x5f0>)
 8007daa:	00d2      	lsls	r2, r2, #3
 8007dac:	189b      	adds	r3, r3, r2
 8007dae:	0030      	movs	r0, r6
 8007db0:	681a      	ldr	r2, [r3, #0]
 8007db2:	685b      	ldr	r3, [r3, #4]
 8007db4:	0039      	movs	r1, r7
 8007db6:	f7f9 ffc5 	bl	8001d44 <__aeabi_ddiv>
 8007dba:	0006      	movs	r6, r0
 8007dbc:	000f      	movs	r7, r1
 8007dbe:	1124      	asrs	r4, r4, #4
 8007dc0:	d0d5      	beq.n	8007d6e <_strtod_l+0x55e>
 8007dc2:	2c1f      	cmp	r4, #31
 8007dc4:	dd28      	ble.n	8007e18 <_strtod_l+0x608>
 8007dc6:	2300      	movs	r3, #0
 8007dc8:	9306      	str	r3, [sp, #24]
 8007dca:	9307      	str	r3, [sp, #28]
 8007dcc:	930d      	str	r3, [sp, #52]	@ 0x34
 8007dce:	9308      	str	r3, [sp, #32]
 8007dd0:	2322      	movs	r3, #34	@ 0x22
 8007dd2:	9a05      	ldr	r2, [sp, #20]
 8007dd4:	2600      	movs	r6, #0
 8007dd6:	6013      	str	r3, [r2, #0]
 8007dd8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007dda:	2700      	movs	r7, #0
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d000      	beq.n	8007de2 <_strtod_l+0x5d2>
 8007de0:	e763      	b.n	8007caa <_strtod_l+0x49a>
 8007de2:	e550      	b.n	8007886 <_strtod_l+0x76>
 8007de4:	00004e1f 	.word	0x00004e1f
 8007de8:	0800b435 	.word	0x0800b435
 8007dec:	0800b600 	.word	0x0800b600
 8007df0:	7ff00000 	.word	0x7ff00000
 8007df4:	0800b42d 	.word	0x0800b42d
 8007df8:	0800b46e 	.word	0x0800b46e
 8007dfc:	0800b5fd 	.word	0x0800b5fd
 8007e00:	0800b788 	.word	0x0800b788
 8007e04:	0800b760 	.word	0x0800b760
 8007e08:	fcb00000 	.word	0xfcb00000
 8007e0c:	7ca00000 	.word	0x7ca00000
 8007e10:	7c900000 	.word	0x7c900000
 8007e14:	7fefffff 	.word	0x7fefffff
 8007e18:	2310      	movs	r3, #16
 8007e1a:	0022      	movs	r2, r4
 8007e1c:	401a      	ands	r2, r3
 8007e1e:	9209      	str	r2, [sp, #36]	@ 0x24
 8007e20:	421c      	tst	r4, r3
 8007e22:	d001      	beq.n	8007e28 <_strtod_l+0x618>
 8007e24:	335a      	adds	r3, #90	@ 0x5a
 8007e26:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e28:	0030      	movs	r0, r6
 8007e2a:	0039      	movs	r1, r7
 8007e2c:	2300      	movs	r3, #0
 8007e2e:	4dc0      	ldr	r5, [pc, #768]	@ (8008130 <_strtod_l+0x920>)
 8007e30:	2201      	movs	r2, #1
 8007e32:	4214      	tst	r4, r2
 8007e34:	d004      	beq.n	8007e40 <_strtod_l+0x630>
 8007e36:	682a      	ldr	r2, [r5, #0]
 8007e38:	686b      	ldr	r3, [r5, #4]
 8007e3a:	f7fa fbbd 	bl	80025b8 <__aeabi_dmul>
 8007e3e:	2301      	movs	r3, #1
 8007e40:	1064      	asrs	r4, r4, #1
 8007e42:	3508      	adds	r5, #8
 8007e44:	2c00      	cmp	r4, #0
 8007e46:	d1f3      	bne.n	8007e30 <_strtod_l+0x620>
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d001      	beq.n	8007e50 <_strtod_l+0x640>
 8007e4c:	0006      	movs	r6, r0
 8007e4e:	000f      	movs	r7, r1
 8007e50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d00d      	beq.n	8007e72 <_strtod_l+0x662>
 8007e56:	236b      	movs	r3, #107	@ 0x6b
 8007e58:	007a      	lsls	r2, r7, #1
 8007e5a:	0d52      	lsrs	r2, r2, #21
 8007e5c:	0039      	movs	r1, r7
 8007e5e:	1a9b      	subs	r3, r3, r2
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	dd06      	ble.n	8007e72 <_strtod_l+0x662>
 8007e64:	2b1f      	cmp	r3, #31
 8007e66:	dd5c      	ble.n	8007f22 <_strtod_l+0x712>
 8007e68:	2600      	movs	r6, #0
 8007e6a:	2b34      	cmp	r3, #52	@ 0x34
 8007e6c:	dd52      	ble.n	8007f14 <_strtod_l+0x704>
 8007e6e:	27dc      	movs	r7, #220	@ 0xdc
 8007e70:	04bf      	lsls	r7, r7, #18
 8007e72:	2200      	movs	r2, #0
 8007e74:	2300      	movs	r3, #0
 8007e76:	0030      	movs	r0, r6
 8007e78:	0039      	movs	r1, r7
 8007e7a:	f7f8 fae3 	bl	8000444 <__aeabi_dcmpeq>
 8007e7e:	2800      	cmp	r0, #0
 8007e80:	d1a1      	bne.n	8007dc6 <_strtod_l+0x5b6>
 8007e82:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007e84:	9a08      	ldr	r2, [sp, #32]
 8007e86:	9300      	str	r3, [sp, #0]
 8007e88:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8007e8a:	9b06      	ldr	r3, [sp, #24]
 8007e8c:	9805      	ldr	r0, [sp, #20]
 8007e8e:	f002 f933 	bl	800a0f8 <__s2b>
 8007e92:	900d      	str	r0, [sp, #52]	@ 0x34
 8007e94:	2800      	cmp	r0, #0
 8007e96:	d100      	bne.n	8007e9a <_strtod_l+0x68a>
 8007e98:	e6f9      	b.n	8007c8e <_strtod_l+0x47e>
 8007e9a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007e9c:	9907      	ldr	r1, [sp, #28]
 8007e9e:	43db      	mvns	r3, r3
 8007ea0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007ea2:	17db      	asrs	r3, r3, #31
 8007ea4:	1a52      	subs	r2, r2, r1
 8007ea6:	9214      	str	r2, [sp, #80]	@ 0x50
 8007ea8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007eaa:	9914      	ldr	r1, [sp, #80]	@ 0x50
 8007eac:	17d2      	asrs	r2, r2, #31
 8007eae:	4011      	ands	r1, r2
 8007eb0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007eb2:	9114      	str	r1, [sp, #80]	@ 0x50
 8007eb4:	401a      	ands	r2, r3
 8007eb6:	2300      	movs	r3, #0
 8007eb8:	921a      	str	r2, [sp, #104]	@ 0x68
 8007eba:	9306      	str	r3, [sp, #24]
 8007ebc:	9307      	str	r3, [sp, #28]
 8007ebe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007ec0:	9805      	ldr	r0, [sp, #20]
 8007ec2:	6859      	ldr	r1, [r3, #4]
 8007ec4:	f002 f86c 	bl	8009fa0 <_Balloc>
 8007ec8:	9008      	str	r0, [sp, #32]
 8007eca:	2800      	cmp	r0, #0
 8007ecc:	d100      	bne.n	8007ed0 <_strtod_l+0x6c0>
 8007ece:	e6e3      	b.n	8007c98 <_strtod_l+0x488>
 8007ed0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007ed2:	300c      	adds	r0, #12
 8007ed4:	0019      	movs	r1, r3
 8007ed6:	691a      	ldr	r2, [r3, #16]
 8007ed8:	310c      	adds	r1, #12
 8007eda:	3202      	adds	r2, #2
 8007edc:	0092      	lsls	r2, r2, #2
 8007ede:	f000 fb9e 	bl	800861e <memcpy>
 8007ee2:	ab20      	add	r3, sp, #128	@ 0x80
 8007ee4:	9301      	str	r3, [sp, #4]
 8007ee6:	ab1f      	add	r3, sp, #124	@ 0x7c
 8007ee8:	9300      	str	r3, [sp, #0]
 8007eea:	0032      	movs	r2, r6
 8007eec:	003b      	movs	r3, r7
 8007eee:	9805      	ldr	r0, [sp, #20]
 8007ef0:	9610      	str	r6, [sp, #64]	@ 0x40
 8007ef2:	9711      	str	r7, [sp, #68]	@ 0x44
 8007ef4:	f002 fc48 	bl	800a788 <__d2b>
 8007ef8:	901e      	str	r0, [sp, #120]	@ 0x78
 8007efa:	2800      	cmp	r0, #0
 8007efc:	d100      	bne.n	8007f00 <_strtod_l+0x6f0>
 8007efe:	e6cb      	b.n	8007c98 <_strtod_l+0x488>
 8007f00:	2101      	movs	r1, #1
 8007f02:	9805      	ldr	r0, [sp, #20]
 8007f04:	f002 f994 	bl	800a230 <__i2b>
 8007f08:	9007      	str	r0, [sp, #28]
 8007f0a:	2800      	cmp	r0, #0
 8007f0c:	d10e      	bne.n	8007f2c <_strtod_l+0x71c>
 8007f0e:	2300      	movs	r3, #0
 8007f10:	9307      	str	r3, [sp, #28]
 8007f12:	e6c1      	b.n	8007c98 <_strtod_l+0x488>
 8007f14:	234b      	movs	r3, #75	@ 0x4b
 8007f16:	1a9a      	subs	r2, r3, r2
 8007f18:	3b4c      	subs	r3, #76	@ 0x4c
 8007f1a:	4093      	lsls	r3, r2
 8007f1c:	4019      	ands	r1, r3
 8007f1e:	000f      	movs	r7, r1
 8007f20:	e7a7      	b.n	8007e72 <_strtod_l+0x662>
 8007f22:	2201      	movs	r2, #1
 8007f24:	4252      	negs	r2, r2
 8007f26:	409a      	lsls	r2, r3
 8007f28:	4016      	ands	r6, r2
 8007f2a:	e7a2      	b.n	8007e72 <_strtod_l+0x662>
 8007f2c:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8007f2e:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007f30:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8007f32:	1ad4      	subs	r4, r2, r3
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	db01      	blt.n	8007f3c <_strtod_l+0x72c>
 8007f38:	9c1a      	ldr	r4, [sp, #104]	@ 0x68
 8007f3a:	195d      	adds	r5, r3, r5
 8007f3c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007f3e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007f40:	1a5b      	subs	r3, r3, r1
 8007f42:	2136      	movs	r1, #54	@ 0x36
 8007f44:	189b      	adds	r3, r3, r2
 8007f46:	1a8a      	subs	r2, r1, r2
 8007f48:	497a      	ldr	r1, [pc, #488]	@ (8008134 <_strtod_l+0x924>)
 8007f4a:	2001      	movs	r0, #1
 8007f4c:	468c      	mov	ip, r1
 8007f4e:	2100      	movs	r1, #0
 8007f50:	3b01      	subs	r3, #1
 8007f52:	9115      	str	r1, [sp, #84]	@ 0x54
 8007f54:	9016      	str	r0, [sp, #88]	@ 0x58
 8007f56:	4563      	cmp	r3, ip
 8007f58:	da06      	bge.n	8007f68 <_strtod_l+0x758>
 8007f5a:	4661      	mov	r1, ip
 8007f5c:	1ac9      	subs	r1, r1, r3
 8007f5e:	1a52      	subs	r2, r2, r1
 8007f60:	291f      	cmp	r1, #31
 8007f62:	dc3f      	bgt.n	8007fe4 <_strtod_l+0x7d4>
 8007f64:	4088      	lsls	r0, r1
 8007f66:	9016      	str	r0, [sp, #88]	@ 0x58
 8007f68:	18ab      	adds	r3, r5, r2
 8007f6a:	930e      	str	r3, [sp, #56]	@ 0x38
 8007f6c:	18a4      	adds	r4, r4, r2
 8007f6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f70:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007f72:	191c      	adds	r4, r3, r4
 8007f74:	002b      	movs	r3, r5
 8007f76:	4295      	cmp	r5, r2
 8007f78:	dd00      	ble.n	8007f7c <_strtod_l+0x76c>
 8007f7a:	0013      	movs	r3, r2
 8007f7c:	42a3      	cmp	r3, r4
 8007f7e:	dd00      	ble.n	8007f82 <_strtod_l+0x772>
 8007f80:	0023      	movs	r3, r4
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	dd04      	ble.n	8007f90 <_strtod_l+0x780>
 8007f86:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007f88:	1ae4      	subs	r4, r4, r3
 8007f8a:	1ad2      	subs	r2, r2, r3
 8007f8c:	920e      	str	r2, [sp, #56]	@ 0x38
 8007f8e:	1aed      	subs	r5, r5, r3
 8007f90:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	dd16      	ble.n	8007fc4 <_strtod_l+0x7b4>
 8007f96:	001a      	movs	r2, r3
 8007f98:	9907      	ldr	r1, [sp, #28]
 8007f9a:	9805      	ldr	r0, [sp, #20]
 8007f9c:	f002 fa0a 	bl	800a3b4 <__pow5mult>
 8007fa0:	9007      	str	r0, [sp, #28]
 8007fa2:	2800      	cmp	r0, #0
 8007fa4:	d0b3      	beq.n	8007f0e <_strtod_l+0x6fe>
 8007fa6:	0001      	movs	r1, r0
 8007fa8:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 8007faa:	9805      	ldr	r0, [sp, #20]
 8007fac:	f002 f958 	bl	800a260 <__multiply>
 8007fb0:	9013      	str	r0, [sp, #76]	@ 0x4c
 8007fb2:	2800      	cmp	r0, #0
 8007fb4:	d100      	bne.n	8007fb8 <_strtod_l+0x7a8>
 8007fb6:	e66f      	b.n	8007c98 <_strtod_l+0x488>
 8007fb8:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8007fba:	9805      	ldr	r0, [sp, #20]
 8007fbc:	f002 f834 	bl	800a028 <_Bfree>
 8007fc0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007fc2:	931e      	str	r3, [sp, #120]	@ 0x78
 8007fc4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	dc12      	bgt.n	8007ff0 <_strtod_l+0x7e0>
 8007fca:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	dd18      	ble.n	8008002 <_strtod_l+0x7f2>
 8007fd0:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007fd2:	9908      	ldr	r1, [sp, #32]
 8007fd4:	9805      	ldr	r0, [sp, #20]
 8007fd6:	f002 f9ed 	bl	800a3b4 <__pow5mult>
 8007fda:	9008      	str	r0, [sp, #32]
 8007fdc:	2800      	cmp	r0, #0
 8007fde:	d110      	bne.n	8008002 <_strtod_l+0x7f2>
 8007fe0:	2300      	movs	r3, #0
 8007fe2:	e658      	b.n	8007c96 <_strtod_l+0x486>
 8007fe4:	4954      	ldr	r1, [pc, #336]	@ (8008138 <_strtod_l+0x928>)
 8007fe6:	1acb      	subs	r3, r1, r3
 8007fe8:	0001      	movs	r1, r0
 8007fea:	4099      	lsls	r1, r3
 8007fec:	9115      	str	r1, [sp, #84]	@ 0x54
 8007fee:	e7ba      	b.n	8007f66 <_strtod_l+0x756>
 8007ff0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007ff2:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8007ff4:	9805      	ldr	r0, [sp, #20]
 8007ff6:	f002 fa39 	bl	800a46c <__lshift>
 8007ffa:	901e      	str	r0, [sp, #120]	@ 0x78
 8007ffc:	2800      	cmp	r0, #0
 8007ffe:	d1e4      	bne.n	8007fca <_strtod_l+0x7ba>
 8008000:	e64a      	b.n	8007c98 <_strtod_l+0x488>
 8008002:	2c00      	cmp	r4, #0
 8008004:	dd07      	ble.n	8008016 <_strtod_l+0x806>
 8008006:	0022      	movs	r2, r4
 8008008:	9908      	ldr	r1, [sp, #32]
 800800a:	9805      	ldr	r0, [sp, #20]
 800800c:	f002 fa2e 	bl	800a46c <__lshift>
 8008010:	9008      	str	r0, [sp, #32]
 8008012:	2800      	cmp	r0, #0
 8008014:	d0e4      	beq.n	8007fe0 <_strtod_l+0x7d0>
 8008016:	2d00      	cmp	r5, #0
 8008018:	dd08      	ble.n	800802c <_strtod_l+0x81c>
 800801a:	002a      	movs	r2, r5
 800801c:	9907      	ldr	r1, [sp, #28]
 800801e:	9805      	ldr	r0, [sp, #20]
 8008020:	f002 fa24 	bl	800a46c <__lshift>
 8008024:	9007      	str	r0, [sp, #28]
 8008026:	2800      	cmp	r0, #0
 8008028:	d100      	bne.n	800802c <_strtod_l+0x81c>
 800802a:	e635      	b.n	8007c98 <_strtod_l+0x488>
 800802c:	9a08      	ldr	r2, [sp, #32]
 800802e:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8008030:	9805      	ldr	r0, [sp, #20]
 8008032:	f002 faa3 	bl	800a57c <__mdiff>
 8008036:	9006      	str	r0, [sp, #24]
 8008038:	2800      	cmp	r0, #0
 800803a:	d100      	bne.n	800803e <_strtod_l+0x82e>
 800803c:	e62c      	b.n	8007c98 <_strtod_l+0x488>
 800803e:	68c3      	ldr	r3, [r0, #12]
 8008040:	9907      	ldr	r1, [sp, #28]
 8008042:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008044:	2300      	movs	r3, #0
 8008046:	60c3      	str	r3, [r0, #12]
 8008048:	f002 fa7c 	bl	800a544 <__mcmp>
 800804c:	2800      	cmp	r0, #0
 800804e:	da3b      	bge.n	80080c8 <_strtod_l+0x8b8>
 8008050:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008052:	4333      	orrs	r3, r6
 8008054:	d167      	bne.n	8008126 <_strtod_l+0x916>
 8008056:	033b      	lsls	r3, r7, #12
 8008058:	d165      	bne.n	8008126 <_strtod_l+0x916>
 800805a:	22d6      	movs	r2, #214	@ 0xd6
 800805c:	4b37      	ldr	r3, [pc, #220]	@ (800813c <_strtod_l+0x92c>)
 800805e:	04d2      	lsls	r2, r2, #19
 8008060:	403b      	ands	r3, r7
 8008062:	4293      	cmp	r3, r2
 8008064:	d95f      	bls.n	8008126 <_strtod_l+0x916>
 8008066:	9b06      	ldr	r3, [sp, #24]
 8008068:	695b      	ldr	r3, [r3, #20]
 800806a:	2b00      	cmp	r3, #0
 800806c:	d103      	bne.n	8008076 <_strtod_l+0x866>
 800806e:	9b06      	ldr	r3, [sp, #24]
 8008070:	691b      	ldr	r3, [r3, #16]
 8008072:	2b01      	cmp	r3, #1
 8008074:	dd57      	ble.n	8008126 <_strtod_l+0x916>
 8008076:	9906      	ldr	r1, [sp, #24]
 8008078:	2201      	movs	r2, #1
 800807a:	9805      	ldr	r0, [sp, #20]
 800807c:	f002 f9f6 	bl	800a46c <__lshift>
 8008080:	9907      	ldr	r1, [sp, #28]
 8008082:	9006      	str	r0, [sp, #24]
 8008084:	f002 fa5e 	bl	800a544 <__mcmp>
 8008088:	2800      	cmp	r0, #0
 800808a:	dd4c      	ble.n	8008126 <_strtod_l+0x916>
 800808c:	4b2b      	ldr	r3, [pc, #172]	@ (800813c <_strtod_l+0x92c>)
 800808e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008090:	403b      	ands	r3, r7
 8008092:	2a00      	cmp	r2, #0
 8008094:	d074      	beq.n	8008180 <_strtod_l+0x970>
 8008096:	22d6      	movs	r2, #214	@ 0xd6
 8008098:	04d2      	lsls	r2, r2, #19
 800809a:	4293      	cmp	r3, r2
 800809c:	d870      	bhi.n	8008180 <_strtod_l+0x970>
 800809e:	22dc      	movs	r2, #220	@ 0xdc
 80080a0:	0492      	lsls	r2, r2, #18
 80080a2:	4293      	cmp	r3, r2
 80080a4:	d800      	bhi.n	80080a8 <_strtod_l+0x898>
 80080a6:	e693      	b.n	8007dd0 <_strtod_l+0x5c0>
 80080a8:	0030      	movs	r0, r6
 80080aa:	0039      	movs	r1, r7
 80080ac:	4b24      	ldr	r3, [pc, #144]	@ (8008140 <_strtod_l+0x930>)
 80080ae:	2200      	movs	r2, #0
 80080b0:	f7fa fa82 	bl	80025b8 <__aeabi_dmul>
 80080b4:	4b21      	ldr	r3, [pc, #132]	@ (800813c <_strtod_l+0x92c>)
 80080b6:	0006      	movs	r6, r0
 80080b8:	000f      	movs	r7, r1
 80080ba:	420b      	tst	r3, r1
 80080bc:	d000      	beq.n	80080c0 <_strtod_l+0x8b0>
 80080be:	e5f4      	b.n	8007caa <_strtod_l+0x49a>
 80080c0:	2322      	movs	r3, #34	@ 0x22
 80080c2:	9a05      	ldr	r2, [sp, #20]
 80080c4:	6013      	str	r3, [r2, #0]
 80080c6:	e5f0      	b.n	8007caa <_strtod_l+0x49a>
 80080c8:	970e      	str	r7, [sp, #56]	@ 0x38
 80080ca:	2800      	cmp	r0, #0
 80080cc:	d175      	bne.n	80081ba <_strtod_l+0x9aa>
 80080ce:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80080d0:	033b      	lsls	r3, r7, #12
 80080d2:	0b1b      	lsrs	r3, r3, #12
 80080d4:	2a00      	cmp	r2, #0
 80080d6:	d039      	beq.n	800814c <_strtod_l+0x93c>
 80080d8:	4a1a      	ldr	r2, [pc, #104]	@ (8008144 <_strtod_l+0x934>)
 80080da:	4293      	cmp	r3, r2
 80080dc:	d138      	bne.n	8008150 <_strtod_l+0x940>
 80080de:	2101      	movs	r1, #1
 80080e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80080e2:	4249      	negs	r1, r1
 80080e4:	0032      	movs	r2, r6
 80080e6:	0008      	movs	r0, r1
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d00b      	beq.n	8008104 <_strtod_l+0x8f4>
 80080ec:	24d4      	movs	r4, #212	@ 0xd4
 80080ee:	4b13      	ldr	r3, [pc, #76]	@ (800813c <_strtod_l+0x92c>)
 80080f0:	0008      	movs	r0, r1
 80080f2:	403b      	ands	r3, r7
 80080f4:	04e4      	lsls	r4, r4, #19
 80080f6:	42a3      	cmp	r3, r4
 80080f8:	d804      	bhi.n	8008104 <_strtod_l+0x8f4>
 80080fa:	306c      	adds	r0, #108	@ 0x6c
 80080fc:	0d1b      	lsrs	r3, r3, #20
 80080fe:	1ac3      	subs	r3, r0, r3
 8008100:	4099      	lsls	r1, r3
 8008102:	0008      	movs	r0, r1
 8008104:	4282      	cmp	r2, r0
 8008106:	d123      	bne.n	8008150 <_strtod_l+0x940>
 8008108:	4b0f      	ldr	r3, [pc, #60]	@ (8008148 <_strtod_l+0x938>)
 800810a:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800810c:	4299      	cmp	r1, r3
 800810e:	d102      	bne.n	8008116 <_strtod_l+0x906>
 8008110:	3201      	adds	r2, #1
 8008112:	d100      	bne.n	8008116 <_strtod_l+0x906>
 8008114:	e5c0      	b.n	8007c98 <_strtod_l+0x488>
 8008116:	4b09      	ldr	r3, [pc, #36]	@ (800813c <_strtod_l+0x92c>)
 8008118:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800811a:	2600      	movs	r6, #0
 800811c:	401a      	ands	r2, r3
 800811e:	0013      	movs	r3, r2
 8008120:	2280      	movs	r2, #128	@ 0x80
 8008122:	0352      	lsls	r2, r2, #13
 8008124:	189f      	adds	r7, r3, r2
 8008126:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008128:	2b00      	cmp	r3, #0
 800812a:	d1bd      	bne.n	80080a8 <_strtod_l+0x898>
 800812c:	e5bd      	b.n	8007caa <_strtod_l+0x49a>
 800812e:	46c0      	nop			@ (mov r8, r8)
 8008130:	0800b628 	.word	0x0800b628
 8008134:	fffffc02 	.word	0xfffffc02
 8008138:	fffffbe2 	.word	0xfffffbe2
 800813c:	7ff00000 	.word	0x7ff00000
 8008140:	39500000 	.word	0x39500000
 8008144:	000fffff 	.word	0x000fffff
 8008148:	7fefffff 	.word	0x7fefffff
 800814c:	4333      	orrs	r3, r6
 800814e:	d09d      	beq.n	800808c <_strtod_l+0x87c>
 8008150:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008152:	2b00      	cmp	r3, #0
 8008154:	d01c      	beq.n	8008190 <_strtod_l+0x980>
 8008156:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008158:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800815a:	4213      	tst	r3, r2
 800815c:	d0e3      	beq.n	8008126 <_strtod_l+0x916>
 800815e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008160:	0030      	movs	r0, r6
 8008162:	0039      	movs	r1, r7
 8008164:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008166:	2b00      	cmp	r3, #0
 8008168:	d016      	beq.n	8008198 <_strtod_l+0x988>
 800816a:	f7ff fb39 	bl	80077e0 <sulp>
 800816e:	0002      	movs	r2, r0
 8008170:	000b      	movs	r3, r1
 8008172:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8008174:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8008176:	f7f9 fa1f 	bl	80015b8 <__aeabi_dadd>
 800817a:	0006      	movs	r6, r0
 800817c:	000f      	movs	r7, r1
 800817e:	e7d2      	b.n	8008126 <_strtod_l+0x916>
 8008180:	2601      	movs	r6, #1
 8008182:	4a92      	ldr	r2, [pc, #584]	@ (80083cc <_strtod_l+0xbbc>)
 8008184:	4276      	negs	r6, r6
 8008186:	189b      	adds	r3, r3, r2
 8008188:	4a91      	ldr	r2, [pc, #580]	@ (80083d0 <_strtod_l+0xbc0>)
 800818a:	431a      	orrs	r2, r3
 800818c:	0017      	movs	r7, r2
 800818e:	e7ca      	b.n	8008126 <_strtod_l+0x916>
 8008190:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008192:	4233      	tst	r3, r6
 8008194:	d0c7      	beq.n	8008126 <_strtod_l+0x916>
 8008196:	e7e2      	b.n	800815e <_strtod_l+0x94e>
 8008198:	f7ff fb22 	bl	80077e0 <sulp>
 800819c:	0002      	movs	r2, r0
 800819e:	000b      	movs	r3, r1
 80081a0:	9810      	ldr	r0, [sp, #64]	@ 0x40
 80081a2:	9911      	ldr	r1, [sp, #68]	@ 0x44
 80081a4:	f7fa fcee 	bl	8002b84 <__aeabi_dsub>
 80081a8:	2200      	movs	r2, #0
 80081aa:	2300      	movs	r3, #0
 80081ac:	0006      	movs	r6, r0
 80081ae:	000f      	movs	r7, r1
 80081b0:	f7f8 f948 	bl	8000444 <__aeabi_dcmpeq>
 80081b4:	2800      	cmp	r0, #0
 80081b6:	d0b6      	beq.n	8008126 <_strtod_l+0x916>
 80081b8:	e60a      	b.n	8007dd0 <_strtod_l+0x5c0>
 80081ba:	9907      	ldr	r1, [sp, #28]
 80081bc:	9806      	ldr	r0, [sp, #24]
 80081be:	f002 fb43 	bl	800a848 <__ratio>
 80081c2:	2380      	movs	r3, #128	@ 0x80
 80081c4:	2200      	movs	r2, #0
 80081c6:	05db      	lsls	r3, r3, #23
 80081c8:	0004      	movs	r4, r0
 80081ca:	000d      	movs	r5, r1
 80081cc:	f7f8 f94a 	bl	8000464 <__aeabi_dcmple>
 80081d0:	2800      	cmp	r0, #0
 80081d2:	d06c      	beq.n	80082ae <_strtod_l+0xa9e>
 80081d4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d177      	bne.n	80082ca <_strtod_l+0xaba>
 80081da:	2e00      	cmp	r6, #0
 80081dc:	d157      	bne.n	800828e <_strtod_l+0xa7e>
 80081de:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80081e0:	031b      	lsls	r3, r3, #12
 80081e2:	d15a      	bne.n	800829a <_strtod_l+0xa8a>
 80081e4:	2200      	movs	r2, #0
 80081e6:	0020      	movs	r0, r4
 80081e8:	0029      	movs	r1, r5
 80081ea:	4b7a      	ldr	r3, [pc, #488]	@ (80083d4 <_strtod_l+0xbc4>)
 80081ec:	f7f8 f930 	bl	8000450 <__aeabi_dcmplt>
 80081f0:	2800      	cmp	r0, #0
 80081f2:	d159      	bne.n	80082a8 <_strtod_l+0xa98>
 80081f4:	0020      	movs	r0, r4
 80081f6:	0029      	movs	r1, r5
 80081f8:	2200      	movs	r2, #0
 80081fa:	4b77      	ldr	r3, [pc, #476]	@ (80083d8 <_strtod_l+0xbc8>)
 80081fc:	f7fa f9dc 	bl	80025b8 <__aeabi_dmul>
 8008200:	0004      	movs	r4, r0
 8008202:	000d      	movs	r5, r1
 8008204:	2380      	movs	r3, #128	@ 0x80
 8008206:	061b      	lsls	r3, r3, #24
 8008208:	18eb      	adds	r3, r5, r3
 800820a:	940a      	str	r4, [sp, #40]	@ 0x28
 800820c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800820e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008210:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008212:	9216      	str	r2, [sp, #88]	@ 0x58
 8008214:	9317      	str	r3, [sp, #92]	@ 0x5c
 8008216:	4a71      	ldr	r2, [pc, #452]	@ (80083dc <_strtod_l+0xbcc>)
 8008218:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800821a:	4013      	ands	r3, r2
 800821c:	9315      	str	r3, [sp, #84]	@ 0x54
 800821e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8008220:	4b6f      	ldr	r3, [pc, #444]	@ (80083e0 <_strtod_l+0xbd0>)
 8008222:	429a      	cmp	r2, r3
 8008224:	d000      	beq.n	8008228 <_strtod_l+0xa18>
 8008226:	e087      	b.n	8008338 <_strtod_l+0xb28>
 8008228:	4a6e      	ldr	r2, [pc, #440]	@ (80083e4 <_strtod_l+0xbd4>)
 800822a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800822c:	4694      	mov	ip, r2
 800822e:	4463      	add	r3, ip
 8008230:	001f      	movs	r7, r3
 8008232:	0030      	movs	r0, r6
 8008234:	0019      	movs	r1, r3
 8008236:	f002 fa3b 	bl	800a6b0 <__ulp>
 800823a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800823c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800823e:	f7fa f9bb 	bl	80025b8 <__aeabi_dmul>
 8008242:	0032      	movs	r2, r6
 8008244:	003b      	movs	r3, r7
 8008246:	f7f9 f9b7 	bl	80015b8 <__aeabi_dadd>
 800824a:	4a64      	ldr	r2, [pc, #400]	@ (80083dc <_strtod_l+0xbcc>)
 800824c:	4b66      	ldr	r3, [pc, #408]	@ (80083e8 <_strtod_l+0xbd8>)
 800824e:	0006      	movs	r6, r0
 8008250:	400a      	ands	r2, r1
 8008252:	429a      	cmp	r2, r3
 8008254:	d940      	bls.n	80082d8 <_strtod_l+0xac8>
 8008256:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008258:	4a64      	ldr	r2, [pc, #400]	@ (80083ec <_strtod_l+0xbdc>)
 800825a:	4293      	cmp	r3, r2
 800825c:	d103      	bne.n	8008266 <_strtod_l+0xa56>
 800825e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008260:	3301      	adds	r3, #1
 8008262:	d100      	bne.n	8008266 <_strtod_l+0xa56>
 8008264:	e518      	b.n	8007c98 <_strtod_l+0x488>
 8008266:	2601      	movs	r6, #1
 8008268:	4f60      	ldr	r7, [pc, #384]	@ (80083ec <_strtod_l+0xbdc>)
 800826a:	4276      	negs	r6, r6
 800826c:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800826e:	9805      	ldr	r0, [sp, #20]
 8008270:	f001 feda 	bl	800a028 <_Bfree>
 8008274:	9908      	ldr	r1, [sp, #32]
 8008276:	9805      	ldr	r0, [sp, #20]
 8008278:	f001 fed6 	bl	800a028 <_Bfree>
 800827c:	9907      	ldr	r1, [sp, #28]
 800827e:	9805      	ldr	r0, [sp, #20]
 8008280:	f001 fed2 	bl	800a028 <_Bfree>
 8008284:	9906      	ldr	r1, [sp, #24]
 8008286:	9805      	ldr	r0, [sp, #20]
 8008288:	f001 fece 	bl	800a028 <_Bfree>
 800828c:	e617      	b.n	8007ebe <_strtod_l+0x6ae>
 800828e:	2e01      	cmp	r6, #1
 8008290:	d103      	bne.n	800829a <_strtod_l+0xa8a>
 8008292:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008294:	2b00      	cmp	r3, #0
 8008296:	d100      	bne.n	800829a <_strtod_l+0xa8a>
 8008298:	e59a      	b.n	8007dd0 <_strtod_l+0x5c0>
 800829a:	2300      	movs	r3, #0
 800829c:	4c54      	ldr	r4, [pc, #336]	@ (80083f0 <_strtod_l+0xbe0>)
 800829e:	4d4d      	ldr	r5, [pc, #308]	@ (80083d4 <_strtod_l+0xbc4>)
 80082a0:	930a      	str	r3, [sp, #40]	@ 0x28
 80082a2:	940b      	str	r4, [sp, #44]	@ 0x2c
 80082a4:	2400      	movs	r4, #0
 80082a6:	e7b2      	b.n	800820e <_strtod_l+0x9fe>
 80082a8:	2400      	movs	r4, #0
 80082aa:	4d4b      	ldr	r5, [pc, #300]	@ (80083d8 <_strtod_l+0xbc8>)
 80082ac:	e7aa      	b.n	8008204 <_strtod_l+0x9f4>
 80082ae:	0020      	movs	r0, r4
 80082b0:	0029      	movs	r1, r5
 80082b2:	4b49      	ldr	r3, [pc, #292]	@ (80083d8 <_strtod_l+0xbc8>)
 80082b4:	2200      	movs	r2, #0
 80082b6:	f7fa f97f 	bl	80025b8 <__aeabi_dmul>
 80082ba:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80082bc:	0004      	movs	r4, r0
 80082be:	000d      	movs	r5, r1
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d09f      	beq.n	8008204 <_strtod_l+0x9f4>
 80082c4:	940a      	str	r4, [sp, #40]	@ 0x28
 80082c6:	950b      	str	r5, [sp, #44]	@ 0x2c
 80082c8:	e7a1      	b.n	800820e <_strtod_l+0x9fe>
 80082ca:	2300      	movs	r3, #0
 80082cc:	4c41      	ldr	r4, [pc, #260]	@ (80083d4 <_strtod_l+0xbc4>)
 80082ce:	0025      	movs	r5, r4
 80082d0:	930a      	str	r3, [sp, #40]	@ 0x28
 80082d2:	940b      	str	r4, [sp, #44]	@ 0x2c
 80082d4:	001c      	movs	r4, r3
 80082d6:	e79a      	b.n	800820e <_strtod_l+0x9fe>
 80082d8:	23d4      	movs	r3, #212	@ 0xd4
 80082da:	049b      	lsls	r3, r3, #18
 80082dc:	18cf      	adds	r7, r1, r3
 80082de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082e0:	9710      	str	r7, [sp, #64]	@ 0x40
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d1c2      	bne.n	800826c <_strtod_l+0xa5c>
 80082e6:	4b3d      	ldr	r3, [pc, #244]	@ (80083dc <_strtod_l+0xbcc>)
 80082e8:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80082ea:	403b      	ands	r3, r7
 80082ec:	429a      	cmp	r2, r3
 80082ee:	d1bd      	bne.n	800826c <_strtod_l+0xa5c>
 80082f0:	0020      	movs	r0, r4
 80082f2:	0029      	movs	r1, r5
 80082f4:	f7f8 f92c 	bl	8000550 <__aeabi_d2lz>
 80082f8:	f7f8 f964 	bl	80005c4 <__aeabi_l2d>
 80082fc:	0002      	movs	r2, r0
 80082fe:	000b      	movs	r3, r1
 8008300:	0020      	movs	r0, r4
 8008302:	0029      	movs	r1, r5
 8008304:	f7fa fc3e 	bl	8002b84 <__aeabi_dsub>
 8008308:	033c      	lsls	r4, r7, #12
 800830a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800830c:	0b24      	lsrs	r4, r4, #12
 800830e:	4334      	orrs	r4, r6
 8008310:	900e      	str	r0, [sp, #56]	@ 0x38
 8008312:	910f      	str	r1, [sp, #60]	@ 0x3c
 8008314:	4a37      	ldr	r2, [pc, #220]	@ (80083f4 <_strtod_l+0xbe4>)
 8008316:	431c      	orrs	r4, r3
 8008318:	d052      	beq.n	80083c0 <_strtod_l+0xbb0>
 800831a:	4b37      	ldr	r3, [pc, #220]	@ (80083f8 <_strtod_l+0xbe8>)
 800831c:	f7f8 f898 	bl	8000450 <__aeabi_dcmplt>
 8008320:	2800      	cmp	r0, #0
 8008322:	d000      	beq.n	8008326 <_strtod_l+0xb16>
 8008324:	e4c1      	b.n	8007caa <_strtod_l+0x49a>
 8008326:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8008328:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800832a:	4a34      	ldr	r2, [pc, #208]	@ (80083fc <_strtod_l+0xbec>)
 800832c:	4b2a      	ldr	r3, [pc, #168]	@ (80083d8 <_strtod_l+0xbc8>)
 800832e:	f7f8 f8a3 	bl	8000478 <__aeabi_dcmpgt>
 8008332:	2800      	cmp	r0, #0
 8008334:	d09a      	beq.n	800826c <_strtod_l+0xa5c>
 8008336:	e4b8      	b.n	8007caa <_strtod_l+0x49a>
 8008338:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800833a:	2b00      	cmp	r3, #0
 800833c:	d02a      	beq.n	8008394 <_strtod_l+0xb84>
 800833e:	23d4      	movs	r3, #212	@ 0xd4
 8008340:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8008342:	04db      	lsls	r3, r3, #19
 8008344:	429a      	cmp	r2, r3
 8008346:	d825      	bhi.n	8008394 <_strtod_l+0xb84>
 8008348:	0020      	movs	r0, r4
 800834a:	0029      	movs	r1, r5
 800834c:	4a2c      	ldr	r2, [pc, #176]	@ (8008400 <_strtod_l+0xbf0>)
 800834e:	4b2d      	ldr	r3, [pc, #180]	@ (8008404 <_strtod_l+0xbf4>)
 8008350:	f7f8 f888 	bl	8000464 <__aeabi_dcmple>
 8008354:	2800      	cmp	r0, #0
 8008356:	d016      	beq.n	8008386 <_strtod_l+0xb76>
 8008358:	0020      	movs	r0, r4
 800835a:	0029      	movs	r1, r5
 800835c:	f7f8 f8da 	bl	8000514 <__aeabi_d2uiz>
 8008360:	2800      	cmp	r0, #0
 8008362:	d100      	bne.n	8008366 <_strtod_l+0xb56>
 8008364:	3001      	adds	r0, #1
 8008366:	f7fb f8a3 	bl	80034b0 <__aeabi_ui2d>
 800836a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800836c:	0004      	movs	r4, r0
 800836e:	000d      	movs	r5, r1
 8008370:	2b00      	cmp	r3, #0
 8008372:	d122      	bne.n	80083ba <_strtod_l+0xbaa>
 8008374:	2380      	movs	r3, #128	@ 0x80
 8008376:	061b      	lsls	r3, r3, #24
 8008378:	18cb      	adds	r3, r1, r3
 800837a:	9018      	str	r0, [sp, #96]	@ 0x60
 800837c:	9319      	str	r3, [sp, #100]	@ 0x64
 800837e:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8008380:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008382:	9216      	str	r2, [sp, #88]	@ 0x58
 8008384:	9317      	str	r3, [sp, #92]	@ 0x5c
 8008386:	22d6      	movs	r2, #214	@ 0xd6
 8008388:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800838a:	04d2      	lsls	r2, r2, #19
 800838c:	189b      	adds	r3, r3, r2
 800838e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8008390:	1a9b      	subs	r3, r3, r2
 8008392:	9317      	str	r3, [sp, #92]	@ 0x5c
 8008394:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8008396:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8008398:	9e16      	ldr	r6, [sp, #88]	@ 0x58
 800839a:	9f17      	ldr	r7, [sp, #92]	@ 0x5c
 800839c:	f002 f988 	bl	800a6b0 <__ulp>
 80083a0:	0002      	movs	r2, r0
 80083a2:	000b      	movs	r3, r1
 80083a4:	0030      	movs	r0, r6
 80083a6:	0039      	movs	r1, r7
 80083a8:	f7fa f906 	bl	80025b8 <__aeabi_dmul>
 80083ac:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 80083ae:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80083b0:	f7f9 f902 	bl	80015b8 <__aeabi_dadd>
 80083b4:	0006      	movs	r6, r0
 80083b6:	000f      	movs	r7, r1
 80083b8:	e791      	b.n	80082de <_strtod_l+0xace>
 80083ba:	9418      	str	r4, [sp, #96]	@ 0x60
 80083bc:	9519      	str	r5, [sp, #100]	@ 0x64
 80083be:	e7de      	b.n	800837e <_strtod_l+0xb6e>
 80083c0:	4b11      	ldr	r3, [pc, #68]	@ (8008408 <_strtod_l+0xbf8>)
 80083c2:	980e      	ldr	r0, [sp, #56]	@ 0x38
 80083c4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80083c6:	f7f8 f843 	bl	8000450 <__aeabi_dcmplt>
 80083ca:	e7b2      	b.n	8008332 <_strtod_l+0xb22>
 80083cc:	fff00000 	.word	0xfff00000
 80083d0:	000fffff 	.word	0x000fffff
 80083d4:	3ff00000 	.word	0x3ff00000
 80083d8:	3fe00000 	.word	0x3fe00000
 80083dc:	7ff00000 	.word	0x7ff00000
 80083e0:	7fe00000 	.word	0x7fe00000
 80083e4:	fcb00000 	.word	0xfcb00000
 80083e8:	7c9fffff 	.word	0x7c9fffff
 80083ec:	7fefffff 	.word	0x7fefffff
 80083f0:	bff00000 	.word	0xbff00000
 80083f4:	94a03595 	.word	0x94a03595
 80083f8:	3fdfffff 	.word	0x3fdfffff
 80083fc:	35afe535 	.word	0x35afe535
 8008400:	ffc00000 	.word	0xffc00000
 8008404:	41dfffff 	.word	0x41dfffff
 8008408:	3fcfffff 	.word	0x3fcfffff

0800840c <_strtod_r>:
 800840c:	b510      	push	{r4, lr}
 800840e:	4b02      	ldr	r3, [pc, #8]	@ (8008418 <_strtod_r+0xc>)
 8008410:	f7ff f9fe 	bl	8007810 <_strtod_l>
 8008414:	bd10      	pop	{r4, pc}
 8008416:	46c0      	nop			@ (mov r8, r8)
 8008418:	20000020 	.word	0x20000020

0800841c <_strtol_l.isra.0>:
 800841c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800841e:	b085      	sub	sp, #20
 8008420:	0017      	movs	r7, r2
 8008422:	001e      	movs	r6, r3
 8008424:	9003      	str	r0, [sp, #12]
 8008426:	9101      	str	r1, [sp, #4]
 8008428:	2b24      	cmp	r3, #36	@ 0x24
 800842a:	d823      	bhi.n	8008474 <_strtol_l.isra.0+0x58>
 800842c:	000c      	movs	r4, r1
 800842e:	2b01      	cmp	r3, #1
 8008430:	d020      	beq.n	8008474 <_strtol_l.isra.0+0x58>
 8008432:	4b3d      	ldr	r3, [pc, #244]	@ (8008528 <_strtol_l.isra.0+0x10c>)
 8008434:	2208      	movs	r2, #8
 8008436:	469c      	mov	ip, r3
 8008438:	0023      	movs	r3, r4
 800843a:	4661      	mov	r1, ip
 800843c:	781d      	ldrb	r5, [r3, #0]
 800843e:	3401      	adds	r4, #1
 8008440:	5d48      	ldrb	r0, [r1, r5]
 8008442:	0001      	movs	r1, r0
 8008444:	4011      	ands	r1, r2
 8008446:	4210      	tst	r0, r2
 8008448:	d1f6      	bne.n	8008438 <_strtol_l.isra.0+0x1c>
 800844a:	2d2d      	cmp	r5, #45	@ 0x2d
 800844c:	d119      	bne.n	8008482 <_strtol_l.isra.0+0x66>
 800844e:	7825      	ldrb	r5, [r4, #0]
 8008450:	1c9c      	adds	r4, r3, #2
 8008452:	2301      	movs	r3, #1
 8008454:	9300      	str	r3, [sp, #0]
 8008456:	2210      	movs	r2, #16
 8008458:	0033      	movs	r3, r6
 800845a:	4393      	bics	r3, r2
 800845c:	d11d      	bne.n	800849a <_strtol_l.isra.0+0x7e>
 800845e:	2d30      	cmp	r5, #48	@ 0x30
 8008460:	d115      	bne.n	800848e <_strtol_l.isra.0+0x72>
 8008462:	2120      	movs	r1, #32
 8008464:	7823      	ldrb	r3, [r4, #0]
 8008466:	438b      	bics	r3, r1
 8008468:	2b58      	cmp	r3, #88	@ 0x58
 800846a:	d110      	bne.n	800848e <_strtol_l.isra.0+0x72>
 800846c:	7865      	ldrb	r5, [r4, #1]
 800846e:	3402      	adds	r4, #2
 8008470:	2610      	movs	r6, #16
 8008472:	e012      	b.n	800849a <_strtol_l.isra.0+0x7e>
 8008474:	f000 f896 	bl	80085a4 <__errno>
 8008478:	2316      	movs	r3, #22
 800847a:	6003      	str	r3, [r0, #0]
 800847c:	2000      	movs	r0, #0
 800847e:	b005      	add	sp, #20
 8008480:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008482:	9100      	str	r1, [sp, #0]
 8008484:	2d2b      	cmp	r5, #43	@ 0x2b
 8008486:	d1e6      	bne.n	8008456 <_strtol_l.isra.0+0x3a>
 8008488:	7825      	ldrb	r5, [r4, #0]
 800848a:	1c9c      	adds	r4, r3, #2
 800848c:	e7e3      	b.n	8008456 <_strtol_l.isra.0+0x3a>
 800848e:	2e00      	cmp	r6, #0
 8008490:	d1ee      	bne.n	8008470 <_strtol_l.isra.0+0x54>
 8008492:	360a      	adds	r6, #10
 8008494:	2d30      	cmp	r5, #48	@ 0x30
 8008496:	d100      	bne.n	800849a <_strtol_l.isra.0+0x7e>
 8008498:	3e02      	subs	r6, #2
 800849a:	4a24      	ldr	r2, [pc, #144]	@ (800852c <_strtol_l.isra.0+0x110>)
 800849c:	9b00      	ldr	r3, [sp, #0]
 800849e:	4694      	mov	ip, r2
 80084a0:	4463      	add	r3, ip
 80084a2:	0031      	movs	r1, r6
 80084a4:	0018      	movs	r0, r3
 80084a6:	9302      	str	r3, [sp, #8]
 80084a8:	f7f7 fecc 	bl	8000244 <__aeabi_uidivmod>
 80084ac:	2200      	movs	r2, #0
 80084ae:	4684      	mov	ip, r0
 80084b0:	0010      	movs	r0, r2
 80084b2:	002b      	movs	r3, r5
 80084b4:	3b30      	subs	r3, #48	@ 0x30
 80084b6:	2b09      	cmp	r3, #9
 80084b8:	d811      	bhi.n	80084de <_strtol_l.isra.0+0xc2>
 80084ba:	001d      	movs	r5, r3
 80084bc:	42ae      	cmp	r6, r5
 80084be:	dd1d      	ble.n	80084fc <_strtol_l.isra.0+0xe0>
 80084c0:	1c53      	adds	r3, r2, #1
 80084c2:	d009      	beq.n	80084d8 <_strtol_l.isra.0+0xbc>
 80084c4:	2201      	movs	r2, #1
 80084c6:	4252      	negs	r2, r2
 80084c8:	4584      	cmp	ip, r0
 80084ca:	d305      	bcc.n	80084d8 <_strtol_l.isra.0+0xbc>
 80084cc:	d101      	bne.n	80084d2 <_strtol_l.isra.0+0xb6>
 80084ce:	42a9      	cmp	r1, r5
 80084d0:	db11      	blt.n	80084f6 <_strtol_l.isra.0+0xda>
 80084d2:	2201      	movs	r2, #1
 80084d4:	4370      	muls	r0, r6
 80084d6:	1828      	adds	r0, r5, r0
 80084d8:	7825      	ldrb	r5, [r4, #0]
 80084da:	3401      	adds	r4, #1
 80084dc:	e7e9      	b.n	80084b2 <_strtol_l.isra.0+0x96>
 80084de:	002b      	movs	r3, r5
 80084e0:	3b41      	subs	r3, #65	@ 0x41
 80084e2:	2b19      	cmp	r3, #25
 80084e4:	d801      	bhi.n	80084ea <_strtol_l.isra.0+0xce>
 80084e6:	3d37      	subs	r5, #55	@ 0x37
 80084e8:	e7e8      	b.n	80084bc <_strtol_l.isra.0+0xa0>
 80084ea:	002b      	movs	r3, r5
 80084ec:	3b61      	subs	r3, #97	@ 0x61
 80084ee:	2b19      	cmp	r3, #25
 80084f0:	d804      	bhi.n	80084fc <_strtol_l.isra.0+0xe0>
 80084f2:	3d57      	subs	r5, #87	@ 0x57
 80084f4:	e7e2      	b.n	80084bc <_strtol_l.isra.0+0xa0>
 80084f6:	2201      	movs	r2, #1
 80084f8:	4252      	negs	r2, r2
 80084fa:	e7ed      	b.n	80084d8 <_strtol_l.isra.0+0xbc>
 80084fc:	1c53      	adds	r3, r2, #1
 80084fe:	d108      	bne.n	8008512 <_strtol_l.isra.0+0xf6>
 8008500:	2322      	movs	r3, #34	@ 0x22
 8008502:	9a03      	ldr	r2, [sp, #12]
 8008504:	9802      	ldr	r0, [sp, #8]
 8008506:	6013      	str	r3, [r2, #0]
 8008508:	2f00      	cmp	r7, #0
 800850a:	d0b8      	beq.n	800847e <_strtol_l.isra.0+0x62>
 800850c:	1e63      	subs	r3, r4, #1
 800850e:	9301      	str	r3, [sp, #4]
 8008510:	e007      	b.n	8008522 <_strtol_l.isra.0+0x106>
 8008512:	9b00      	ldr	r3, [sp, #0]
 8008514:	2b00      	cmp	r3, #0
 8008516:	d000      	beq.n	800851a <_strtol_l.isra.0+0xfe>
 8008518:	4240      	negs	r0, r0
 800851a:	2f00      	cmp	r7, #0
 800851c:	d0af      	beq.n	800847e <_strtol_l.isra.0+0x62>
 800851e:	2a00      	cmp	r2, #0
 8008520:	d1f4      	bne.n	800850c <_strtol_l.isra.0+0xf0>
 8008522:	9b01      	ldr	r3, [sp, #4]
 8008524:	603b      	str	r3, [r7, #0]
 8008526:	e7aa      	b.n	800847e <_strtol_l.isra.0+0x62>
 8008528:	0800b651 	.word	0x0800b651
 800852c:	7fffffff 	.word	0x7fffffff

08008530 <_strtol_r>:
 8008530:	b510      	push	{r4, lr}
 8008532:	f7ff ff73 	bl	800841c <_strtol_l.isra.0>
 8008536:	bd10      	pop	{r4, pc}

08008538 <_fwalk_sglue>:
 8008538:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800853a:	0014      	movs	r4, r2
 800853c:	2600      	movs	r6, #0
 800853e:	9000      	str	r0, [sp, #0]
 8008540:	9101      	str	r1, [sp, #4]
 8008542:	68a5      	ldr	r5, [r4, #8]
 8008544:	6867      	ldr	r7, [r4, #4]
 8008546:	3f01      	subs	r7, #1
 8008548:	d504      	bpl.n	8008554 <_fwalk_sglue+0x1c>
 800854a:	6824      	ldr	r4, [r4, #0]
 800854c:	2c00      	cmp	r4, #0
 800854e:	d1f8      	bne.n	8008542 <_fwalk_sglue+0xa>
 8008550:	0030      	movs	r0, r6
 8008552:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008554:	89ab      	ldrh	r3, [r5, #12]
 8008556:	2b01      	cmp	r3, #1
 8008558:	d908      	bls.n	800856c <_fwalk_sglue+0x34>
 800855a:	220e      	movs	r2, #14
 800855c:	5eab      	ldrsh	r3, [r5, r2]
 800855e:	3301      	adds	r3, #1
 8008560:	d004      	beq.n	800856c <_fwalk_sglue+0x34>
 8008562:	0029      	movs	r1, r5
 8008564:	9800      	ldr	r0, [sp, #0]
 8008566:	9b01      	ldr	r3, [sp, #4]
 8008568:	4798      	blx	r3
 800856a:	4306      	orrs	r6, r0
 800856c:	3568      	adds	r5, #104	@ 0x68
 800856e:	e7ea      	b.n	8008546 <_fwalk_sglue+0xe>

08008570 <memset>:
 8008570:	0003      	movs	r3, r0
 8008572:	1882      	adds	r2, r0, r2
 8008574:	4293      	cmp	r3, r2
 8008576:	d100      	bne.n	800857a <memset+0xa>
 8008578:	4770      	bx	lr
 800857a:	7019      	strb	r1, [r3, #0]
 800857c:	3301      	adds	r3, #1
 800857e:	e7f9      	b.n	8008574 <memset+0x4>

08008580 <strncmp>:
 8008580:	b530      	push	{r4, r5, lr}
 8008582:	0005      	movs	r5, r0
 8008584:	1e10      	subs	r0, r2, #0
 8008586:	d00b      	beq.n	80085a0 <strncmp+0x20>
 8008588:	2400      	movs	r4, #0
 800858a:	3a01      	subs	r2, #1
 800858c:	5d2b      	ldrb	r3, [r5, r4]
 800858e:	5d08      	ldrb	r0, [r1, r4]
 8008590:	4283      	cmp	r3, r0
 8008592:	d104      	bne.n	800859e <strncmp+0x1e>
 8008594:	4294      	cmp	r4, r2
 8008596:	d002      	beq.n	800859e <strncmp+0x1e>
 8008598:	3401      	adds	r4, #1
 800859a:	2b00      	cmp	r3, #0
 800859c:	d1f6      	bne.n	800858c <strncmp+0xc>
 800859e:	1a18      	subs	r0, r3, r0
 80085a0:	bd30      	pop	{r4, r5, pc}
	...

080085a4 <__errno>:
 80085a4:	4b01      	ldr	r3, [pc, #4]	@ (80085ac <__errno+0x8>)
 80085a6:	6818      	ldr	r0, [r3, #0]
 80085a8:	4770      	bx	lr
 80085aa:	46c0      	nop			@ (mov r8, r8)
 80085ac:	2000018c 	.word	0x2000018c

080085b0 <__libc_init_array>:
 80085b0:	b570      	push	{r4, r5, r6, lr}
 80085b2:	2600      	movs	r6, #0
 80085b4:	4c0c      	ldr	r4, [pc, #48]	@ (80085e8 <__libc_init_array+0x38>)
 80085b6:	4d0d      	ldr	r5, [pc, #52]	@ (80085ec <__libc_init_array+0x3c>)
 80085b8:	1b64      	subs	r4, r4, r5
 80085ba:	10a4      	asrs	r4, r4, #2
 80085bc:	42a6      	cmp	r6, r4
 80085be:	d109      	bne.n	80085d4 <__libc_init_array+0x24>
 80085c0:	2600      	movs	r6, #0
 80085c2:	f002 fe1b 	bl	800b1fc <_init>
 80085c6:	4c0a      	ldr	r4, [pc, #40]	@ (80085f0 <__libc_init_array+0x40>)
 80085c8:	4d0a      	ldr	r5, [pc, #40]	@ (80085f4 <__libc_init_array+0x44>)
 80085ca:	1b64      	subs	r4, r4, r5
 80085cc:	10a4      	asrs	r4, r4, #2
 80085ce:	42a6      	cmp	r6, r4
 80085d0:	d105      	bne.n	80085de <__libc_init_array+0x2e>
 80085d2:	bd70      	pop	{r4, r5, r6, pc}
 80085d4:	00b3      	lsls	r3, r6, #2
 80085d6:	58eb      	ldr	r3, [r5, r3]
 80085d8:	4798      	blx	r3
 80085da:	3601      	adds	r6, #1
 80085dc:	e7ee      	b.n	80085bc <__libc_init_array+0xc>
 80085de:	00b3      	lsls	r3, r6, #2
 80085e0:	58eb      	ldr	r3, [r5, r3]
 80085e2:	4798      	blx	r3
 80085e4:	3601      	adds	r6, #1
 80085e6:	e7f2      	b.n	80085ce <__libc_init_array+0x1e>
 80085e8:	0800b850 	.word	0x0800b850
 80085ec:	0800b850 	.word	0x0800b850
 80085f0:	0800b854 	.word	0x0800b854
 80085f4:	0800b850 	.word	0x0800b850

080085f8 <__retarget_lock_init_recursive>:
 80085f8:	4770      	bx	lr

080085fa <__retarget_lock_acquire_recursive>:
 80085fa:	4770      	bx	lr

080085fc <__retarget_lock_release_recursive>:
 80085fc:	4770      	bx	lr
	...

08008600 <_localeconv_r>:
 8008600:	4800      	ldr	r0, [pc, #0]	@ (8008604 <_localeconv_r+0x4>)
 8008602:	4770      	bx	lr
 8008604:	20000110 	.word	0x20000110

08008608 <memchr>:
 8008608:	b2c9      	uxtb	r1, r1
 800860a:	1882      	adds	r2, r0, r2
 800860c:	4290      	cmp	r0, r2
 800860e:	d101      	bne.n	8008614 <memchr+0xc>
 8008610:	2000      	movs	r0, #0
 8008612:	4770      	bx	lr
 8008614:	7803      	ldrb	r3, [r0, #0]
 8008616:	428b      	cmp	r3, r1
 8008618:	d0fb      	beq.n	8008612 <memchr+0xa>
 800861a:	3001      	adds	r0, #1
 800861c:	e7f6      	b.n	800860c <memchr+0x4>

0800861e <memcpy>:
 800861e:	2300      	movs	r3, #0
 8008620:	b510      	push	{r4, lr}
 8008622:	429a      	cmp	r2, r3
 8008624:	d100      	bne.n	8008628 <memcpy+0xa>
 8008626:	bd10      	pop	{r4, pc}
 8008628:	5ccc      	ldrb	r4, [r1, r3]
 800862a:	54c4      	strb	r4, [r0, r3]
 800862c:	3301      	adds	r3, #1
 800862e:	e7f8      	b.n	8008622 <memcpy+0x4>

08008630 <nan>:
 8008630:	2000      	movs	r0, #0
 8008632:	4901      	ldr	r1, [pc, #4]	@ (8008638 <nan+0x8>)
 8008634:	4770      	bx	lr
 8008636:	46c0      	nop			@ (mov r8, r8)
 8008638:	7ff80000 	.word	0x7ff80000

0800863c <nanf>:
 800863c:	4800      	ldr	r0, [pc, #0]	@ (8008640 <nanf+0x4>)
 800863e:	4770      	bx	lr
 8008640:	7fc00000 	.word	0x7fc00000

08008644 <quorem>:
 8008644:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008646:	6903      	ldr	r3, [r0, #16]
 8008648:	690c      	ldr	r4, [r1, #16]
 800864a:	b089      	sub	sp, #36	@ 0x24
 800864c:	9003      	str	r0, [sp, #12]
 800864e:	9106      	str	r1, [sp, #24]
 8008650:	2000      	movs	r0, #0
 8008652:	42a3      	cmp	r3, r4
 8008654:	db63      	blt.n	800871e <quorem+0xda>
 8008656:	000b      	movs	r3, r1
 8008658:	3c01      	subs	r4, #1
 800865a:	3314      	adds	r3, #20
 800865c:	00a5      	lsls	r5, r4, #2
 800865e:	9304      	str	r3, [sp, #16]
 8008660:	195b      	adds	r3, r3, r5
 8008662:	9305      	str	r3, [sp, #20]
 8008664:	9b03      	ldr	r3, [sp, #12]
 8008666:	3314      	adds	r3, #20
 8008668:	9301      	str	r3, [sp, #4]
 800866a:	195d      	adds	r5, r3, r5
 800866c:	9b05      	ldr	r3, [sp, #20]
 800866e:	682f      	ldr	r7, [r5, #0]
 8008670:	681e      	ldr	r6, [r3, #0]
 8008672:	0038      	movs	r0, r7
 8008674:	3601      	adds	r6, #1
 8008676:	0031      	movs	r1, r6
 8008678:	f7f7 fd5e 	bl	8000138 <__udivsi3>
 800867c:	9002      	str	r0, [sp, #8]
 800867e:	42b7      	cmp	r7, r6
 8008680:	d327      	bcc.n	80086d2 <quorem+0x8e>
 8008682:	9b04      	ldr	r3, [sp, #16]
 8008684:	2700      	movs	r7, #0
 8008686:	469c      	mov	ip, r3
 8008688:	9e01      	ldr	r6, [sp, #4]
 800868a:	9707      	str	r7, [sp, #28]
 800868c:	4662      	mov	r2, ip
 800868e:	ca08      	ldmia	r2!, {r3}
 8008690:	6830      	ldr	r0, [r6, #0]
 8008692:	4694      	mov	ip, r2
 8008694:	9a02      	ldr	r2, [sp, #8]
 8008696:	b299      	uxth	r1, r3
 8008698:	4351      	muls	r1, r2
 800869a:	0c1b      	lsrs	r3, r3, #16
 800869c:	4353      	muls	r3, r2
 800869e:	19c9      	adds	r1, r1, r7
 80086a0:	0c0a      	lsrs	r2, r1, #16
 80086a2:	189b      	adds	r3, r3, r2
 80086a4:	b289      	uxth	r1, r1
 80086a6:	b282      	uxth	r2, r0
 80086a8:	1a52      	subs	r2, r2, r1
 80086aa:	9907      	ldr	r1, [sp, #28]
 80086ac:	0c1f      	lsrs	r7, r3, #16
 80086ae:	1852      	adds	r2, r2, r1
 80086b0:	0c00      	lsrs	r0, r0, #16
 80086b2:	b29b      	uxth	r3, r3
 80086b4:	1411      	asrs	r1, r2, #16
 80086b6:	1ac3      	subs	r3, r0, r3
 80086b8:	185b      	adds	r3, r3, r1
 80086ba:	1419      	asrs	r1, r3, #16
 80086bc:	b292      	uxth	r2, r2
 80086be:	041b      	lsls	r3, r3, #16
 80086c0:	431a      	orrs	r2, r3
 80086c2:	9b05      	ldr	r3, [sp, #20]
 80086c4:	9107      	str	r1, [sp, #28]
 80086c6:	c604      	stmia	r6!, {r2}
 80086c8:	4563      	cmp	r3, ip
 80086ca:	d2df      	bcs.n	800868c <quorem+0x48>
 80086cc:	682b      	ldr	r3, [r5, #0]
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d02b      	beq.n	800872a <quorem+0xe6>
 80086d2:	9906      	ldr	r1, [sp, #24]
 80086d4:	9803      	ldr	r0, [sp, #12]
 80086d6:	f001 ff35 	bl	800a544 <__mcmp>
 80086da:	2800      	cmp	r0, #0
 80086dc:	db1e      	blt.n	800871c <quorem+0xd8>
 80086de:	2600      	movs	r6, #0
 80086e0:	9d01      	ldr	r5, [sp, #4]
 80086e2:	9904      	ldr	r1, [sp, #16]
 80086e4:	c901      	ldmia	r1!, {r0}
 80086e6:	682b      	ldr	r3, [r5, #0]
 80086e8:	b287      	uxth	r7, r0
 80086ea:	b29a      	uxth	r2, r3
 80086ec:	1bd2      	subs	r2, r2, r7
 80086ee:	1992      	adds	r2, r2, r6
 80086f0:	0c00      	lsrs	r0, r0, #16
 80086f2:	0c1b      	lsrs	r3, r3, #16
 80086f4:	1a1b      	subs	r3, r3, r0
 80086f6:	1410      	asrs	r0, r2, #16
 80086f8:	181b      	adds	r3, r3, r0
 80086fa:	141e      	asrs	r6, r3, #16
 80086fc:	b292      	uxth	r2, r2
 80086fe:	041b      	lsls	r3, r3, #16
 8008700:	431a      	orrs	r2, r3
 8008702:	9b05      	ldr	r3, [sp, #20]
 8008704:	c504      	stmia	r5!, {r2}
 8008706:	428b      	cmp	r3, r1
 8008708:	d2ec      	bcs.n	80086e4 <quorem+0xa0>
 800870a:	9a01      	ldr	r2, [sp, #4]
 800870c:	00a3      	lsls	r3, r4, #2
 800870e:	18d3      	adds	r3, r2, r3
 8008710:	681a      	ldr	r2, [r3, #0]
 8008712:	2a00      	cmp	r2, #0
 8008714:	d014      	beq.n	8008740 <quorem+0xfc>
 8008716:	9b02      	ldr	r3, [sp, #8]
 8008718:	3301      	adds	r3, #1
 800871a:	9302      	str	r3, [sp, #8]
 800871c:	9802      	ldr	r0, [sp, #8]
 800871e:	b009      	add	sp, #36	@ 0x24
 8008720:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008722:	682b      	ldr	r3, [r5, #0]
 8008724:	2b00      	cmp	r3, #0
 8008726:	d104      	bne.n	8008732 <quorem+0xee>
 8008728:	3c01      	subs	r4, #1
 800872a:	9b01      	ldr	r3, [sp, #4]
 800872c:	3d04      	subs	r5, #4
 800872e:	42ab      	cmp	r3, r5
 8008730:	d3f7      	bcc.n	8008722 <quorem+0xde>
 8008732:	9b03      	ldr	r3, [sp, #12]
 8008734:	611c      	str	r4, [r3, #16]
 8008736:	e7cc      	b.n	80086d2 <quorem+0x8e>
 8008738:	681a      	ldr	r2, [r3, #0]
 800873a:	2a00      	cmp	r2, #0
 800873c:	d104      	bne.n	8008748 <quorem+0x104>
 800873e:	3c01      	subs	r4, #1
 8008740:	9a01      	ldr	r2, [sp, #4]
 8008742:	3b04      	subs	r3, #4
 8008744:	429a      	cmp	r2, r3
 8008746:	d3f7      	bcc.n	8008738 <quorem+0xf4>
 8008748:	9b03      	ldr	r3, [sp, #12]
 800874a:	611c      	str	r4, [r3, #16]
 800874c:	e7e3      	b.n	8008716 <quorem+0xd2>
	...

08008750 <_dtoa_r>:
 8008750:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008752:	0014      	movs	r4, r2
 8008754:	001d      	movs	r5, r3
 8008756:	69c6      	ldr	r6, [r0, #28]
 8008758:	b09d      	sub	sp, #116	@ 0x74
 800875a:	940a      	str	r4, [sp, #40]	@ 0x28
 800875c:	950b      	str	r5, [sp, #44]	@ 0x2c
 800875e:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 8008760:	9003      	str	r0, [sp, #12]
 8008762:	2e00      	cmp	r6, #0
 8008764:	d10f      	bne.n	8008786 <_dtoa_r+0x36>
 8008766:	2010      	movs	r0, #16
 8008768:	f001 fa9a 	bl	8009ca0 <malloc>
 800876c:	9b03      	ldr	r3, [sp, #12]
 800876e:	1e02      	subs	r2, r0, #0
 8008770:	61d8      	str	r0, [r3, #28]
 8008772:	d104      	bne.n	800877e <_dtoa_r+0x2e>
 8008774:	21ef      	movs	r1, #239	@ 0xef
 8008776:	4bc7      	ldr	r3, [pc, #796]	@ (8008a94 <_dtoa_r+0x344>)
 8008778:	48c7      	ldr	r0, [pc, #796]	@ (8008a98 <_dtoa_r+0x348>)
 800877a:	f002 f9cf 	bl	800ab1c <__assert_func>
 800877e:	6046      	str	r6, [r0, #4]
 8008780:	6086      	str	r6, [r0, #8]
 8008782:	6006      	str	r6, [r0, #0]
 8008784:	60c6      	str	r6, [r0, #12]
 8008786:	9b03      	ldr	r3, [sp, #12]
 8008788:	69db      	ldr	r3, [r3, #28]
 800878a:	6819      	ldr	r1, [r3, #0]
 800878c:	2900      	cmp	r1, #0
 800878e:	d00b      	beq.n	80087a8 <_dtoa_r+0x58>
 8008790:	685a      	ldr	r2, [r3, #4]
 8008792:	2301      	movs	r3, #1
 8008794:	4093      	lsls	r3, r2
 8008796:	604a      	str	r2, [r1, #4]
 8008798:	608b      	str	r3, [r1, #8]
 800879a:	9803      	ldr	r0, [sp, #12]
 800879c:	f001 fc44 	bl	800a028 <_Bfree>
 80087a0:	2200      	movs	r2, #0
 80087a2:	9b03      	ldr	r3, [sp, #12]
 80087a4:	69db      	ldr	r3, [r3, #28]
 80087a6:	601a      	str	r2, [r3, #0]
 80087a8:	2d00      	cmp	r5, #0
 80087aa:	da1e      	bge.n	80087ea <_dtoa_r+0x9a>
 80087ac:	2301      	movs	r3, #1
 80087ae:	603b      	str	r3, [r7, #0]
 80087b0:	006b      	lsls	r3, r5, #1
 80087b2:	085b      	lsrs	r3, r3, #1
 80087b4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80087b6:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 80087b8:	4bb8      	ldr	r3, [pc, #736]	@ (8008a9c <_dtoa_r+0x34c>)
 80087ba:	4ab8      	ldr	r2, [pc, #736]	@ (8008a9c <_dtoa_r+0x34c>)
 80087bc:	403b      	ands	r3, r7
 80087be:	4293      	cmp	r3, r2
 80087c0:	d116      	bne.n	80087f0 <_dtoa_r+0xa0>
 80087c2:	4bb7      	ldr	r3, [pc, #732]	@ (8008aa0 <_dtoa_r+0x350>)
 80087c4:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80087c6:	6013      	str	r3, [r2, #0]
 80087c8:	033b      	lsls	r3, r7, #12
 80087ca:	0b1b      	lsrs	r3, r3, #12
 80087cc:	4323      	orrs	r3, r4
 80087ce:	d101      	bne.n	80087d4 <_dtoa_r+0x84>
 80087d0:	f000 fd80 	bl	80092d4 <_dtoa_r+0xb84>
 80087d4:	4bb3      	ldr	r3, [pc, #716]	@ (8008aa4 <_dtoa_r+0x354>)
 80087d6:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 80087d8:	9308      	str	r3, [sp, #32]
 80087da:	2a00      	cmp	r2, #0
 80087dc:	d002      	beq.n	80087e4 <_dtoa_r+0x94>
 80087de:	4bb2      	ldr	r3, [pc, #712]	@ (8008aa8 <_dtoa_r+0x358>)
 80087e0:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 80087e2:	6013      	str	r3, [r2, #0]
 80087e4:	9808      	ldr	r0, [sp, #32]
 80087e6:	b01d      	add	sp, #116	@ 0x74
 80087e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80087ea:	2300      	movs	r3, #0
 80087ec:	603b      	str	r3, [r7, #0]
 80087ee:	e7e2      	b.n	80087b6 <_dtoa_r+0x66>
 80087f0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80087f2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80087f4:	9212      	str	r2, [sp, #72]	@ 0x48
 80087f6:	9313      	str	r3, [sp, #76]	@ 0x4c
 80087f8:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80087fa:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80087fc:	2200      	movs	r2, #0
 80087fe:	2300      	movs	r3, #0
 8008800:	f7f7 fe20 	bl	8000444 <__aeabi_dcmpeq>
 8008804:	1e06      	subs	r6, r0, #0
 8008806:	d00b      	beq.n	8008820 <_dtoa_r+0xd0>
 8008808:	2301      	movs	r3, #1
 800880a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800880c:	6013      	str	r3, [r2, #0]
 800880e:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8008810:	2b00      	cmp	r3, #0
 8008812:	d002      	beq.n	800881a <_dtoa_r+0xca>
 8008814:	4ba5      	ldr	r3, [pc, #660]	@ (8008aac <_dtoa_r+0x35c>)
 8008816:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8008818:	6013      	str	r3, [r2, #0]
 800881a:	4ba5      	ldr	r3, [pc, #660]	@ (8008ab0 <_dtoa_r+0x360>)
 800881c:	9308      	str	r3, [sp, #32]
 800881e:	e7e1      	b.n	80087e4 <_dtoa_r+0x94>
 8008820:	ab1a      	add	r3, sp, #104	@ 0x68
 8008822:	9301      	str	r3, [sp, #4]
 8008824:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008826:	9300      	str	r3, [sp, #0]
 8008828:	9803      	ldr	r0, [sp, #12]
 800882a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800882c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800882e:	f001 ffab 	bl	800a788 <__d2b>
 8008832:	007a      	lsls	r2, r7, #1
 8008834:	9005      	str	r0, [sp, #20]
 8008836:	0d52      	lsrs	r2, r2, #21
 8008838:	d100      	bne.n	800883c <_dtoa_r+0xec>
 800883a:	e07b      	b.n	8008934 <_dtoa_r+0x1e4>
 800883c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800883e:	9618      	str	r6, [sp, #96]	@ 0x60
 8008840:	0319      	lsls	r1, r3, #12
 8008842:	4b9c      	ldr	r3, [pc, #624]	@ (8008ab4 <_dtoa_r+0x364>)
 8008844:	0b09      	lsrs	r1, r1, #12
 8008846:	430b      	orrs	r3, r1
 8008848:	499b      	ldr	r1, [pc, #620]	@ (8008ab8 <_dtoa_r+0x368>)
 800884a:	1857      	adds	r7, r2, r1
 800884c:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800884e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8008850:	0019      	movs	r1, r3
 8008852:	2200      	movs	r2, #0
 8008854:	4b99      	ldr	r3, [pc, #612]	@ (8008abc <_dtoa_r+0x36c>)
 8008856:	f7fa f995 	bl	8002b84 <__aeabi_dsub>
 800885a:	4a99      	ldr	r2, [pc, #612]	@ (8008ac0 <_dtoa_r+0x370>)
 800885c:	4b99      	ldr	r3, [pc, #612]	@ (8008ac4 <_dtoa_r+0x374>)
 800885e:	f7f9 feab 	bl	80025b8 <__aeabi_dmul>
 8008862:	4a99      	ldr	r2, [pc, #612]	@ (8008ac8 <_dtoa_r+0x378>)
 8008864:	4b99      	ldr	r3, [pc, #612]	@ (8008acc <_dtoa_r+0x37c>)
 8008866:	f7f8 fea7 	bl	80015b8 <__aeabi_dadd>
 800886a:	0004      	movs	r4, r0
 800886c:	0038      	movs	r0, r7
 800886e:	000d      	movs	r5, r1
 8008870:	f7fa fdf0 	bl	8003454 <__aeabi_i2d>
 8008874:	4a96      	ldr	r2, [pc, #600]	@ (8008ad0 <_dtoa_r+0x380>)
 8008876:	4b97      	ldr	r3, [pc, #604]	@ (8008ad4 <_dtoa_r+0x384>)
 8008878:	f7f9 fe9e 	bl	80025b8 <__aeabi_dmul>
 800887c:	0002      	movs	r2, r0
 800887e:	000b      	movs	r3, r1
 8008880:	0020      	movs	r0, r4
 8008882:	0029      	movs	r1, r5
 8008884:	f7f8 fe98 	bl	80015b8 <__aeabi_dadd>
 8008888:	0004      	movs	r4, r0
 800888a:	000d      	movs	r5, r1
 800888c:	f7fa fda6 	bl	80033dc <__aeabi_d2iz>
 8008890:	2200      	movs	r2, #0
 8008892:	9004      	str	r0, [sp, #16]
 8008894:	2300      	movs	r3, #0
 8008896:	0020      	movs	r0, r4
 8008898:	0029      	movs	r1, r5
 800889a:	f7f7 fdd9 	bl	8000450 <__aeabi_dcmplt>
 800889e:	2800      	cmp	r0, #0
 80088a0:	d00b      	beq.n	80088ba <_dtoa_r+0x16a>
 80088a2:	9804      	ldr	r0, [sp, #16]
 80088a4:	f7fa fdd6 	bl	8003454 <__aeabi_i2d>
 80088a8:	002b      	movs	r3, r5
 80088aa:	0022      	movs	r2, r4
 80088ac:	f7f7 fdca 	bl	8000444 <__aeabi_dcmpeq>
 80088b0:	4243      	negs	r3, r0
 80088b2:	4158      	adcs	r0, r3
 80088b4:	9b04      	ldr	r3, [sp, #16]
 80088b6:	1a1b      	subs	r3, r3, r0
 80088b8:	9304      	str	r3, [sp, #16]
 80088ba:	2301      	movs	r3, #1
 80088bc:	9315      	str	r3, [sp, #84]	@ 0x54
 80088be:	9b04      	ldr	r3, [sp, #16]
 80088c0:	2b16      	cmp	r3, #22
 80088c2:	d810      	bhi.n	80088e6 <_dtoa_r+0x196>
 80088c4:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80088c6:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80088c8:	9a04      	ldr	r2, [sp, #16]
 80088ca:	4b83      	ldr	r3, [pc, #524]	@ (8008ad8 <_dtoa_r+0x388>)
 80088cc:	00d2      	lsls	r2, r2, #3
 80088ce:	189b      	adds	r3, r3, r2
 80088d0:	681a      	ldr	r2, [r3, #0]
 80088d2:	685b      	ldr	r3, [r3, #4]
 80088d4:	f7f7 fdbc 	bl	8000450 <__aeabi_dcmplt>
 80088d8:	2800      	cmp	r0, #0
 80088da:	d047      	beq.n	800896c <_dtoa_r+0x21c>
 80088dc:	9b04      	ldr	r3, [sp, #16]
 80088de:	3b01      	subs	r3, #1
 80088e0:	9304      	str	r3, [sp, #16]
 80088e2:	2300      	movs	r3, #0
 80088e4:	9315      	str	r3, [sp, #84]	@ 0x54
 80088e6:	2200      	movs	r2, #0
 80088e8:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 80088ea:	9206      	str	r2, [sp, #24]
 80088ec:	1bdb      	subs	r3, r3, r7
 80088ee:	1e5a      	subs	r2, r3, #1
 80088f0:	d53e      	bpl.n	8008970 <_dtoa_r+0x220>
 80088f2:	2201      	movs	r2, #1
 80088f4:	1ad3      	subs	r3, r2, r3
 80088f6:	9306      	str	r3, [sp, #24]
 80088f8:	2300      	movs	r3, #0
 80088fa:	930d      	str	r3, [sp, #52]	@ 0x34
 80088fc:	9b04      	ldr	r3, [sp, #16]
 80088fe:	2b00      	cmp	r3, #0
 8008900:	db38      	blt.n	8008974 <_dtoa_r+0x224>
 8008902:	9a04      	ldr	r2, [sp, #16]
 8008904:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008906:	4694      	mov	ip, r2
 8008908:	4463      	add	r3, ip
 800890a:	930d      	str	r3, [sp, #52]	@ 0x34
 800890c:	2300      	movs	r3, #0
 800890e:	9214      	str	r2, [sp, #80]	@ 0x50
 8008910:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008912:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8008914:	2401      	movs	r4, #1
 8008916:	2b09      	cmp	r3, #9
 8008918:	d862      	bhi.n	80089e0 <_dtoa_r+0x290>
 800891a:	2b05      	cmp	r3, #5
 800891c:	dd02      	ble.n	8008924 <_dtoa_r+0x1d4>
 800891e:	2400      	movs	r4, #0
 8008920:	3b04      	subs	r3, #4
 8008922:	9322      	str	r3, [sp, #136]	@ 0x88
 8008924:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8008926:	1e98      	subs	r0, r3, #2
 8008928:	2803      	cmp	r0, #3
 800892a:	d863      	bhi.n	80089f4 <_dtoa_r+0x2a4>
 800892c:	f7f7 fbf0 	bl	8000110 <__gnu_thumb1_case_uqi>
 8008930:	2b385654 	.word	0x2b385654
 8008934:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8008936:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 8008938:	18f6      	adds	r6, r6, r3
 800893a:	4b68      	ldr	r3, [pc, #416]	@ (8008adc <_dtoa_r+0x38c>)
 800893c:	18f2      	adds	r2, r6, r3
 800893e:	2a20      	cmp	r2, #32
 8008940:	dd0f      	ble.n	8008962 <_dtoa_r+0x212>
 8008942:	2340      	movs	r3, #64	@ 0x40
 8008944:	1a9b      	subs	r3, r3, r2
 8008946:	409f      	lsls	r7, r3
 8008948:	4b65      	ldr	r3, [pc, #404]	@ (8008ae0 <_dtoa_r+0x390>)
 800894a:	0038      	movs	r0, r7
 800894c:	18f3      	adds	r3, r6, r3
 800894e:	40dc      	lsrs	r4, r3
 8008950:	4320      	orrs	r0, r4
 8008952:	f7fa fdad 	bl	80034b0 <__aeabi_ui2d>
 8008956:	2201      	movs	r2, #1
 8008958:	4b62      	ldr	r3, [pc, #392]	@ (8008ae4 <_dtoa_r+0x394>)
 800895a:	1e77      	subs	r7, r6, #1
 800895c:	18cb      	adds	r3, r1, r3
 800895e:	9218      	str	r2, [sp, #96]	@ 0x60
 8008960:	e776      	b.n	8008850 <_dtoa_r+0x100>
 8008962:	2320      	movs	r3, #32
 8008964:	0020      	movs	r0, r4
 8008966:	1a9b      	subs	r3, r3, r2
 8008968:	4098      	lsls	r0, r3
 800896a:	e7f2      	b.n	8008952 <_dtoa_r+0x202>
 800896c:	9015      	str	r0, [sp, #84]	@ 0x54
 800896e:	e7ba      	b.n	80088e6 <_dtoa_r+0x196>
 8008970:	920d      	str	r2, [sp, #52]	@ 0x34
 8008972:	e7c3      	b.n	80088fc <_dtoa_r+0x1ac>
 8008974:	9b06      	ldr	r3, [sp, #24]
 8008976:	9a04      	ldr	r2, [sp, #16]
 8008978:	1a9b      	subs	r3, r3, r2
 800897a:	9306      	str	r3, [sp, #24]
 800897c:	4253      	negs	r3, r2
 800897e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008980:	2300      	movs	r3, #0
 8008982:	9314      	str	r3, [sp, #80]	@ 0x50
 8008984:	e7c5      	b.n	8008912 <_dtoa_r+0x1c2>
 8008986:	2301      	movs	r3, #1
 8008988:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800898a:	9310      	str	r3, [sp, #64]	@ 0x40
 800898c:	4694      	mov	ip, r2
 800898e:	9b04      	ldr	r3, [sp, #16]
 8008990:	4463      	add	r3, ip
 8008992:	930e      	str	r3, [sp, #56]	@ 0x38
 8008994:	3301      	adds	r3, #1
 8008996:	9309      	str	r3, [sp, #36]	@ 0x24
 8008998:	2b00      	cmp	r3, #0
 800899a:	dc08      	bgt.n	80089ae <_dtoa_r+0x25e>
 800899c:	2301      	movs	r3, #1
 800899e:	e006      	b.n	80089ae <_dtoa_r+0x25e>
 80089a0:	2301      	movs	r3, #1
 80089a2:	9310      	str	r3, [sp, #64]	@ 0x40
 80089a4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	dd28      	ble.n	80089fc <_dtoa_r+0x2ac>
 80089aa:	930e      	str	r3, [sp, #56]	@ 0x38
 80089ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80089ae:	9a03      	ldr	r2, [sp, #12]
 80089b0:	2100      	movs	r1, #0
 80089b2:	69d0      	ldr	r0, [r2, #28]
 80089b4:	2204      	movs	r2, #4
 80089b6:	0015      	movs	r5, r2
 80089b8:	3514      	adds	r5, #20
 80089ba:	429d      	cmp	r5, r3
 80089bc:	d923      	bls.n	8008a06 <_dtoa_r+0x2b6>
 80089be:	6041      	str	r1, [r0, #4]
 80089c0:	9803      	ldr	r0, [sp, #12]
 80089c2:	f001 faed 	bl	8009fa0 <_Balloc>
 80089c6:	9008      	str	r0, [sp, #32]
 80089c8:	2800      	cmp	r0, #0
 80089ca:	d11f      	bne.n	8008a0c <_dtoa_r+0x2bc>
 80089cc:	21b0      	movs	r1, #176	@ 0xb0
 80089ce:	4b46      	ldr	r3, [pc, #280]	@ (8008ae8 <_dtoa_r+0x398>)
 80089d0:	4831      	ldr	r0, [pc, #196]	@ (8008a98 <_dtoa_r+0x348>)
 80089d2:	9a08      	ldr	r2, [sp, #32]
 80089d4:	31ff      	adds	r1, #255	@ 0xff
 80089d6:	e6d0      	b.n	800877a <_dtoa_r+0x2a>
 80089d8:	2300      	movs	r3, #0
 80089da:	e7e2      	b.n	80089a2 <_dtoa_r+0x252>
 80089dc:	2300      	movs	r3, #0
 80089de:	e7d3      	b.n	8008988 <_dtoa_r+0x238>
 80089e0:	2300      	movs	r3, #0
 80089e2:	9410      	str	r4, [sp, #64]	@ 0x40
 80089e4:	9322      	str	r3, [sp, #136]	@ 0x88
 80089e6:	3b01      	subs	r3, #1
 80089e8:	2200      	movs	r2, #0
 80089ea:	930e      	str	r3, [sp, #56]	@ 0x38
 80089ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80089ee:	3313      	adds	r3, #19
 80089f0:	9223      	str	r2, [sp, #140]	@ 0x8c
 80089f2:	e7dc      	b.n	80089ae <_dtoa_r+0x25e>
 80089f4:	2301      	movs	r3, #1
 80089f6:	9310      	str	r3, [sp, #64]	@ 0x40
 80089f8:	3b02      	subs	r3, #2
 80089fa:	e7f5      	b.n	80089e8 <_dtoa_r+0x298>
 80089fc:	2301      	movs	r3, #1
 80089fe:	001a      	movs	r2, r3
 8008a00:	930e      	str	r3, [sp, #56]	@ 0x38
 8008a02:	9309      	str	r3, [sp, #36]	@ 0x24
 8008a04:	e7f4      	b.n	80089f0 <_dtoa_r+0x2a0>
 8008a06:	3101      	adds	r1, #1
 8008a08:	0052      	lsls	r2, r2, #1
 8008a0a:	e7d4      	b.n	80089b6 <_dtoa_r+0x266>
 8008a0c:	9b03      	ldr	r3, [sp, #12]
 8008a0e:	9a08      	ldr	r2, [sp, #32]
 8008a10:	69db      	ldr	r3, [r3, #28]
 8008a12:	601a      	str	r2, [r3, #0]
 8008a14:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a16:	2b0e      	cmp	r3, #14
 8008a18:	d900      	bls.n	8008a1c <_dtoa_r+0x2cc>
 8008a1a:	e0d6      	b.n	8008bca <_dtoa_r+0x47a>
 8008a1c:	2c00      	cmp	r4, #0
 8008a1e:	d100      	bne.n	8008a22 <_dtoa_r+0x2d2>
 8008a20:	e0d3      	b.n	8008bca <_dtoa_r+0x47a>
 8008a22:	9b04      	ldr	r3, [sp, #16]
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	dd63      	ble.n	8008af0 <_dtoa_r+0x3a0>
 8008a28:	210f      	movs	r1, #15
 8008a2a:	9a04      	ldr	r2, [sp, #16]
 8008a2c:	4b2a      	ldr	r3, [pc, #168]	@ (8008ad8 <_dtoa_r+0x388>)
 8008a2e:	400a      	ands	r2, r1
 8008a30:	00d2      	lsls	r2, r2, #3
 8008a32:	189b      	adds	r3, r3, r2
 8008a34:	681e      	ldr	r6, [r3, #0]
 8008a36:	685f      	ldr	r7, [r3, #4]
 8008a38:	9b04      	ldr	r3, [sp, #16]
 8008a3a:	2402      	movs	r4, #2
 8008a3c:	111d      	asrs	r5, r3, #4
 8008a3e:	05db      	lsls	r3, r3, #23
 8008a40:	d50a      	bpl.n	8008a58 <_dtoa_r+0x308>
 8008a42:	4b2a      	ldr	r3, [pc, #168]	@ (8008aec <_dtoa_r+0x39c>)
 8008a44:	400d      	ands	r5, r1
 8008a46:	6a1a      	ldr	r2, [r3, #32]
 8008a48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a4a:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8008a4c:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8008a4e:	f7f9 f979 	bl	8001d44 <__aeabi_ddiv>
 8008a52:	900a      	str	r0, [sp, #40]	@ 0x28
 8008a54:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008a56:	3401      	adds	r4, #1
 8008a58:	4b24      	ldr	r3, [pc, #144]	@ (8008aec <_dtoa_r+0x39c>)
 8008a5a:	930c      	str	r3, [sp, #48]	@ 0x30
 8008a5c:	2d00      	cmp	r5, #0
 8008a5e:	d108      	bne.n	8008a72 <_dtoa_r+0x322>
 8008a60:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008a62:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008a64:	0032      	movs	r2, r6
 8008a66:	003b      	movs	r3, r7
 8008a68:	f7f9 f96c 	bl	8001d44 <__aeabi_ddiv>
 8008a6c:	900a      	str	r0, [sp, #40]	@ 0x28
 8008a6e:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008a70:	e059      	b.n	8008b26 <_dtoa_r+0x3d6>
 8008a72:	2301      	movs	r3, #1
 8008a74:	421d      	tst	r5, r3
 8008a76:	d009      	beq.n	8008a8c <_dtoa_r+0x33c>
 8008a78:	18e4      	adds	r4, r4, r3
 8008a7a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008a7c:	0030      	movs	r0, r6
 8008a7e:	681a      	ldr	r2, [r3, #0]
 8008a80:	685b      	ldr	r3, [r3, #4]
 8008a82:	0039      	movs	r1, r7
 8008a84:	f7f9 fd98 	bl	80025b8 <__aeabi_dmul>
 8008a88:	0006      	movs	r6, r0
 8008a8a:	000f      	movs	r7, r1
 8008a8c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008a8e:	106d      	asrs	r5, r5, #1
 8008a90:	3308      	adds	r3, #8
 8008a92:	e7e2      	b.n	8008a5a <_dtoa_r+0x30a>
 8008a94:	0800b478 	.word	0x0800b478
 8008a98:	0800b48f 	.word	0x0800b48f
 8008a9c:	7ff00000 	.word	0x7ff00000
 8008aa0:	0000270f 	.word	0x0000270f
 8008aa4:	0800b474 	.word	0x0800b474
 8008aa8:	0800b477 	.word	0x0800b477
 8008aac:	0800b439 	.word	0x0800b439
 8008ab0:	0800b438 	.word	0x0800b438
 8008ab4:	3ff00000 	.word	0x3ff00000
 8008ab8:	fffffc01 	.word	0xfffffc01
 8008abc:	3ff80000 	.word	0x3ff80000
 8008ac0:	636f4361 	.word	0x636f4361
 8008ac4:	3fd287a7 	.word	0x3fd287a7
 8008ac8:	8b60c8b3 	.word	0x8b60c8b3
 8008acc:	3fc68a28 	.word	0x3fc68a28
 8008ad0:	509f79fb 	.word	0x509f79fb
 8008ad4:	3fd34413 	.word	0x3fd34413
 8008ad8:	0800b788 	.word	0x0800b788
 8008adc:	00000432 	.word	0x00000432
 8008ae0:	00000412 	.word	0x00000412
 8008ae4:	fe100000 	.word	0xfe100000
 8008ae8:	0800b4e7 	.word	0x0800b4e7
 8008aec:	0800b760 	.word	0x0800b760
 8008af0:	9b04      	ldr	r3, [sp, #16]
 8008af2:	2402      	movs	r4, #2
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d016      	beq.n	8008b26 <_dtoa_r+0x3d6>
 8008af8:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8008afa:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8008afc:	220f      	movs	r2, #15
 8008afe:	425d      	negs	r5, r3
 8008b00:	402a      	ands	r2, r5
 8008b02:	4bd5      	ldr	r3, [pc, #852]	@ (8008e58 <_dtoa_r+0x708>)
 8008b04:	00d2      	lsls	r2, r2, #3
 8008b06:	189b      	adds	r3, r3, r2
 8008b08:	681a      	ldr	r2, [r3, #0]
 8008b0a:	685b      	ldr	r3, [r3, #4]
 8008b0c:	f7f9 fd54 	bl	80025b8 <__aeabi_dmul>
 8008b10:	2701      	movs	r7, #1
 8008b12:	2300      	movs	r3, #0
 8008b14:	900a      	str	r0, [sp, #40]	@ 0x28
 8008b16:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008b18:	4ed0      	ldr	r6, [pc, #832]	@ (8008e5c <_dtoa_r+0x70c>)
 8008b1a:	112d      	asrs	r5, r5, #4
 8008b1c:	2d00      	cmp	r5, #0
 8008b1e:	d000      	beq.n	8008b22 <_dtoa_r+0x3d2>
 8008b20:	e095      	b.n	8008c4e <_dtoa_r+0x4fe>
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d1a2      	bne.n	8008a6c <_dtoa_r+0x31c>
 8008b26:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8008b28:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8008b2a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d100      	bne.n	8008b32 <_dtoa_r+0x3e2>
 8008b30:	e098      	b.n	8008c64 <_dtoa_r+0x514>
 8008b32:	2200      	movs	r2, #0
 8008b34:	0030      	movs	r0, r6
 8008b36:	0039      	movs	r1, r7
 8008b38:	4bc9      	ldr	r3, [pc, #804]	@ (8008e60 <_dtoa_r+0x710>)
 8008b3a:	f7f7 fc89 	bl	8000450 <__aeabi_dcmplt>
 8008b3e:	2800      	cmp	r0, #0
 8008b40:	d100      	bne.n	8008b44 <_dtoa_r+0x3f4>
 8008b42:	e08f      	b.n	8008c64 <_dtoa_r+0x514>
 8008b44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d100      	bne.n	8008b4c <_dtoa_r+0x3fc>
 8008b4a:	e08b      	b.n	8008c64 <_dtoa_r+0x514>
 8008b4c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	dd37      	ble.n	8008bc2 <_dtoa_r+0x472>
 8008b52:	9b04      	ldr	r3, [sp, #16]
 8008b54:	2200      	movs	r2, #0
 8008b56:	3b01      	subs	r3, #1
 8008b58:	930c      	str	r3, [sp, #48]	@ 0x30
 8008b5a:	0030      	movs	r0, r6
 8008b5c:	4bc1      	ldr	r3, [pc, #772]	@ (8008e64 <_dtoa_r+0x714>)
 8008b5e:	0039      	movs	r1, r7
 8008b60:	f7f9 fd2a 	bl	80025b8 <__aeabi_dmul>
 8008b64:	900a      	str	r0, [sp, #40]	@ 0x28
 8008b66:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008b68:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008b6a:	3401      	adds	r4, #1
 8008b6c:	0020      	movs	r0, r4
 8008b6e:	9311      	str	r3, [sp, #68]	@ 0x44
 8008b70:	f7fa fc70 	bl	8003454 <__aeabi_i2d>
 8008b74:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008b76:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008b78:	f7f9 fd1e 	bl	80025b8 <__aeabi_dmul>
 8008b7c:	4bba      	ldr	r3, [pc, #744]	@ (8008e68 <_dtoa_r+0x718>)
 8008b7e:	2200      	movs	r2, #0
 8008b80:	f7f8 fd1a 	bl	80015b8 <__aeabi_dadd>
 8008b84:	4bb9      	ldr	r3, [pc, #740]	@ (8008e6c <_dtoa_r+0x71c>)
 8008b86:	0006      	movs	r6, r0
 8008b88:	18cf      	adds	r7, r1, r3
 8008b8a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d16d      	bne.n	8008c6c <_dtoa_r+0x51c>
 8008b90:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008b92:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008b94:	2200      	movs	r2, #0
 8008b96:	4bb6      	ldr	r3, [pc, #728]	@ (8008e70 <_dtoa_r+0x720>)
 8008b98:	f7f9 fff4 	bl	8002b84 <__aeabi_dsub>
 8008b9c:	0032      	movs	r2, r6
 8008b9e:	003b      	movs	r3, r7
 8008ba0:	0004      	movs	r4, r0
 8008ba2:	000d      	movs	r5, r1
 8008ba4:	f7f7 fc68 	bl	8000478 <__aeabi_dcmpgt>
 8008ba8:	2800      	cmp	r0, #0
 8008baa:	d000      	beq.n	8008bae <_dtoa_r+0x45e>
 8008bac:	e2b6      	b.n	800911c <_dtoa_r+0x9cc>
 8008bae:	2180      	movs	r1, #128	@ 0x80
 8008bb0:	0609      	lsls	r1, r1, #24
 8008bb2:	187b      	adds	r3, r7, r1
 8008bb4:	0032      	movs	r2, r6
 8008bb6:	0020      	movs	r0, r4
 8008bb8:	0029      	movs	r1, r5
 8008bba:	f7f7 fc49 	bl	8000450 <__aeabi_dcmplt>
 8008bbe:	2800      	cmp	r0, #0
 8008bc0:	d128      	bne.n	8008c14 <_dtoa_r+0x4c4>
 8008bc2:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008bc4:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8008bc6:	930a      	str	r3, [sp, #40]	@ 0x28
 8008bc8:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008bca:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	da00      	bge.n	8008bd2 <_dtoa_r+0x482>
 8008bd0:	e174      	b.n	8008ebc <_dtoa_r+0x76c>
 8008bd2:	9a04      	ldr	r2, [sp, #16]
 8008bd4:	2a0e      	cmp	r2, #14
 8008bd6:	dd00      	ble.n	8008bda <_dtoa_r+0x48a>
 8008bd8:	e170      	b.n	8008ebc <_dtoa_r+0x76c>
 8008bda:	4b9f      	ldr	r3, [pc, #636]	@ (8008e58 <_dtoa_r+0x708>)
 8008bdc:	00d2      	lsls	r2, r2, #3
 8008bde:	189b      	adds	r3, r3, r2
 8008be0:	685c      	ldr	r4, [r3, #4]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	9306      	str	r3, [sp, #24]
 8008be6:	9407      	str	r4, [sp, #28]
 8008be8:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	db00      	blt.n	8008bf0 <_dtoa_r+0x4a0>
 8008bee:	e0e7      	b.n	8008dc0 <_dtoa_r+0x670>
 8008bf0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	dd00      	ble.n	8008bf8 <_dtoa_r+0x4a8>
 8008bf6:	e0e3      	b.n	8008dc0 <_dtoa_r+0x670>
 8008bf8:	d10c      	bne.n	8008c14 <_dtoa_r+0x4c4>
 8008bfa:	9806      	ldr	r0, [sp, #24]
 8008bfc:	9907      	ldr	r1, [sp, #28]
 8008bfe:	2200      	movs	r2, #0
 8008c00:	4b9b      	ldr	r3, [pc, #620]	@ (8008e70 <_dtoa_r+0x720>)
 8008c02:	f7f9 fcd9 	bl	80025b8 <__aeabi_dmul>
 8008c06:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008c08:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008c0a:	f7f7 fc3f 	bl	800048c <__aeabi_dcmpge>
 8008c0e:	2800      	cmp	r0, #0
 8008c10:	d100      	bne.n	8008c14 <_dtoa_r+0x4c4>
 8008c12:	e286      	b.n	8009122 <_dtoa_r+0x9d2>
 8008c14:	2600      	movs	r6, #0
 8008c16:	0037      	movs	r7, r6
 8008c18:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008c1a:	9c08      	ldr	r4, [sp, #32]
 8008c1c:	43db      	mvns	r3, r3
 8008c1e:	930c      	str	r3, [sp, #48]	@ 0x30
 8008c20:	9704      	str	r7, [sp, #16]
 8008c22:	2700      	movs	r7, #0
 8008c24:	0031      	movs	r1, r6
 8008c26:	9803      	ldr	r0, [sp, #12]
 8008c28:	f001 f9fe 	bl	800a028 <_Bfree>
 8008c2c:	9b04      	ldr	r3, [sp, #16]
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d100      	bne.n	8008c34 <_dtoa_r+0x4e4>
 8008c32:	e0bb      	b.n	8008dac <_dtoa_r+0x65c>
 8008c34:	2f00      	cmp	r7, #0
 8008c36:	d005      	beq.n	8008c44 <_dtoa_r+0x4f4>
 8008c38:	429f      	cmp	r7, r3
 8008c3a:	d003      	beq.n	8008c44 <_dtoa_r+0x4f4>
 8008c3c:	0039      	movs	r1, r7
 8008c3e:	9803      	ldr	r0, [sp, #12]
 8008c40:	f001 f9f2 	bl	800a028 <_Bfree>
 8008c44:	9904      	ldr	r1, [sp, #16]
 8008c46:	9803      	ldr	r0, [sp, #12]
 8008c48:	f001 f9ee 	bl	800a028 <_Bfree>
 8008c4c:	e0ae      	b.n	8008dac <_dtoa_r+0x65c>
 8008c4e:	423d      	tst	r5, r7
 8008c50:	d005      	beq.n	8008c5e <_dtoa_r+0x50e>
 8008c52:	6832      	ldr	r2, [r6, #0]
 8008c54:	6873      	ldr	r3, [r6, #4]
 8008c56:	f7f9 fcaf 	bl	80025b8 <__aeabi_dmul>
 8008c5a:	003b      	movs	r3, r7
 8008c5c:	3401      	adds	r4, #1
 8008c5e:	106d      	asrs	r5, r5, #1
 8008c60:	3608      	adds	r6, #8
 8008c62:	e75b      	b.n	8008b1c <_dtoa_r+0x3cc>
 8008c64:	9b04      	ldr	r3, [sp, #16]
 8008c66:	930c      	str	r3, [sp, #48]	@ 0x30
 8008c68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c6a:	e77f      	b.n	8008b6c <_dtoa_r+0x41c>
 8008c6c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008c6e:	4b7a      	ldr	r3, [pc, #488]	@ (8008e58 <_dtoa_r+0x708>)
 8008c70:	3a01      	subs	r2, #1
 8008c72:	00d2      	lsls	r2, r2, #3
 8008c74:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8008c76:	189b      	adds	r3, r3, r2
 8008c78:	681a      	ldr	r2, [r3, #0]
 8008c7a:	685b      	ldr	r3, [r3, #4]
 8008c7c:	2900      	cmp	r1, #0
 8008c7e:	d04c      	beq.n	8008d1a <_dtoa_r+0x5ca>
 8008c80:	2000      	movs	r0, #0
 8008c82:	497c      	ldr	r1, [pc, #496]	@ (8008e74 <_dtoa_r+0x724>)
 8008c84:	f7f9 f85e 	bl	8001d44 <__aeabi_ddiv>
 8008c88:	0032      	movs	r2, r6
 8008c8a:	003b      	movs	r3, r7
 8008c8c:	f7f9 ff7a 	bl	8002b84 <__aeabi_dsub>
 8008c90:	9a08      	ldr	r2, [sp, #32]
 8008c92:	0006      	movs	r6, r0
 8008c94:	4694      	mov	ip, r2
 8008c96:	000f      	movs	r7, r1
 8008c98:	9b08      	ldr	r3, [sp, #32]
 8008c9a:	9316      	str	r3, [sp, #88]	@ 0x58
 8008c9c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008c9e:	4463      	add	r3, ip
 8008ca0:	9311      	str	r3, [sp, #68]	@ 0x44
 8008ca2:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008ca4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008ca6:	f7fa fb99 	bl	80033dc <__aeabi_d2iz>
 8008caa:	0005      	movs	r5, r0
 8008cac:	f7fa fbd2 	bl	8003454 <__aeabi_i2d>
 8008cb0:	0002      	movs	r2, r0
 8008cb2:	000b      	movs	r3, r1
 8008cb4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008cb6:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008cb8:	f7f9 ff64 	bl	8002b84 <__aeabi_dsub>
 8008cbc:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008cbe:	3530      	adds	r5, #48	@ 0x30
 8008cc0:	1c5c      	adds	r4, r3, #1
 8008cc2:	701d      	strb	r5, [r3, #0]
 8008cc4:	0032      	movs	r2, r6
 8008cc6:	003b      	movs	r3, r7
 8008cc8:	900a      	str	r0, [sp, #40]	@ 0x28
 8008cca:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008ccc:	f7f7 fbc0 	bl	8000450 <__aeabi_dcmplt>
 8008cd0:	2800      	cmp	r0, #0
 8008cd2:	d16b      	bne.n	8008dac <_dtoa_r+0x65c>
 8008cd4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008cd6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008cd8:	2000      	movs	r0, #0
 8008cda:	4961      	ldr	r1, [pc, #388]	@ (8008e60 <_dtoa_r+0x710>)
 8008cdc:	f7f9 ff52 	bl	8002b84 <__aeabi_dsub>
 8008ce0:	0032      	movs	r2, r6
 8008ce2:	003b      	movs	r3, r7
 8008ce4:	f7f7 fbb4 	bl	8000450 <__aeabi_dcmplt>
 8008ce8:	2800      	cmp	r0, #0
 8008cea:	d000      	beq.n	8008cee <_dtoa_r+0x59e>
 8008cec:	e0c6      	b.n	8008e7c <_dtoa_r+0x72c>
 8008cee:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008cf0:	42a3      	cmp	r3, r4
 8008cf2:	d100      	bne.n	8008cf6 <_dtoa_r+0x5a6>
 8008cf4:	e765      	b.n	8008bc2 <_dtoa_r+0x472>
 8008cf6:	2200      	movs	r2, #0
 8008cf8:	0030      	movs	r0, r6
 8008cfa:	0039      	movs	r1, r7
 8008cfc:	4b59      	ldr	r3, [pc, #356]	@ (8008e64 <_dtoa_r+0x714>)
 8008cfe:	f7f9 fc5b 	bl	80025b8 <__aeabi_dmul>
 8008d02:	2200      	movs	r2, #0
 8008d04:	0006      	movs	r6, r0
 8008d06:	000f      	movs	r7, r1
 8008d08:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008d0a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008d0c:	4b55      	ldr	r3, [pc, #340]	@ (8008e64 <_dtoa_r+0x714>)
 8008d0e:	f7f9 fc53 	bl	80025b8 <__aeabi_dmul>
 8008d12:	9416      	str	r4, [sp, #88]	@ 0x58
 8008d14:	900a      	str	r0, [sp, #40]	@ 0x28
 8008d16:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008d18:	e7c3      	b.n	8008ca2 <_dtoa_r+0x552>
 8008d1a:	0030      	movs	r0, r6
 8008d1c:	0039      	movs	r1, r7
 8008d1e:	f7f9 fc4b 	bl	80025b8 <__aeabi_dmul>
 8008d22:	9d08      	ldr	r5, [sp, #32]
 8008d24:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008d26:	002b      	movs	r3, r5
 8008d28:	4694      	mov	ip, r2
 8008d2a:	9016      	str	r0, [sp, #88]	@ 0x58
 8008d2c:	9117      	str	r1, [sp, #92]	@ 0x5c
 8008d2e:	4463      	add	r3, ip
 8008d30:	9319      	str	r3, [sp, #100]	@ 0x64
 8008d32:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008d34:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008d36:	f7fa fb51 	bl	80033dc <__aeabi_d2iz>
 8008d3a:	0004      	movs	r4, r0
 8008d3c:	f7fa fb8a 	bl	8003454 <__aeabi_i2d>
 8008d40:	000b      	movs	r3, r1
 8008d42:	0002      	movs	r2, r0
 8008d44:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008d46:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008d48:	f7f9 ff1c 	bl	8002b84 <__aeabi_dsub>
 8008d4c:	3430      	adds	r4, #48	@ 0x30
 8008d4e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008d50:	702c      	strb	r4, [r5, #0]
 8008d52:	3501      	adds	r5, #1
 8008d54:	0006      	movs	r6, r0
 8008d56:	000f      	movs	r7, r1
 8008d58:	42ab      	cmp	r3, r5
 8008d5a:	d12a      	bne.n	8008db2 <_dtoa_r+0x662>
 8008d5c:	9816      	ldr	r0, [sp, #88]	@ 0x58
 8008d5e:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 8008d60:	9b08      	ldr	r3, [sp, #32]
 8008d62:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 8008d64:	469c      	mov	ip, r3
 8008d66:	2200      	movs	r2, #0
 8008d68:	4b42      	ldr	r3, [pc, #264]	@ (8008e74 <_dtoa_r+0x724>)
 8008d6a:	4464      	add	r4, ip
 8008d6c:	f7f8 fc24 	bl	80015b8 <__aeabi_dadd>
 8008d70:	0002      	movs	r2, r0
 8008d72:	000b      	movs	r3, r1
 8008d74:	0030      	movs	r0, r6
 8008d76:	0039      	movs	r1, r7
 8008d78:	f7f7 fb7e 	bl	8000478 <__aeabi_dcmpgt>
 8008d7c:	2800      	cmp	r0, #0
 8008d7e:	d000      	beq.n	8008d82 <_dtoa_r+0x632>
 8008d80:	e07c      	b.n	8008e7c <_dtoa_r+0x72c>
 8008d82:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8008d84:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008d86:	2000      	movs	r0, #0
 8008d88:	493a      	ldr	r1, [pc, #232]	@ (8008e74 <_dtoa_r+0x724>)
 8008d8a:	f7f9 fefb 	bl	8002b84 <__aeabi_dsub>
 8008d8e:	0002      	movs	r2, r0
 8008d90:	000b      	movs	r3, r1
 8008d92:	0030      	movs	r0, r6
 8008d94:	0039      	movs	r1, r7
 8008d96:	f7f7 fb5b 	bl	8000450 <__aeabi_dcmplt>
 8008d9a:	2800      	cmp	r0, #0
 8008d9c:	d100      	bne.n	8008da0 <_dtoa_r+0x650>
 8008d9e:	e710      	b.n	8008bc2 <_dtoa_r+0x472>
 8008da0:	0023      	movs	r3, r4
 8008da2:	3c01      	subs	r4, #1
 8008da4:	7822      	ldrb	r2, [r4, #0]
 8008da6:	2a30      	cmp	r2, #48	@ 0x30
 8008da8:	d0fa      	beq.n	8008da0 <_dtoa_r+0x650>
 8008daa:	001c      	movs	r4, r3
 8008dac:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008dae:	9304      	str	r3, [sp, #16]
 8008db0:	e042      	b.n	8008e38 <_dtoa_r+0x6e8>
 8008db2:	2200      	movs	r2, #0
 8008db4:	4b2b      	ldr	r3, [pc, #172]	@ (8008e64 <_dtoa_r+0x714>)
 8008db6:	f7f9 fbff 	bl	80025b8 <__aeabi_dmul>
 8008dba:	900a      	str	r0, [sp, #40]	@ 0x28
 8008dbc:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008dbe:	e7b8      	b.n	8008d32 <_dtoa_r+0x5e2>
 8008dc0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008dc2:	9d08      	ldr	r5, [sp, #32]
 8008dc4:	3b01      	subs	r3, #1
 8008dc6:	195b      	adds	r3, r3, r5
 8008dc8:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8008dca:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8008dcc:	930a      	str	r3, [sp, #40]	@ 0x28
 8008dce:	9a06      	ldr	r2, [sp, #24]
 8008dd0:	9b07      	ldr	r3, [sp, #28]
 8008dd2:	0030      	movs	r0, r6
 8008dd4:	0039      	movs	r1, r7
 8008dd6:	f7f8 ffb5 	bl	8001d44 <__aeabi_ddiv>
 8008dda:	f7fa faff 	bl	80033dc <__aeabi_d2iz>
 8008dde:	9009      	str	r0, [sp, #36]	@ 0x24
 8008de0:	f7fa fb38 	bl	8003454 <__aeabi_i2d>
 8008de4:	9a06      	ldr	r2, [sp, #24]
 8008de6:	9b07      	ldr	r3, [sp, #28]
 8008de8:	f7f9 fbe6 	bl	80025b8 <__aeabi_dmul>
 8008dec:	0002      	movs	r2, r0
 8008dee:	000b      	movs	r3, r1
 8008df0:	0030      	movs	r0, r6
 8008df2:	0039      	movs	r1, r7
 8008df4:	f7f9 fec6 	bl	8002b84 <__aeabi_dsub>
 8008df8:	002b      	movs	r3, r5
 8008dfa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008dfc:	3501      	adds	r5, #1
 8008dfe:	3230      	adds	r2, #48	@ 0x30
 8008e00:	701a      	strb	r2, [r3, #0]
 8008e02:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008e04:	002c      	movs	r4, r5
 8008e06:	429a      	cmp	r2, r3
 8008e08:	d14b      	bne.n	8008ea2 <_dtoa_r+0x752>
 8008e0a:	0002      	movs	r2, r0
 8008e0c:	000b      	movs	r3, r1
 8008e0e:	f7f8 fbd3 	bl	80015b8 <__aeabi_dadd>
 8008e12:	9a06      	ldr	r2, [sp, #24]
 8008e14:	9b07      	ldr	r3, [sp, #28]
 8008e16:	0006      	movs	r6, r0
 8008e18:	000f      	movs	r7, r1
 8008e1a:	f7f7 fb2d 	bl	8000478 <__aeabi_dcmpgt>
 8008e1e:	2800      	cmp	r0, #0
 8008e20:	d12a      	bne.n	8008e78 <_dtoa_r+0x728>
 8008e22:	9a06      	ldr	r2, [sp, #24]
 8008e24:	9b07      	ldr	r3, [sp, #28]
 8008e26:	0030      	movs	r0, r6
 8008e28:	0039      	movs	r1, r7
 8008e2a:	f7f7 fb0b 	bl	8000444 <__aeabi_dcmpeq>
 8008e2e:	2800      	cmp	r0, #0
 8008e30:	d002      	beq.n	8008e38 <_dtoa_r+0x6e8>
 8008e32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e34:	07dd      	lsls	r5, r3, #31
 8008e36:	d41f      	bmi.n	8008e78 <_dtoa_r+0x728>
 8008e38:	9905      	ldr	r1, [sp, #20]
 8008e3a:	9803      	ldr	r0, [sp, #12]
 8008e3c:	f001 f8f4 	bl	800a028 <_Bfree>
 8008e40:	2300      	movs	r3, #0
 8008e42:	7023      	strb	r3, [r4, #0]
 8008e44:	9b04      	ldr	r3, [sp, #16]
 8008e46:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8008e48:	3301      	adds	r3, #1
 8008e4a:	6013      	str	r3, [r2, #0]
 8008e4c:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d100      	bne.n	8008e54 <_dtoa_r+0x704>
 8008e52:	e4c7      	b.n	80087e4 <_dtoa_r+0x94>
 8008e54:	601c      	str	r4, [r3, #0]
 8008e56:	e4c5      	b.n	80087e4 <_dtoa_r+0x94>
 8008e58:	0800b788 	.word	0x0800b788
 8008e5c:	0800b760 	.word	0x0800b760
 8008e60:	3ff00000 	.word	0x3ff00000
 8008e64:	40240000 	.word	0x40240000
 8008e68:	401c0000 	.word	0x401c0000
 8008e6c:	fcc00000 	.word	0xfcc00000
 8008e70:	40140000 	.word	0x40140000
 8008e74:	3fe00000 	.word	0x3fe00000
 8008e78:	9b04      	ldr	r3, [sp, #16]
 8008e7a:	930c      	str	r3, [sp, #48]	@ 0x30
 8008e7c:	0023      	movs	r3, r4
 8008e7e:	001c      	movs	r4, r3
 8008e80:	3b01      	subs	r3, #1
 8008e82:	781a      	ldrb	r2, [r3, #0]
 8008e84:	2a39      	cmp	r2, #57	@ 0x39
 8008e86:	d108      	bne.n	8008e9a <_dtoa_r+0x74a>
 8008e88:	9a08      	ldr	r2, [sp, #32]
 8008e8a:	429a      	cmp	r2, r3
 8008e8c:	d1f7      	bne.n	8008e7e <_dtoa_r+0x72e>
 8008e8e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008e90:	9908      	ldr	r1, [sp, #32]
 8008e92:	3201      	adds	r2, #1
 8008e94:	920c      	str	r2, [sp, #48]	@ 0x30
 8008e96:	2230      	movs	r2, #48	@ 0x30
 8008e98:	700a      	strb	r2, [r1, #0]
 8008e9a:	781a      	ldrb	r2, [r3, #0]
 8008e9c:	3201      	adds	r2, #1
 8008e9e:	701a      	strb	r2, [r3, #0]
 8008ea0:	e784      	b.n	8008dac <_dtoa_r+0x65c>
 8008ea2:	2200      	movs	r2, #0
 8008ea4:	4bc6      	ldr	r3, [pc, #792]	@ (80091c0 <_dtoa_r+0xa70>)
 8008ea6:	f7f9 fb87 	bl	80025b8 <__aeabi_dmul>
 8008eaa:	2200      	movs	r2, #0
 8008eac:	2300      	movs	r3, #0
 8008eae:	0006      	movs	r6, r0
 8008eb0:	000f      	movs	r7, r1
 8008eb2:	f7f7 fac7 	bl	8000444 <__aeabi_dcmpeq>
 8008eb6:	2800      	cmp	r0, #0
 8008eb8:	d089      	beq.n	8008dce <_dtoa_r+0x67e>
 8008eba:	e7bd      	b.n	8008e38 <_dtoa_r+0x6e8>
 8008ebc:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 8008ebe:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8008ec0:	9c06      	ldr	r4, [sp, #24]
 8008ec2:	2f00      	cmp	r7, #0
 8008ec4:	d014      	beq.n	8008ef0 <_dtoa_r+0x7a0>
 8008ec6:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8008ec8:	2a01      	cmp	r2, #1
 8008eca:	dd00      	ble.n	8008ece <_dtoa_r+0x77e>
 8008ecc:	e0e4      	b.n	8009098 <_dtoa_r+0x948>
 8008ece:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8008ed0:	2a00      	cmp	r2, #0
 8008ed2:	d100      	bne.n	8008ed6 <_dtoa_r+0x786>
 8008ed4:	e0da      	b.n	800908c <_dtoa_r+0x93c>
 8008ed6:	4abb      	ldr	r2, [pc, #748]	@ (80091c4 <_dtoa_r+0xa74>)
 8008ed8:	189b      	adds	r3, r3, r2
 8008eda:	9a06      	ldr	r2, [sp, #24]
 8008edc:	2101      	movs	r1, #1
 8008ede:	18d2      	adds	r2, r2, r3
 8008ee0:	9206      	str	r2, [sp, #24]
 8008ee2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008ee4:	9803      	ldr	r0, [sp, #12]
 8008ee6:	18d3      	adds	r3, r2, r3
 8008ee8:	930d      	str	r3, [sp, #52]	@ 0x34
 8008eea:	f001 f9a1 	bl	800a230 <__i2b>
 8008eee:	0007      	movs	r7, r0
 8008ef0:	2c00      	cmp	r4, #0
 8008ef2:	d00e      	beq.n	8008f12 <_dtoa_r+0x7c2>
 8008ef4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	dd0b      	ble.n	8008f12 <_dtoa_r+0x7c2>
 8008efa:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008efc:	0023      	movs	r3, r4
 8008efe:	4294      	cmp	r4, r2
 8008f00:	dd00      	ble.n	8008f04 <_dtoa_r+0x7b4>
 8008f02:	0013      	movs	r3, r2
 8008f04:	9a06      	ldr	r2, [sp, #24]
 8008f06:	1ae4      	subs	r4, r4, r3
 8008f08:	1ad2      	subs	r2, r2, r3
 8008f0a:	9206      	str	r2, [sp, #24]
 8008f0c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008f0e:	1ad3      	subs	r3, r2, r3
 8008f10:	930d      	str	r3, [sp, #52]	@ 0x34
 8008f12:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	d021      	beq.n	8008f5c <_dtoa_r+0x80c>
 8008f18:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d100      	bne.n	8008f20 <_dtoa_r+0x7d0>
 8008f1e:	e0d3      	b.n	80090c8 <_dtoa_r+0x978>
 8008f20:	9e05      	ldr	r6, [sp, #20]
 8008f22:	2d00      	cmp	r5, #0
 8008f24:	d014      	beq.n	8008f50 <_dtoa_r+0x800>
 8008f26:	0039      	movs	r1, r7
 8008f28:	002a      	movs	r2, r5
 8008f2a:	9803      	ldr	r0, [sp, #12]
 8008f2c:	f001 fa42 	bl	800a3b4 <__pow5mult>
 8008f30:	9a05      	ldr	r2, [sp, #20]
 8008f32:	0001      	movs	r1, r0
 8008f34:	0007      	movs	r7, r0
 8008f36:	9803      	ldr	r0, [sp, #12]
 8008f38:	f001 f992 	bl	800a260 <__multiply>
 8008f3c:	0006      	movs	r6, r0
 8008f3e:	9905      	ldr	r1, [sp, #20]
 8008f40:	9803      	ldr	r0, [sp, #12]
 8008f42:	f001 f871 	bl	800a028 <_Bfree>
 8008f46:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008f48:	9605      	str	r6, [sp, #20]
 8008f4a:	1b5b      	subs	r3, r3, r5
 8008f4c:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008f4e:	d005      	beq.n	8008f5c <_dtoa_r+0x80c>
 8008f50:	0031      	movs	r1, r6
 8008f52:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8008f54:	9803      	ldr	r0, [sp, #12]
 8008f56:	f001 fa2d 	bl	800a3b4 <__pow5mult>
 8008f5a:	9005      	str	r0, [sp, #20]
 8008f5c:	2101      	movs	r1, #1
 8008f5e:	9803      	ldr	r0, [sp, #12]
 8008f60:	f001 f966 	bl	800a230 <__i2b>
 8008f64:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008f66:	0006      	movs	r6, r0
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d100      	bne.n	8008f6e <_dtoa_r+0x81e>
 8008f6c:	e1bc      	b.n	80092e8 <_dtoa_r+0xb98>
 8008f6e:	001a      	movs	r2, r3
 8008f70:	0001      	movs	r1, r0
 8008f72:	9803      	ldr	r0, [sp, #12]
 8008f74:	f001 fa1e 	bl	800a3b4 <__pow5mult>
 8008f78:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8008f7a:	0006      	movs	r6, r0
 8008f7c:	2500      	movs	r5, #0
 8008f7e:	2b01      	cmp	r3, #1
 8008f80:	dc16      	bgt.n	8008fb0 <_dtoa_r+0x860>
 8008f82:	2500      	movs	r5, #0
 8008f84:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008f86:	42ab      	cmp	r3, r5
 8008f88:	d10e      	bne.n	8008fa8 <_dtoa_r+0x858>
 8008f8a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008f8c:	031b      	lsls	r3, r3, #12
 8008f8e:	42ab      	cmp	r3, r5
 8008f90:	d10a      	bne.n	8008fa8 <_dtoa_r+0x858>
 8008f92:	4b8d      	ldr	r3, [pc, #564]	@ (80091c8 <_dtoa_r+0xa78>)
 8008f94:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008f96:	4213      	tst	r3, r2
 8008f98:	d006      	beq.n	8008fa8 <_dtoa_r+0x858>
 8008f9a:	9b06      	ldr	r3, [sp, #24]
 8008f9c:	3501      	adds	r5, #1
 8008f9e:	3301      	adds	r3, #1
 8008fa0:	9306      	str	r3, [sp, #24]
 8008fa2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008fa4:	3301      	adds	r3, #1
 8008fa6:	930d      	str	r3, [sp, #52]	@ 0x34
 8008fa8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008faa:	2001      	movs	r0, #1
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d008      	beq.n	8008fc2 <_dtoa_r+0x872>
 8008fb0:	6933      	ldr	r3, [r6, #16]
 8008fb2:	3303      	adds	r3, #3
 8008fb4:	009b      	lsls	r3, r3, #2
 8008fb6:	18f3      	adds	r3, r6, r3
 8008fb8:	6858      	ldr	r0, [r3, #4]
 8008fba:	f001 f8e9 	bl	800a190 <__hi0bits>
 8008fbe:	2320      	movs	r3, #32
 8008fc0:	1a18      	subs	r0, r3, r0
 8008fc2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008fc4:	1818      	adds	r0, r3, r0
 8008fc6:	0002      	movs	r2, r0
 8008fc8:	231f      	movs	r3, #31
 8008fca:	401a      	ands	r2, r3
 8008fcc:	4218      	tst	r0, r3
 8008fce:	d100      	bne.n	8008fd2 <_dtoa_r+0x882>
 8008fd0:	e081      	b.n	80090d6 <_dtoa_r+0x986>
 8008fd2:	3301      	adds	r3, #1
 8008fd4:	1a9b      	subs	r3, r3, r2
 8008fd6:	2b04      	cmp	r3, #4
 8008fd8:	dd79      	ble.n	80090ce <_dtoa_r+0x97e>
 8008fda:	231c      	movs	r3, #28
 8008fdc:	1a9b      	subs	r3, r3, r2
 8008fde:	9a06      	ldr	r2, [sp, #24]
 8008fe0:	18e4      	adds	r4, r4, r3
 8008fe2:	18d2      	adds	r2, r2, r3
 8008fe4:	9206      	str	r2, [sp, #24]
 8008fe6:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008fe8:	18d3      	adds	r3, r2, r3
 8008fea:	930d      	str	r3, [sp, #52]	@ 0x34
 8008fec:	9b06      	ldr	r3, [sp, #24]
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	dd05      	ble.n	8008ffe <_dtoa_r+0x8ae>
 8008ff2:	001a      	movs	r2, r3
 8008ff4:	9905      	ldr	r1, [sp, #20]
 8008ff6:	9803      	ldr	r0, [sp, #12]
 8008ff8:	f001 fa38 	bl	800a46c <__lshift>
 8008ffc:	9005      	str	r0, [sp, #20]
 8008ffe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009000:	2b00      	cmp	r3, #0
 8009002:	dd05      	ble.n	8009010 <_dtoa_r+0x8c0>
 8009004:	0031      	movs	r1, r6
 8009006:	001a      	movs	r2, r3
 8009008:	9803      	ldr	r0, [sp, #12]
 800900a:	f001 fa2f 	bl	800a46c <__lshift>
 800900e:	0006      	movs	r6, r0
 8009010:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009012:	2b00      	cmp	r3, #0
 8009014:	d061      	beq.n	80090da <_dtoa_r+0x98a>
 8009016:	0031      	movs	r1, r6
 8009018:	9805      	ldr	r0, [sp, #20]
 800901a:	f001 fa93 	bl	800a544 <__mcmp>
 800901e:	2800      	cmp	r0, #0
 8009020:	da5b      	bge.n	80090da <_dtoa_r+0x98a>
 8009022:	9b04      	ldr	r3, [sp, #16]
 8009024:	220a      	movs	r2, #10
 8009026:	3b01      	subs	r3, #1
 8009028:	930c      	str	r3, [sp, #48]	@ 0x30
 800902a:	9905      	ldr	r1, [sp, #20]
 800902c:	2300      	movs	r3, #0
 800902e:	9803      	ldr	r0, [sp, #12]
 8009030:	f001 f81e 	bl	800a070 <__multadd>
 8009034:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009036:	9005      	str	r0, [sp, #20]
 8009038:	2b00      	cmp	r3, #0
 800903a:	d100      	bne.n	800903e <_dtoa_r+0x8ee>
 800903c:	e15b      	b.n	80092f6 <_dtoa_r+0xba6>
 800903e:	2300      	movs	r3, #0
 8009040:	0039      	movs	r1, r7
 8009042:	220a      	movs	r2, #10
 8009044:	9803      	ldr	r0, [sp, #12]
 8009046:	f001 f813 	bl	800a070 <__multadd>
 800904a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800904c:	0007      	movs	r7, r0
 800904e:	2b00      	cmp	r3, #0
 8009050:	dc4d      	bgt.n	80090ee <_dtoa_r+0x99e>
 8009052:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8009054:	2b02      	cmp	r3, #2
 8009056:	dd46      	ble.n	80090e6 <_dtoa_r+0x996>
 8009058:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800905a:	2b00      	cmp	r3, #0
 800905c:	d000      	beq.n	8009060 <_dtoa_r+0x910>
 800905e:	e5db      	b.n	8008c18 <_dtoa_r+0x4c8>
 8009060:	0031      	movs	r1, r6
 8009062:	2205      	movs	r2, #5
 8009064:	9803      	ldr	r0, [sp, #12]
 8009066:	f001 f803 	bl	800a070 <__multadd>
 800906a:	0006      	movs	r6, r0
 800906c:	0001      	movs	r1, r0
 800906e:	9805      	ldr	r0, [sp, #20]
 8009070:	f001 fa68 	bl	800a544 <__mcmp>
 8009074:	2800      	cmp	r0, #0
 8009076:	dc00      	bgt.n	800907a <_dtoa_r+0x92a>
 8009078:	e5ce      	b.n	8008c18 <_dtoa_r+0x4c8>
 800907a:	9b08      	ldr	r3, [sp, #32]
 800907c:	9a08      	ldr	r2, [sp, #32]
 800907e:	1c5c      	adds	r4, r3, #1
 8009080:	2331      	movs	r3, #49	@ 0x31
 8009082:	7013      	strb	r3, [r2, #0]
 8009084:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009086:	3301      	adds	r3, #1
 8009088:	930c      	str	r3, [sp, #48]	@ 0x30
 800908a:	e5c9      	b.n	8008c20 <_dtoa_r+0x4d0>
 800908c:	2336      	movs	r3, #54	@ 0x36
 800908e:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009090:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8009092:	1a9b      	subs	r3, r3, r2
 8009094:	9c06      	ldr	r4, [sp, #24]
 8009096:	e720      	b.n	8008eda <_dtoa_r+0x78a>
 8009098:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800909a:	1e5d      	subs	r5, r3, #1
 800909c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800909e:	42ab      	cmp	r3, r5
 80090a0:	db08      	blt.n	80090b4 <_dtoa_r+0x964>
 80090a2:	1b5d      	subs	r5, r3, r5
 80090a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	daf4      	bge.n	8009094 <_dtoa_r+0x944>
 80090aa:	9b06      	ldr	r3, [sp, #24]
 80090ac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80090ae:	1a9c      	subs	r4, r3, r2
 80090b0:	2300      	movs	r3, #0
 80090b2:	e712      	b.n	8008eda <_dtoa_r+0x78a>
 80090b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80090b6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80090b8:	1aeb      	subs	r3, r5, r3
 80090ba:	18d3      	adds	r3, r2, r3
 80090bc:	9314      	str	r3, [sp, #80]	@ 0x50
 80090be:	950f      	str	r5, [sp, #60]	@ 0x3c
 80090c0:	9c06      	ldr	r4, [sp, #24]
 80090c2:	2500      	movs	r5, #0
 80090c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090c6:	e708      	b.n	8008eda <_dtoa_r+0x78a>
 80090c8:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80090ca:	9905      	ldr	r1, [sp, #20]
 80090cc:	e742      	b.n	8008f54 <_dtoa_r+0x804>
 80090ce:	2b04      	cmp	r3, #4
 80090d0:	d08c      	beq.n	8008fec <_dtoa_r+0x89c>
 80090d2:	331c      	adds	r3, #28
 80090d4:	e783      	b.n	8008fde <_dtoa_r+0x88e>
 80090d6:	0013      	movs	r3, r2
 80090d8:	e7fb      	b.n	80090d2 <_dtoa_r+0x982>
 80090da:	9b04      	ldr	r3, [sp, #16]
 80090dc:	930c      	str	r3, [sp, #48]	@ 0x30
 80090de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090e0:	930e      	str	r3, [sp, #56]	@ 0x38
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	ddb5      	ble.n	8009052 <_dtoa_r+0x902>
 80090e6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d100      	bne.n	80090ee <_dtoa_r+0x99e>
 80090ec:	e107      	b.n	80092fe <_dtoa_r+0xbae>
 80090ee:	2c00      	cmp	r4, #0
 80090f0:	dd05      	ble.n	80090fe <_dtoa_r+0x9ae>
 80090f2:	0039      	movs	r1, r7
 80090f4:	0022      	movs	r2, r4
 80090f6:	9803      	ldr	r0, [sp, #12]
 80090f8:	f001 f9b8 	bl	800a46c <__lshift>
 80090fc:	0007      	movs	r7, r0
 80090fe:	9704      	str	r7, [sp, #16]
 8009100:	2d00      	cmp	r5, #0
 8009102:	d020      	beq.n	8009146 <_dtoa_r+0x9f6>
 8009104:	6879      	ldr	r1, [r7, #4]
 8009106:	9803      	ldr	r0, [sp, #12]
 8009108:	f000 ff4a 	bl	8009fa0 <_Balloc>
 800910c:	1e04      	subs	r4, r0, #0
 800910e:	d10c      	bne.n	800912a <_dtoa_r+0x9da>
 8009110:	0022      	movs	r2, r4
 8009112:	4b2e      	ldr	r3, [pc, #184]	@ (80091cc <_dtoa_r+0xa7c>)
 8009114:	482e      	ldr	r0, [pc, #184]	@ (80091d0 <_dtoa_r+0xa80>)
 8009116:	492f      	ldr	r1, [pc, #188]	@ (80091d4 <_dtoa_r+0xa84>)
 8009118:	f7ff fb2f 	bl	800877a <_dtoa_r+0x2a>
 800911c:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 800911e:	0037      	movs	r7, r6
 8009120:	e7ab      	b.n	800907a <_dtoa_r+0x92a>
 8009122:	9b04      	ldr	r3, [sp, #16]
 8009124:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 8009126:	930c      	str	r3, [sp, #48]	@ 0x30
 8009128:	e7f9      	b.n	800911e <_dtoa_r+0x9ce>
 800912a:	0039      	movs	r1, r7
 800912c:	693a      	ldr	r2, [r7, #16]
 800912e:	310c      	adds	r1, #12
 8009130:	3202      	adds	r2, #2
 8009132:	0092      	lsls	r2, r2, #2
 8009134:	300c      	adds	r0, #12
 8009136:	f7ff fa72 	bl	800861e <memcpy>
 800913a:	2201      	movs	r2, #1
 800913c:	0021      	movs	r1, r4
 800913e:	9803      	ldr	r0, [sp, #12]
 8009140:	f001 f994 	bl	800a46c <__lshift>
 8009144:	9004      	str	r0, [sp, #16]
 8009146:	9b08      	ldr	r3, [sp, #32]
 8009148:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800914a:	9306      	str	r3, [sp, #24]
 800914c:	3b01      	subs	r3, #1
 800914e:	189b      	adds	r3, r3, r2
 8009150:	2201      	movs	r2, #1
 8009152:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009154:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009156:	4013      	ands	r3, r2
 8009158:	930e      	str	r3, [sp, #56]	@ 0x38
 800915a:	0031      	movs	r1, r6
 800915c:	9805      	ldr	r0, [sp, #20]
 800915e:	f7ff fa71 	bl	8008644 <quorem>
 8009162:	0039      	movs	r1, r7
 8009164:	0005      	movs	r5, r0
 8009166:	900a      	str	r0, [sp, #40]	@ 0x28
 8009168:	9805      	ldr	r0, [sp, #20]
 800916a:	f001 f9eb 	bl	800a544 <__mcmp>
 800916e:	9a04      	ldr	r2, [sp, #16]
 8009170:	900d      	str	r0, [sp, #52]	@ 0x34
 8009172:	0031      	movs	r1, r6
 8009174:	9803      	ldr	r0, [sp, #12]
 8009176:	f001 fa01 	bl	800a57c <__mdiff>
 800917a:	2201      	movs	r2, #1
 800917c:	68c3      	ldr	r3, [r0, #12]
 800917e:	0004      	movs	r4, r0
 8009180:	3530      	adds	r5, #48	@ 0x30
 8009182:	9209      	str	r2, [sp, #36]	@ 0x24
 8009184:	2b00      	cmp	r3, #0
 8009186:	d104      	bne.n	8009192 <_dtoa_r+0xa42>
 8009188:	0001      	movs	r1, r0
 800918a:	9805      	ldr	r0, [sp, #20]
 800918c:	f001 f9da 	bl	800a544 <__mcmp>
 8009190:	9009      	str	r0, [sp, #36]	@ 0x24
 8009192:	0021      	movs	r1, r4
 8009194:	9803      	ldr	r0, [sp, #12]
 8009196:	f000 ff47 	bl	800a028 <_Bfree>
 800919a:	9b06      	ldr	r3, [sp, #24]
 800919c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800919e:	1c5c      	adds	r4, r3, #1
 80091a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80091a2:	4313      	orrs	r3, r2
 80091a4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80091a6:	4313      	orrs	r3, r2
 80091a8:	d116      	bne.n	80091d8 <_dtoa_r+0xa88>
 80091aa:	2d39      	cmp	r5, #57	@ 0x39
 80091ac:	d02f      	beq.n	800920e <_dtoa_r+0xabe>
 80091ae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	dd01      	ble.n	80091b8 <_dtoa_r+0xa68>
 80091b4:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 80091b6:	3531      	adds	r5, #49	@ 0x31
 80091b8:	9b06      	ldr	r3, [sp, #24]
 80091ba:	701d      	strb	r5, [r3, #0]
 80091bc:	e532      	b.n	8008c24 <_dtoa_r+0x4d4>
 80091be:	46c0      	nop			@ (mov r8, r8)
 80091c0:	40240000 	.word	0x40240000
 80091c4:	00000433 	.word	0x00000433
 80091c8:	7ff00000 	.word	0x7ff00000
 80091cc:	0800b4e7 	.word	0x0800b4e7
 80091d0:	0800b48f 	.word	0x0800b48f
 80091d4:	000002ef 	.word	0x000002ef
 80091d8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80091da:	2b00      	cmp	r3, #0
 80091dc:	db04      	blt.n	80091e8 <_dtoa_r+0xa98>
 80091de:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80091e0:	4313      	orrs	r3, r2
 80091e2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80091e4:	4313      	orrs	r3, r2
 80091e6:	d11e      	bne.n	8009226 <_dtoa_r+0xad6>
 80091e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	dde4      	ble.n	80091b8 <_dtoa_r+0xa68>
 80091ee:	9905      	ldr	r1, [sp, #20]
 80091f0:	2201      	movs	r2, #1
 80091f2:	9803      	ldr	r0, [sp, #12]
 80091f4:	f001 f93a 	bl	800a46c <__lshift>
 80091f8:	0031      	movs	r1, r6
 80091fa:	9005      	str	r0, [sp, #20]
 80091fc:	f001 f9a2 	bl	800a544 <__mcmp>
 8009200:	2800      	cmp	r0, #0
 8009202:	dc02      	bgt.n	800920a <_dtoa_r+0xaba>
 8009204:	d1d8      	bne.n	80091b8 <_dtoa_r+0xa68>
 8009206:	07eb      	lsls	r3, r5, #31
 8009208:	d5d6      	bpl.n	80091b8 <_dtoa_r+0xa68>
 800920a:	2d39      	cmp	r5, #57	@ 0x39
 800920c:	d1d2      	bne.n	80091b4 <_dtoa_r+0xa64>
 800920e:	2339      	movs	r3, #57	@ 0x39
 8009210:	9a06      	ldr	r2, [sp, #24]
 8009212:	7013      	strb	r3, [r2, #0]
 8009214:	0023      	movs	r3, r4
 8009216:	001c      	movs	r4, r3
 8009218:	3b01      	subs	r3, #1
 800921a:	781a      	ldrb	r2, [r3, #0]
 800921c:	2a39      	cmp	r2, #57	@ 0x39
 800921e:	d050      	beq.n	80092c2 <_dtoa_r+0xb72>
 8009220:	3201      	adds	r2, #1
 8009222:	701a      	strb	r2, [r3, #0]
 8009224:	e4fe      	b.n	8008c24 <_dtoa_r+0x4d4>
 8009226:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009228:	2b00      	cmp	r3, #0
 800922a:	dd03      	ble.n	8009234 <_dtoa_r+0xae4>
 800922c:	2d39      	cmp	r5, #57	@ 0x39
 800922e:	d0ee      	beq.n	800920e <_dtoa_r+0xabe>
 8009230:	3501      	adds	r5, #1
 8009232:	e7c1      	b.n	80091b8 <_dtoa_r+0xa68>
 8009234:	9b06      	ldr	r3, [sp, #24]
 8009236:	9a06      	ldr	r2, [sp, #24]
 8009238:	701d      	strb	r5, [r3, #0]
 800923a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800923c:	4293      	cmp	r3, r2
 800923e:	d02b      	beq.n	8009298 <_dtoa_r+0xb48>
 8009240:	2300      	movs	r3, #0
 8009242:	220a      	movs	r2, #10
 8009244:	9905      	ldr	r1, [sp, #20]
 8009246:	9803      	ldr	r0, [sp, #12]
 8009248:	f000 ff12 	bl	800a070 <__multadd>
 800924c:	9b04      	ldr	r3, [sp, #16]
 800924e:	9005      	str	r0, [sp, #20]
 8009250:	429f      	cmp	r7, r3
 8009252:	d109      	bne.n	8009268 <_dtoa_r+0xb18>
 8009254:	0039      	movs	r1, r7
 8009256:	2300      	movs	r3, #0
 8009258:	220a      	movs	r2, #10
 800925a:	9803      	ldr	r0, [sp, #12]
 800925c:	f000 ff08 	bl	800a070 <__multadd>
 8009260:	0007      	movs	r7, r0
 8009262:	9004      	str	r0, [sp, #16]
 8009264:	9406      	str	r4, [sp, #24]
 8009266:	e778      	b.n	800915a <_dtoa_r+0xa0a>
 8009268:	0039      	movs	r1, r7
 800926a:	2300      	movs	r3, #0
 800926c:	220a      	movs	r2, #10
 800926e:	9803      	ldr	r0, [sp, #12]
 8009270:	f000 fefe 	bl	800a070 <__multadd>
 8009274:	2300      	movs	r3, #0
 8009276:	0007      	movs	r7, r0
 8009278:	220a      	movs	r2, #10
 800927a:	9904      	ldr	r1, [sp, #16]
 800927c:	9803      	ldr	r0, [sp, #12]
 800927e:	f000 fef7 	bl	800a070 <__multadd>
 8009282:	9004      	str	r0, [sp, #16]
 8009284:	e7ee      	b.n	8009264 <_dtoa_r+0xb14>
 8009286:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009288:	2401      	movs	r4, #1
 800928a:	2b00      	cmp	r3, #0
 800928c:	dd00      	ble.n	8009290 <_dtoa_r+0xb40>
 800928e:	001c      	movs	r4, r3
 8009290:	9704      	str	r7, [sp, #16]
 8009292:	2700      	movs	r7, #0
 8009294:	9b08      	ldr	r3, [sp, #32]
 8009296:	191c      	adds	r4, r3, r4
 8009298:	9905      	ldr	r1, [sp, #20]
 800929a:	2201      	movs	r2, #1
 800929c:	9803      	ldr	r0, [sp, #12]
 800929e:	f001 f8e5 	bl	800a46c <__lshift>
 80092a2:	0031      	movs	r1, r6
 80092a4:	9005      	str	r0, [sp, #20]
 80092a6:	f001 f94d 	bl	800a544 <__mcmp>
 80092aa:	2800      	cmp	r0, #0
 80092ac:	dcb2      	bgt.n	8009214 <_dtoa_r+0xac4>
 80092ae:	d101      	bne.n	80092b4 <_dtoa_r+0xb64>
 80092b0:	07ed      	lsls	r5, r5, #31
 80092b2:	d4af      	bmi.n	8009214 <_dtoa_r+0xac4>
 80092b4:	0023      	movs	r3, r4
 80092b6:	001c      	movs	r4, r3
 80092b8:	3b01      	subs	r3, #1
 80092ba:	781a      	ldrb	r2, [r3, #0]
 80092bc:	2a30      	cmp	r2, #48	@ 0x30
 80092be:	d0fa      	beq.n	80092b6 <_dtoa_r+0xb66>
 80092c0:	e4b0      	b.n	8008c24 <_dtoa_r+0x4d4>
 80092c2:	9a08      	ldr	r2, [sp, #32]
 80092c4:	429a      	cmp	r2, r3
 80092c6:	d1a6      	bne.n	8009216 <_dtoa_r+0xac6>
 80092c8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80092ca:	3301      	adds	r3, #1
 80092cc:	930c      	str	r3, [sp, #48]	@ 0x30
 80092ce:	2331      	movs	r3, #49	@ 0x31
 80092d0:	7013      	strb	r3, [r2, #0]
 80092d2:	e4a7      	b.n	8008c24 <_dtoa_r+0x4d4>
 80092d4:	4b14      	ldr	r3, [pc, #80]	@ (8009328 <_dtoa_r+0xbd8>)
 80092d6:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 80092d8:	9308      	str	r3, [sp, #32]
 80092da:	4b14      	ldr	r3, [pc, #80]	@ (800932c <_dtoa_r+0xbdc>)
 80092dc:	2a00      	cmp	r2, #0
 80092de:	d001      	beq.n	80092e4 <_dtoa_r+0xb94>
 80092e0:	f7ff fa7e 	bl	80087e0 <_dtoa_r+0x90>
 80092e4:	f7ff fa7e 	bl	80087e4 <_dtoa_r+0x94>
 80092e8:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80092ea:	2b01      	cmp	r3, #1
 80092ec:	dc00      	bgt.n	80092f0 <_dtoa_r+0xba0>
 80092ee:	e648      	b.n	8008f82 <_dtoa_r+0x832>
 80092f0:	2001      	movs	r0, #1
 80092f2:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 80092f4:	e665      	b.n	8008fc2 <_dtoa_r+0x872>
 80092f6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	dc00      	bgt.n	80092fe <_dtoa_r+0xbae>
 80092fc:	e6a9      	b.n	8009052 <_dtoa_r+0x902>
 80092fe:	2400      	movs	r4, #0
 8009300:	0031      	movs	r1, r6
 8009302:	9805      	ldr	r0, [sp, #20]
 8009304:	f7ff f99e 	bl	8008644 <quorem>
 8009308:	9b08      	ldr	r3, [sp, #32]
 800930a:	3030      	adds	r0, #48	@ 0x30
 800930c:	5518      	strb	r0, [r3, r4]
 800930e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009310:	3401      	adds	r4, #1
 8009312:	0005      	movs	r5, r0
 8009314:	42a3      	cmp	r3, r4
 8009316:	ddb6      	ble.n	8009286 <_dtoa_r+0xb36>
 8009318:	2300      	movs	r3, #0
 800931a:	220a      	movs	r2, #10
 800931c:	9905      	ldr	r1, [sp, #20]
 800931e:	9803      	ldr	r0, [sp, #12]
 8009320:	f000 fea6 	bl	800a070 <__multadd>
 8009324:	9005      	str	r0, [sp, #20]
 8009326:	e7eb      	b.n	8009300 <_dtoa_r+0xbb0>
 8009328:	0800b46b 	.word	0x0800b46b
 800932c:	0800b473 	.word	0x0800b473

08009330 <rshift>:
 8009330:	0002      	movs	r2, r0
 8009332:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009334:	6904      	ldr	r4, [r0, #16]
 8009336:	b085      	sub	sp, #20
 8009338:	3214      	adds	r2, #20
 800933a:	114b      	asrs	r3, r1, #5
 800933c:	0016      	movs	r6, r2
 800933e:	9302      	str	r3, [sp, #8]
 8009340:	429c      	cmp	r4, r3
 8009342:	dd31      	ble.n	80093a8 <rshift+0x78>
 8009344:	261f      	movs	r6, #31
 8009346:	000f      	movs	r7, r1
 8009348:	009b      	lsls	r3, r3, #2
 800934a:	00a5      	lsls	r5, r4, #2
 800934c:	18d3      	adds	r3, r2, r3
 800934e:	4037      	ands	r7, r6
 8009350:	1955      	adds	r5, r2, r5
 8009352:	9300      	str	r3, [sp, #0]
 8009354:	9701      	str	r7, [sp, #4]
 8009356:	4231      	tst	r1, r6
 8009358:	d10d      	bne.n	8009376 <rshift+0x46>
 800935a:	0016      	movs	r6, r2
 800935c:	0019      	movs	r1, r3
 800935e:	428d      	cmp	r5, r1
 8009360:	d836      	bhi.n	80093d0 <rshift+0xa0>
 8009362:	9b00      	ldr	r3, [sp, #0]
 8009364:	2600      	movs	r6, #0
 8009366:	3b03      	subs	r3, #3
 8009368:	429d      	cmp	r5, r3
 800936a:	d302      	bcc.n	8009372 <rshift+0x42>
 800936c:	9b02      	ldr	r3, [sp, #8]
 800936e:	1ae4      	subs	r4, r4, r3
 8009370:	00a6      	lsls	r6, r4, #2
 8009372:	1996      	adds	r6, r2, r6
 8009374:	e018      	b.n	80093a8 <rshift+0x78>
 8009376:	2120      	movs	r1, #32
 8009378:	9e01      	ldr	r6, [sp, #4]
 800937a:	9f01      	ldr	r7, [sp, #4]
 800937c:	1b89      	subs	r1, r1, r6
 800937e:	9e00      	ldr	r6, [sp, #0]
 8009380:	9103      	str	r1, [sp, #12]
 8009382:	ce02      	ldmia	r6!, {r1}
 8009384:	4694      	mov	ip, r2
 8009386:	40f9      	lsrs	r1, r7
 8009388:	42b5      	cmp	r5, r6
 800938a:	d816      	bhi.n	80093ba <rshift+0x8a>
 800938c:	9b00      	ldr	r3, [sp, #0]
 800938e:	2600      	movs	r6, #0
 8009390:	3301      	adds	r3, #1
 8009392:	429d      	cmp	r5, r3
 8009394:	d303      	bcc.n	800939e <rshift+0x6e>
 8009396:	9b02      	ldr	r3, [sp, #8]
 8009398:	1ae4      	subs	r4, r4, r3
 800939a:	00a6      	lsls	r6, r4, #2
 800939c:	3e04      	subs	r6, #4
 800939e:	1996      	adds	r6, r2, r6
 80093a0:	6031      	str	r1, [r6, #0]
 80093a2:	2900      	cmp	r1, #0
 80093a4:	d000      	beq.n	80093a8 <rshift+0x78>
 80093a6:	3604      	adds	r6, #4
 80093a8:	1ab1      	subs	r1, r6, r2
 80093aa:	1089      	asrs	r1, r1, #2
 80093ac:	6101      	str	r1, [r0, #16]
 80093ae:	4296      	cmp	r6, r2
 80093b0:	d101      	bne.n	80093b6 <rshift+0x86>
 80093b2:	2300      	movs	r3, #0
 80093b4:	6143      	str	r3, [r0, #20]
 80093b6:	b005      	add	sp, #20
 80093b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80093ba:	6837      	ldr	r7, [r6, #0]
 80093bc:	9b03      	ldr	r3, [sp, #12]
 80093be:	409f      	lsls	r7, r3
 80093c0:	430f      	orrs	r7, r1
 80093c2:	4661      	mov	r1, ip
 80093c4:	c180      	stmia	r1!, {r7}
 80093c6:	468c      	mov	ip, r1
 80093c8:	9b01      	ldr	r3, [sp, #4]
 80093ca:	ce02      	ldmia	r6!, {r1}
 80093cc:	40d9      	lsrs	r1, r3
 80093ce:	e7db      	b.n	8009388 <rshift+0x58>
 80093d0:	c980      	ldmia	r1!, {r7}
 80093d2:	c680      	stmia	r6!, {r7}
 80093d4:	e7c3      	b.n	800935e <rshift+0x2e>

080093d6 <__hexdig_fun>:
 80093d6:	0002      	movs	r2, r0
 80093d8:	3a30      	subs	r2, #48	@ 0x30
 80093da:	0003      	movs	r3, r0
 80093dc:	2a09      	cmp	r2, #9
 80093de:	d802      	bhi.n	80093e6 <__hexdig_fun+0x10>
 80093e0:	3b20      	subs	r3, #32
 80093e2:	b2d8      	uxtb	r0, r3
 80093e4:	4770      	bx	lr
 80093e6:	0002      	movs	r2, r0
 80093e8:	3a61      	subs	r2, #97	@ 0x61
 80093ea:	2a05      	cmp	r2, #5
 80093ec:	d801      	bhi.n	80093f2 <__hexdig_fun+0x1c>
 80093ee:	3b47      	subs	r3, #71	@ 0x47
 80093f0:	e7f7      	b.n	80093e2 <__hexdig_fun+0xc>
 80093f2:	001a      	movs	r2, r3
 80093f4:	3a41      	subs	r2, #65	@ 0x41
 80093f6:	2000      	movs	r0, #0
 80093f8:	2a05      	cmp	r2, #5
 80093fa:	d8f3      	bhi.n	80093e4 <__hexdig_fun+0xe>
 80093fc:	3b27      	subs	r3, #39	@ 0x27
 80093fe:	e7f0      	b.n	80093e2 <__hexdig_fun+0xc>

08009400 <__gethex>:
 8009400:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009402:	b089      	sub	sp, #36	@ 0x24
 8009404:	9307      	str	r3, [sp, #28]
 8009406:	680b      	ldr	r3, [r1, #0]
 8009408:	9201      	str	r2, [sp, #4]
 800940a:	9003      	str	r0, [sp, #12]
 800940c:	9106      	str	r1, [sp, #24]
 800940e:	1c9a      	adds	r2, r3, #2
 8009410:	0011      	movs	r1, r2
 8009412:	3201      	adds	r2, #1
 8009414:	1e50      	subs	r0, r2, #1
 8009416:	7800      	ldrb	r0, [r0, #0]
 8009418:	2830      	cmp	r0, #48	@ 0x30
 800941a:	d0f9      	beq.n	8009410 <__gethex+0x10>
 800941c:	1acb      	subs	r3, r1, r3
 800941e:	3b02      	subs	r3, #2
 8009420:	9305      	str	r3, [sp, #20]
 8009422:	9100      	str	r1, [sp, #0]
 8009424:	f7ff ffd7 	bl	80093d6 <__hexdig_fun>
 8009428:	2300      	movs	r3, #0
 800942a:	001d      	movs	r5, r3
 800942c:	9302      	str	r3, [sp, #8]
 800942e:	4298      	cmp	r0, r3
 8009430:	d11e      	bne.n	8009470 <__gethex+0x70>
 8009432:	2201      	movs	r2, #1
 8009434:	49a6      	ldr	r1, [pc, #664]	@ (80096d0 <__gethex+0x2d0>)
 8009436:	9800      	ldr	r0, [sp, #0]
 8009438:	f7ff f8a2 	bl	8008580 <strncmp>
 800943c:	0007      	movs	r7, r0
 800943e:	42a8      	cmp	r0, r5
 8009440:	d000      	beq.n	8009444 <__gethex+0x44>
 8009442:	e06a      	b.n	800951a <__gethex+0x11a>
 8009444:	9b00      	ldr	r3, [sp, #0]
 8009446:	7858      	ldrb	r0, [r3, #1]
 8009448:	1c5c      	adds	r4, r3, #1
 800944a:	f7ff ffc4 	bl	80093d6 <__hexdig_fun>
 800944e:	2301      	movs	r3, #1
 8009450:	9302      	str	r3, [sp, #8]
 8009452:	42a8      	cmp	r0, r5
 8009454:	d02f      	beq.n	80094b6 <__gethex+0xb6>
 8009456:	9400      	str	r4, [sp, #0]
 8009458:	9b00      	ldr	r3, [sp, #0]
 800945a:	7818      	ldrb	r0, [r3, #0]
 800945c:	2830      	cmp	r0, #48	@ 0x30
 800945e:	d009      	beq.n	8009474 <__gethex+0x74>
 8009460:	f7ff ffb9 	bl	80093d6 <__hexdig_fun>
 8009464:	4242      	negs	r2, r0
 8009466:	4142      	adcs	r2, r0
 8009468:	2301      	movs	r3, #1
 800946a:	0025      	movs	r5, r4
 800946c:	9202      	str	r2, [sp, #8]
 800946e:	9305      	str	r3, [sp, #20]
 8009470:	9c00      	ldr	r4, [sp, #0]
 8009472:	e004      	b.n	800947e <__gethex+0x7e>
 8009474:	9b00      	ldr	r3, [sp, #0]
 8009476:	3301      	adds	r3, #1
 8009478:	9300      	str	r3, [sp, #0]
 800947a:	e7ed      	b.n	8009458 <__gethex+0x58>
 800947c:	3401      	adds	r4, #1
 800947e:	7820      	ldrb	r0, [r4, #0]
 8009480:	f7ff ffa9 	bl	80093d6 <__hexdig_fun>
 8009484:	1e07      	subs	r7, r0, #0
 8009486:	d1f9      	bne.n	800947c <__gethex+0x7c>
 8009488:	2201      	movs	r2, #1
 800948a:	0020      	movs	r0, r4
 800948c:	4990      	ldr	r1, [pc, #576]	@ (80096d0 <__gethex+0x2d0>)
 800948e:	f7ff f877 	bl	8008580 <strncmp>
 8009492:	2800      	cmp	r0, #0
 8009494:	d10d      	bne.n	80094b2 <__gethex+0xb2>
 8009496:	2d00      	cmp	r5, #0
 8009498:	d106      	bne.n	80094a8 <__gethex+0xa8>
 800949a:	3401      	adds	r4, #1
 800949c:	0025      	movs	r5, r4
 800949e:	7820      	ldrb	r0, [r4, #0]
 80094a0:	f7ff ff99 	bl	80093d6 <__hexdig_fun>
 80094a4:	2800      	cmp	r0, #0
 80094a6:	d102      	bne.n	80094ae <__gethex+0xae>
 80094a8:	1b2d      	subs	r5, r5, r4
 80094aa:	00af      	lsls	r7, r5, #2
 80094ac:	e003      	b.n	80094b6 <__gethex+0xb6>
 80094ae:	3401      	adds	r4, #1
 80094b0:	e7f5      	b.n	800949e <__gethex+0x9e>
 80094b2:	2d00      	cmp	r5, #0
 80094b4:	d1f8      	bne.n	80094a8 <__gethex+0xa8>
 80094b6:	2220      	movs	r2, #32
 80094b8:	7823      	ldrb	r3, [r4, #0]
 80094ba:	0026      	movs	r6, r4
 80094bc:	4393      	bics	r3, r2
 80094be:	2b50      	cmp	r3, #80	@ 0x50
 80094c0:	d11d      	bne.n	80094fe <__gethex+0xfe>
 80094c2:	7863      	ldrb	r3, [r4, #1]
 80094c4:	2b2b      	cmp	r3, #43	@ 0x2b
 80094c6:	d02d      	beq.n	8009524 <__gethex+0x124>
 80094c8:	2b2d      	cmp	r3, #45	@ 0x2d
 80094ca:	d02f      	beq.n	800952c <__gethex+0x12c>
 80094cc:	2300      	movs	r3, #0
 80094ce:	1c66      	adds	r6, r4, #1
 80094d0:	9304      	str	r3, [sp, #16]
 80094d2:	7830      	ldrb	r0, [r6, #0]
 80094d4:	f7ff ff7f 	bl	80093d6 <__hexdig_fun>
 80094d8:	1e43      	subs	r3, r0, #1
 80094da:	b2db      	uxtb	r3, r3
 80094dc:	0005      	movs	r5, r0
 80094de:	2b18      	cmp	r3, #24
 80094e0:	d82a      	bhi.n	8009538 <__gethex+0x138>
 80094e2:	7870      	ldrb	r0, [r6, #1]
 80094e4:	f7ff ff77 	bl	80093d6 <__hexdig_fun>
 80094e8:	1e43      	subs	r3, r0, #1
 80094ea:	b2db      	uxtb	r3, r3
 80094ec:	3601      	adds	r6, #1
 80094ee:	3d10      	subs	r5, #16
 80094f0:	2b18      	cmp	r3, #24
 80094f2:	d91d      	bls.n	8009530 <__gethex+0x130>
 80094f4:	9b04      	ldr	r3, [sp, #16]
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d000      	beq.n	80094fc <__gethex+0xfc>
 80094fa:	426d      	negs	r5, r5
 80094fc:	197f      	adds	r7, r7, r5
 80094fe:	9b06      	ldr	r3, [sp, #24]
 8009500:	601e      	str	r6, [r3, #0]
 8009502:	9b02      	ldr	r3, [sp, #8]
 8009504:	2b00      	cmp	r3, #0
 8009506:	d019      	beq.n	800953c <__gethex+0x13c>
 8009508:	9b05      	ldr	r3, [sp, #20]
 800950a:	2606      	movs	r6, #6
 800950c:	425a      	negs	r2, r3
 800950e:	4153      	adcs	r3, r2
 8009510:	425b      	negs	r3, r3
 8009512:	401e      	ands	r6, r3
 8009514:	0030      	movs	r0, r6
 8009516:	b009      	add	sp, #36	@ 0x24
 8009518:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800951a:	2301      	movs	r3, #1
 800951c:	2700      	movs	r7, #0
 800951e:	9c00      	ldr	r4, [sp, #0]
 8009520:	9302      	str	r3, [sp, #8]
 8009522:	e7c8      	b.n	80094b6 <__gethex+0xb6>
 8009524:	2300      	movs	r3, #0
 8009526:	9304      	str	r3, [sp, #16]
 8009528:	1ca6      	adds	r6, r4, #2
 800952a:	e7d2      	b.n	80094d2 <__gethex+0xd2>
 800952c:	2301      	movs	r3, #1
 800952e:	e7fa      	b.n	8009526 <__gethex+0x126>
 8009530:	230a      	movs	r3, #10
 8009532:	435d      	muls	r5, r3
 8009534:	182d      	adds	r5, r5, r0
 8009536:	e7d4      	b.n	80094e2 <__gethex+0xe2>
 8009538:	0026      	movs	r6, r4
 800953a:	e7e0      	b.n	80094fe <__gethex+0xfe>
 800953c:	9b00      	ldr	r3, [sp, #0]
 800953e:	9902      	ldr	r1, [sp, #8]
 8009540:	1ae3      	subs	r3, r4, r3
 8009542:	3b01      	subs	r3, #1
 8009544:	2b07      	cmp	r3, #7
 8009546:	dc0a      	bgt.n	800955e <__gethex+0x15e>
 8009548:	9803      	ldr	r0, [sp, #12]
 800954a:	f000 fd29 	bl	8009fa0 <_Balloc>
 800954e:	1e05      	subs	r5, r0, #0
 8009550:	d108      	bne.n	8009564 <__gethex+0x164>
 8009552:	002a      	movs	r2, r5
 8009554:	21e4      	movs	r1, #228	@ 0xe4
 8009556:	4b5f      	ldr	r3, [pc, #380]	@ (80096d4 <__gethex+0x2d4>)
 8009558:	485f      	ldr	r0, [pc, #380]	@ (80096d8 <__gethex+0x2d8>)
 800955a:	f001 fadf 	bl	800ab1c <__assert_func>
 800955e:	3101      	adds	r1, #1
 8009560:	105b      	asrs	r3, r3, #1
 8009562:	e7ef      	b.n	8009544 <__gethex+0x144>
 8009564:	0003      	movs	r3, r0
 8009566:	3314      	adds	r3, #20
 8009568:	9302      	str	r3, [sp, #8]
 800956a:	9305      	str	r3, [sp, #20]
 800956c:	2300      	movs	r3, #0
 800956e:	001e      	movs	r6, r3
 8009570:	9304      	str	r3, [sp, #16]
 8009572:	9b00      	ldr	r3, [sp, #0]
 8009574:	42a3      	cmp	r3, r4
 8009576:	d338      	bcc.n	80095ea <__gethex+0x1ea>
 8009578:	9c05      	ldr	r4, [sp, #20]
 800957a:	9b02      	ldr	r3, [sp, #8]
 800957c:	c440      	stmia	r4!, {r6}
 800957e:	1ae4      	subs	r4, r4, r3
 8009580:	10a4      	asrs	r4, r4, #2
 8009582:	0030      	movs	r0, r6
 8009584:	612c      	str	r4, [r5, #16]
 8009586:	f000 fe03 	bl	800a190 <__hi0bits>
 800958a:	9b01      	ldr	r3, [sp, #4]
 800958c:	0164      	lsls	r4, r4, #5
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	1a26      	subs	r6, r4, r0
 8009592:	9300      	str	r3, [sp, #0]
 8009594:	429e      	cmp	r6, r3
 8009596:	dd52      	ble.n	800963e <__gethex+0x23e>
 8009598:	1af6      	subs	r6, r6, r3
 800959a:	0031      	movs	r1, r6
 800959c:	0028      	movs	r0, r5
 800959e:	f001 f99e 	bl	800a8de <__any_on>
 80095a2:	1e04      	subs	r4, r0, #0
 80095a4:	d00f      	beq.n	80095c6 <__gethex+0x1c6>
 80095a6:	2401      	movs	r4, #1
 80095a8:	211f      	movs	r1, #31
 80095aa:	0020      	movs	r0, r4
 80095ac:	1e73      	subs	r3, r6, #1
 80095ae:	4019      	ands	r1, r3
 80095b0:	4088      	lsls	r0, r1
 80095b2:	0001      	movs	r1, r0
 80095b4:	115a      	asrs	r2, r3, #5
 80095b6:	9802      	ldr	r0, [sp, #8]
 80095b8:	0092      	lsls	r2, r2, #2
 80095ba:	5812      	ldr	r2, [r2, r0]
 80095bc:	420a      	tst	r2, r1
 80095be:	d002      	beq.n	80095c6 <__gethex+0x1c6>
 80095c0:	42a3      	cmp	r3, r4
 80095c2:	dc34      	bgt.n	800962e <__gethex+0x22e>
 80095c4:	2402      	movs	r4, #2
 80095c6:	0031      	movs	r1, r6
 80095c8:	0028      	movs	r0, r5
 80095ca:	f7ff feb1 	bl	8009330 <rshift>
 80095ce:	19bf      	adds	r7, r7, r6
 80095d0:	9b01      	ldr	r3, [sp, #4]
 80095d2:	689b      	ldr	r3, [r3, #8]
 80095d4:	42bb      	cmp	r3, r7
 80095d6:	da42      	bge.n	800965e <__gethex+0x25e>
 80095d8:	0029      	movs	r1, r5
 80095da:	9803      	ldr	r0, [sp, #12]
 80095dc:	f000 fd24 	bl	800a028 <_Bfree>
 80095e0:	2300      	movs	r3, #0
 80095e2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80095e4:	26a3      	movs	r6, #163	@ 0xa3
 80095e6:	6013      	str	r3, [r2, #0]
 80095e8:	e794      	b.n	8009514 <__gethex+0x114>
 80095ea:	3c01      	subs	r4, #1
 80095ec:	7823      	ldrb	r3, [r4, #0]
 80095ee:	2b2e      	cmp	r3, #46	@ 0x2e
 80095f0:	d012      	beq.n	8009618 <__gethex+0x218>
 80095f2:	9b04      	ldr	r3, [sp, #16]
 80095f4:	2b20      	cmp	r3, #32
 80095f6:	d104      	bne.n	8009602 <__gethex+0x202>
 80095f8:	9b05      	ldr	r3, [sp, #20]
 80095fa:	c340      	stmia	r3!, {r6}
 80095fc:	2600      	movs	r6, #0
 80095fe:	9305      	str	r3, [sp, #20]
 8009600:	9604      	str	r6, [sp, #16]
 8009602:	7820      	ldrb	r0, [r4, #0]
 8009604:	f7ff fee7 	bl	80093d6 <__hexdig_fun>
 8009608:	230f      	movs	r3, #15
 800960a:	4018      	ands	r0, r3
 800960c:	9b04      	ldr	r3, [sp, #16]
 800960e:	4098      	lsls	r0, r3
 8009610:	3304      	adds	r3, #4
 8009612:	4306      	orrs	r6, r0
 8009614:	9304      	str	r3, [sp, #16]
 8009616:	e7ac      	b.n	8009572 <__gethex+0x172>
 8009618:	9b00      	ldr	r3, [sp, #0]
 800961a:	42a3      	cmp	r3, r4
 800961c:	d8e9      	bhi.n	80095f2 <__gethex+0x1f2>
 800961e:	2201      	movs	r2, #1
 8009620:	0020      	movs	r0, r4
 8009622:	492b      	ldr	r1, [pc, #172]	@ (80096d0 <__gethex+0x2d0>)
 8009624:	f7fe ffac 	bl	8008580 <strncmp>
 8009628:	2800      	cmp	r0, #0
 800962a:	d1e2      	bne.n	80095f2 <__gethex+0x1f2>
 800962c:	e7a1      	b.n	8009572 <__gethex+0x172>
 800962e:	0028      	movs	r0, r5
 8009630:	1eb1      	subs	r1, r6, #2
 8009632:	f001 f954 	bl	800a8de <__any_on>
 8009636:	2800      	cmp	r0, #0
 8009638:	d0c4      	beq.n	80095c4 <__gethex+0x1c4>
 800963a:	2403      	movs	r4, #3
 800963c:	e7c3      	b.n	80095c6 <__gethex+0x1c6>
 800963e:	9b00      	ldr	r3, [sp, #0]
 8009640:	2400      	movs	r4, #0
 8009642:	429e      	cmp	r6, r3
 8009644:	dac4      	bge.n	80095d0 <__gethex+0x1d0>
 8009646:	1b9e      	subs	r6, r3, r6
 8009648:	0029      	movs	r1, r5
 800964a:	0032      	movs	r2, r6
 800964c:	9803      	ldr	r0, [sp, #12]
 800964e:	f000 ff0d 	bl	800a46c <__lshift>
 8009652:	0003      	movs	r3, r0
 8009654:	3314      	adds	r3, #20
 8009656:	0005      	movs	r5, r0
 8009658:	1bbf      	subs	r7, r7, r6
 800965a:	9302      	str	r3, [sp, #8]
 800965c:	e7b8      	b.n	80095d0 <__gethex+0x1d0>
 800965e:	9b01      	ldr	r3, [sp, #4]
 8009660:	685e      	ldr	r6, [r3, #4]
 8009662:	42be      	cmp	r6, r7
 8009664:	dd6f      	ble.n	8009746 <__gethex+0x346>
 8009666:	9b00      	ldr	r3, [sp, #0]
 8009668:	1bf6      	subs	r6, r6, r7
 800966a:	42b3      	cmp	r3, r6
 800966c:	dc36      	bgt.n	80096dc <__gethex+0x2dc>
 800966e:	9b01      	ldr	r3, [sp, #4]
 8009670:	68db      	ldr	r3, [r3, #12]
 8009672:	2b02      	cmp	r3, #2
 8009674:	d024      	beq.n	80096c0 <__gethex+0x2c0>
 8009676:	2b03      	cmp	r3, #3
 8009678:	d026      	beq.n	80096c8 <__gethex+0x2c8>
 800967a:	2b01      	cmp	r3, #1
 800967c:	d117      	bne.n	80096ae <__gethex+0x2ae>
 800967e:	9b00      	ldr	r3, [sp, #0]
 8009680:	42b3      	cmp	r3, r6
 8009682:	d114      	bne.n	80096ae <__gethex+0x2ae>
 8009684:	2b01      	cmp	r3, #1
 8009686:	d10b      	bne.n	80096a0 <__gethex+0x2a0>
 8009688:	9b01      	ldr	r3, [sp, #4]
 800968a:	9a07      	ldr	r2, [sp, #28]
 800968c:	685b      	ldr	r3, [r3, #4]
 800968e:	2662      	movs	r6, #98	@ 0x62
 8009690:	6013      	str	r3, [r2, #0]
 8009692:	2301      	movs	r3, #1
 8009694:	9a02      	ldr	r2, [sp, #8]
 8009696:	612b      	str	r3, [r5, #16]
 8009698:	6013      	str	r3, [r2, #0]
 800969a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800969c:	601d      	str	r5, [r3, #0]
 800969e:	e739      	b.n	8009514 <__gethex+0x114>
 80096a0:	9900      	ldr	r1, [sp, #0]
 80096a2:	0028      	movs	r0, r5
 80096a4:	3901      	subs	r1, #1
 80096a6:	f001 f91a 	bl	800a8de <__any_on>
 80096aa:	2800      	cmp	r0, #0
 80096ac:	d1ec      	bne.n	8009688 <__gethex+0x288>
 80096ae:	0029      	movs	r1, r5
 80096b0:	9803      	ldr	r0, [sp, #12]
 80096b2:	f000 fcb9 	bl	800a028 <_Bfree>
 80096b6:	2300      	movs	r3, #0
 80096b8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80096ba:	2650      	movs	r6, #80	@ 0x50
 80096bc:	6013      	str	r3, [r2, #0]
 80096be:	e729      	b.n	8009514 <__gethex+0x114>
 80096c0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	d1f3      	bne.n	80096ae <__gethex+0x2ae>
 80096c6:	e7df      	b.n	8009688 <__gethex+0x288>
 80096c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d1dc      	bne.n	8009688 <__gethex+0x288>
 80096ce:	e7ee      	b.n	80096ae <__gethex+0x2ae>
 80096d0:	0800b461 	.word	0x0800b461
 80096d4:	0800b4e7 	.word	0x0800b4e7
 80096d8:	0800b4f8 	.word	0x0800b4f8
 80096dc:	1e77      	subs	r7, r6, #1
 80096de:	2c00      	cmp	r4, #0
 80096e0:	d12f      	bne.n	8009742 <__gethex+0x342>
 80096e2:	2f00      	cmp	r7, #0
 80096e4:	d004      	beq.n	80096f0 <__gethex+0x2f0>
 80096e6:	0039      	movs	r1, r7
 80096e8:	0028      	movs	r0, r5
 80096ea:	f001 f8f8 	bl	800a8de <__any_on>
 80096ee:	0004      	movs	r4, r0
 80096f0:	231f      	movs	r3, #31
 80096f2:	117a      	asrs	r2, r7, #5
 80096f4:	401f      	ands	r7, r3
 80096f6:	3b1e      	subs	r3, #30
 80096f8:	40bb      	lsls	r3, r7
 80096fa:	9902      	ldr	r1, [sp, #8]
 80096fc:	0092      	lsls	r2, r2, #2
 80096fe:	5852      	ldr	r2, [r2, r1]
 8009700:	421a      	tst	r2, r3
 8009702:	d001      	beq.n	8009708 <__gethex+0x308>
 8009704:	2302      	movs	r3, #2
 8009706:	431c      	orrs	r4, r3
 8009708:	9b00      	ldr	r3, [sp, #0]
 800970a:	0031      	movs	r1, r6
 800970c:	1b9b      	subs	r3, r3, r6
 800970e:	2602      	movs	r6, #2
 8009710:	0028      	movs	r0, r5
 8009712:	9300      	str	r3, [sp, #0]
 8009714:	f7ff fe0c 	bl	8009330 <rshift>
 8009718:	9b01      	ldr	r3, [sp, #4]
 800971a:	685f      	ldr	r7, [r3, #4]
 800971c:	2c00      	cmp	r4, #0
 800971e:	d03f      	beq.n	80097a0 <__gethex+0x3a0>
 8009720:	9b01      	ldr	r3, [sp, #4]
 8009722:	68db      	ldr	r3, [r3, #12]
 8009724:	2b02      	cmp	r3, #2
 8009726:	d010      	beq.n	800974a <__gethex+0x34a>
 8009728:	2b03      	cmp	r3, #3
 800972a:	d012      	beq.n	8009752 <__gethex+0x352>
 800972c:	2b01      	cmp	r3, #1
 800972e:	d106      	bne.n	800973e <__gethex+0x33e>
 8009730:	07a2      	lsls	r2, r4, #30
 8009732:	d504      	bpl.n	800973e <__gethex+0x33e>
 8009734:	9a02      	ldr	r2, [sp, #8]
 8009736:	6812      	ldr	r2, [r2, #0]
 8009738:	4314      	orrs	r4, r2
 800973a:	421c      	tst	r4, r3
 800973c:	d10c      	bne.n	8009758 <__gethex+0x358>
 800973e:	2310      	movs	r3, #16
 8009740:	e02d      	b.n	800979e <__gethex+0x39e>
 8009742:	2401      	movs	r4, #1
 8009744:	e7d4      	b.n	80096f0 <__gethex+0x2f0>
 8009746:	2601      	movs	r6, #1
 8009748:	e7e8      	b.n	800971c <__gethex+0x31c>
 800974a:	2301      	movs	r3, #1
 800974c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800974e:	1a9b      	subs	r3, r3, r2
 8009750:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009752:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009754:	2b00      	cmp	r3, #0
 8009756:	d0f2      	beq.n	800973e <__gethex+0x33e>
 8009758:	692b      	ldr	r3, [r5, #16]
 800975a:	2000      	movs	r0, #0
 800975c:	9302      	str	r3, [sp, #8]
 800975e:	009b      	lsls	r3, r3, #2
 8009760:	9304      	str	r3, [sp, #16]
 8009762:	002b      	movs	r3, r5
 8009764:	9a04      	ldr	r2, [sp, #16]
 8009766:	3314      	adds	r3, #20
 8009768:	1899      	adds	r1, r3, r2
 800976a:	681a      	ldr	r2, [r3, #0]
 800976c:	1c54      	adds	r4, r2, #1
 800976e:	d01c      	beq.n	80097aa <__gethex+0x3aa>
 8009770:	3201      	adds	r2, #1
 8009772:	601a      	str	r2, [r3, #0]
 8009774:	002b      	movs	r3, r5
 8009776:	3314      	adds	r3, #20
 8009778:	2e02      	cmp	r6, #2
 800977a:	d13f      	bne.n	80097fc <__gethex+0x3fc>
 800977c:	9a01      	ldr	r2, [sp, #4]
 800977e:	9900      	ldr	r1, [sp, #0]
 8009780:	6812      	ldr	r2, [r2, #0]
 8009782:	3a01      	subs	r2, #1
 8009784:	428a      	cmp	r2, r1
 8009786:	d109      	bne.n	800979c <__gethex+0x39c>
 8009788:	000a      	movs	r2, r1
 800978a:	201f      	movs	r0, #31
 800978c:	4010      	ands	r0, r2
 800978e:	2201      	movs	r2, #1
 8009790:	4082      	lsls	r2, r0
 8009792:	1149      	asrs	r1, r1, #5
 8009794:	0089      	lsls	r1, r1, #2
 8009796:	58cb      	ldr	r3, [r1, r3]
 8009798:	4213      	tst	r3, r2
 800979a:	d13d      	bne.n	8009818 <__gethex+0x418>
 800979c:	2320      	movs	r3, #32
 800979e:	431e      	orrs	r6, r3
 80097a0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80097a2:	601d      	str	r5, [r3, #0]
 80097a4:	9b07      	ldr	r3, [sp, #28]
 80097a6:	601f      	str	r7, [r3, #0]
 80097a8:	e6b4      	b.n	8009514 <__gethex+0x114>
 80097aa:	c301      	stmia	r3!, {r0}
 80097ac:	4299      	cmp	r1, r3
 80097ae:	d8dc      	bhi.n	800976a <__gethex+0x36a>
 80097b0:	68ab      	ldr	r3, [r5, #8]
 80097b2:	9a02      	ldr	r2, [sp, #8]
 80097b4:	429a      	cmp	r2, r3
 80097b6:	db18      	blt.n	80097ea <__gethex+0x3ea>
 80097b8:	6869      	ldr	r1, [r5, #4]
 80097ba:	9803      	ldr	r0, [sp, #12]
 80097bc:	3101      	adds	r1, #1
 80097be:	f000 fbef 	bl	8009fa0 <_Balloc>
 80097c2:	1e04      	subs	r4, r0, #0
 80097c4:	d104      	bne.n	80097d0 <__gethex+0x3d0>
 80097c6:	0022      	movs	r2, r4
 80097c8:	2184      	movs	r1, #132	@ 0x84
 80097ca:	4b1d      	ldr	r3, [pc, #116]	@ (8009840 <__gethex+0x440>)
 80097cc:	481d      	ldr	r0, [pc, #116]	@ (8009844 <__gethex+0x444>)
 80097ce:	e6c4      	b.n	800955a <__gethex+0x15a>
 80097d0:	0029      	movs	r1, r5
 80097d2:	692a      	ldr	r2, [r5, #16]
 80097d4:	310c      	adds	r1, #12
 80097d6:	3202      	adds	r2, #2
 80097d8:	0092      	lsls	r2, r2, #2
 80097da:	300c      	adds	r0, #12
 80097dc:	f7fe ff1f 	bl	800861e <memcpy>
 80097e0:	0029      	movs	r1, r5
 80097e2:	9803      	ldr	r0, [sp, #12]
 80097e4:	f000 fc20 	bl	800a028 <_Bfree>
 80097e8:	0025      	movs	r5, r4
 80097ea:	692b      	ldr	r3, [r5, #16]
 80097ec:	1c5a      	adds	r2, r3, #1
 80097ee:	612a      	str	r2, [r5, #16]
 80097f0:	2201      	movs	r2, #1
 80097f2:	3304      	adds	r3, #4
 80097f4:	009b      	lsls	r3, r3, #2
 80097f6:	18eb      	adds	r3, r5, r3
 80097f8:	605a      	str	r2, [r3, #4]
 80097fa:	e7bb      	b.n	8009774 <__gethex+0x374>
 80097fc:	692a      	ldr	r2, [r5, #16]
 80097fe:	9902      	ldr	r1, [sp, #8]
 8009800:	428a      	cmp	r2, r1
 8009802:	dd0b      	ble.n	800981c <__gethex+0x41c>
 8009804:	2101      	movs	r1, #1
 8009806:	0028      	movs	r0, r5
 8009808:	f7ff fd92 	bl	8009330 <rshift>
 800980c:	9b01      	ldr	r3, [sp, #4]
 800980e:	3701      	adds	r7, #1
 8009810:	689b      	ldr	r3, [r3, #8]
 8009812:	42bb      	cmp	r3, r7
 8009814:	da00      	bge.n	8009818 <__gethex+0x418>
 8009816:	e6df      	b.n	80095d8 <__gethex+0x1d8>
 8009818:	2601      	movs	r6, #1
 800981a:	e7bf      	b.n	800979c <__gethex+0x39c>
 800981c:	221f      	movs	r2, #31
 800981e:	9c00      	ldr	r4, [sp, #0]
 8009820:	9900      	ldr	r1, [sp, #0]
 8009822:	4014      	ands	r4, r2
 8009824:	4211      	tst	r1, r2
 8009826:	d0f7      	beq.n	8009818 <__gethex+0x418>
 8009828:	9a04      	ldr	r2, [sp, #16]
 800982a:	189b      	adds	r3, r3, r2
 800982c:	3b04      	subs	r3, #4
 800982e:	6818      	ldr	r0, [r3, #0]
 8009830:	f000 fcae 	bl	800a190 <__hi0bits>
 8009834:	2320      	movs	r3, #32
 8009836:	1b1b      	subs	r3, r3, r4
 8009838:	4298      	cmp	r0, r3
 800983a:	dbe3      	blt.n	8009804 <__gethex+0x404>
 800983c:	e7ec      	b.n	8009818 <__gethex+0x418>
 800983e:	46c0      	nop			@ (mov r8, r8)
 8009840:	0800b4e7 	.word	0x0800b4e7
 8009844:	0800b4f8 	.word	0x0800b4f8

08009848 <L_shift>:
 8009848:	2308      	movs	r3, #8
 800984a:	b570      	push	{r4, r5, r6, lr}
 800984c:	2520      	movs	r5, #32
 800984e:	1a9a      	subs	r2, r3, r2
 8009850:	0092      	lsls	r2, r2, #2
 8009852:	1aad      	subs	r5, r5, r2
 8009854:	6843      	ldr	r3, [r0, #4]
 8009856:	6804      	ldr	r4, [r0, #0]
 8009858:	001e      	movs	r6, r3
 800985a:	40ae      	lsls	r6, r5
 800985c:	40d3      	lsrs	r3, r2
 800985e:	4334      	orrs	r4, r6
 8009860:	6004      	str	r4, [r0, #0]
 8009862:	6043      	str	r3, [r0, #4]
 8009864:	3004      	adds	r0, #4
 8009866:	4288      	cmp	r0, r1
 8009868:	d3f4      	bcc.n	8009854 <L_shift+0xc>
 800986a:	bd70      	pop	{r4, r5, r6, pc}

0800986c <__match>:
 800986c:	b530      	push	{r4, r5, lr}
 800986e:	6803      	ldr	r3, [r0, #0]
 8009870:	780c      	ldrb	r4, [r1, #0]
 8009872:	3301      	adds	r3, #1
 8009874:	2c00      	cmp	r4, #0
 8009876:	d102      	bne.n	800987e <__match+0x12>
 8009878:	6003      	str	r3, [r0, #0]
 800987a:	2001      	movs	r0, #1
 800987c:	bd30      	pop	{r4, r5, pc}
 800987e:	781a      	ldrb	r2, [r3, #0]
 8009880:	0015      	movs	r5, r2
 8009882:	3d41      	subs	r5, #65	@ 0x41
 8009884:	2d19      	cmp	r5, #25
 8009886:	d800      	bhi.n	800988a <__match+0x1e>
 8009888:	3220      	adds	r2, #32
 800988a:	3101      	adds	r1, #1
 800988c:	42a2      	cmp	r2, r4
 800988e:	d0ef      	beq.n	8009870 <__match+0x4>
 8009890:	2000      	movs	r0, #0
 8009892:	e7f3      	b.n	800987c <__match+0x10>

08009894 <__hexnan>:
 8009894:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009896:	680b      	ldr	r3, [r1, #0]
 8009898:	b08b      	sub	sp, #44	@ 0x2c
 800989a:	9201      	str	r2, [sp, #4]
 800989c:	9901      	ldr	r1, [sp, #4]
 800989e:	115a      	asrs	r2, r3, #5
 80098a0:	0092      	lsls	r2, r2, #2
 80098a2:	188a      	adds	r2, r1, r2
 80098a4:	9202      	str	r2, [sp, #8]
 80098a6:	0019      	movs	r1, r3
 80098a8:	221f      	movs	r2, #31
 80098aa:	4011      	ands	r1, r2
 80098ac:	9008      	str	r0, [sp, #32]
 80098ae:	9106      	str	r1, [sp, #24]
 80098b0:	4213      	tst	r3, r2
 80098b2:	d002      	beq.n	80098ba <__hexnan+0x26>
 80098b4:	9b02      	ldr	r3, [sp, #8]
 80098b6:	3304      	adds	r3, #4
 80098b8:	9302      	str	r3, [sp, #8]
 80098ba:	9b02      	ldr	r3, [sp, #8]
 80098bc:	2500      	movs	r5, #0
 80098be:	1f1f      	subs	r7, r3, #4
 80098c0:	003e      	movs	r6, r7
 80098c2:	003c      	movs	r4, r7
 80098c4:	9b08      	ldr	r3, [sp, #32]
 80098c6:	603d      	str	r5, [r7, #0]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	9507      	str	r5, [sp, #28]
 80098cc:	9305      	str	r3, [sp, #20]
 80098ce:	9503      	str	r5, [sp, #12]
 80098d0:	9b05      	ldr	r3, [sp, #20]
 80098d2:	3301      	adds	r3, #1
 80098d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80098d6:	9b05      	ldr	r3, [sp, #20]
 80098d8:	785b      	ldrb	r3, [r3, #1]
 80098da:	9304      	str	r3, [sp, #16]
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d028      	beq.n	8009932 <__hexnan+0x9e>
 80098e0:	9804      	ldr	r0, [sp, #16]
 80098e2:	f7ff fd78 	bl	80093d6 <__hexdig_fun>
 80098e6:	2800      	cmp	r0, #0
 80098e8:	d155      	bne.n	8009996 <__hexnan+0x102>
 80098ea:	9b04      	ldr	r3, [sp, #16]
 80098ec:	2b20      	cmp	r3, #32
 80098ee:	d819      	bhi.n	8009924 <__hexnan+0x90>
 80098f0:	9b03      	ldr	r3, [sp, #12]
 80098f2:	9a07      	ldr	r2, [sp, #28]
 80098f4:	4293      	cmp	r3, r2
 80098f6:	dd12      	ble.n	800991e <__hexnan+0x8a>
 80098f8:	42b4      	cmp	r4, r6
 80098fa:	d206      	bcs.n	800990a <__hexnan+0x76>
 80098fc:	2d07      	cmp	r5, #7
 80098fe:	dc04      	bgt.n	800990a <__hexnan+0x76>
 8009900:	002a      	movs	r2, r5
 8009902:	0031      	movs	r1, r6
 8009904:	0020      	movs	r0, r4
 8009906:	f7ff ff9f 	bl	8009848 <L_shift>
 800990a:	9b01      	ldr	r3, [sp, #4]
 800990c:	2508      	movs	r5, #8
 800990e:	429c      	cmp	r4, r3
 8009910:	d905      	bls.n	800991e <__hexnan+0x8a>
 8009912:	1f26      	subs	r6, r4, #4
 8009914:	2500      	movs	r5, #0
 8009916:	0034      	movs	r4, r6
 8009918:	9b03      	ldr	r3, [sp, #12]
 800991a:	6035      	str	r5, [r6, #0]
 800991c:	9307      	str	r3, [sp, #28]
 800991e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009920:	9305      	str	r3, [sp, #20]
 8009922:	e7d5      	b.n	80098d0 <__hexnan+0x3c>
 8009924:	9b04      	ldr	r3, [sp, #16]
 8009926:	2b29      	cmp	r3, #41	@ 0x29
 8009928:	d15a      	bne.n	80099e0 <__hexnan+0x14c>
 800992a:	9b05      	ldr	r3, [sp, #20]
 800992c:	9a08      	ldr	r2, [sp, #32]
 800992e:	3302      	adds	r3, #2
 8009930:	6013      	str	r3, [r2, #0]
 8009932:	9b03      	ldr	r3, [sp, #12]
 8009934:	2b00      	cmp	r3, #0
 8009936:	d053      	beq.n	80099e0 <__hexnan+0x14c>
 8009938:	42b4      	cmp	r4, r6
 800993a:	d206      	bcs.n	800994a <__hexnan+0xb6>
 800993c:	2d07      	cmp	r5, #7
 800993e:	dc04      	bgt.n	800994a <__hexnan+0xb6>
 8009940:	002a      	movs	r2, r5
 8009942:	0031      	movs	r1, r6
 8009944:	0020      	movs	r0, r4
 8009946:	f7ff ff7f 	bl	8009848 <L_shift>
 800994a:	9b01      	ldr	r3, [sp, #4]
 800994c:	429c      	cmp	r4, r3
 800994e:	d936      	bls.n	80099be <__hexnan+0x12a>
 8009950:	001a      	movs	r2, r3
 8009952:	0023      	movs	r3, r4
 8009954:	cb02      	ldmia	r3!, {r1}
 8009956:	c202      	stmia	r2!, {r1}
 8009958:	429f      	cmp	r7, r3
 800995a:	d2fb      	bcs.n	8009954 <__hexnan+0xc0>
 800995c:	9b02      	ldr	r3, [sp, #8]
 800995e:	1c62      	adds	r2, r4, #1
 8009960:	1ed9      	subs	r1, r3, #3
 8009962:	2304      	movs	r3, #4
 8009964:	4291      	cmp	r1, r2
 8009966:	d305      	bcc.n	8009974 <__hexnan+0xe0>
 8009968:	9b02      	ldr	r3, [sp, #8]
 800996a:	3b04      	subs	r3, #4
 800996c:	1b1b      	subs	r3, r3, r4
 800996e:	089b      	lsrs	r3, r3, #2
 8009970:	3301      	adds	r3, #1
 8009972:	009b      	lsls	r3, r3, #2
 8009974:	9a01      	ldr	r2, [sp, #4]
 8009976:	18d3      	adds	r3, r2, r3
 8009978:	2200      	movs	r2, #0
 800997a:	c304      	stmia	r3!, {r2}
 800997c:	429f      	cmp	r7, r3
 800997e:	d2fc      	bcs.n	800997a <__hexnan+0xe6>
 8009980:	683b      	ldr	r3, [r7, #0]
 8009982:	2b00      	cmp	r3, #0
 8009984:	d104      	bne.n	8009990 <__hexnan+0xfc>
 8009986:	9b01      	ldr	r3, [sp, #4]
 8009988:	429f      	cmp	r7, r3
 800998a:	d127      	bne.n	80099dc <__hexnan+0x148>
 800998c:	2301      	movs	r3, #1
 800998e:	603b      	str	r3, [r7, #0]
 8009990:	2005      	movs	r0, #5
 8009992:	b00b      	add	sp, #44	@ 0x2c
 8009994:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009996:	9b03      	ldr	r3, [sp, #12]
 8009998:	3501      	adds	r5, #1
 800999a:	3301      	adds	r3, #1
 800999c:	9303      	str	r3, [sp, #12]
 800999e:	2d08      	cmp	r5, #8
 80099a0:	dd06      	ble.n	80099b0 <__hexnan+0x11c>
 80099a2:	9b01      	ldr	r3, [sp, #4]
 80099a4:	429c      	cmp	r4, r3
 80099a6:	d9ba      	bls.n	800991e <__hexnan+0x8a>
 80099a8:	2300      	movs	r3, #0
 80099aa:	2501      	movs	r5, #1
 80099ac:	3c04      	subs	r4, #4
 80099ae:	6023      	str	r3, [r4, #0]
 80099b0:	220f      	movs	r2, #15
 80099b2:	6823      	ldr	r3, [r4, #0]
 80099b4:	4010      	ands	r0, r2
 80099b6:	011b      	lsls	r3, r3, #4
 80099b8:	4303      	orrs	r3, r0
 80099ba:	6023      	str	r3, [r4, #0]
 80099bc:	e7af      	b.n	800991e <__hexnan+0x8a>
 80099be:	9b06      	ldr	r3, [sp, #24]
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d0dd      	beq.n	8009980 <__hexnan+0xec>
 80099c4:	2320      	movs	r3, #32
 80099c6:	9a06      	ldr	r2, [sp, #24]
 80099c8:	9902      	ldr	r1, [sp, #8]
 80099ca:	1a9b      	subs	r3, r3, r2
 80099cc:	2201      	movs	r2, #1
 80099ce:	4252      	negs	r2, r2
 80099d0:	40da      	lsrs	r2, r3
 80099d2:	3904      	subs	r1, #4
 80099d4:	680b      	ldr	r3, [r1, #0]
 80099d6:	4013      	ands	r3, r2
 80099d8:	600b      	str	r3, [r1, #0]
 80099da:	e7d1      	b.n	8009980 <__hexnan+0xec>
 80099dc:	3f04      	subs	r7, #4
 80099de:	e7cf      	b.n	8009980 <__hexnan+0xec>
 80099e0:	2004      	movs	r0, #4
 80099e2:	e7d6      	b.n	8009992 <__hexnan+0xfe>

080099e4 <__ssputs_r>:
 80099e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80099e6:	688e      	ldr	r6, [r1, #8]
 80099e8:	b085      	sub	sp, #20
 80099ea:	001f      	movs	r7, r3
 80099ec:	000c      	movs	r4, r1
 80099ee:	680b      	ldr	r3, [r1, #0]
 80099f0:	9002      	str	r0, [sp, #8]
 80099f2:	9203      	str	r2, [sp, #12]
 80099f4:	42be      	cmp	r6, r7
 80099f6:	d830      	bhi.n	8009a5a <__ssputs_r+0x76>
 80099f8:	210c      	movs	r1, #12
 80099fa:	5e62      	ldrsh	r2, [r4, r1]
 80099fc:	2190      	movs	r1, #144	@ 0x90
 80099fe:	00c9      	lsls	r1, r1, #3
 8009a00:	420a      	tst	r2, r1
 8009a02:	d028      	beq.n	8009a56 <__ssputs_r+0x72>
 8009a04:	2003      	movs	r0, #3
 8009a06:	6921      	ldr	r1, [r4, #16]
 8009a08:	1a5b      	subs	r3, r3, r1
 8009a0a:	9301      	str	r3, [sp, #4]
 8009a0c:	6963      	ldr	r3, [r4, #20]
 8009a0e:	4343      	muls	r3, r0
 8009a10:	9801      	ldr	r0, [sp, #4]
 8009a12:	0fdd      	lsrs	r5, r3, #31
 8009a14:	18ed      	adds	r5, r5, r3
 8009a16:	1c7b      	adds	r3, r7, #1
 8009a18:	181b      	adds	r3, r3, r0
 8009a1a:	106d      	asrs	r5, r5, #1
 8009a1c:	42ab      	cmp	r3, r5
 8009a1e:	d900      	bls.n	8009a22 <__ssputs_r+0x3e>
 8009a20:	001d      	movs	r5, r3
 8009a22:	0552      	lsls	r2, r2, #21
 8009a24:	d528      	bpl.n	8009a78 <__ssputs_r+0x94>
 8009a26:	0029      	movs	r1, r5
 8009a28:	9802      	ldr	r0, [sp, #8]
 8009a2a:	f000 f965 	bl	8009cf8 <_malloc_r>
 8009a2e:	1e06      	subs	r6, r0, #0
 8009a30:	d02c      	beq.n	8009a8c <__ssputs_r+0xa8>
 8009a32:	9a01      	ldr	r2, [sp, #4]
 8009a34:	6921      	ldr	r1, [r4, #16]
 8009a36:	f7fe fdf2 	bl	800861e <memcpy>
 8009a3a:	89a2      	ldrh	r2, [r4, #12]
 8009a3c:	4b18      	ldr	r3, [pc, #96]	@ (8009aa0 <__ssputs_r+0xbc>)
 8009a3e:	401a      	ands	r2, r3
 8009a40:	2380      	movs	r3, #128	@ 0x80
 8009a42:	4313      	orrs	r3, r2
 8009a44:	81a3      	strh	r3, [r4, #12]
 8009a46:	9b01      	ldr	r3, [sp, #4]
 8009a48:	6126      	str	r6, [r4, #16]
 8009a4a:	18f6      	adds	r6, r6, r3
 8009a4c:	6026      	str	r6, [r4, #0]
 8009a4e:	003e      	movs	r6, r7
 8009a50:	6165      	str	r5, [r4, #20]
 8009a52:	1aed      	subs	r5, r5, r3
 8009a54:	60a5      	str	r5, [r4, #8]
 8009a56:	42be      	cmp	r6, r7
 8009a58:	d900      	bls.n	8009a5c <__ssputs_r+0x78>
 8009a5a:	003e      	movs	r6, r7
 8009a5c:	0032      	movs	r2, r6
 8009a5e:	9903      	ldr	r1, [sp, #12]
 8009a60:	6820      	ldr	r0, [r4, #0]
 8009a62:	f000 ffe8 	bl	800aa36 <memmove>
 8009a66:	2000      	movs	r0, #0
 8009a68:	68a3      	ldr	r3, [r4, #8]
 8009a6a:	1b9b      	subs	r3, r3, r6
 8009a6c:	60a3      	str	r3, [r4, #8]
 8009a6e:	6823      	ldr	r3, [r4, #0]
 8009a70:	199b      	adds	r3, r3, r6
 8009a72:	6023      	str	r3, [r4, #0]
 8009a74:	b005      	add	sp, #20
 8009a76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009a78:	002a      	movs	r2, r5
 8009a7a:	9802      	ldr	r0, [sp, #8]
 8009a7c:	f000 ff9e 	bl	800a9bc <_realloc_r>
 8009a80:	1e06      	subs	r6, r0, #0
 8009a82:	d1e0      	bne.n	8009a46 <__ssputs_r+0x62>
 8009a84:	6921      	ldr	r1, [r4, #16]
 8009a86:	9802      	ldr	r0, [sp, #8]
 8009a88:	f001 f894 	bl	800abb4 <_free_r>
 8009a8c:	230c      	movs	r3, #12
 8009a8e:	2001      	movs	r0, #1
 8009a90:	9a02      	ldr	r2, [sp, #8]
 8009a92:	4240      	negs	r0, r0
 8009a94:	6013      	str	r3, [r2, #0]
 8009a96:	89a2      	ldrh	r2, [r4, #12]
 8009a98:	3334      	adds	r3, #52	@ 0x34
 8009a9a:	4313      	orrs	r3, r2
 8009a9c:	81a3      	strh	r3, [r4, #12]
 8009a9e:	e7e9      	b.n	8009a74 <__ssputs_r+0x90>
 8009aa0:	fffffb7f 	.word	0xfffffb7f

08009aa4 <_svfiprintf_r>:
 8009aa4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009aa6:	b0a1      	sub	sp, #132	@ 0x84
 8009aa8:	9003      	str	r0, [sp, #12]
 8009aaa:	001d      	movs	r5, r3
 8009aac:	898b      	ldrh	r3, [r1, #12]
 8009aae:	000f      	movs	r7, r1
 8009ab0:	0016      	movs	r6, r2
 8009ab2:	061b      	lsls	r3, r3, #24
 8009ab4:	d511      	bpl.n	8009ada <_svfiprintf_r+0x36>
 8009ab6:	690b      	ldr	r3, [r1, #16]
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	d10e      	bne.n	8009ada <_svfiprintf_r+0x36>
 8009abc:	2140      	movs	r1, #64	@ 0x40
 8009abe:	f000 f91b 	bl	8009cf8 <_malloc_r>
 8009ac2:	6038      	str	r0, [r7, #0]
 8009ac4:	6138      	str	r0, [r7, #16]
 8009ac6:	2800      	cmp	r0, #0
 8009ac8:	d105      	bne.n	8009ad6 <_svfiprintf_r+0x32>
 8009aca:	230c      	movs	r3, #12
 8009acc:	9a03      	ldr	r2, [sp, #12]
 8009ace:	6013      	str	r3, [r2, #0]
 8009ad0:	2001      	movs	r0, #1
 8009ad2:	4240      	negs	r0, r0
 8009ad4:	e0cf      	b.n	8009c76 <_svfiprintf_r+0x1d2>
 8009ad6:	2340      	movs	r3, #64	@ 0x40
 8009ad8:	617b      	str	r3, [r7, #20]
 8009ada:	2300      	movs	r3, #0
 8009adc:	ac08      	add	r4, sp, #32
 8009ade:	6163      	str	r3, [r4, #20]
 8009ae0:	3320      	adds	r3, #32
 8009ae2:	7663      	strb	r3, [r4, #25]
 8009ae4:	3310      	adds	r3, #16
 8009ae6:	76a3      	strb	r3, [r4, #26]
 8009ae8:	9507      	str	r5, [sp, #28]
 8009aea:	0035      	movs	r5, r6
 8009aec:	782b      	ldrb	r3, [r5, #0]
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d001      	beq.n	8009af6 <_svfiprintf_r+0x52>
 8009af2:	2b25      	cmp	r3, #37	@ 0x25
 8009af4:	d148      	bne.n	8009b88 <_svfiprintf_r+0xe4>
 8009af6:	1bab      	subs	r3, r5, r6
 8009af8:	9305      	str	r3, [sp, #20]
 8009afa:	42b5      	cmp	r5, r6
 8009afc:	d00b      	beq.n	8009b16 <_svfiprintf_r+0x72>
 8009afe:	0032      	movs	r2, r6
 8009b00:	0039      	movs	r1, r7
 8009b02:	9803      	ldr	r0, [sp, #12]
 8009b04:	f7ff ff6e 	bl	80099e4 <__ssputs_r>
 8009b08:	3001      	adds	r0, #1
 8009b0a:	d100      	bne.n	8009b0e <_svfiprintf_r+0x6a>
 8009b0c:	e0ae      	b.n	8009c6c <_svfiprintf_r+0x1c8>
 8009b0e:	6963      	ldr	r3, [r4, #20]
 8009b10:	9a05      	ldr	r2, [sp, #20]
 8009b12:	189b      	adds	r3, r3, r2
 8009b14:	6163      	str	r3, [r4, #20]
 8009b16:	782b      	ldrb	r3, [r5, #0]
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d100      	bne.n	8009b1e <_svfiprintf_r+0x7a>
 8009b1c:	e0a6      	b.n	8009c6c <_svfiprintf_r+0x1c8>
 8009b1e:	2201      	movs	r2, #1
 8009b20:	2300      	movs	r3, #0
 8009b22:	4252      	negs	r2, r2
 8009b24:	6062      	str	r2, [r4, #4]
 8009b26:	a904      	add	r1, sp, #16
 8009b28:	3254      	adds	r2, #84	@ 0x54
 8009b2a:	1852      	adds	r2, r2, r1
 8009b2c:	1c6e      	adds	r6, r5, #1
 8009b2e:	6023      	str	r3, [r4, #0]
 8009b30:	60e3      	str	r3, [r4, #12]
 8009b32:	60a3      	str	r3, [r4, #8]
 8009b34:	7013      	strb	r3, [r2, #0]
 8009b36:	65a3      	str	r3, [r4, #88]	@ 0x58
 8009b38:	4b54      	ldr	r3, [pc, #336]	@ (8009c8c <_svfiprintf_r+0x1e8>)
 8009b3a:	2205      	movs	r2, #5
 8009b3c:	0018      	movs	r0, r3
 8009b3e:	7831      	ldrb	r1, [r6, #0]
 8009b40:	9305      	str	r3, [sp, #20]
 8009b42:	f7fe fd61 	bl	8008608 <memchr>
 8009b46:	1c75      	adds	r5, r6, #1
 8009b48:	2800      	cmp	r0, #0
 8009b4a:	d11f      	bne.n	8009b8c <_svfiprintf_r+0xe8>
 8009b4c:	6822      	ldr	r2, [r4, #0]
 8009b4e:	06d3      	lsls	r3, r2, #27
 8009b50:	d504      	bpl.n	8009b5c <_svfiprintf_r+0xb8>
 8009b52:	2353      	movs	r3, #83	@ 0x53
 8009b54:	a904      	add	r1, sp, #16
 8009b56:	185b      	adds	r3, r3, r1
 8009b58:	2120      	movs	r1, #32
 8009b5a:	7019      	strb	r1, [r3, #0]
 8009b5c:	0713      	lsls	r3, r2, #28
 8009b5e:	d504      	bpl.n	8009b6a <_svfiprintf_r+0xc6>
 8009b60:	2353      	movs	r3, #83	@ 0x53
 8009b62:	a904      	add	r1, sp, #16
 8009b64:	185b      	adds	r3, r3, r1
 8009b66:	212b      	movs	r1, #43	@ 0x2b
 8009b68:	7019      	strb	r1, [r3, #0]
 8009b6a:	7833      	ldrb	r3, [r6, #0]
 8009b6c:	2b2a      	cmp	r3, #42	@ 0x2a
 8009b6e:	d016      	beq.n	8009b9e <_svfiprintf_r+0xfa>
 8009b70:	0035      	movs	r5, r6
 8009b72:	2100      	movs	r1, #0
 8009b74:	200a      	movs	r0, #10
 8009b76:	68e3      	ldr	r3, [r4, #12]
 8009b78:	782a      	ldrb	r2, [r5, #0]
 8009b7a:	1c6e      	adds	r6, r5, #1
 8009b7c:	3a30      	subs	r2, #48	@ 0x30
 8009b7e:	2a09      	cmp	r2, #9
 8009b80:	d950      	bls.n	8009c24 <_svfiprintf_r+0x180>
 8009b82:	2900      	cmp	r1, #0
 8009b84:	d111      	bne.n	8009baa <_svfiprintf_r+0x106>
 8009b86:	e017      	b.n	8009bb8 <_svfiprintf_r+0x114>
 8009b88:	3501      	adds	r5, #1
 8009b8a:	e7af      	b.n	8009aec <_svfiprintf_r+0x48>
 8009b8c:	9b05      	ldr	r3, [sp, #20]
 8009b8e:	6822      	ldr	r2, [r4, #0]
 8009b90:	1ac0      	subs	r0, r0, r3
 8009b92:	2301      	movs	r3, #1
 8009b94:	4083      	lsls	r3, r0
 8009b96:	4313      	orrs	r3, r2
 8009b98:	002e      	movs	r6, r5
 8009b9a:	6023      	str	r3, [r4, #0]
 8009b9c:	e7cc      	b.n	8009b38 <_svfiprintf_r+0x94>
 8009b9e:	9b07      	ldr	r3, [sp, #28]
 8009ba0:	1d19      	adds	r1, r3, #4
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	9107      	str	r1, [sp, #28]
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	db01      	blt.n	8009bae <_svfiprintf_r+0x10a>
 8009baa:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009bac:	e004      	b.n	8009bb8 <_svfiprintf_r+0x114>
 8009bae:	425b      	negs	r3, r3
 8009bb0:	60e3      	str	r3, [r4, #12]
 8009bb2:	2302      	movs	r3, #2
 8009bb4:	4313      	orrs	r3, r2
 8009bb6:	6023      	str	r3, [r4, #0]
 8009bb8:	782b      	ldrb	r3, [r5, #0]
 8009bba:	2b2e      	cmp	r3, #46	@ 0x2e
 8009bbc:	d10c      	bne.n	8009bd8 <_svfiprintf_r+0x134>
 8009bbe:	786b      	ldrb	r3, [r5, #1]
 8009bc0:	2b2a      	cmp	r3, #42	@ 0x2a
 8009bc2:	d134      	bne.n	8009c2e <_svfiprintf_r+0x18a>
 8009bc4:	9b07      	ldr	r3, [sp, #28]
 8009bc6:	3502      	adds	r5, #2
 8009bc8:	1d1a      	adds	r2, r3, #4
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	9207      	str	r2, [sp, #28]
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	da01      	bge.n	8009bd6 <_svfiprintf_r+0x132>
 8009bd2:	2301      	movs	r3, #1
 8009bd4:	425b      	negs	r3, r3
 8009bd6:	9309      	str	r3, [sp, #36]	@ 0x24
 8009bd8:	4e2d      	ldr	r6, [pc, #180]	@ (8009c90 <_svfiprintf_r+0x1ec>)
 8009bda:	2203      	movs	r2, #3
 8009bdc:	0030      	movs	r0, r6
 8009bde:	7829      	ldrb	r1, [r5, #0]
 8009be0:	f7fe fd12 	bl	8008608 <memchr>
 8009be4:	2800      	cmp	r0, #0
 8009be6:	d006      	beq.n	8009bf6 <_svfiprintf_r+0x152>
 8009be8:	2340      	movs	r3, #64	@ 0x40
 8009bea:	1b80      	subs	r0, r0, r6
 8009bec:	4083      	lsls	r3, r0
 8009bee:	6822      	ldr	r2, [r4, #0]
 8009bf0:	3501      	adds	r5, #1
 8009bf2:	4313      	orrs	r3, r2
 8009bf4:	6023      	str	r3, [r4, #0]
 8009bf6:	7829      	ldrb	r1, [r5, #0]
 8009bf8:	2206      	movs	r2, #6
 8009bfa:	4826      	ldr	r0, [pc, #152]	@ (8009c94 <_svfiprintf_r+0x1f0>)
 8009bfc:	1c6e      	adds	r6, r5, #1
 8009bfe:	7621      	strb	r1, [r4, #24]
 8009c00:	f7fe fd02 	bl	8008608 <memchr>
 8009c04:	2800      	cmp	r0, #0
 8009c06:	d038      	beq.n	8009c7a <_svfiprintf_r+0x1d6>
 8009c08:	4b23      	ldr	r3, [pc, #140]	@ (8009c98 <_svfiprintf_r+0x1f4>)
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d122      	bne.n	8009c54 <_svfiprintf_r+0x1b0>
 8009c0e:	2207      	movs	r2, #7
 8009c10:	9b07      	ldr	r3, [sp, #28]
 8009c12:	3307      	adds	r3, #7
 8009c14:	4393      	bics	r3, r2
 8009c16:	3308      	adds	r3, #8
 8009c18:	9307      	str	r3, [sp, #28]
 8009c1a:	6963      	ldr	r3, [r4, #20]
 8009c1c:	9a04      	ldr	r2, [sp, #16]
 8009c1e:	189b      	adds	r3, r3, r2
 8009c20:	6163      	str	r3, [r4, #20]
 8009c22:	e762      	b.n	8009aea <_svfiprintf_r+0x46>
 8009c24:	4343      	muls	r3, r0
 8009c26:	0035      	movs	r5, r6
 8009c28:	2101      	movs	r1, #1
 8009c2a:	189b      	adds	r3, r3, r2
 8009c2c:	e7a4      	b.n	8009b78 <_svfiprintf_r+0xd4>
 8009c2e:	2300      	movs	r3, #0
 8009c30:	200a      	movs	r0, #10
 8009c32:	0019      	movs	r1, r3
 8009c34:	3501      	adds	r5, #1
 8009c36:	6063      	str	r3, [r4, #4]
 8009c38:	782a      	ldrb	r2, [r5, #0]
 8009c3a:	1c6e      	adds	r6, r5, #1
 8009c3c:	3a30      	subs	r2, #48	@ 0x30
 8009c3e:	2a09      	cmp	r2, #9
 8009c40:	d903      	bls.n	8009c4a <_svfiprintf_r+0x1a6>
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d0c8      	beq.n	8009bd8 <_svfiprintf_r+0x134>
 8009c46:	9109      	str	r1, [sp, #36]	@ 0x24
 8009c48:	e7c6      	b.n	8009bd8 <_svfiprintf_r+0x134>
 8009c4a:	4341      	muls	r1, r0
 8009c4c:	0035      	movs	r5, r6
 8009c4e:	2301      	movs	r3, #1
 8009c50:	1889      	adds	r1, r1, r2
 8009c52:	e7f1      	b.n	8009c38 <_svfiprintf_r+0x194>
 8009c54:	aa07      	add	r2, sp, #28
 8009c56:	9200      	str	r2, [sp, #0]
 8009c58:	0021      	movs	r1, r4
 8009c5a:	003a      	movs	r2, r7
 8009c5c:	4b0f      	ldr	r3, [pc, #60]	@ (8009c9c <_svfiprintf_r+0x1f8>)
 8009c5e:	9803      	ldr	r0, [sp, #12]
 8009c60:	f7fc fef8 	bl	8006a54 <_printf_float>
 8009c64:	9004      	str	r0, [sp, #16]
 8009c66:	9b04      	ldr	r3, [sp, #16]
 8009c68:	3301      	adds	r3, #1
 8009c6a:	d1d6      	bne.n	8009c1a <_svfiprintf_r+0x176>
 8009c6c:	89bb      	ldrh	r3, [r7, #12]
 8009c6e:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8009c70:	065b      	lsls	r3, r3, #25
 8009c72:	d500      	bpl.n	8009c76 <_svfiprintf_r+0x1d2>
 8009c74:	e72c      	b.n	8009ad0 <_svfiprintf_r+0x2c>
 8009c76:	b021      	add	sp, #132	@ 0x84
 8009c78:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009c7a:	aa07      	add	r2, sp, #28
 8009c7c:	9200      	str	r2, [sp, #0]
 8009c7e:	0021      	movs	r1, r4
 8009c80:	003a      	movs	r2, r7
 8009c82:	4b06      	ldr	r3, [pc, #24]	@ (8009c9c <_svfiprintf_r+0x1f8>)
 8009c84:	9803      	ldr	r0, [sp, #12]
 8009c86:	f7fd f993 	bl	8006fb0 <_printf_i>
 8009c8a:	e7eb      	b.n	8009c64 <_svfiprintf_r+0x1c0>
 8009c8c:	0800b558 	.word	0x0800b558
 8009c90:	0800b55e 	.word	0x0800b55e
 8009c94:	0800b562 	.word	0x0800b562
 8009c98:	08006a55 	.word	0x08006a55
 8009c9c:	080099e5 	.word	0x080099e5

08009ca0 <malloc>:
 8009ca0:	b510      	push	{r4, lr}
 8009ca2:	4b03      	ldr	r3, [pc, #12]	@ (8009cb0 <malloc+0x10>)
 8009ca4:	0001      	movs	r1, r0
 8009ca6:	6818      	ldr	r0, [r3, #0]
 8009ca8:	f000 f826 	bl	8009cf8 <_malloc_r>
 8009cac:	bd10      	pop	{r4, pc}
 8009cae:	46c0      	nop			@ (mov r8, r8)
 8009cb0:	2000018c 	.word	0x2000018c

08009cb4 <sbrk_aligned>:
 8009cb4:	b570      	push	{r4, r5, r6, lr}
 8009cb6:	4e0f      	ldr	r6, [pc, #60]	@ (8009cf4 <sbrk_aligned+0x40>)
 8009cb8:	000d      	movs	r5, r1
 8009cba:	6831      	ldr	r1, [r6, #0]
 8009cbc:	0004      	movs	r4, r0
 8009cbe:	2900      	cmp	r1, #0
 8009cc0:	d102      	bne.n	8009cc8 <sbrk_aligned+0x14>
 8009cc2:	f000 fef3 	bl	800aaac <_sbrk_r>
 8009cc6:	6030      	str	r0, [r6, #0]
 8009cc8:	0029      	movs	r1, r5
 8009cca:	0020      	movs	r0, r4
 8009ccc:	f000 feee 	bl	800aaac <_sbrk_r>
 8009cd0:	1c43      	adds	r3, r0, #1
 8009cd2:	d103      	bne.n	8009cdc <sbrk_aligned+0x28>
 8009cd4:	2501      	movs	r5, #1
 8009cd6:	426d      	negs	r5, r5
 8009cd8:	0028      	movs	r0, r5
 8009cda:	bd70      	pop	{r4, r5, r6, pc}
 8009cdc:	2303      	movs	r3, #3
 8009cde:	1cc5      	adds	r5, r0, #3
 8009ce0:	439d      	bics	r5, r3
 8009ce2:	42a8      	cmp	r0, r5
 8009ce4:	d0f8      	beq.n	8009cd8 <sbrk_aligned+0x24>
 8009ce6:	1a29      	subs	r1, r5, r0
 8009ce8:	0020      	movs	r0, r4
 8009cea:	f000 fedf 	bl	800aaac <_sbrk_r>
 8009cee:	3001      	adds	r0, #1
 8009cf0:	d1f2      	bne.n	8009cd8 <sbrk_aligned+0x24>
 8009cf2:	e7ef      	b.n	8009cd4 <sbrk_aligned+0x20>
 8009cf4:	20000448 	.word	0x20000448

08009cf8 <_malloc_r>:
 8009cf8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009cfa:	2203      	movs	r2, #3
 8009cfc:	1ccb      	adds	r3, r1, #3
 8009cfe:	4393      	bics	r3, r2
 8009d00:	3308      	adds	r3, #8
 8009d02:	0005      	movs	r5, r0
 8009d04:	001f      	movs	r7, r3
 8009d06:	2b0c      	cmp	r3, #12
 8009d08:	d234      	bcs.n	8009d74 <_malloc_r+0x7c>
 8009d0a:	270c      	movs	r7, #12
 8009d0c:	42b9      	cmp	r1, r7
 8009d0e:	d833      	bhi.n	8009d78 <_malloc_r+0x80>
 8009d10:	0028      	movs	r0, r5
 8009d12:	f000 f935 	bl	8009f80 <__malloc_lock>
 8009d16:	4e37      	ldr	r6, [pc, #220]	@ (8009df4 <_malloc_r+0xfc>)
 8009d18:	6833      	ldr	r3, [r6, #0]
 8009d1a:	001c      	movs	r4, r3
 8009d1c:	2c00      	cmp	r4, #0
 8009d1e:	d12f      	bne.n	8009d80 <_malloc_r+0x88>
 8009d20:	0039      	movs	r1, r7
 8009d22:	0028      	movs	r0, r5
 8009d24:	f7ff ffc6 	bl	8009cb4 <sbrk_aligned>
 8009d28:	0004      	movs	r4, r0
 8009d2a:	1c43      	adds	r3, r0, #1
 8009d2c:	d15f      	bne.n	8009dee <_malloc_r+0xf6>
 8009d2e:	6834      	ldr	r4, [r6, #0]
 8009d30:	9400      	str	r4, [sp, #0]
 8009d32:	9b00      	ldr	r3, [sp, #0]
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d14a      	bne.n	8009dce <_malloc_r+0xd6>
 8009d38:	2c00      	cmp	r4, #0
 8009d3a:	d052      	beq.n	8009de2 <_malloc_r+0xea>
 8009d3c:	6823      	ldr	r3, [r4, #0]
 8009d3e:	0028      	movs	r0, r5
 8009d40:	18e3      	adds	r3, r4, r3
 8009d42:	9900      	ldr	r1, [sp, #0]
 8009d44:	9301      	str	r3, [sp, #4]
 8009d46:	f000 feb1 	bl	800aaac <_sbrk_r>
 8009d4a:	9b01      	ldr	r3, [sp, #4]
 8009d4c:	4283      	cmp	r3, r0
 8009d4e:	d148      	bne.n	8009de2 <_malloc_r+0xea>
 8009d50:	6823      	ldr	r3, [r4, #0]
 8009d52:	0028      	movs	r0, r5
 8009d54:	1aff      	subs	r7, r7, r3
 8009d56:	0039      	movs	r1, r7
 8009d58:	f7ff ffac 	bl	8009cb4 <sbrk_aligned>
 8009d5c:	3001      	adds	r0, #1
 8009d5e:	d040      	beq.n	8009de2 <_malloc_r+0xea>
 8009d60:	6823      	ldr	r3, [r4, #0]
 8009d62:	19db      	adds	r3, r3, r7
 8009d64:	6023      	str	r3, [r4, #0]
 8009d66:	6833      	ldr	r3, [r6, #0]
 8009d68:	685a      	ldr	r2, [r3, #4]
 8009d6a:	2a00      	cmp	r2, #0
 8009d6c:	d133      	bne.n	8009dd6 <_malloc_r+0xde>
 8009d6e:	9b00      	ldr	r3, [sp, #0]
 8009d70:	6033      	str	r3, [r6, #0]
 8009d72:	e019      	b.n	8009da8 <_malloc_r+0xb0>
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	dac9      	bge.n	8009d0c <_malloc_r+0x14>
 8009d78:	230c      	movs	r3, #12
 8009d7a:	602b      	str	r3, [r5, #0]
 8009d7c:	2000      	movs	r0, #0
 8009d7e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009d80:	6821      	ldr	r1, [r4, #0]
 8009d82:	1bc9      	subs	r1, r1, r7
 8009d84:	d420      	bmi.n	8009dc8 <_malloc_r+0xd0>
 8009d86:	290b      	cmp	r1, #11
 8009d88:	d90a      	bls.n	8009da0 <_malloc_r+0xa8>
 8009d8a:	19e2      	adds	r2, r4, r7
 8009d8c:	6027      	str	r7, [r4, #0]
 8009d8e:	42a3      	cmp	r3, r4
 8009d90:	d104      	bne.n	8009d9c <_malloc_r+0xa4>
 8009d92:	6032      	str	r2, [r6, #0]
 8009d94:	6863      	ldr	r3, [r4, #4]
 8009d96:	6011      	str	r1, [r2, #0]
 8009d98:	6053      	str	r3, [r2, #4]
 8009d9a:	e005      	b.n	8009da8 <_malloc_r+0xb0>
 8009d9c:	605a      	str	r2, [r3, #4]
 8009d9e:	e7f9      	b.n	8009d94 <_malloc_r+0x9c>
 8009da0:	6862      	ldr	r2, [r4, #4]
 8009da2:	42a3      	cmp	r3, r4
 8009da4:	d10e      	bne.n	8009dc4 <_malloc_r+0xcc>
 8009da6:	6032      	str	r2, [r6, #0]
 8009da8:	0028      	movs	r0, r5
 8009daa:	f000 f8f1 	bl	8009f90 <__malloc_unlock>
 8009dae:	0020      	movs	r0, r4
 8009db0:	2207      	movs	r2, #7
 8009db2:	300b      	adds	r0, #11
 8009db4:	1d23      	adds	r3, r4, #4
 8009db6:	4390      	bics	r0, r2
 8009db8:	1ac2      	subs	r2, r0, r3
 8009dba:	4298      	cmp	r0, r3
 8009dbc:	d0df      	beq.n	8009d7e <_malloc_r+0x86>
 8009dbe:	1a1b      	subs	r3, r3, r0
 8009dc0:	50a3      	str	r3, [r4, r2]
 8009dc2:	e7dc      	b.n	8009d7e <_malloc_r+0x86>
 8009dc4:	605a      	str	r2, [r3, #4]
 8009dc6:	e7ef      	b.n	8009da8 <_malloc_r+0xb0>
 8009dc8:	0023      	movs	r3, r4
 8009dca:	6864      	ldr	r4, [r4, #4]
 8009dcc:	e7a6      	b.n	8009d1c <_malloc_r+0x24>
 8009dce:	9c00      	ldr	r4, [sp, #0]
 8009dd0:	6863      	ldr	r3, [r4, #4]
 8009dd2:	9300      	str	r3, [sp, #0]
 8009dd4:	e7ad      	b.n	8009d32 <_malloc_r+0x3a>
 8009dd6:	001a      	movs	r2, r3
 8009dd8:	685b      	ldr	r3, [r3, #4]
 8009dda:	42a3      	cmp	r3, r4
 8009ddc:	d1fb      	bne.n	8009dd6 <_malloc_r+0xde>
 8009dde:	2300      	movs	r3, #0
 8009de0:	e7da      	b.n	8009d98 <_malloc_r+0xa0>
 8009de2:	230c      	movs	r3, #12
 8009de4:	0028      	movs	r0, r5
 8009de6:	602b      	str	r3, [r5, #0]
 8009de8:	f000 f8d2 	bl	8009f90 <__malloc_unlock>
 8009dec:	e7c6      	b.n	8009d7c <_malloc_r+0x84>
 8009dee:	6007      	str	r7, [r0, #0]
 8009df0:	e7da      	b.n	8009da8 <_malloc_r+0xb0>
 8009df2:	46c0      	nop			@ (mov r8, r8)
 8009df4:	2000044c 	.word	0x2000044c

08009df8 <__ascii_mbtowc>:
 8009df8:	b082      	sub	sp, #8
 8009dfa:	2900      	cmp	r1, #0
 8009dfc:	d100      	bne.n	8009e00 <__ascii_mbtowc+0x8>
 8009dfe:	a901      	add	r1, sp, #4
 8009e00:	1e10      	subs	r0, r2, #0
 8009e02:	d006      	beq.n	8009e12 <__ascii_mbtowc+0x1a>
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d006      	beq.n	8009e16 <__ascii_mbtowc+0x1e>
 8009e08:	7813      	ldrb	r3, [r2, #0]
 8009e0a:	600b      	str	r3, [r1, #0]
 8009e0c:	7810      	ldrb	r0, [r2, #0]
 8009e0e:	1e43      	subs	r3, r0, #1
 8009e10:	4198      	sbcs	r0, r3
 8009e12:	b002      	add	sp, #8
 8009e14:	4770      	bx	lr
 8009e16:	2002      	movs	r0, #2
 8009e18:	4240      	negs	r0, r0
 8009e1a:	e7fa      	b.n	8009e12 <__ascii_mbtowc+0x1a>

08009e1c <__sflush_r>:
 8009e1c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009e1e:	220c      	movs	r2, #12
 8009e20:	5e8b      	ldrsh	r3, [r1, r2]
 8009e22:	0005      	movs	r5, r0
 8009e24:	000c      	movs	r4, r1
 8009e26:	071a      	lsls	r2, r3, #28
 8009e28:	d456      	bmi.n	8009ed8 <__sflush_r+0xbc>
 8009e2a:	684a      	ldr	r2, [r1, #4]
 8009e2c:	2a00      	cmp	r2, #0
 8009e2e:	dc02      	bgt.n	8009e36 <__sflush_r+0x1a>
 8009e30:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8009e32:	2a00      	cmp	r2, #0
 8009e34:	dd4e      	ble.n	8009ed4 <__sflush_r+0xb8>
 8009e36:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8009e38:	2f00      	cmp	r7, #0
 8009e3a:	d04b      	beq.n	8009ed4 <__sflush_r+0xb8>
 8009e3c:	2200      	movs	r2, #0
 8009e3e:	2080      	movs	r0, #128	@ 0x80
 8009e40:	682e      	ldr	r6, [r5, #0]
 8009e42:	602a      	str	r2, [r5, #0]
 8009e44:	001a      	movs	r2, r3
 8009e46:	0140      	lsls	r0, r0, #5
 8009e48:	6a21      	ldr	r1, [r4, #32]
 8009e4a:	4002      	ands	r2, r0
 8009e4c:	4203      	tst	r3, r0
 8009e4e:	d033      	beq.n	8009eb8 <__sflush_r+0x9c>
 8009e50:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009e52:	89a3      	ldrh	r3, [r4, #12]
 8009e54:	075b      	lsls	r3, r3, #29
 8009e56:	d506      	bpl.n	8009e66 <__sflush_r+0x4a>
 8009e58:	6863      	ldr	r3, [r4, #4]
 8009e5a:	1ad2      	subs	r2, r2, r3
 8009e5c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d001      	beq.n	8009e66 <__sflush_r+0x4a>
 8009e62:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009e64:	1ad2      	subs	r2, r2, r3
 8009e66:	2300      	movs	r3, #0
 8009e68:	0028      	movs	r0, r5
 8009e6a:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8009e6c:	6a21      	ldr	r1, [r4, #32]
 8009e6e:	47b8      	blx	r7
 8009e70:	89a2      	ldrh	r2, [r4, #12]
 8009e72:	1c43      	adds	r3, r0, #1
 8009e74:	d106      	bne.n	8009e84 <__sflush_r+0x68>
 8009e76:	6829      	ldr	r1, [r5, #0]
 8009e78:	291d      	cmp	r1, #29
 8009e7a:	d846      	bhi.n	8009f0a <__sflush_r+0xee>
 8009e7c:	4b29      	ldr	r3, [pc, #164]	@ (8009f24 <__sflush_r+0x108>)
 8009e7e:	40cb      	lsrs	r3, r1
 8009e80:	07db      	lsls	r3, r3, #31
 8009e82:	d542      	bpl.n	8009f0a <__sflush_r+0xee>
 8009e84:	2300      	movs	r3, #0
 8009e86:	6063      	str	r3, [r4, #4]
 8009e88:	6923      	ldr	r3, [r4, #16]
 8009e8a:	6023      	str	r3, [r4, #0]
 8009e8c:	04d2      	lsls	r2, r2, #19
 8009e8e:	d505      	bpl.n	8009e9c <__sflush_r+0x80>
 8009e90:	1c43      	adds	r3, r0, #1
 8009e92:	d102      	bne.n	8009e9a <__sflush_r+0x7e>
 8009e94:	682b      	ldr	r3, [r5, #0]
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d100      	bne.n	8009e9c <__sflush_r+0x80>
 8009e9a:	6560      	str	r0, [r4, #84]	@ 0x54
 8009e9c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009e9e:	602e      	str	r6, [r5, #0]
 8009ea0:	2900      	cmp	r1, #0
 8009ea2:	d017      	beq.n	8009ed4 <__sflush_r+0xb8>
 8009ea4:	0023      	movs	r3, r4
 8009ea6:	3344      	adds	r3, #68	@ 0x44
 8009ea8:	4299      	cmp	r1, r3
 8009eaa:	d002      	beq.n	8009eb2 <__sflush_r+0x96>
 8009eac:	0028      	movs	r0, r5
 8009eae:	f000 fe81 	bl	800abb4 <_free_r>
 8009eb2:	2300      	movs	r3, #0
 8009eb4:	6363      	str	r3, [r4, #52]	@ 0x34
 8009eb6:	e00d      	b.n	8009ed4 <__sflush_r+0xb8>
 8009eb8:	2301      	movs	r3, #1
 8009eba:	0028      	movs	r0, r5
 8009ebc:	47b8      	blx	r7
 8009ebe:	0002      	movs	r2, r0
 8009ec0:	1c43      	adds	r3, r0, #1
 8009ec2:	d1c6      	bne.n	8009e52 <__sflush_r+0x36>
 8009ec4:	682b      	ldr	r3, [r5, #0]
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d0c3      	beq.n	8009e52 <__sflush_r+0x36>
 8009eca:	2b1d      	cmp	r3, #29
 8009ecc:	d001      	beq.n	8009ed2 <__sflush_r+0xb6>
 8009ece:	2b16      	cmp	r3, #22
 8009ed0:	d11a      	bne.n	8009f08 <__sflush_r+0xec>
 8009ed2:	602e      	str	r6, [r5, #0]
 8009ed4:	2000      	movs	r0, #0
 8009ed6:	e01e      	b.n	8009f16 <__sflush_r+0xfa>
 8009ed8:	690e      	ldr	r6, [r1, #16]
 8009eda:	2e00      	cmp	r6, #0
 8009edc:	d0fa      	beq.n	8009ed4 <__sflush_r+0xb8>
 8009ede:	680f      	ldr	r7, [r1, #0]
 8009ee0:	600e      	str	r6, [r1, #0]
 8009ee2:	1bba      	subs	r2, r7, r6
 8009ee4:	9201      	str	r2, [sp, #4]
 8009ee6:	2200      	movs	r2, #0
 8009ee8:	079b      	lsls	r3, r3, #30
 8009eea:	d100      	bne.n	8009eee <__sflush_r+0xd2>
 8009eec:	694a      	ldr	r2, [r1, #20]
 8009eee:	60a2      	str	r2, [r4, #8]
 8009ef0:	9b01      	ldr	r3, [sp, #4]
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	ddee      	ble.n	8009ed4 <__sflush_r+0xb8>
 8009ef6:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8009ef8:	0032      	movs	r2, r6
 8009efa:	001f      	movs	r7, r3
 8009efc:	0028      	movs	r0, r5
 8009efe:	9b01      	ldr	r3, [sp, #4]
 8009f00:	6a21      	ldr	r1, [r4, #32]
 8009f02:	47b8      	blx	r7
 8009f04:	2800      	cmp	r0, #0
 8009f06:	dc07      	bgt.n	8009f18 <__sflush_r+0xfc>
 8009f08:	89a2      	ldrh	r2, [r4, #12]
 8009f0a:	2340      	movs	r3, #64	@ 0x40
 8009f0c:	2001      	movs	r0, #1
 8009f0e:	4313      	orrs	r3, r2
 8009f10:	b21b      	sxth	r3, r3
 8009f12:	81a3      	strh	r3, [r4, #12]
 8009f14:	4240      	negs	r0, r0
 8009f16:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009f18:	9b01      	ldr	r3, [sp, #4]
 8009f1a:	1836      	adds	r6, r6, r0
 8009f1c:	1a1b      	subs	r3, r3, r0
 8009f1e:	9301      	str	r3, [sp, #4]
 8009f20:	e7e6      	b.n	8009ef0 <__sflush_r+0xd4>
 8009f22:	46c0      	nop			@ (mov r8, r8)
 8009f24:	20400001 	.word	0x20400001

08009f28 <_fflush_r>:
 8009f28:	690b      	ldr	r3, [r1, #16]
 8009f2a:	b570      	push	{r4, r5, r6, lr}
 8009f2c:	0005      	movs	r5, r0
 8009f2e:	000c      	movs	r4, r1
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d102      	bne.n	8009f3a <_fflush_r+0x12>
 8009f34:	2500      	movs	r5, #0
 8009f36:	0028      	movs	r0, r5
 8009f38:	bd70      	pop	{r4, r5, r6, pc}
 8009f3a:	2800      	cmp	r0, #0
 8009f3c:	d004      	beq.n	8009f48 <_fflush_r+0x20>
 8009f3e:	6a03      	ldr	r3, [r0, #32]
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	d101      	bne.n	8009f48 <_fflush_r+0x20>
 8009f44:	f7fd fc34 	bl	80077b0 <__sinit>
 8009f48:	220c      	movs	r2, #12
 8009f4a:	5ea3      	ldrsh	r3, [r4, r2]
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d0f1      	beq.n	8009f34 <_fflush_r+0xc>
 8009f50:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009f52:	07d2      	lsls	r2, r2, #31
 8009f54:	d404      	bmi.n	8009f60 <_fflush_r+0x38>
 8009f56:	059b      	lsls	r3, r3, #22
 8009f58:	d402      	bmi.n	8009f60 <_fflush_r+0x38>
 8009f5a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009f5c:	f7fe fb4d 	bl	80085fa <__retarget_lock_acquire_recursive>
 8009f60:	0028      	movs	r0, r5
 8009f62:	0021      	movs	r1, r4
 8009f64:	f7ff ff5a 	bl	8009e1c <__sflush_r>
 8009f68:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009f6a:	0005      	movs	r5, r0
 8009f6c:	07db      	lsls	r3, r3, #31
 8009f6e:	d4e2      	bmi.n	8009f36 <_fflush_r+0xe>
 8009f70:	89a3      	ldrh	r3, [r4, #12]
 8009f72:	059b      	lsls	r3, r3, #22
 8009f74:	d4df      	bmi.n	8009f36 <_fflush_r+0xe>
 8009f76:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009f78:	f7fe fb40 	bl	80085fc <__retarget_lock_release_recursive>
 8009f7c:	e7db      	b.n	8009f36 <_fflush_r+0xe>
	...

08009f80 <__malloc_lock>:
 8009f80:	b510      	push	{r4, lr}
 8009f82:	4802      	ldr	r0, [pc, #8]	@ (8009f8c <__malloc_lock+0xc>)
 8009f84:	f7fe fb39 	bl	80085fa <__retarget_lock_acquire_recursive>
 8009f88:	bd10      	pop	{r4, pc}
 8009f8a:	46c0      	nop			@ (mov r8, r8)
 8009f8c:	20000444 	.word	0x20000444

08009f90 <__malloc_unlock>:
 8009f90:	b510      	push	{r4, lr}
 8009f92:	4802      	ldr	r0, [pc, #8]	@ (8009f9c <__malloc_unlock+0xc>)
 8009f94:	f7fe fb32 	bl	80085fc <__retarget_lock_release_recursive>
 8009f98:	bd10      	pop	{r4, pc}
 8009f9a:	46c0      	nop			@ (mov r8, r8)
 8009f9c:	20000444 	.word	0x20000444

08009fa0 <_Balloc>:
 8009fa0:	b570      	push	{r4, r5, r6, lr}
 8009fa2:	69c5      	ldr	r5, [r0, #28]
 8009fa4:	0006      	movs	r6, r0
 8009fa6:	000c      	movs	r4, r1
 8009fa8:	2d00      	cmp	r5, #0
 8009faa:	d10e      	bne.n	8009fca <_Balloc+0x2a>
 8009fac:	2010      	movs	r0, #16
 8009fae:	f7ff fe77 	bl	8009ca0 <malloc>
 8009fb2:	1e02      	subs	r2, r0, #0
 8009fb4:	61f0      	str	r0, [r6, #28]
 8009fb6:	d104      	bne.n	8009fc2 <_Balloc+0x22>
 8009fb8:	216b      	movs	r1, #107	@ 0x6b
 8009fba:	4b19      	ldr	r3, [pc, #100]	@ (800a020 <_Balloc+0x80>)
 8009fbc:	4819      	ldr	r0, [pc, #100]	@ (800a024 <_Balloc+0x84>)
 8009fbe:	f000 fdad 	bl	800ab1c <__assert_func>
 8009fc2:	6045      	str	r5, [r0, #4]
 8009fc4:	6085      	str	r5, [r0, #8]
 8009fc6:	6005      	str	r5, [r0, #0]
 8009fc8:	60c5      	str	r5, [r0, #12]
 8009fca:	69f5      	ldr	r5, [r6, #28]
 8009fcc:	68eb      	ldr	r3, [r5, #12]
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d013      	beq.n	8009ffa <_Balloc+0x5a>
 8009fd2:	69f3      	ldr	r3, [r6, #28]
 8009fd4:	00a2      	lsls	r2, r4, #2
 8009fd6:	68db      	ldr	r3, [r3, #12]
 8009fd8:	189b      	adds	r3, r3, r2
 8009fda:	6818      	ldr	r0, [r3, #0]
 8009fdc:	2800      	cmp	r0, #0
 8009fde:	d118      	bne.n	800a012 <_Balloc+0x72>
 8009fe0:	2101      	movs	r1, #1
 8009fe2:	000d      	movs	r5, r1
 8009fe4:	40a5      	lsls	r5, r4
 8009fe6:	1d6a      	adds	r2, r5, #5
 8009fe8:	0030      	movs	r0, r6
 8009fea:	0092      	lsls	r2, r2, #2
 8009fec:	f000 fdb4 	bl	800ab58 <_calloc_r>
 8009ff0:	2800      	cmp	r0, #0
 8009ff2:	d00c      	beq.n	800a00e <_Balloc+0x6e>
 8009ff4:	6044      	str	r4, [r0, #4]
 8009ff6:	6085      	str	r5, [r0, #8]
 8009ff8:	e00d      	b.n	800a016 <_Balloc+0x76>
 8009ffa:	2221      	movs	r2, #33	@ 0x21
 8009ffc:	2104      	movs	r1, #4
 8009ffe:	0030      	movs	r0, r6
 800a000:	f000 fdaa 	bl	800ab58 <_calloc_r>
 800a004:	69f3      	ldr	r3, [r6, #28]
 800a006:	60e8      	str	r0, [r5, #12]
 800a008:	68db      	ldr	r3, [r3, #12]
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	d1e1      	bne.n	8009fd2 <_Balloc+0x32>
 800a00e:	2000      	movs	r0, #0
 800a010:	bd70      	pop	{r4, r5, r6, pc}
 800a012:	6802      	ldr	r2, [r0, #0]
 800a014:	601a      	str	r2, [r3, #0]
 800a016:	2300      	movs	r3, #0
 800a018:	6103      	str	r3, [r0, #16]
 800a01a:	60c3      	str	r3, [r0, #12]
 800a01c:	e7f8      	b.n	800a010 <_Balloc+0x70>
 800a01e:	46c0      	nop			@ (mov r8, r8)
 800a020:	0800b478 	.word	0x0800b478
 800a024:	0800b569 	.word	0x0800b569

0800a028 <_Bfree>:
 800a028:	b570      	push	{r4, r5, r6, lr}
 800a02a:	69c6      	ldr	r6, [r0, #28]
 800a02c:	0005      	movs	r5, r0
 800a02e:	000c      	movs	r4, r1
 800a030:	2e00      	cmp	r6, #0
 800a032:	d10e      	bne.n	800a052 <_Bfree+0x2a>
 800a034:	2010      	movs	r0, #16
 800a036:	f7ff fe33 	bl	8009ca0 <malloc>
 800a03a:	1e02      	subs	r2, r0, #0
 800a03c:	61e8      	str	r0, [r5, #28]
 800a03e:	d104      	bne.n	800a04a <_Bfree+0x22>
 800a040:	218f      	movs	r1, #143	@ 0x8f
 800a042:	4b09      	ldr	r3, [pc, #36]	@ (800a068 <_Bfree+0x40>)
 800a044:	4809      	ldr	r0, [pc, #36]	@ (800a06c <_Bfree+0x44>)
 800a046:	f000 fd69 	bl	800ab1c <__assert_func>
 800a04a:	6046      	str	r6, [r0, #4]
 800a04c:	6086      	str	r6, [r0, #8]
 800a04e:	6006      	str	r6, [r0, #0]
 800a050:	60c6      	str	r6, [r0, #12]
 800a052:	2c00      	cmp	r4, #0
 800a054:	d007      	beq.n	800a066 <_Bfree+0x3e>
 800a056:	69eb      	ldr	r3, [r5, #28]
 800a058:	6862      	ldr	r2, [r4, #4]
 800a05a:	68db      	ldr	r3, [r3, #12]
 800a05c:	0092      	lsls	r2, r2, #2
 800a05e:	189b      	adds	r3, r3, r2
 800a060:	681a      	ldr	r2, [r3, #0]
 800a062:	6022      	str	r2, [r4, #0]
 800a064:	601c      	str	r4, [r3, #0]
 800a066:	bd70      	pop	{r4, r5, r6, pc}
 800a068:	0800b478 	.word	0x0800b478
 800a06c:	0800b569 	.word	0x0800b569

0800a070 <__multadd>:
 800a070:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a072:	000f      	movs	r7, r1
 800a074:	9001      	str	r0, [sp, #4]
 800a076:	000c      	movs	r4, r1
 800a078:	001e      	movs	r6, r3
 800a07a:	2000      	movs	r0, #0
 800a07c:	690d      	ldr	r5, [r1, #16]
 800a07e:	3714      	adds	r7, #20
 800a080:	683b      	ldr	r3, [r7, #0]
 800a082:	3001      	adds	r0, #1
 800a084:	b299      	uxth	r1, r3
 800a086:	4351      	muls	r1, r2
 800a088:	0c1b      	lsrs	r3, r3, #16
 800a08a:	4353      	muls	r3, r2
 800a08c:	1989      	adds	r1, r1, r6
 800a08e:	0c0e      	lsrs	r6, r1, #16
 800a090:	199b      	adds	r3, r3, r6
 800a092:	0c1e      	lsrs	r6, r3, #16
 800a094:	b289      	uxth	r1, r1
 800a096:	041b      	lsls	r3, r3, #16
 800a098:	185b      	adds	r3, r3, r1
 800a09a:	c708      	stmia	r7!, {r3}
 800a09c:	4285      	cmp	r5, r0
 800a09e:	dcef      	bgt.n	800a080 <__multadd+0x10>
 800a0a0:	2e00      	cmp	r6, #0
 800a0a2:	d022      	beq.n	800a0ea <__multadd+0x7a>
 800a0a4:	68a3      	ldr	r3, [r4, #8]
 800a0a6:	42ab      	cmp	r3, r5
 800a0a8:	dc19      	bgt.n	800a0de <__multadd+0x6e>
 800a0aa:	6861      	ldr	r1, [r4, #4]
 800a0ac:	9801      	ldr	r0, [sp, #4]
 800a0ae:	3101      	adds	r1, #1
 800a0b0:	f7ff ff76 	bl	8009fa0 <_Balloc>
 800a0b4:	1e07      	subs	r7, r0, #0
 800a0b6:	d105      	bne.n	800a0c4 <__multadd+0x54>
 800a0b8:	003a      	movs	r2, r7
 800a0ba:	21ba      	movs	r1, #186	@ 0xba
 800a0bc:	4b0c      	ldr	r3, [pc, #48]	@ (800a0f0 <__multadd+0x80>)
 800a0be:	480d      	ldr	r0, [pc, #52]	@ (800a0f4 <__multadd+0x84>)
 800a0c0:	f000 fd2c 	bl	800ab1c <__assert_func>
 800a0c4:	0021      	movs	r1, r4
 800a0c6:	6922      	ldr	r2, [r4, #16]
 800a0c8:	310c      	adds	r1, #12
 800a0ca:	3202      	adds	r2, #2
 800a0cc:	0092      	lsls	r2, r2, #2
 800a0ce:	300c      	adds	r0, #12
 800a0d0:	f7fe faa5 	bl	800861e <memcpy>
 800a0d4:	0021      	movs	r1, r4
 800a0d6:	9801      	ldr	r0, [sp, #4]
 800a0d8:	f7ff ffa6 	bl	800a028 <_Bfree>
 800a0dc:	003c      	movs	r4, r7
 800a0de:	1d2b      	adds	r3, r5, #4
 800a0e0:	009b      	lsls	r3, r3, #2
 800a0e2:	18e3      	adds	r3, r4, r3
 800a0e4:	3501      	adds	r5, #1
 800a0e6:	605e      	str	r6, [r3, #4]
 800a0e8:	6125      	str	r5, [r4, #16]
 800a0ea:	0020      	movs	r0, r4
 800a0ec:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a0ee:	46c0      	nop			@ (mov r8, r8)
 800a0f0:	0800b4e7 	.word	0x0800b4e7
 800a0f4:	0800b569 	.word	0x0800b569

0800a0f8 <__s2b>:
 800a0f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a0fa:	0007      	movs	r7, r0
 800a0fc:	0018      	movs	r0, r3
 800a0fe:	000c      	movs	r4, r1
 800a100:	3008      	adds	r0, #8
 800a102:	2109      	movs	r1, #9
 800a104:	9301      	str	r3, [sp, #4]
 800a106:	0015      	movs	r5, r2
 800a108:	f7f6 f8a0 	bl	800024c <__divsi3>
 800a10c:	2301      	movs	r3, #1
 800a10e:	2100      	movs	r1, #0
 800a110:	4283      	cmp	r3, r0
 800a112:	db0a      	blt.n	800a12a <__s2b+0x32>
 800a114:	0038      	movs	r0, r7
 800a116:	f7ff ff43 	bl	8009fa0 <_Balloc>
 800a11a:	1e01      	subs	r1, r0, #0
 800a11c:	d108      	bne.n	800a130 <__s2b+0x38>
 800a11e:	000a      	movs	r2, r1
 800a120:	4b19      	ldr	r3, [pc, #100]	@ (800a188 <__s2b+0x90>)
 800a122:	481a      	ldr	r0, [pc, #104]	@ (800a18c <__s2b+0x94>)
 800a124:	31d3      	adds	r1, #211	@ 0xd3
 800a126:	f000 fcf9 	bl	800ab1c <__assert_func>
 800a12a:	005b      	lsls	r3, r3, #1
 800a12c:	3101      	adds	r1, #1
 800a12e:	e7ef      	b.n	800a110 <__s2b+0x18>
 800a130:	9b08      	ldr	r3, [sp, #32]
 800a132:	6143      	str	r3, [r0, #20]
 800a134:	2301      	movs	r3, #1
 800a136:	6103      	str	r3, [r0, #16]
 800a138:	2d09      	cmp	r5, #9
 800a13a:	dd18      	ble.n	800a16e <__s2b+0x76>
 800a13c:	0023      	movs	r3, r4
 800a13e:	3309      	adds	r3, #9
 800a140:	001e      	movs	r6, r3
 800a142:	9300      	str	r3, [sp, #0]
 800a144:	1964      	adds	r4, r4, r5
 800a146:	7833      	ldrb	r3, [r6, #0]
 800a148:	220a      	movs	r2, #10
 800a14a:	0038      	movs	r0, r7
 800a14c:	3b30      	subs	r3, #48	@ 0x30
 800a14e:	f7ff ff8f 	bl	800a070 <__multadd>
 800a152:	3601      	adds	r6, #1
 800a154:	0001      	movs	r1, r0
 800a156:	42a6      	cmp	r6, r4
 800a158:	d1f5      	bne.n	800a146 <__s2b+0x4e>
 800a15a:	002c      	movs	r4, r5
 800a15c:	9b00      	ldr	r3, [sp, #0]
 800a15e:	3c08      	subs	r4, #8
 800a160:	191c      	adds	r4, r3, r4
 800a162:	002e      	movs	r6, r5
 800a164:	9b01      	ldr	r3, [sp, #4]
 800a166:	429e      	cmp	r6, r3
 800a168:	db04      	blt.n	800a174 <__s2b+0x7c>
 800a16a:	0008      	movs	r0, r1
 800a16c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a16e:	2509      	movs	r5, #9
 800a170:	340a      	adds	r4, #10
 800a172:	e7f6      	b.n	800a162 <__s2b+0x6a>
 800a174:	1b63      	subs	r3, r4, r5
 800a176:	5d9b      	ldrb	r3, [r3, r6]
 800a178:	220a      	movs	r2, #10
 800a17a:	0038      	movs	r0, r7
 800a17c:	3b30      	subs	r3, #48	@ 0x30
 800a17e:	f7ff ff77 	bl	800a070 <__multadd>
 800a182:	3601      	adds	r6, #1
 800a184:	0001      	movs	r1, r0
 800a186:	e7ed      	b.n	800a164 <__s2b+0x6c>
 800a188:	0800b4e7 	.word	0x0800b4e7
 800a18c:	0800b569 	.word	0x0800b569

0800a190 <__hi0bits>:
 800a190:	2280      	movs	r2, #128	@ 0x80
 800a192:	0003      	movs	r3, r0
 800a194:	0252      	lsls	r2, r2, #9
 800a196:	2000      	movs	r0, #0
 800a198:	4293      	cmp	r3, r2
 800a19a:	d201      	bcs.n	800a1a0 <__hi0bits+0x10>
 800a19c:	041b      	lsls	r3, r3, #16
 800a19e:	3010      	adds	r0, #16
 800a1a0:	2280      	movs	r2, #128	@ 0x80
 800a1a2:	0452      	lsls	r2, r2, #17
 800a1a4:	4293      	cmp	r3, r2
 800a1a6:	d201      	bcs.n	800a1ac <__hi0bits+0x1c>
 800a1a8:	3008      	adds	r0, #8
 800a1aa:	021b      	lsls	r3, r3, #8
 800a1ac:	2280      	movs	r2, #128	@ 0x80
 800a1ae:	0552      	lsls	r2, r2, #21
 800a1b0:	4293      	cmp	r3, r2
 800a1b2:	d201      	bcs.n	800a1b8 <__hi0bits+0x28>
 800a1b4:	3004      	adds	r0, #4
 800a1b6:	011b      	lsls	r3, r3, #4
 800a1b8:	2280      	movs	r2, #128	@ 0x80
 800a1ba:	05d2      	lsls	r2, r2, #23
 800a1bc:	4293      	cmp	r3, r2
 800a1be:	d201      	bcs.n	800a1c4 <__hi0bits+0x34>
 800a1c0:	3002      	adds	r0, #2
 800a1c2:	009b      	lsls	r3, r3, #2
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	db03      	blt.n	800a1d0 <__hi0bits+0x40>
 800a1c8:	3001      	adds	r0, #1
 800a1ca:	4213      	tst	r3, r2
 800a1cc:	d100      	bne.n	800a1d0 <__hi0bits+0x40>
 800a1ce:	2020      	movs	r0, #32
 800a1d0:	4770      	bx	lr

0800a1d2 <__lo0bits>:
 800a1d2:	6803      	ldr	r3, [r0, #0]
 800a1d4:	0001      	movs	r1, r0
 800a1d6:	2207      	movs	r2, #7
 800a1d8:	0018      	movs	r0, r3
 800a1da:	4010      	ands	r0, r2
 800a1dc:	4213      	tst	r3, r2
 800a1de:	d00d      	beq.n	800a1fc <__lo0bits+0x2a>
 800a1e0:	3a06      	subs	r2, #6
 800a1e2:	2000      	movs	r0, #0
 800a1e4:	4213      	tst	r3, r2
 800a1e6:	d105      	bne.n	800a1f4 <__lo0bits+0x22>
 800a1e8:	3002      	adds	r0, #2
 800a1ea:	4203      	tst	r3, r0
 800a1ec:	d003      	beq.n	800a1f6 <__lo0bits+0x24>
 800a1ee:	40d3      	lsrs	r3, r2
 800a1f0:	0010      	movs	r0, r2
 800a1f2:	600b      	str	r3, [r1, #0]
 800a1f4:	4770      	bx	lr
 800a1f6:	089b      	lsrs	r3, r3, #2
 800a1f8:	600b      	str	r3, [r1, #0]
 800a1fa:	e7fb      	b.n	800a1f4 <__lo0bits+0x22>
 800a1fc:	b29a      	uxth	r2, r3
 800a1fe:	2a00      	cmp	r2, #0
 800a200:	d101      	bne.n	800a206 <__lo0bits+0x34>
 800a202:	2010      	movs	r0, #16
 800a204:	0c1b      	lsrs	r3, r3, #16
 800a206:	b2da      	uxtb	r2, r3
 800a208:	2a00      	cmp	r2, #0
 800a20a:	d101      	bne.n	800a210 <__lo0bits+0x3e>
 800a20c:	3008      	adds	r0, #8
 800a20e:	0a1b      	lsrs	r3, r3, #8
 800a210:	071a      	lsls	r2, r3, #28
 800a212:	d101      	bne.n	800a218 <__lo0bits+0x46>
 800a214:	3004      	adds	r0, #4
 800a216:	091b      	lsrs	r3, r3, #4
 800a218:	079a      	lsls	r2, r3, #30
 800a21a:	d101      	bne.n	800a220 <__lo0bits+0x4e>
 800a21c:	3002      	adds	r0, #2
 800a21e:	089b      	lsrs	r3, r3, #2
 800a220:	07da      	lsls	r2, r3, #31
 800a222:	d4e9      	bmi.n	800a1f8 <__lo0bits+0x26>
 800a224:	3001      	adds	r0, #1
 800a226:	085b      	lsrs	r3, r3, #1
 800a228:	d1e6      	bne.n	800a1f8 <__lo0bits+0x26>
 800a22a:	2020      	movs	r0, #32
 800a22c:	e7e2      	b.n	800a1f4 <__lo0bits+0x22>
	...

0800a230 <__i2b>:
 800a230:	b510      	push	{r4, lr}
 800a232:	000c      	movs	r4, r1
 800a234:	2101      	movs	r1, #1
 800a236:	f7ff feb3 	bl	8009fa0 <_Balloc>
 800a23a:	2800      	cmp	r0, #0
 800a23c:	d107      	bne.n	800a24e <__i2b+0x1e>
 800a23e:	2146      	movs	r1, #70	@ 0x46
 800a240:	4c05      	ldr	r4, [pc, #20]	@ (800a258 <__i2b+0x28>)
 800a242:	0002      	movs	r2, r0
 800a244:	4b05      	ldr	r3, [pc, #20]	@ (800a25c <__i2b+0x2c>)
 800a246:	0020      	movs	r0, r4
 800a248:	31ff      	adds	r1, #255	@ 0xff
 800a24a:	f000 fc67 	bl	800ab1c <__assert_func>
 800a24e:	2301      	movs	r3, #1
 800a250:	6144      	str	r4, [r0, #20]
 800a252:	6103      	str	r3, [r0, #16]
 800a254:	bd10      	pop	{r4, pc}
 800a256:	46c0      	nop			@ (mov r8, r8)
 800a258:	0800b569 	.word	0x0800b569
 800a25c:	0800b4e7 	.word	0x0800b4e7

0800a260 <__multiply>:
 800a260:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a262:	0014      	movs	r4, r2
 800a264:	690a      	ldr	r2, [r1, #16]
 800a266:	6923      	ldr	r3, [r4, #16]
 800a268:	000d      	movs	r5, r1
 800a26a:	b089      	sub	sp, #36	@ 0x24
 800a26c:	429a      	cmp	r2, r3
 800a26e:	db02      	blt.n	800a276 <__multiply+0x16>
 800a270:	0023      	movs	r3, r4
 800a272:	000c      	movs	r4, r1
 800a274:	001d      	movs	r5, r3
 800a276:	6927      	ldr	r7, [r4, #16]
 800a278:	692e      	ldr	r6, [r5, #16]
 800a27a:	6861      	ldr	r1, [r4, #4]
 800a27c:	19bb      	adds	r3, r7, r6
 800a27e:	9300      	str	r3, [sp, #0]
 800a280:	68a3      	ldr	r3, [r4, #8]
 800a282:	19ba      	adds	r2, r7, r6
 800a284:	4293      	cmp	r3, r2
 800a286:	da00      	bge.n	800a28a <__multiply+0x2a>
 800a288:	3101      	adds	r1, #1
 800a28a:	f7ff fe89 	bl	8009fa0 <_Balloc>
 800a28e:	4684      	mov	ip, r0
 800a290:	2800      	cmp	r0, #0
 800a292:	d106      	bne.n	800a2a2 <__multiply+0x42>
 800a294:	21b1      	movs	r1, #177	@ 0xb1
 800a296:	4662      	mov	r2, ip
 800a298:	4b44      	ldr	r3, [pc, #272]	@ (800a3ac <__multiply+0x14c>)
 800a29a:	4845      	ldr	r0, [pc, #276]	@ (800a3b0 <__multiply+0x150>)
 800a29c:	0049      	lsls	r1, r1, #1
 800a29e:	f000 fc3d 	bl	800ab1c <__assert_func>
 800a2a2:	0002      	movs	r2, r0
 800a2a4:	19bb      	adds	r3, r7, r6
 800a2a6:	3214      	adds	r2, #20
 800a2a8:	009b      	lsls	r3, r3, #2
 800a2aa:	18d3      	adds	r3, r2, r3
 800a2ac:	9301      	str	r3, [sp, #4]
 800a2ae:	2100      	movs	r1, #0
 800a2b0:	0013      	movs	r3, r2
 800a2b2:	9801      	ldr	r0, [sp, #4]
 800a2b4:	4283      	cmp	r3, r0
 800a2b6:	d328      	bcc.n	800a30a <__multiply+0xaa>
 800a2b8:	0023      	movs	r3, r4
 800a2ba:	00bf      	lsls	r7, r7, #2
 800a2bc:	3314      	adds	r3, #20
 800a2be:	9304      	str	r3, [sp, #16]
 800a2c0:	3514      	adds	r5, #20
 800a2c2:	19db      	adds	r3, r3, r7
 800a2c4:	00b6      	lsls	r6, r6, #2
 800a2c6:	9302      	str	r3, [sp, #8]
 800a2c8:	19ab      	adds	r3, r5, r6
 800a2ca:	9307      	str	r3, [sp, #28]
 800a2cc:	2304      	movs	r3, #4
 800a2ce:	9305      	str	r3, [sp, #20]
 800a2d0:	0023      	movs	r3, r4
 800a2d2:	9902      	ldr	r1, [sp, #8]
 800a2d4:	3315      	adds	r3, #21
 800a2d6:	4299      	cmp	r1, r3
 800a2d8:	d305      	bcc.n	800a2e6 <__multiply+0x86>
 800a2da:	1b0c      	subs	r4, r1, r4
 800a2dc:	3c15      	subs	r4, #21
 800a2de:	08a4      	lsrs	r4, r4, #2
 800a2e0:	3401      	adds	r4, #1
 800a2e2:	00a3      	lsls	r3, r4, #2
 800a2e4:	9305      	str	r3, [sp, #20]
 800a2e6:	9b07      	ldr	r3, [sp, #28]
 800a2e8:	429d      	cmp	r5, r3
 800a2ea:	d310      	bcc.n	800a30e <__multiply+0xae>
 800a2ec:	9b00      	ldr	r3, [sp, #0]
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	dd05      	ble.n	800a2fe <__multiply+0x9e>
 800a2f2:	9b01      	ldr	r3, [sp, #4]
 800a2f4:	3b04      	subs	r3, #4
 800a2f6:	9301      	str	r3, [sp, #4]
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	2b00      	cmp	r3, #0
 800a2fc:	d052      	beq.n	800a3a4 <__multiply+0x144>
 800a2fe:	4663      	mov	r3, ip
 800a300:	4660      	mov	r0, ip
 800a302:	9a00      	ldr	r2, [sp, #0]
 800a304:	611a      	str	r2, [r3, #16]
 800a306:	b009      	add	sp, #36	@ 0x24
 800a308:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a30a:	c302      	stmia	r3!, {r1}
 800a30c:	e7d1      	b.n	800a2b2 <__multiply+0x52>
 800a30e:	682c      	ldr	r4, [r5, #0]
 800a310:	b2a4      	uxth	r4, r4
 800a312:	2c00      	cmp	r4, #0
 800a314:	d01f      	beq.n	800a356 <__multiply+0xf6>
 800a316:	2300      	movs	r3, #0
 800a318:	0017      	movs	r7, r2
 800a31a:	9e04      	ldr	r6, [sp, #16]
 800a31c:	9303      	str	r3, [sp, #12]
 800a31e:	ce08      	ldmia	r6!, {r3}
 800a320:	6839      	ldr	r1, [r7, #0]
 800a322:	9306      	str	r3, [sp, #24]
 800a324:	466b      	mov	r3, sp
 800a326:	8b1b      	ldrh	r3, [r3, #24]
 800a328:	b288      	uxth	r0, r1
 800a32a:	4363      	muls	r3, r4
 800a32c:	181b      	adds	r3, r3, r0
 800a32e:	9803      	ldr	r0, [sp, #12]
 800a330:	0c09      	lsrs	r1, r1, #16
 800a332:	181b      	adds	r3, r3, r0
 800a334:	9806      	ldr	r0, [sp, #24]
 800a336:	0c00      	lsrs	r0, r0, #16
 800a338:	4360      	muls	r0, r4
 800a33a:	1840      	adds	r0, r0, r1
 800a33c:	0c19      	lsrs	r1, r3, #16
 800a33e:	1841      	adds	r1, r0, r1
 800a340:	0c08      	lsrs	r0, r1, #16
 800a342:	b29b      	uxth	r3, r3
 800a344:	0409      	lsls	r1, r1, #16
 800a346:	4319      	orrs	r1, r3
 800a348:	9b02      	ldr	r3, [sp, #8]
 800a34a:	9003      	str	r0, [sp, #12]
 800a34c:	c702      	stmia	r7!, {r1}
 800a34e:	42b3      	cmp	r3, r6
 800a350:	d8e5      	bhi.n	800a31e <__multiply+0xbe>
 800a352:	9b05      	ldr	r3, [sp, #20]
 800a354:	50d0      	str	r0, [r2, r3]
 800a356:	682c      	ldr	r4, [r5, #0]
 800a358:	0c24      	lsrs	r4, r4, #16
 800a35a:	d020      	beq.n	800a39e <__multiply+0x13e>
 800a35c:	2100      	movs	r1, #0
 800a35e:	0010      	movs	r0, r2
 800a360:	6813      	ldr	r3, [r2, #0]
 800a362:	9e04      	ldr	r6, [sp, #16]
 800a364:	9103      	str	r1, [sp, #12]
 800a366:	6831      	ldr	r1, [r6, #0]
 800a368:	6807      	ldr	r7, [r0, #0]
 800a36a:	b289      	uxth	r1, r1
 800a36c:	4361      	muls	r1, r4
 800a36e:	0c3f      	lsrs	r7, r7, #16
 800a370:	19c9      	adds	r1, r1, r7
 800a372:	9f03      	ldr	r7, [sp, #12]
 800a374:	b29b      	uxth	r3, r3
 800a376:	19c9      	adds	r1, r1, r7
 800a378:	040f      	lsls	r7, r1, #16
 800a37a:	431f      	orrs	r7, r3
 800a37c:	6007      	str	r7, [r0, #0]
 800a37e:	ce80      	ldmia	r6!, {r7}
 800a380:	6843      	ldr	r3, [r0, #4]
 800a382:	0c3f      	lsrs	r7, r7, #16
 800a384:	4367      	muls	r7, r4
 800a386:	b29b      	uxth	r3, r3
 800a388:	0c09      	lsrs	r1, r1, #16
 800a38a:	18fb      	adds	r3, r7, r3
 800a38c:	185b      	adds	r3, r3, r1
 800a38e:	0c19      	lsrs	r1, r3, #16
 800a390:	9103      	str	r1, [sp, #12]
 800a392:	9902      	ldr	r1, [sp, #8]
 800a394:	3004      	adds	r0, #4
 800a396:	42b1      	cmp	r1, r6
 800a398:	d8e5      	bhi.n	800a366 <__multiply+0x106>
 800a39a:	9905      	ldr	r1, [sp, #20]
 800a39c:	5053      	str	r3, [r2, r1]
 800a39e:	3504      	adds	r5, #4
 800a3a0:	3204      	adds	r2, #4
 800a3a2:	e7a0      	b.n	800a2e6 <__multiply+0x86>
 800a3a4:	9b00      	ldr	r3, [sp, #0]
 800a3a6:	3b01      	subs	r3, #1
 800a3a8:	9300      	str	r3, [sp, #0]
 800a3aa:	e79f      	b.n	800a2ec <__multiply+0x8c>
 800a3ac:	0800b4e7 	.word	0x0800b4e7
 800a3b0:	0800b569 	.word	0x0800b569

0800a3b4 <__pow5mult>:
 800a3b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a3b6:	2303      	movs	r3, #3
 800a3b8:	0015      	movs	r5, r2
 800a3ba:	0007      	movs	r7, r0
 800a3bc:	000e      	movs	r6, r1
 800a3be:	401a      	ands	r2, r3
 800a3c0:	421d      	tst	r5, r3
 800a3c2:	d008      	beq.n	800a3d6 <__pow5mult+0x22>
 800a3c4:	4925      	ldr	r1, [pc, #148]	@ (800a45c <__pow5mult+0xa8>)
 800a3c6:	3a01      	subs	r2, #1
 800a3c8:	0092      	lsls	r2, r2, #2
 800a3ca:	5852      	ldr	r2, [r2, r1]
 800a3cc:	2300      	movs	r3, #0
 800a3ce:	0031      	movs	r1, r6
 800a3d0:	f7ff fe4e 	bl	800a070 <__multadd>
 800a3d4:	0006      	movs	r6, r0
 800a3d6:	10ad      	asrs	r5, r5, #2
 800a3d8:	d03d      	beq.n	800a456 <__pow5mult+0xa2>
 800a3da:	69fc      	ldr	r4, [r7, #28]
 800a3dc:	2c00      	cmp	r4, #0
 800a3de:	d10f      	bne.n	800a400 <__pow5mult+0x4c>
 800a3e0:	2010      	movs	r0, #16
 800a3e2:	f7ff fc5d 	bl	8009ca0 <malloc>
 800a3e6:	1e02      	subs	r2, r0, #0
 800a3e8:	61f8      	str	r0, [r7, #28]
 800a3ea:	d105      	bne.n	800a3f8 <__pow5mult+0x44>
 800a3ec:	21b4      	movs	r1, #180	@ 0xb4
 800a3ee:	4b1c      	ldr	r3, [pc, #112]	@ (800a460 <__pow5mult+0xac>)
 800a3f0:	481c      	ldr	r0, [pc, #112]	@ (800a464 <__pow5mult+0xb0>)
 800a3f2:	31ff      	adds	r1, #255	@ 0xff
 800a3f4:	f000 fb92 	bl	800ab1c <__assert_func>
 800a3f8:	6044      	str	r4, [r0, #4]
 800a3fa:	6084      	str	r4, [r0, #8]
 800a3fc:	6004      	str	r4, [r0, #0]
 800a3fe:	60c4      	str	r4, [r0, #12]
 800a400:	69fb      	ldr	r3, [r7, #28]
 800a402:	689c      	ldr	r4, [r3, #8]
 800a404:	9301      	str	r3, [sp, #4]
 800a406:	2c00      	cmp	r4, #0
 800a408:	d108      	bne.n	800a41c <__pow5mult+0x68>
 800a40a:	0038      	movs	r0, r7
 800a40c:	4916      	ldr	r1, [pc, #88]	@ (800a468 <__pow5mult+0xb4>)
 800a40e:	f7ff ff0f 	bl	800a230 <__i2b>
 800a412:	9b01      	ldr	r3, [sp, #4]
 800a414:	0004      	movs	r4, r0
 800a416:	6098      	str	r0, [r3, #8]
 800a418:	2300      	movs	r3, #0
 800a41a:	6003      	str	r3, [r0, #0]
 800a41c:	2301      	movs	r3, #1
 800a41e:	421d      	tst	r5, r3
 800a420:	d00a      	beq.n	800a438 <__pow5mult+0x84>
 800a422:	0031      	movs	r1, r6
 800a424:	0022      	movs	r2, r4
 800a426:	0038      	movs	r0, r7
 800a428:	f7ff ff1a 	bl	800a260 <__multiply>
 800a42c:	0031      	movs	r1, r6
 800a42e:	9001      	str	r0, [sp, #4]
 800a430:	0038      	movs	r0, r7
 800a432:	f7ff fdf9 	bl	800a028 <_Bfree>
 800a436:	9e01      	ldr	r6, [sp, #4]
 800a438:	106d      	asrs	r5, r5, #1
 800a43a:	d00c      	beq.n	800a456 <__pow5mult+0xa2>
 800a43c:	6820      	ldr	r0, [r4, #0]
 800a43e:	2800      	cmp	r0, #0
 800a440:	d107      	bne.n	800a452 <__pow5mult+0x9e>
 800a442:	0022      	movs	r2, r4
 800a444:	0021      	movs	r1, r4
 800a446:	0038      	movs	r0, r7
 800a448:	f7ff ff0a 	bl	800a260 <__multiply>
 800a44c:	2300      	movs	r3, #0
 800a44e:	6020      	str	r0, [r4, #0]
 800a450:	6003      	str	r3, [r0, #0]
 800a452:	0004      	movs	r4, r0
 800a454:	e7e2      	b.n	800a41c <__pow5mult+0x68>
 800a456:	0030      	movs	r0, r6
 800a458:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a45a:	46c0      	nop			@ (mov r8, r8)
 800a45c:	0800b754 	.word	0x0800b754
 800a460:	0800b478 	.word	0x0800b478
 800a464:	0800b569 	.word	0x0800b569
 800a468:	00000271 	.word	0x00000271

0800a46c <__lshift>:
 800a46c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a46e:	000c      	movs	r4, r1
 800a470:	0016      	movs	r6, r2
 800a472:	6923      	ldr	r3, [r4, #16]
 800a474:	1157      	asrs	r7, r2, #5
 800a476:	b085      	sub	sp, #20
 800a478:	18fb      	adds	r3, r7, r3
 800a47a:	9301      	str	r3, [sp, #4]
 800a47c:	3301      	adds	r3, #1
 800a47e:	9300      	str	r3, [sp, #0]
 800a480:	6849      	ldr	r1, [r1, #4]
 800a482:	68a3      	ldr	r3, [r4, #8]
 800a484:	9002      	str	r0, [sp, #8]
 800a486:	9a00      	ldr	r2, [sp, #0]
 800a488:	4293      	cmp	r3, r2
 800a48a:	db10      	blt.n	800a4ae <__lshift+0x42>
 800a48c:	9802      	ldr	r0, [sp, #8]
 800a48e:	f7ff fd87 	bl	8009fa0 <_Balloc>
 800a492:	2300      	movs	r3, #0
 800a494:	0001      	movs	r1, r0
 800a496:	0005      	movs	r5, r0
 800a498:	001a      	movs	r2, r3
 800a49a:	3114      	adds	r1, #20
 800a49c:	4298      	cmp	r0, r3
 800a49e:	d10c      	bne.n	800a4ba <__lshift+0x4e>
 800a4a0:	21ef      	movs	r1, #239	@ 0xef
 800a4a2:	002a      	movs	r2, r5
 800a4a4:	4b25      	ldr	r3, [pc, #148]	@ (800a53c <__lshift+0xd0>)
 800a4a6:	4826      	ldr	r0, [pc, #152]	@ (800a540 <__lshift+0xd4>)
 800a4a8:	0049      	lsls	r1, r1, #1
 800a4aa:	f000 fb37 	bl	800ab1c <__assert_func>
 800a4ae:	3101      	adds	r1, #1
 800a4b0:	005b      	lsls	r3, r3, #1
 800a4b2:	e7e8      	b.n	800a486 <__lshift+0x1a>
 800a4b4:	0098      	lsls	r0, r3, #2
 800a4b6:	500a      	str	r2, [r1, r0]
 800a4b8:	3301      	adds	r3, #1
 800a4ba:	42bb      	cmp	r3, r7
 800a4bc:	dbfa      	blt.n	800a4b4 <__lshift+0x48>
 800a4be:	43fb      	mvns	r3, r7
 800a4c0:	17db      	asrs	r3, r3, #31
 800a4c2:	401f      	ands	r7, r3
 800a4c4:	00bf      	lsls	r7, r7, #2
 800a4c6:	0023      	movs	r3, r4
 800a4c8:	201f      	movs	r0, #31
 800a4ca:	19c9      	adds	r1, r1, r7
 800a4cc:	0037      	movs	r7, r6
 800a4ce:	6922      	ldr	r2, [r4, #16]
 800a4d0:	3314      	adds	r3, #20
 800a4d2:	0092      	lsls	r2, r2, #2
 800a4d4:	189a      	adds	r2, r3, r2
 800a4d6:	4007      	ands	r7, r0
 800a4d8:	4206      	tst	r6, r0
 800a4da:	d029      	beq.n	800a530 <__lshift+0xc4>
 800a4dc:	3001      	adds	r0, #1
 800a4de:	1bc0      	subs	r0, r0, r7
 800a4e0:	9003      	str	r0, [sp, #12]
 800a4e2:	468c      	mov	ip, r1
 800a4e4:	2000      	movs	r0, #0
 800a4e6:	681e      	ldr	r6, [r3, #0]
 800a4e8:	40be      	lsls	r6, r7
 800a4ea:	4306      	orrs	r6, r0
 800a4ec:	4660      	mov	r0, ip
 800a4ee:	c040      	stmia	r0!, {r6}
 800a4f0:	4684      	mov	ip, r0
 800a4f2:	9e03      	ldr	r6, [sp, #12]
 800a4f4:	cb01      	ldmia	r3!, {r0}
 800a4f6:	40f0      	lsrs	r0, r6
 800a4f8:	429a      	cmp	r2, r3
 800a4fa:	d8f4      	bhi.n	800a4e6 <__lshift+0x7a>
 800a4fc:	0026      	movs	r6, r4
 800a4fe:	3615      	adds	r6, #21
 800a500:	2304      	movs	r3, #4
 800a502:	42b2      	cmp	r2, r6
 800a504:	d304      	bcc.n	800a510 <__lshift+0xa4>
 800a506:	1b13      	subs	r3, r2, r4
 800a508:	3b15      	subs	r3, #21
 800a50a:	089b      	lsrs	r3, r3, #2
 800a50c:	3301      	adds	r3, #1
 800a50e:	009b      	lsls	r3, r3, #2
 800a510:	50c8      	str	r0, [r1, r3]
 800a512:	2800      	cmp	r0, #0
 800a514:	d002      	beq.n	800a51c <__lshift+0xb0>
 800a516:	9b01      	ldr	r3, [sp, #4]
 800a518:	3302      	adds	r3, #2
 800a51a:	9300      	str	r3, [sp, #0]
 800a51c:	9b00      	ldr	r3, [sp, #0]
 800a51e:	9802      	ldr	r0, [sp, #8]
 800a520:	3b01      	subs	r3, #1
 800a522:	0021      	movs	r1, r4
 800a524:	612b      	str	r3, [r5, #16]
 800a526:	f7ff fd7f 	bl	800a028 <_Bfree>
 800a52a:	0028      	movs	r0, r5
 800a52c:	b005      	add	sp, #20
 800a52e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a530:	cb01      	ldmia	r3!, {r0}
 800a532:	c101      	stmia	r1!, {r0}
 800a534:	429a      	cmp	r2, r3
 800a536:	d8fb      	bhi.n	800a530 <__lshift+0xc4>
 800a538:	e7f0      	b.n	800a51c <__lshift+0xb0>
 800a53a:	46c0      	nop			@ (mov r8, r8)
 800a53c:	0800b4e7 	.word	0x0800b4e7
 800a540:	0800b569 	.word	0x0800b569

0800a544 <__mcmp>:
 800a544:	b530      	push	{r4, r5, lr}
 800a546:	690b      	ldr	r3, [r1, #16]
 800a548:	6904      	ldr	r4, [r0, #16]
 800a54a:	0002      	movs	r2, r0
 800a54c:	1ae0      	subs	r0, r4, r3
 800a54e:	429c      	cmp	r4, r3
 800a550:	d10f      	bne.n	800a572 <__mcmp+0x2e>
 800a552:	3214      	adds	r2, #20
 800a554:	009b      	lsls	r3, r3, #2
 800a556:	3114      	adds	r1, #20
 800a558:	0014      	movs	r4, r2
 800a55a:	18c9      	adds	r1, r1, r3
 800a55c:	18d2      	adds	r2, r2, r3
 800a55e:	3a04      	subs	r2, #4
 800a560:	3904      	subs	r1, #4
 800a562:	6815      	ldr	r5, [r2, #0]
 800a564:	680b      	ldr	r3, [r1, #0]
 800a566:	429d      	cmp	r5, r3
 800a568:	d004      	beq.n	800a574 <__mcmp+0x30>
 800a56a:	2001      	movs	r0, #1
 800a56c:	429d      	cmp	r5, r3
 800a56e:	d200      	bcs.n	800a572 <__mcmp+0x2e>
 800a570:	3802      	subs	r0, #2
 800a572:	bd30      	pop	{r4, r5, pc}
 800a574:	4294      	cmp	r4, r2
 800a576:	d3f2      	bcc.n	800a55e <__mcmp+0x1a>
 800a578:	e7fb      	b.n	800a572 <__mcmp+0x2e>
	...

0800a57c <__mdiff>:
 800a57c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a57e:	000c      	movs	r4, r1
 800a580:	b087      	sub	sp, #28
 800a582:	9000      	str	r0, [sp, #0]
 800a584:	0011      	movs	r1, r2
 800a586:	0020      	movs	r0, r4
 800a588:	0017      	movs	r7, r2
 800a58a:	f7ff ffdb 	bl	800a544 <__mcmp>
 800a58e:	1e05      	subs	r5, r0, #0
 800a590:	d110      	bne.n	800a5b4 <__mdiff+0x38>
 800a592:	0001      	movs	r1, r0
 800a594:	9800      	ldr	r0, [sp, #0]
 800a596:	f7ff fd03 	bl	8009fa0 <_Balloc>
 800a59a:	1e02      	subs	r2, r0, #0
 800a59c:	d104      	bne.n	800a5a8 <__mdiff+0x2c>
 800a59e:	4b40      	ldr	r3, [pc, #256]	@ (800a6a0 <__mdiff+0x124>)
 800a5a0:	4840      	ldr	r0, [pc, #256]	@ (800a6a4 <__mdiff+0x128>)
 800a5a2:	4941      	ldr	r1, [pc, #260]	@ (800a6a8 <__mdiff+0x12c>)
 800a5a4:	f000 faba 	bl	800ab1c <__assert_func>
 800a5a8:	2301      	movs	r3, #1
 800a5aa:	6145      	str	r5, [r0, #20]
 800a5ac:	6103      	str	r3, [r0, #16]
 800a5ae:	0010      	movs	r0, r2
 800a5b0:	b007      	add	sp, #28
 800a5b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a5b4:	2600      	movs	r6, #0
 800a5b6:	42b0      	cmp	r0, r6
 800a5b8:	da03      	bge.n	800a5c2 <__mdiff+0x46>
 800a5ba:	0023      	movs	r3, r4
 800a5bc:	003c      	movs	r4, r7
 800a5be:	001f      	movs	r7, r3
 800a5c0:	3601      	adds	r6, #1
 800a5c2:	6861      	ldr	r1, [r4, #4]
 800a5c4:	9800      	ldr	r0, [sp, #0]
 800a5c6:	f7ff fceb 	bl	8009fa0 <_Balloc>
 800a5ca:	1e02      	subs	r2, r0, #0
 800a5cc:	d103      	bne.n	800a5d6 <__mdiff+0x5a>
 800a5ce:	4b34      	ldr	r3, [pc, #208]	@ (800a6a0 <__mdiff+0x124>)
 800a5d0:	4834      	ldr	r0, [pc, #208]	@ (800a6a4 <__mdiff+0x128>)
 800a5d2:	4936      	ldr	r1, [pc, #216]	@ (800a6ac <__mdiff+0x130>)
 800a5d4:	e7e6      	b.n	800a5a4 <__mdiff+0x28>
 800a5d6:	6923      	ldr	r3, [r4, #16]
 800a5d8:	3414      	adds	r4, #20
 800a5da:	9300      	str	r3, [sp, #0]
 800a5dc:	009b      	lsls	r3, r3, #2
 800a5de:	18e3      	adds	r3, r4, r3
 800a5e0:	0021      	movs	r1, r4
 800a5e2:	9401      	str	r4, [sp, #4]
 800a5e4:	003c      	movs	r4, r7
 800a5e6:	9302      	str	r3, [sp, #8]
 800a5e8:	693b      	ldr	r3, [r7, #16]
 800a5ea:	3414      	adds	r4, #20
 800a5ec:	009b      	lsls	r3, r3, #2
 800a5ee:	18e3      	adds	r3, r4, r3
 800a5f0:	9303      	str	r3, [sp, #12]
 800a5f2:	0003      	movs	r3, r0
 800a5f4:	60c6      	str	r6, [r0, #12]
 800a5f6:	468c      	mov	ip, r1
 800a5f8:	2000      	movs	r0, #0
 800a5fa:	3314      	adds	r3, #20
 800a5fc:	9304      	str	r3, [sp, #16]
 800a5fe:	9305      	str	r3, [sp, #20]
 800a600:	4663      	mov	r3, ip
 800a602:	cb20      	ldmia	r3!, {r5}
 800a604:	b2a9      	uxth	r1, r5
 800a606:	000e      	movs	r6, r1
 800a608:	469c      	mov	ip, r3
 800a60a:	cc08      	ldmia	r4!, {r3}
 800a60c:	0c2d      	lsrs	r5, r5, #16
 800a60e:	b299      	uxth	r1, r3
 800a610:	1a71      	subs	r1, r6, r1
 800a612:	1809      	adds	r1, r1, r0
 800a614:	0c1b      	lsrs	r3, r3, #16
 800a616:	1408      	asrs	r0, r1, #16
 800a618:	1aeb      	subs	r3, r5, r3
 800a61a:	181b      	adds	r3, r3, r0
 800a61c:	1418      	asrs	r0, r3, #16
 800a61e:	b289      	uxth	r1, r1
 800a620:	041b      	lsls	r3, r3, #16
 800a622:	4319      	orrs	r1, r3
 800a624:	9b05      	ldr	r3, [sp, #20]
 800a626:	c302      	stmia	r3!, {r1}
 800a628:	9305      	str	r3, [sp, #20]
 800a62a:	9b03      	ldr	r3, [sp, #12]
 800a62c:	42a3      	cmp	r3, r4
 800a62e:	d8e7      	bhi.n	800a600 <__mdiff+0x84>
 800a630:	0039      	movs	r1, r7
 800a632:	9c03      	ldr	r4, [sp, #12]
 800a634:	3115      	adds	r1, #21
 800a636:	2304      	movs	r3, #4
 800a638:	428c      	cmp	r4, r1
 800a63a:	d304      	bcc.n	800a646 <__mdiff+0xca>
 800a63c:	1be3      	subs	r3, r4, r7
 800a63e:	3b15      	subs	r3, #21
 800a640:	089b      	lsrs	r3, r3, #2
 800a642:	3301      	adds	r3, #1
 800a644:	009b      	lsls	r3, r3, #2
 800a646:	9901      	ldr	r1, [sp, #4]
 800a648:	18cd      	adds	r5, r1, r3
 800a64a:	9904      	ldr	r1, [sp, #16]
 800a64c:	002e      	movs	r6, r5
 800a64e:	18cb      	adds	r3, r1, r3
 800a650:	001f      	movs	r7, r3
 800a652:	9902      	ldr	r1, [sp, #8]
 800a654:	428e      	cmp	r6, r1
 800a656:	d311      	bcc.n	800a67c <__mdiff+0x100>
 800a658:	9c02      	ldr	r4, [sp, #8]
 800a65a:	1ee9      	subs	r1, r5, #3
 800a65c:	2000      	movs	r0, #0
 800a65e:	428c      	cmp	r4, r1
 800a660:	d304      	bcc.n	800a66c <__mdiff+0xf0>
 800a662:	0021      	movs	r1, r4
 800a664:	3103      	adds	r1, #3
 800a666:	1b49      	subs	r1, r1, r5
 800a668:	0889      	lsrs	r1, r1, #2
 800a66a:	0088      	lsls	r0, r1, #2
 800a66c:	181b      	adds	r3, r3, r0
 800a66e:	3b04      	subs	r3, #4
 800a670:	6819      	ldr	r1, [r3, #0]
 800a672:	2900      	cmp	r1, #0
 800a674:	d010      	beq.n	800a698 <__mdiff+0x11c>
 800a676:	9b00      	ldr	r3, [sp, #0]
 800a678:	6113      	str	r3, [r2, #16]
 800a67a:	e798      	b.n	800a5ae <__mdiff+0x32>
 800a67c:	4684      	mov	ip, r0
 800a67e:	ce02      	ldmia	r6!, {r1}
 800a680:	b288      	uxth	r0, r1
 800a682:	4460      	add	r0, ip
 800a684:	1400      	asrs	r0, r0, #16
 800a686:	0c0c      	lsrs	r4, r1, #16
 800a688:	1904      	adds	r4, r0, r4
 800a68a:	4461      	add	r1, ip
 800a68c:	1420      	asrs	r0, r4, #16
 800a68e:	b289      	uxth	r1, r1
 800a690:	0424      	lsls	r4, r4, #16
 800a692:	4321      	orrs	r1, r4
 800a694:	c702      	stmia	r7!, {r1}
 800a696:	e7dc      	b.n	800a652 <__mdiff+0xd6>
 800a698:	9900      	ldr	r1, [sp, #0]
 800a69a:	3901      	subs	r1, #1
 800a69c:	9100      	str	r1, [sp, #0]
 800a69e:	e7e6      	b.n	800a66e <__mdiff+0xf2>
 800a6a0:	0800b4e7 	.word	0x0800b4e7
 800a6a4:	0800b569 	.word	0x0800b569
 800a6a8:	00000237 	.word	0x00000237
 800a6ac:	00000245 	.word	0x00000245

0800a6b0 <__ulp>:
 800a6b0:	b510      	push	{r4, lr}
 800a6b2:	2400      	movs	r4, #0
 800a6b4:	4b0c      	ldr	r3, [pc, #48]	@ (800a6e8 <__ulp+0x38>)
 800a6b6:	4a0d      	ldr	r2, [pc, #52]	@ (800a6ec <__ulp+0x3c>)
 800a6b8:	400b      	ands	r3, r1
 800a6ba:	189b      	adds	r3, r3, r2
 800a6bc:	42a3      	cmp	r3, r4
 800a6be:	dc06      	bgt.n	800a6ce <__ulp+0x1e>
 800a6c0:	425b      	negs	r3, r3
 800a6c2:	151a      	asrs	r2, r3, #20
 800a6c4:	2a13      	cmp	r2, #19
 800a6c6:	dc05      	bgt.n	800a6d4 <__ulp+0x24>
 800a6c8:	2380      	movs	r3, #128	@ 0x80
 800a6ca:	031b      	lsls	r3, r3, #12
 800a6cc:	4113      	asrs	r3, r2
 800a6ce:	0019      	movs	r1, r3
 800a6d0:	0020      	movs	r0, r4
 800a6d2:	bd10      	pop	{r4, pc}
 800a6d4:	3a14      	subs	r2, #20
 800a6d6:	2401      	movs	r4, #1
 800a6d8:	2a1e      	cmp	r2, #30
 800a6da:	dc02      	bgt.n	800a6e2 <__ulp+0x32>
 800a6dc:	2480      	movs	r4, #128	@ 0x80
 800a6de:	0624      	lsls	r4, r4, #24
 800a6e0:	40d4      	lsrs	r4, r2
 800a6e2:	2300      	movs	r3, #0
 800a6e4:	e7f3      	b.n	800a6ce <__ulp+0x1e>
 800a6e6:	46c0      	nop			@ (mov r8, r8)
 800a6e8:	7ff00000 	.word	0x7ff00000
 800a6ec:	fcc00000 	.word	0xfcc00000

0800a6f0 <__b2d>:
 800a6f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a6f2:	0006      	movs	r6, r0
 800a6f4:	6903      	ldr	r3, [r0, #16]
 800a6f6:	3614      	adds	r6, #20
 800a6f8:	009b      	lsls	r3, r3, #2
 800a6fa:	18f3      	adds	r3, r6, r3
 800a6fc:	1f1d      	subs	r5, r3, #4
 800a6fe:	682c      	ldr	r4, [r5, #0]
 800a700:	000f      	movs	r7, r1
 800a702:	0020      	movs	r0, r4
 800a704:	9301      	str	r3, [sp, #4]
 800a706:	f7ff fd43 	bl	800a190 <__hi0bits>
 800a70a:	2220      	movs	r2, #32
 800a70c:	1a12      	subs	r2, r2, r0
 800a70e:	603a      	str	r2, [r7, #0]
 800a710:	0003      	movs	r3, r0
 800a712:	4a1c      	ldr	r2, [pc, #112]	@ (800a784 <__b2d+0x94>)
 800a714:	280a      	cmp	r0, #10
 800a716:	dc15      	bgt.n	800a744 <__b2d+0x54>
 800a718:	210b      	movs	r1, #11
 800a71a:	0027      	movs	r7, r4
 800a71c:	1a09      	subs	r1, r1, r0
 800a71e:	40cf      	lsrs	r7, r1
 800a720:	433a      	orrs	r2, r7
 800a722:	468c      	mov	ip, r1
 800a724:	0011      	movs	r1, r2
 800a726:	2200      	movs	r2, #0
 800a728:	42ae      	cmp	r6, r5
 800a72a:	d202      	bcs.n	800a732 <__b2d+0x42>
 800a72c:	9a01      	ldr	r2, [sp, #4]
 800a72e:	3a08      	subs	r2, #8
 800a730:	6812      	ldr	r2, [r2, #0]
 800a732:	3315      	adds	r3, #21
 800a734:	409c      	lsls	r4, r3
 800a736:	4663      	mov	r3, ip
 800a738:	0027      	movs	r7, r4
 800a73a:	40da      	lsrs	r2, r3
 800a73c:	4317      	orrs	r7, r2
 800a73e:	0038      	movs	r0, r7
 800a740:	b003      	add	sp, #12
 800a742:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a744:	2700      	movs	r7, #0
 800a746:	42ae      	cmp	r6, r5
 800a748:	d202      	bcs.n	800a750 <__b2d+0x60>
 800a74a:	9d01      	ldr	r5, [sp, #4]
 800a74c:	3d08      	subs	r5, #8
 800a74e:	682f      	ldr	r7, [r5, #0]
 800a750:	210b      	movs	r1, #11
 800a752:	4249      	negs	r1, r1
 800a754:	468c      	mov	ip, r1
 800a756:	449c      	add	ip, r3
 800a758:	2b0b      	cmp	r3, #11
 800a75a:	d010      	beq.n	800a77e <__b2d+0x8e>
 800a75c:	4661      	mov	r1, ip
 800a75e:	2320      	movs	r3, #32
 800a760:	408c      	lsls	r4, r1
 800a762:	1a5b      	subs	r3, r3, r1
 800a764:	0039      	movs	r1, r7
 800a766:	40d9      	lsrs	r1, r3
 800a768:	430c      	orrs	r4, r1
 800a76a:	4322      	orrs	r2, r4
 800a76c:	0011      	movs	r1, r2
 800a76e:	2200      	movs	r2, #0
 800a770:	42b5      	cmp	r5, r6
 800a772:	d901      	bls.n	800a778 <__b2d+0x88>
 800a774:	3d04      	subs	r5, #4
 800a776:	682a      	ldr	r2, [r5, #0]
 800a778:	4664      	mov	r4, ip
 800a77a:	40a7      	lsls	r7, r4
 800a77c:	e7dd      	b.n	800a73a <__b2d+0x4a>
 800a77e:	4322      	orrs	r2, r4
 800a780:	0011      	movs	r1, r2
 800a782:	e7dc      	b.n	800a73e <__b2d+0x4e>
 800a784:	3ff00000 	.word	0x3ff00000

0800a788 <__d2b>:
 800a788:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a78a:	2101      	movs	r1, #1
 800a78c:	0016      	movs	r6, r2
 800a78e:	001f      	movs	r7, r3
 800a790:	f7ff fc06 	bl	8009fa0 <_Balloc>
 800a794:	1e04      	subs	r4, r0, #0
 800a796:	d105      	bne.n	800a7a4 <__d2b+0x1c>
 800a798:	0022      	movs	r2, r4
 800a79a:	4b25      	ldr	r3, [pc, #148]	@ (800a830 <__d2b+0xa8>)
 800a79c:	4825      	ldr	r0, [pc, #148]	@ (800a834 <__d2b+0xac>)
 800a79e:	4926      	ldr	r1, [pc, #152]	@ (800a838 <__d2b+0xb0>)
 800a7a0:	f000 f9bc 	bl	800ab1c <__assert_func>
 800a7a4:	033b      	lsls	r3, r7, #12
 800a7a6:	007d      	lsls	r5, r7, #1
 800a7a8:	0b1b      	lsrs	r3, r3, #12
 800a7aa:	0d6d      	lsrs	r5, r5, #21
 800a7ac:	d002      	beq.n	800a7b4 <__d2b+0x2c>
 800a7ae:	2280      	movs	r2, #128	@ 0x80
 800a7b0:	0352      	lsls	r2, r2, #13
 800a7b2:	4313      	orrs	r3, r2
 800a7b4:	9301      	str	r3, [sp, #4]
 800a7b6:	2e00      	cmp	r6, #0
 800a7b8:	d025      	beq.n	800a806 <__d2b+0x7e>
 800a7ba:	4668      	mov	r0, sp
 800a7bc:	9600      	str	r6, [sp, #0]
 800a7be:	f7ff fd08 	bl	800a1d2 <__lo0bits>
 800a7c2:	9b01      	ldr	r3, [sp, #4]
 800a7c4:	9900      	ldr	r1, [sp, #0]
 800a7c6:	2800      	cmp	r0, #0
 800a7c8:	d01b      	beq.n	800a802 <__d2b+0x7a>
 800a7ca:	2220      	movs	r2, #32
 800a7cc:	001e      	movs	r6, r3
 800a7ce:	1a12      	subs	r2, r2, r0
 800a7d0:	4096      	lsls	r6, r2
 800a7d2:	0032      	movs	r2, r6
 800a7d4:	40c3      	lsrs	r3, r0
 800a7d6:	430a      	orrs	r2, r1
 800a7d8:	6162      	str	r2, [r4, #20]
 800a7da:	9301      	str	r3, [sp, #4]
 800a7dc:	9e01      	ldr	r6, [sp, #4]
 800a7de:	61a6      	str	r6, [r4, #24]
 800a7e0:	1e73      	subs	r3, r6, #1
 800a7e2:	419e      	sbcs	r6, r3
 800a7e4:	3601      	adds	r6, #1
 800a7e6:	6126      	str	r6, [r4, #16]
 800a7e8:	2d00      	cmp	r5, #0
 800a7ea:	d014      	beq.n	800a816 <__d2b+0x8e>
 800a7ec:	2635      	movs	r6, #53	@ 0x35
 800a7ee:	4b13      	ldr	r3, [pc, #76]	@ (800a83c <__d2b+0xb4>)
 800a7f0:	18ed      	adds	r5, r5, r3
 800a7f2:	9b08      	ldr	r3, [sp, #32]
 800a7f4:	182d      	adds	r5, r5, r0
 800a7f6:	601d      	str	r5, [r3, #0]
 800a7f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a7fa:	1a36      	subs	r6, r6, r0
 800a7fc:	601e      	str	r6, [r3, #0]
 800a7fe:	0020      	movs	r0, r4
 800a800:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a802:	6161      	str	r1, [r4, #20]
 800a804:	e7ea      	b.n	800a7dc <__d2b+0x54>
 800a806:	a801      	add	r0, sp, #4
 800a808:	f7ff fce3 	bl	800a1d2 <__lo0bits>
 800a80c:	9b01      	ldr	r3, [sp, #4]
 800a80e:	2601      	movs	r6, #1
 800a810:	6163      	str	r3, [r4, #20]
 800a812:	3020      	adds	r0, #32
 800a814:	e7e7      	b.n	800a7e6 <__d2b+0x5e>
 800a816:	4b0a      	ldr	r3, [pc, #40]	@ (800a840 <__d2b+0xb8>)
 800a818:	18c0      	adds	r0, r0, r3
 800a81a:	9b08      	ldr	r3, [sp, #32]
 800a81c:	6018      	str	r0, [r3, #0]
 800a81e:	4b09      	ldr	r3, [pc, #36]	@ (800a844 <__d2b+0xbc>)
 800a820:	18f3      	adds	r3, r6, r3
 800a822:	009b      	lsls	r3, r3, #2
 800a824:	18e3      	adds	r3, r4, r3
 800a826:	6958      	ldr	r0, [r3, #20]
 800a828:	f7ff fcb2 	bl	800a190 <__hi0bits>
 800a82c:	0176      	lsls	r6, r6, #5
 800a82e:	e7e3      	b.n	800a7f8 <__d2b+0x70>
 800a830:	0800b4e7 	.word	0x0800b4e7
 800a834:	0800b569 	.word	0x0800b569
 800a838:	0000030f 	.word	0x0000030f
 800a83c:	fffffbcd 	.word	0xfffffbcd
 800a840:	fffffbce 	.word	0xfffffbce
 800a844:	3fffffff 	.word	0x3fffffff

0800a848 <__ratio>:
 800a848:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a84a:	b087      	sub	sp, #28
 800a84c:	000f      	movs	r7, r1
 800a84e:	a904      	add	r1, sp, #16
 800a850:	0006      	movs	r6, r0
 800a852:	f7ff ff4d 	bl	800a6f0 <__b2d>
 800a856:	9000      	str	r0, [sp, #0]
 800a858:	9101      	str	r1, [sp, #4]
 800a85a:	9b00      	ldr	r3, [sp, #0]
 800a85c:	9c01      	ldr	r4, [sp, #4]
 800a85e:	0038      	movs	r0, r7
 800a860:	a905      	add	r1, sp, #20
 800a862:	9302      	str	r3, [sp, #8]
 800a864:	9403      	str	r4, [sp, #12]
 800a866:	f7ff ff43 	bl	800a6f0 <__b2d>
 800a86a:	000d      	movs	r5, r1
 800a86c:	0002      	movs	r2, r0
 800a86e:	000b      	movs	r3, r1
 800a870:	6930      	ldr	r0, [r6, #16]
 800a872:	6939      	ldr	r1, [r7, #16]
 800a874:	9e04      	ldr	r6, [sp, #16]
 800a876:	1a40      	subs	r0, r0, r1
 800a878:	9905      	ldr	r1, [sp, #20]
 800a87a:	0140      	lsls	r0, r0, #5
 800a87c:	1a71      	subs	r1, r6, r1
 800a87e:	1841      	adds	r1, r0, r1
 800a880:	0508      	lsls	r0, r1, #20
 800a882:	2900      	cmp	r1, #0
 800a884:	dd08      	ble.n	800a898 <__ratio+0x50>
 800a886:	9901      	ldr	r1, [sp, #4]
 800a888:	1841      	adds	r1, r0, r1
 800a88a:	9103      	str	r1, [sp, #12]
 800a88c:	9802      	ldr	r0, [sp, #8]
 800a88e:	9903      	ldr	r1, [sp, #12]
 800a890:	f7f7 fa58 	bl	8001d44 <__aeabi_ddiv>
 800a894:	b007      	add	sp, #28
 800a896:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a898:	1a2b      	subs	r3, r5, r0
 800a89a:	e7f7      	b.n	800a88c <__ratio+0x44>

0800a89c <__copybits>:
 800a89c:	b570      	push	{r4, r5, r6, lr}
 800a89e:	0014      	movs	r4, r2
 800a8a0:	0005      	movs	r5, r0
 800a8a2:	3901      	subs	r1, #1
 800a8a4:	6913      	ldr	r3, [r2, #16]
 800a8a6:	1149      	asrs	r1, r1, #5
 800a8a8:	3101      	adds	r1, #1
 800a8aa:	0089      	lsls	r1, r1, #2
 800a8ac:	3414      	adds	r4, #20
 800a8ae:	009b      	lsls	r3, r3, #2
 800a8b0:	1841      	adds	r1, r0, r1
 800a8b2:	18e3      	adds	r3, r4, r3
 800a8b4:	42a3      	cmp	r3, r4
 800a8b6:	d80d      	bhi.n	800a8d4 <__copybits+0x38>
 800a8b8:	0014      	movs	r4, r2
 800a8ba:	3411      	adds	r4, #17
 800a8bc:	2500      	movs	r5, #0
 800a8be:	42a3      	cmp	r3, r4
 800a8c0:	d303      	bcc.n	800a8ca <__copybits+0x2e>
 800a8c2:	1a9b      	subs	r3, r3, r2
 800a8c4:	3b11      	subs	r3, #17
 800a8c6:	089b      	lsrs	r3, r3, #2
 800a8c8:	009d      	lsls	r5, r3, #2
 800a8ca:	2300      	movs	r3, #0
 800a8cc:	1940      	adds	r0, r0, r5
 800a8ce:	4281      	cmp	r1, r0
 800a8d0:	d803      	bhi.n	800a8da <__copybits+0x3e>
 800a8d2:	bd70      	pop	{r4, r5, r6, pc}
 800a8d4:	cc40      	ldmia	r4!, {r6}
 800a8d6:	c540      	stmia	r5!, {r6}
 800a8d8:	e7ec      	b.n	800a8b4 <__copybits+0x18>
 800a8da:	c008      	stmia	r0!, {r3}
 800a8dc:	e7f7      	b.n	800a8ce <__copybits+0x32>

0800a8de <__any_on>:
 800a8de:	0002      	movs	r2, r0
 800a8e0:	6900      	ldr	r0, [r0, #16]
 800a8e2:	b510      	push	{r4, lr}
 800a8e4:	3214      	adds	r2, #20
 800a8e6:	114b      	asrs	r3, r1, #5
 800a8e8:	4298      	cmp	r0, r3
 800a8ea:	db13      	blt.n	800a914 <__any_on+0x36>
 800a8ec:	dd0c      	ble.n	800a908 <__any_on+0x2a>
 800a8ee:	241f      	movs	r4, #31
 800a8f0:	0008      	movs	r0, r1
 800a8f2:	4020      	ands	r0, r4
 800a8f4:	4221      	tst	r1, r4
 800a8f6:	d007      	beq.n	800a908 <__any_on+0x2a>
 800a8f8:	0099      	lsls	r1, r3, #2
 800a8fa:	588c      	ldr	r4, [r1, r2]
 800a8fc:	0021      	movs	r1, r4
 800a8fe:	40c1      	lsrs	r1, r0
 800a900:	4081      	lsls	r1, r0
 800a902:	2001      	movs	r0, #1
 800a904:	428c      	cmp	r4, r1
 800a906:	d104      	bne.n	800a912 <__any_on+0x34>
 800a908:	009b      	lsls	r3, r3, #2
 800a90a:	18d3      	adds	r3, r2, r3
 800a90c:	4293      	cmp	r3, r2
 800a90e:	d803      	bhi.n	800a918 <__any_on+0x3a>
 800a910:	2000      	movs	r0, #0
 800a912:	bd10      	pop	{r4, pc}
 800a914:	0003      	movs	r3, r0
 800a916:	e7f7      	b.n	800a908 <__any_on+0x2a>
 800a918:	3b04      	subs	r3, #4
 800a91a:	6819      	ldr	r1, [r3, #0]
 800a91c:	2900      	cmp	r1, #0
 800a91e:	d0f5      	beq.n	800a90c <__any_on+0x2e>
 800a920:	2001      	movs	r0, #1
 800a922:	e7f6      	b.n	800a912 <__any_on+0x34>

0800a924 <__sread>:
 800a924:	b570      	push	{r4, r5, r6, lr}
 800a926:	000c      	movs	r4, r1
 800a928:	250e      	movs	r5, #14
 800a92a:	5f49      	ldrsh	r1, [r1, r5]
 800a92c:	f000 f8aa 	bl	800aa84 <_read_r>
 800a930:	2800      	cmp	r0, #0
 800a932:	db03      	blt.n	800a93c <__sread+0x18>
 800a934:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800a936:	181b      	adds	r3, r3, r0
 800a938:	6563      	str	r3, [r4, #84]	@ 0x54
 800a93a:	bd70      	pop	{r4, r5, r6, pc}
 800a93c:	89a3      	ldrh	r3, [r4, #12]
 800a93e:	4a02      	ldr	r2, [pc, #8]	@ (800a948 <__sread+0x24>)
 800a940:	4013      	ands	r3, r2
 800a942:	81a3      	strh	r3, [r4, #12]
 800a944:	e7f9      	b.n	800a93a <__sread+0x16>
 800a946:	46c0      	nop			@ (mov r8, r8)
 800a948:	ffffefff 	.word	0xffffefff

0800a94c <__swrite>:
 800a94c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a94e:	001f      	movs	r7, r3
 800a950:	898b      	ldrh	r3, [r1, #12]
 800a952:	0005      	movs	r5, r0
 800a954:	000c      	movs	r4, r1
 800a956:	0016      	movs	r6, r2
 800a958:	05db      	lsls	r3, r3, #23
 800a95a:	d505      	bpl.n	800a968 <__swrite+0x1c>
 800a95c:	230e      	movs	r3, #14
 800a95e:	5ec9      	ldrsh	r1, [r1, r3]
 800a960:	2200      	movs	r2, #0
 800a962:	2302      	movs	r3, #2
 800a964:	f000 f87a 	bl	800aa5c <_lseek_r>
 800a968:	89a3      	ldrh	r3, [r4, #12]
 800a96a:	4a05      	ldr	r2, [pc, #20]	@ (800a980 <__swrite+0x34>)
 800a96c:	0028      	movs	r0, r5
 800a96e:	4013      	ands	r3, r2
 800a970:	81a3      	strh	r3, [r4, #12]
 800a972:	0032      	movs	r2, r6
 800a974:	230e      	movs	r3, #14
 800a976:	5ee1      	ldrsh	r1, [r4, r3]
 800a978:	003b      	movs	r3, r7
 800a97a:	f000 f8a9 	bl	800aad0 <_write_r>
 800a97e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a980:	ffffefff 	.word	0xffffefff

0800a984 <__sseek>:
 800a984:	b570      	push	{r4, r5, r6, lr}
 800a986:	000c      	movs	r4, r1
 800a988:	250e      	movs	r5, #14
 800a98a:	5f49      	ldrsh	r1, [r1, r5]
 800a98c:	f000 f866 	bl	800aa5c <_lseek_r>
 800a990:	89a3      	ldrh	r3, [r4, #12]
 800a992:	1c42      	adds	r2, r0, #1
 800a994:	d103      	bne.n	800a99e <__sseek+0x1a>
 800a996:	4a05      	ldr	r2, [pc, #20]	@ (800a9ac <__sseek+0x28>)
 800a998:	4013      	ands	r3, r2
 800a99a:	81a3      	strh	r3, [r4, #12]
 800a99c:	bd70      	pop	{r4, r5, r6, pc}
 800a99e:	2280      	movs	r2, #128	@ 0x80
 800a9a0:	0152      	lsls	r2, r2, #5
 800a9a2:	4313      	orrs	r3, r2
 800a9a4:	81a3      	strh	r3, [r4, #12]
 800a9a6:	6560      	str	r0, [r4, #84]	@ 0x54
 800a9a8:	e7f8      	b.n	800a99c <__sseek+0x18>
 800a9aa:	46c0      	nop			@ (mov r8, r8)
 800a9ac:	ffffefff 	.word	0xffffefff

0800a9b0 <__sclose>:
 800a9b0:	b510      	push	{r4, lr}
 800a9b2:	230e      	movs	r3, #14
 800a9b4:	5ec9      	ldrsh	r1, [r1, r3]
 800a9b6:	f000 f89f 	bl	800aaf8 <_close_r>
 800a9ba:	bd10      	pop	{r4, pc}

0800a9bc <_realloc_r>:
 800a9bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a9be:	0006      	movs	r6, r0
 800a9c0:	000c      	movs	r4, r1
 800a9c2:	0015      	movs	r5, r2
 800a9c4:	2900      	cmp	r1, #0
 800a9c6:	d105      	bne.n	800a9d4 <_realloc_r+0x18>
 800a9c8:	0011      	movs	r1, r2
 800a9ca:	f7ff f995 	bl	8009cf8 <_malloc_r>
 800a9ce:	0004      	movs	r4, r0
 800a9d0:	0020      	movs	r0, r4
 800a9d2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a9d4:	2a00      	cmp	r2, #0
 800a9d6:	d103      	bne.n	800a9e0 <_realloc_r+0x24>
 800a9d8:	f000 f8ec 	bl	800abb4 <_free_r>
 800a9dc:	002c      	movs	r4, r5
 800a9de:	e7f7      	b.n	800a9d0 <_realloc_r+0x14>
 800a9e0:	f000 f932 	bl	800ac48 <_malloc_usable_size_r>
 800a9e4:	0007      	movs	r7, r0
 800a9e6:	4285      	cmp	r5, r0
 800a9e8:	d802      	bhi.n	800a9f0 <_realloc_r+0x34>
 800a9ea:	0843      	lsrs	r3, r0, #1
 800a9ec:	42ab      	cmp	r3, r5
 800a9ee:	d3ef      	bcc.n	800a9d0 <_realloc_r+0x14>
 800a9f0:	0029      	movs	r1, r5
 800a9f2:	0030      	movs	r0, r6
 800a9f4:	f7ff f980 	bl	8009cf8 <_malloc_r>
 800a9f8:	9001      	str	r0, [sp, #4]
 800a9fa:	2800      	cmp	r0, #0
 800a9fc:	d101      	bne.n	800aa02 <_realloc_r+0x46>
 800a9fe:	9c01      	ldr	r4, [sp, #4]
 800aa00:	e7e6      	b.n	800a9d0 <_realloc_r+0x14>
 800aa02:	002a      	movs	r2, r5
 800aa04:	42bd      	cmp	r5, r7
 800aa06:	d900      	bls.n	800aa0a <_realloc_r+0x4e>
 800aa08:	003a      	movs	r2, r7
 800aa0a:	0021      	movs	r1, r4
 800aa0c:	9801      	ldr	r0, [sp, #4]
 800aa0e:	f7fd fe06 	bl	800861e <memcpy>
 800aa12:	0021      	movs	r1, r4
 800aa14:	0030      	movs	r0, r6
 800aa16:	f000 f8cd 	bl	800abb4 <_free_r>
 800aa1a:	e7f0      	b.n	800a9fe <_realloc_r+0x42>

0800aa1c <__ascii_wctomb>:
 800aa1c:	0003      	movs	r3, r0
 800aa1e:	1e08      	subs	r0, r1, #0
 800aa20:	d005      	beq.n	800aa2e <__ascii_wctomb+0x12>
 800aa22:	2aff      	cmp	r2, #255	@ 0xff
 800aa24:	d904      	bls.n	800aa30 <__ascii_wctomb+0x14>
 800aa26:	228a      	movs	r2, #138	@ 0x8a
 800aa28:	2001      	movs	r0, #1
 800aa2a:	601a      	str	r2, [r3, #0]
 800aa2c:	4240      	negs	r0, r0
 800aa2e:	4770      	bx	lr
 800aa30:	2001      	movs	r0, #1
 800aa32:	700a      	strb	r2, [r1, #0]
 800aa34:	e7fb      	b.n	800aa2e <__ascii_wctomb+0x12>

0800aa36 <memmove>:
 800aa36:	b510      	push	{r4, lr}
 800aa38:	4288      	cmp	r0, r1
 800aa3a:	d902      	bls.n	800aa42 <memmove+0xc>
 800aa3c:	188b      	adds	r3, r1, r2
 800aa3e:	4298      	cmp	r0, r3
 800aa40:	d308      	bcc.n	800aa54 <memmove+0x1e>
 800aa42:	2300      	movs	r3, #0
 800aa44:	429a      	cmp	r2, r3
 800aa46:	d007      	beq.n	800aa58 <memmove+0x22>
 800aa48:	5ccc      	ldrb	r4, [r1, r3]
 800aa4a:	54c4      	strb	r4, [r0, r3]
 800aa4c:	3301      	adds	r3, #1
 800aa4e:	e7f9      	b.n	800aa44 <memmove+0xe>
 800aa50:	5c8b      	ldrb	r3, [r1, r2]
 800aa52:	5483      	strb	r3, [r0, r2]
 800aa54:	3a01      	subs	r2, #1
 800aa56:	d2fb      	bcs.n	800aa50 <memmove+0x1a>
 800aa58:	bd10      	pop	{r4, pc}
	...

0800aa5c <_lseek_r>:
 800aa5c:	b570      	push	{r4, r5, r6, lr}
 800aa5e:	0004      	movs	r4, r0
 800aa60:	0008      	movs	r0, r1
 800aa62:	0011      	movs	r1, r2
 800aa64:	001a      	movs	r2, r3
 800aa66:	2300      	movs	r3, #0
 800aa68:	4d05      	ldr	r5, [pc, #20]	@ (800aa80 <_lseek_r+0x24>)
 800aa6a:	602b      	str	r3, [r5, #0]
 800aa6c:	f7fa f8be 	bl	8004bec <_lseek>
 800aa70:	1c43      	adds	r3, r0, #1
 800aa72:	d103      	bne.n	800aa7c <_lseek_r+0x20>
 800aa74:	682b      	ldr	r3, [r5, #0]
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	d000      	beq.n	800aa7c <_lseek_r+0x20>
 800aa7a:	6023      	str	r3, [r4, #0]
 800aa7c:	bd70      	pop	{r4, r5, r6, pc}
 800aa7e:	46c0      	nop			@ (mov r8, r8)
 800aa80:	20000450 	.word	0x20000450

0800aa84 <_read_r>:
 800aa84:	b570      	push	{r4, r5, r6, lr}
 800aa86:	0004      	movs	r4, r0
 800aa88:	0008      	movs	r0, r1
 800aa8a:	0011      	movs	r1, r2
 800aa8c:	001a      	movs	r2, r3
 800aa8e:	2300      	movs	r3, #0
 800aa90:	4d05      	ldr	r5, [pc, #20]	@ (800aaa8 <_read_r+0x24>)
 800aa92:	602b      	str	r3, [r5, #0]
 800aa94:	f7fa f850 	bl	8004b38 <_read>
 800aa98:	1c43      	adds	r3, r0, #1
 800aa9a:	d103      	bne.n	800aaa4 <_read_r+0x20>
 800aa9c:	682b      	ldr	r3, [r5, #0]
 800aa9e:	2b00      	cmp	r3, #0
 800aaa0:	d000      	beq.n	800aaa4 <_read_r+0x20>
 800aaa2:	6023      	str	r3, [r4, #0]
 800aaa4:	bd70      	pop	{r4, r5, r6, pc}
 800aaa6:	46c0      	nop			@ (mov r8, r8)
 800aaa8:	20000450 	.word	0x20000450

0800aaac <_sbrk_r>:
 800aaac:	2300      	movs	r3, #0
 800aaae:	b570      	push	{r4, r5, r6, lr}
 800aab0:	4d06      	ldr	r5, [pc, #24]	@ (800aacc <_sbrk_r+0x20>)
 800aab2:	0004      	movs	r4, r0
 800aab4:	0008      	movs	r0, r1
 800aab6:	602b      	str	r3, [r5, #0]
 800aab8:	f7fa f8a4 	bl	8004c04 <_sbrk>
 800aabc:	1c43      	adds	r3, r0, #1
 800aabe:	d103      	bne.n	800aac8 <_sbrk_r+0x1c>
 800aac0:	682b      	ldr	r3, [r5, #0]
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d000      	beq.n	800aac8 <_sbrk_r+0x1c>
 800aac6:	6023      	str	r3, [r4, #0]
 800aac8:	bd70      	pop	{r4, r5, r6, pc}
 800aaca:	46c0      	nop			@ (mov r8, r8)
 800aacc:	20000450 	.word	0x20000450

0800aad0 <_write_r>:
 800aad0:	b570      	push	{r4, r5, r6, lr}
 800aad2:	0004      	movs	r4, r0
 800aad4:	0008      	movs	r0, r1
 800aad6:	0011      	movs	r1, r2
 800aad8:	001a      	movs	r2, r3
 800aada:	2300      	movs	r3, #0
 800aadc:	4d05      	ldr	r5, [pc, #20]	@ (800aaf4 <_write_r+0x24>)
 800aade:	602b      	str	r3, [r5, #0]
 800aae0:	f7fa f847 	bl	8004b72 <_write>
 800aae4:	1c43      	adds	r3, r0, #1
 800aae6:	d103      	bne.n	800aaf0 <_write_r+0x20>
 800aae8:	682b      	ldr	r3, [r5, #0]
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	d000      	beq.n	800aaf0 <_write_r+0x20>
 800aaee:	6023      	str	r3, [r4, #0]
 800aaf0:	bd70      	pop	{r4, r5, r6, pc}
 800aaf2:	46c0      	nop			@ (mov r8, r8)
 800aaf4:	20000450 	.word	0x20000450

0800aaf8 <_close_r>:
 800aaf8:	2300      	movs	r3, #0
 800aafa:	b570      	push	{r4, r5, r6, lr}
 800aafc:	4d06      	ldr	r5, [pc, #24]	@ (800ab18 <_close_r+0x20>)
 800aafe:	0004      	movs	r4, r0
 800ab00:	0008      	movs	r0, r1
 800ab02:	602b      	str	r3, [r5, #0]
 800ab04:	f7fa f851 	bl	8004baa <_close>
 800ab08:	1c43      	adds	r3, r0, #1
 800ab0a:	d103      	bne.n	800ab14 <_close_r+0x1c>
 800ab0c:	682b      	ldr	r3, [r5, #0]
 800ab0e:	2b00      	cmp	r3, #0
 800ab10:	d000      	beq.n	800ab14 <_close_r+0x1c>
 800ab12:	6023      	str	r3, [r4, #0]
 800ab14:	bd70      	pop	{r4, r5, r6, pc}
 800ab16:	46c0      	nop			@ (mov r8, r8)
 800ab18:	20000450 	.word	0x20000450

0800ab1c <__assert_func>:
 800ab1c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800ab1e:	0014      	movs	r4, r2
 800ab20:	001a      	movs	r2, r3
 800ab22:	4b09      	ldr	r3, [pc, #36]	@ (800ab48 <__assert_func+0x2c>)
 800ab24:	0005      	movs	r5, r0
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	000e      	movs	r6, r1
 800ab2a:	68d8      	ldr	r0, [r3, #12]
 800ab2c:	4b07      	ldr	r3, [pc, #28]	@ (800ab4c <__assert_func+0x30>)
 800ab2e:	2c00      	cmp	r4, #0
 800ab30:	d101      	bne.n	800ab36 <__assert_func+0x1a>
 800ab32:	4b07      	ldr	r3, [pc, #28]	@ (800ab50 <__assert_func+0x34>)
 800ab34:	001c      	movs	r4, r3
 800ab36:	4907      	ldr	r1, [pc, #28]	@ (800ab54 <__assert_func+0x38>)
 800ab38:	9301      	str	r3, [sp, #4]
 800ab3a:	9402      	str	r4, [sp, #8]
 800ab3c:	002b      	movs	r3, r5
 800ab3e:	9600      	str	r6, [sp, #0]
 800ab40:	f000 f88a 	bl	800ac58 <fiprintf>
 800ab44:	f000 f898 	bl	800ac78 <abort>
 800ab48:	2000018c 	.word	0x2000018c
 800ab4c:	0800b5c2 	.word	0x0800b5c2
 800ab50:	0800b5fd 	.word	0x0800b5fd
 800ab54:	0800b5cf 	.word	0x0800b5cf

0800ab58 <_calloc_r>:
 800ab58:	b570      	push	{r4, r5, r6, lr}
 800ab5a:	0c0b      	lsrs	r3, r1, #16
 800ab5c:	0c15      	lsrs	r5, r2, #16
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	d11e      	bne.n	800aba0 <_calloc_r+0x48>
 800ab62:	2d00      	cmp	r5, #0
 800ab64:	d10c      	bne.n	800ab80 <_calloc_r+0x28>
 800ab66:	b289      	uxth	r1, r1
 800ab68:	b294      	uxth	r4, r2
 800ab6a:	434c      	muls	r4, r1
 800ab6c:	0021      	movs	r1, r4
 800ab6e:	f7ff f8c3 	bl	8009cf8 <_malloc_r>
 800ab72:	1e05      	subs	r5, r0, #0
 800ab74:	d01b      	beq.n	800abae <_calloc_r+0x56>
 800ab76:	0022      	movs	r2, r4
 800ab78:	2100      	movs	r1, #0
 800ab7a:	f7fd fcf9 	bl	8008570 <memset>
 800ab7e:	e016      	b.n	800abae <_calloc_r+0x56>
 800ab80:	1c2b      	adds	r3, r5, #0
 800ab82:	1c0c      	adds	r4, r1, #0
 800ab84:	b289      	uxth	r1, r1
 800ab86:	b292      	uxth	r2, r2
 800ab88:	434a      	muls	r2, r1
 800ab8a:	b29b      	uxth	r3, r3
 800ab8c:	b2a1      	uxth	r1, r4
 800ab8e:	4359      	muls	r1, r3
 800ab90:	0c14      	lsrs	r4, r2, #16
 800ab92:	190c      	adds	r4, r1, r4
 800ab94:	0c23      	lsrs	r3, r4, #16
 800ab96:	d107      	bne.n	800aba8 <_calloc_r+0x50>
 800ab98:	0424      	lsls	r4, r4, #16
 800ab9a:	b292      	uxth	r2, r2
 800ab9c:	4314      	orrs	r4, r2
 800ab9e:	e7e5      	b.n	800ab6c <_calloc_r+0x14>
 800aba0:	2d00      	cmp	r5, #0
 800aba2:	d101      	bne.n	800aba8 <_calloc_r+0x50>
 800aba4:	1c14      	adds	r4, r2, #0
 800aba6:	e7ed      	b.n	800ab84 <_calloc_r+0x2c>
 800aba8:	230c      	movs	r3, #12
 800abaa:	2500      	movs	r5, #0
 800abac:	6003      	str	r3, [r0, #0]
 800abae:	0028      	movs	r0, r5
 800abb0:	bd70      	pop	{r4, r5, r6, pc}
	...

0800abb4 <_free_r>:
 800abb4:	b570      	push	{r4, r5, r6, lr}
 800abb6:	0005      	movs	r5, r0
 800abb8:	1e0c      	subs	r4, r1, #0
 800abba:	d010      	beq.n	800abde <_free_r+0x2a>
 800abbc:	3c04      	subs	r4, #4
 800abbe:	6823      	ldr	r3, [r4, #0]
 800abc0:	2b00      	cmp	r3, #0
 800abc2:	da00      	bge.n	800abc6 <_free_r+0x12>
 800abc4:	18e4      	adds	r4, r4, r3
 800abc6:	0028      	movs	r0, r5
 800abc8:	f7ff f9da 	bl	8009f80 <__malloc_lock>
 800abcc:	4a1d      	ldr	r2, [pc, #116]	@ (800ac44 <_free_r+0x90>)
 800abce:	6813      	ldr	r3, [r2, #0]
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	d105      	bne.n	800abe0 <_free_r+0x2c>
 800abd4:	6063      	str	r3, [r4, #4]
 800abd6:	6014      	str	r4, [r2, #0]
 800abd8:	0028      	movs	r0, r5
 800abda:	f7ff f9d9 	bl	8009f90 <__malloc_unlock>
 800abde:	bd70      	pop	{r4, r5, r6, pc}
 800abe0:	42a3      	cmp	r3, r4
 800abe2:	d908      	bls.n	800abf6 <_free_r+0x42>
 800abe4:	6820      	ldr	r0, [r4, #0]
 800abe6:	1821      	adds	r1, r4, r0
 800abe8:	428b      	cmp	r3, r1
 800abea:	d1f3      	bne.n	800abd4 <_free_r+0x20>
 800abec:	6819      	ldr	r1, [r3, #0]
 800abee:	685b      	ldr	r3, [r3, #4]
 800abf0:	1809      	adds	r1, r1, r0
 800abf2:	6021      	str	r1, [r4, #0]
 800abf4:	e7ee      	b.n	800abd4 <_free_r+0x20>
 800abf6:	001a      	movs	r2, r3
 800abf8:	685b      	ldr	r3, [r3, #4]
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d001      	beq.n	800ac02 <_free_r+0x4e>
 800abfe:	42a3      	cmp	r3, r4
 800ac00:	d9f9      	bls.n	800abf6 <_free_r+0x42>
 800ac02:	6811      	ldr	r1, [r2, #0]
 800ac04:	1850      	adds	r0, r2, r1
 800ac06:	42a0      	cmp	r0, r4
 800ac08:	d10b      	bne.n	800ac22 <_free_r+0x6e>
 800ac0a:	6820      	ldr	r0, [r4, #0]
 800ac0c:	1809      	adds	r1, r1, r0
 800ac0e:	1850      	adds	r0, r2, r1
 800ac10:	6011      	str	r1, [r2, #0]
 800ac12:	4283      	cmp	r3, r0
 800ac14:	d1e0      	bne.n	800abd8 <_free_r+0x24>
 800ac16:	6818      	ldr	r0, [r3, #0]
 800ac18:	685b      	ldr	r3, [r3, #4]
 800ac1a:	1841      	adds	r1, r0, r1
 800ac1c:	6011      	str	r1, [r2, #0]
 800ac1e:	6053      	str	r3, [r2, #4]
 800ac20:	e7da      	b.n	800abd8 <_free_r+0x24>
 800ac22:	42a0      	cmp	r0, r4
 800ac24:	d902      	bls.n	800ac2c <_free_r+0x78>
 800ac26:	230c      	movs	r3, #12
 800ac28:	602b      	str	r3, [r5, #0]
 800ac2a:	e7d5      	b.n	800abd8 <_free_r+0x24>
 800ac2c:	6820      	ldr	r0, [r4, #0]
 800ac2e:	1821      	adds	r1, r4, r0
 800ac30:	428b      	cmp	r3, r1
 800ac32:	d103      	bne.n	800ac3c <_free_r+0x88>
 800ac34:	6819      	ldr	r1, [r3, #0]
 800ac36:	685b      	ldr	r3, [r3, #4]
 800ac38:	1809      	adds	r1, r1, r0
 800ac3a:	6021      	str	r1, [r4, #0]
 800ac3c:	6063      	str	r3, [r4, #4]
 800ac3e:	6054      	str	r4, [r2, #4]
 800ac40:	e7ca      	b.n	800abd8 <_free_r+0x24>
 800ac42:	46c0      	nop			@ (mov r8, r8)
 800ac44:	2000044c 	.word	0x2000044c

0800ac48 <_malloc_usable_size_r>:
 800ac48:	1f0b      	subs	r3, r1, #4
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	1f18      	subs	r0, r3, #4
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	da01      	bge.n	800ac56 <_malloc_usable_size_r+0xe>
 800ac52:	580b      	ldr	r3, [r1, r0]
 800ac54:	18c0      	adds	r0, r0, r3
 800ac56:	4770      	bx	lr

0800ac58 <fiprintf>:
 800ac58:	b40e      	push	{r1, r2, r3}
 800ac5a:	b517      	push	{r0, r1, r2, r4, lr}
 800ac5c:	4c05      	ldr	r4, [pc, #20]	@ (800ac74 <fiprintf+0x1c>)
 800ac5e:	ab05      	add	r3, sp, #20
 800ac60:	cb04      	ldmia	r3!, {r2}
 800ac62:	0001      	movs	r1, r0
 800ac64:	6820      	ldr	r0, [r4, #0]
 800ac66:	9301      	str	r3, [sp, #4]
 800ac68:	f000 f834 	bl	800acd4 <_vfiprintf_r>
 800ac6c:	bc1e      	pop	{r1, r2, r3, r4}
 800ac6e:	bc08      	pop	{r3}
 800ac70:	b003      	add	sp, #12
 800ac72:	4718      	bx	r3
 800ac74:	2000018c 	.word	0x2000018c

0800ac78 <abort>:
 800ac78:	2006      	movs	r0, #6
 800ac7a:	b510      	push	{r4, lr}
 800ac7c:	f000 fa7a 	bl	800b174 <raise>
 800ac80:	2001      	movs	r0, #1
 800ac82:	f7f9 ff4c 	bl	8004b1e <_exit>

0800ac86 <__sfputc_r>:
 800ac86:	6893      	ldr	r3, [r2, #8]
 800ac88:	b510      	push	{r4, lr}
 800ac8a:	3b01      	subs	r3, #1
 800ac8c:	6093      	str	r3, [r2, #8]
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	da04      	bge.n	800ac9c <__sfputc_r+0x16>
 800ac92:	6994      	ldr	r4, [r2, #24]
 800ac94:	42a3      	cmp	r3, r4
 800ac96:	db07      	blt.n	800aca8 <__sfputc_r+0x22>
 800ac98:	290a      	cmp	r1, #10
 800ac9a:	d005      	beq.n	800aca8 <__sfputc_r+0x22>
 800ac9c:	6813      	ldr	r3, [r2, #0]
 800ac9e:	1c58      	adds	r0, r3, #1
 800aca0:	6010      	str	r0, [r2, #0]
 800aca2:	7019      	strb	r1, [r3, #0]
 800aca4:	0008      	movs	r0, r1
 800aca6:	bd10      	pop	{r4, pc}
 800aca8:	f000 f930 	bl	800af0c <__swbuf_r>
 800acac:	0001      	movs	r1, r0
 800acae:	e7f9      	b.n	800aca4 <__sfputc_r+0x1e>

0800acb0 <__sfputs_r>:
 800acb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acb2:	0006      	movs	r6, r0
 800acb4:	000f      	movs	r7, r1
 800acb6:	0014      	movs	r4, r2
 800acb8:	18d5      	adds	r5, r2, r3
 800acba:	42ac      	cmp	r4, r5
 800acbc:	d101      	bne.n	800acc2 <__sfputs_r+0x12>
 800acbe:	2000      	movs	r0, #0
 800acc0:	e007      	b.n	800acd2 <__sfputs_r+0x22>
 800acc2:	7821      	ldrb	r1, [r4, #0]
 800acc4:	003a      	movs	r2, r7
 800acc6:	0030      	movs	r0, r6
 800acc8:	f7ff ffdd 	bl	800ac86 <__sfputc_r>
 800accc:	3401      	adds	r4, #1
 800acce:	1c43      	adds	r3, r0, #1
 800acd0:	d1f3      	bne.n	800acba <__sfputs_r+0xa>
 800acd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800acd4 <_vfiprintf_r>:
 800acd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800acd6:	b0a1      	sub	sp, #132	@ 0x84
 800acd8:	000f      	movs	r7, r1
 800acda:	0015      	movs	r5, r2
 800acdc:	001e      	movs	r6, r3
 800acde:	9003      	str	r0, [sp, #12]
 800ace0:	2800      	cmp	r0, #0
 800ace2:	d004      	beq.n	800acee <_vfiprintf_r+0x1a>
 800ace4:	6a03      	ldr	r3, [r0, #32]
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d101      	bne.n	800acee <_vfiprintf_r+0x1a>
 800acea:	f7fc fd61 	bl	80077b0 <__sinit>
 800acee:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800acf0:	07db      	lsls	r3, r3, #31
 800acf2:	d405      	bmi.n	800ad00 <_vfiprintf_r+0x2c>
 800acf4:	89bb      	ldrh	r3, [r7, #12]
 800acf6:	059b      	lsls	r3, r3, #22
 800acf8:	d402      	bmi.n	800ad00 <_vfiprintf_r+0x2c>
 800acfa:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800acfc:	f7fd fc7d 	bl	80085fa <__retarget_lock_acquire_recursive>
 800ad00:	89bb      	ldrh	r3, [r7, #12]
 800ad02:	071b      	lsls	r3, r3, #28
 800ad04:	d502      	bpl.n	800ad0c <_vfiprintf_r+0x38>
 800ad06:	693b      	ldr	r3, [r7, #16]
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d113      	bne.n	800ad34 <_vfiprintf_r+0x60>
 800ad0c:	0039      	movs	r1, r7
 800ad0e:	9803      	ldr	r0, [sp, #12]
 800ad10:	f000 f93e 	bl	800af90 <__swsetup_r>
 800ad14:	2800      	cmp	r0, #0
 800ad16:	d00d      	beq.n	800ad34 <_vfiprintf_r+0x60>
 800ad18:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ad1a:	07db      	lsls	r3, r3, #31
 800ad1c:	d503      	bpl.n	800ad26 <_vfiprintf_r+0x52>
 800ad1e:	2001      	movs	r0, #1
 800ad20:	4240      	negs	r0, r0
 800ad22:	b021      	add	sp, #132	@ 0x84
 800ad24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ad26:	89bb      	ldrh	r3, [r7, #12]
 800ad28:	059b      	lsls	r3, r3, #22
 800ad2a:	d4f8      	bmi.n	800ad1e <_vfiprintf_r+0x4a>
 800ad2c:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800ad2e:	f7fd fc65 	bl	80085fc <__retarget_lock_release_recursive>
 800ad32:	e7f4      	b.n	800ad1e <_vfiprintf_r+0x4a>
 800ad34:	2300      	movs	r3, #0
 800ad36:	ac08      	add	r4, sp, #32
 800ad38:	6163      	str	r3, [r4, #20]
 800ad3a:	3320      	adds	r3, #32
 800ad3c:	7663      	strb	r3, [r4, #25]
 800ad3e:	3310      	adds	r3, #16
 800ad40:	76a3      	strb	r3, [r4, #26]
 800ad42:	9607      	str	r6, [sp, #28]
 800ad44:	002e      	movs	r6, r5
 800ad46:	7833      	ldrb	r3, [r6, #0]
 800ad48:	2b00      	cmp	r3, #0
 800ad4a:	d001      	beq.n	800ad50 <_vfiprintf_r+0x7c>
 800ad4c:	2b25      	cmp	r3, #37	@ 0x25
 800ad4e:	d148      	bne.n	800ade2 <_vfiprintf_r+0x10e>
 800ad50:	1b73      	subs	r3, r6, r5
 800ad52:	9305      	str	r3, [sp, #20]
 800ad54:	42ae      	cmp	r6, r5
 800ad56:	d00b      	beq.n	800ad70 <_vfiprintf_r+0x9c>
 800ad58:	002a      	movs	r2, r5
 800ad5a:	0039      	movs	r1, r7
 800ad5c:	9803      	ldr	r0, [sp, #12]
 800ad5e:	f7ff ffa7 	bl	800acb0 <__sfputs_r>
 800ad62:	3001      	adds	r0, #1
 800ad64:	d100      	bne.n	800ad68 <_vfiprintf_r+0x94>
 800ad66:	e0ae      	b.n	800aec6 <_vfiprintf_r+0x1f2>
 800ad68:	6963      	ldr	r3, [r4, #20]
 800ad6a:	9a05      	ldr	r2, [sp, #20]
 800ad6c:	189b      	adds	r3, r3, r2
 800ad6e:	6163      	str	r3, [r4, #20]
 800ad70:	7833      	ldrb	r3, [r6, #0]
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d100      	bne.n	800ad78 <_vfiprintf_r+0xa4>
 800ad76:	e0a6      	b.n	800aec6 <_vfiprintf_r+0x1f2>
 800ad78:	2201      	movs	r2, #1
 800ad7a:	2300      	movs	r3, #0
 800ad7c:	4252      	negs	r2, r2
 800ad7e:	6062      	str	r2, [r4, #4]
 800ad80:	a904      	add	r1, sp, #16
 800ad82:	3254      	adds	r2, #84	@ 0x54
 800ad84:	1852      	adds	r2, r2, r1
 800ad86:	1c75      	adds	r5, r6, #1
 800ad88:	6023      	str	r3, [r4, #0]
 800ad8a:	60e3      	str	r3, [r4, #12]
 800ad8c:	60a3      	str	r3, [r4, #8]
 800ad8e:	7013      	strb	r3, [r2, #0]
 800ad90:	65a3      	str	r3, [r4, #88]	@ 0x58
 800ad92:	4b59      	ldr	r3, [pc, #356]	@ (800aef8 <_vfiprintf_r+0x224>)
 800ad94:	2205      	movs	r2, #5
 800ad96:	0018      	movs	r0, r3
 800ad98:	7829      	ldrb	r1, [r5, #0]
 800ad9a:	9305      	str	r3, [sp, #20]
 800ad9c:	f7fd fc34 	bl	8008608 <memchr>
 800ada0:	1c6e      	adds	r6, r5, #1
 800ada2:	2800      	cmp	r0, #0
 800ada4:	d11f      	bne.n	800ade6 <_vfiprintf_r+0x112>
 800ada6:	6822      	ldr	r2, [r4, #0]
 800ada8:	06d3      	lsls	r3, r2, #27
 800adaa:	d504      	bpl.n	800adb6 <_vfiprintf_r+0xe2>
 800adac:	2353      	movs	r3, #83	@ 0x53
 800adae:	a904      	add	r1, sp, #16
 800adb0:	185b      	adds	r3, r3, r1
 800adb2:	2120      	movs	r1, #32
 800adb4:	7019      	strb	r1, [r3, #0]
 800adb6:	0713      	lsls	r3, r2, #28
 800adb8:	d504      	bpl.n	800adc4 <_vfiprintf_r+0xf0>
 800adba:	2353      	movs	r3, #83	@ 0x53
 800adbc:	a904      	add	r1, sp, #16
 800adbe:	185b      	adds	r3, r3, r1
 800adc0:	212b      	movs	r1, #43	@ 0x2b
 800adc2:	7019      	strb	r1, [r3, #0]
 800adc4:	782b      	ldrb	r3, [r5, #0]
 800adc6:	2b2a      	cmp	r3, #42	@ 0x2a
 800adc8:	d016      	beq.n	800adf8 <_vfiprintf_r+0x124>
 800adca:	002e      	movs	r6, r5
 800adcc:	2100      	movs	r1, #0
 800adce:	200a      	movs	r0, #10
 800add0:	68e3      	ldr	r3, [r4, #12]
 800add2:	7832      	ldrb	r2, [r6, #0]
 800add4:	1c75      	adds	r5, r6, #1
 800add6:	3a30      	subs	r2, #48	@ 0x30
 800add8:	2a09      	cmp	r2, #9
 800adda:	d950      	bls.n	800ae7e <_vfiprintf_r+0x1aa>
 800addc:	2900      	cmp	r1, #0
 800adde:	d111      	bne.n	800ae04 <_vfiprintf_r+0x130>
 800ade0:	e017      	b.n	800ae12 <_vfiprintf_r+0x13e>
 800ade2:	3601      	adds	r6, #1
 800ade4:	e7af      	b.n	800ad46 <_vfiprintf_r+0x72>
 800ade6:	9b05      	ldr	r3, [sp, #20]
 800ade8:	6822      	ldr	r2, [r4, #0]
 800adea:	1ac0      	subs	r0, r0, r3
 800adec:	2301      	movs	r3, #1
 800adee:	4083      	lsls	r3, r0
 800adf0:	4313      	orrs	r3, r2
 800adf2:	0035      	movs	r5, r6
 800adf4:	6023      	str	r3, [r4, #0]
 800adf6:	e7cc      	b.n	800ad92 <_vfiprintf_r+0xbe>
 800adf8:	9b07      	ldr	r3, [sp, #28]
 800adfa:	1d19      	adds	r1, r3, #4
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	9107      	str	r1, [sp, #28]
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	db01      	blt.n	800ae08 <_vfiprintf_r+0x134>
 800ae04:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ae06:	e004      	b.n	800ae12 <_vfiprintf_r+0x13e>
 800ae08:	425b      	negs	r3, r3
 800ae0a:	60e3      	str	r3, [r4, #12]
 800ae0c:	2302      	movs	r3, #2
 800ae0e:	4313      	orrs	r3, r2
 800ae10:	6023      	str	r3, [r4, #0]
 800ae12:	7833      	ldrb	r3, [r6, #0]
 800ae14:	2b2e      	cmp	r3, #46	@ 0x2e
 800ae16:	d10c      	bne.n	800ae32 <_vfiprintf_r+0x15e>
 800ae18:	7873      	ldrb	r3, [r6, #1]
 800ae1a:	2b2a      	cmp	r3, #42	@ 0x2a
 800ae1c:	d134      	bne.n	800ae88 <_vfiprintf_r+0x1b4>
 800ae1e:	9b07      	ldr	r3, [sp, #28]
 800ae20:	3602      	adds	r6, #2
 800ae22:	1d1a      	adds	r2, r3, #4
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	9207      	str	r2, [sp, #28]
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	da01      	bge.n	800ae30 <_vfiprintf_r+0x15c>
 800ae2c:	2301      	movs	r3, #1
 800ae2e:	425b      	negs	r3, r3
 800ae30:	9309      	str	r3, [sp, #36]	@ 0x24
 800ae32:	4d32      	ldr	r5, [pc, #200]	@ (800aefc <_vfiprintf_r+0x228>)
 800ae34:	2203      	movs	r2, #3
 800ae36:	0028      	movs	r0, r5
 800ae38:	7831      	ldrb	r1, [r6, #0]
 800ae3a:	f7fd fbe5 	bl	8008608 <memchr>
 800ae3e:	2800      	cmp	r0, #0
 800ae40:	d006      	beq.n	800ae50 <_vfiprintf_r+0x17c>
 800ae42:	2340      	movs	r3, #64	@ 0x40
 800ae44:	1b40      	subs	r0, r0, r5
 800ae46:	4083      	lsls	r3, r0
 800ae48:	6822      	ldr	r2, [r4, #0]
 800ae4a:	3601      	adds	r6, #1
 800ae4c:	4313      	orrs	r3, r2
 800ae4e:	6023      	str	r3, [r4, #0]
 800ae50:	7831      	ldrb	r1, [r6, #0]
 800ae52:	2206      	movs	r2, #6
 800ae54:	482a      	ldr	r0, [pc, #168]	@ (800af00 <_vfiprintf_r+0x22c>)
 800ae56:	1c75      	adds	r5, r6, #1
 800ae58:	7621      	strb	r1, [r4, #24]
 800ae5a:	f7fd fbd5 	bl	8008608 <memchr>
 800ae5e:	2800      	cmp	r0, #0
 800ae60:	d040      	beq.n	800aee4 <_vfiprintf_r+0x210>
 800ae62:	4b28      	ldr	r3, [pc, #160]	@ (800af04 <_vfiprintf_r+0x230>)
 800ae64:	2b00      	cmp	r3, #0
 800ae66:	d122      	bne.n	800aeae <_vfiprintf_r+0x1da>
 800ae68:	2207      	movs	r2, #7
 800ae6a:	9b07      	ldr	r3, [sp, #28]
 800ae6c:	3307      	adds	r3, #7
 800ae6e:	4393      	bics	r3, r2
 800ae70:	3308      	adds	r3, #8
 800ae72:	9307      	str	r3, [sp, #28]
 800ae74:	6963      	ldr	r3, [r4, #20]
 800ae76:	9a04      	ldr	r2, [sp, #16]
 800ae78:	189b      	adds	r3, r3, r2
 800ae7a:	6163      	str	r3, [r4, #20]
 800ae7c:	e762      	b.n	800ad44 <_vfiprintf_r+0x70>
 800ae7e:	4343      	muls	r3, r0
 800ae80:	002e      	movs	r6, r5
 800ae82:	2101      	movs	r1, #1
 800ae84:	189b      	adds	r3, r3, r2
 800ae86:	e7a4      	b.n	800add2 <_vfiprintf_r+0xfe>
 800ae88:	2300      	movs	r3, #0
 800ae8a:	200a      	movs	r0, #10
 800ae8c:	0019      	movs	r1, r3
 800ae8e:	3601      	adds	r6, #1
 800ae90:	6063      	str	r3, [r4, #4]
 800ae92:	7832      	ldrb	r2, [r6, #0]
 800ae94:	1c75      	adds	r5, r6, #1
 800ae96:	3a30      	subs	r2, #48	@ 0x30
 800ae98:	2a09      	cmp	r2, #9
 800ae9a:	d903      	bls.n	800aea4 <_vfiprintf_r+0x1d0>
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	d0c8      	beq.n	800ae32 <_vfiprintf_r+0x15e>
 800aea0:	9109      	str	r1, [sp, #36]	@ 0x24
 800aea2:	e7c6      	b.n	800ae32 <_vfiprintf_r+0x15e>
 800aea4:	4341      	muls	r1, r0
 800aea6:	002e      	movs	r6, r5
 800aea8:	2301      	movs	r3, #1
 800aeaa:	1889      	adds	r1, r1, r2
 800aeac:	e7f1      	b.n	800ae92 <_vfiprintf_r+0x1be>
 800aeae:	aa07      	add	r2, sp, #28
 800aeb0:	9200      	str	r2, [sp, #0]
 800aeb2:	0021      	movs	r1, r4
 800aeb4:	003a      	movs	r2, r7
 800aeb6:	4b14      	ldr	r3, [pc, #80]	@ (800af08 <_vfiprintf_r+0x234>)
 800aeb8:	9803      	ldr	r0, [sp, #12]
 800aeba:	f7fb fdcb 	bl	8006a54 <_printf_float>
 800aebe:	9004      	str	r0, [sp, #16]
 800aec0:	9b04      	ldr	r3, [sp, #16]
 800aec2:	3301      	adds	r3, #1
 800aec4:	d1d6      	bne.n	800ae74 <_vfiprintf_r+0x1a0>
 800aec6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800aec8:	07db      	lsls	r3, r3, #31
 800aeca:	d405      	bmi.n	800aed8 <_vfiprintf_r+0x204>
 800aecc:	89bb      	ldrh	r3, [r7, #12]
 800aece:	059b      	lsls	r3, r3, #22
 800aed0:	d402      	bmi.n	800aed8 <_vfiprintf_r+0x204>
 800aed2:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800aed4:	f7fd fb92 	bl	80085fc <__retarget_lock_release_recursive>
 800aed8:	89bb      	ldrh	r3, [r7, #12]
 800aeda:	065b      	lsls	r3, r3, #25
 800aedc:	d500      	bpl.n	800aee0 <_vfiprintf_r+0x20c>
 800aede:	e71e      	b.n	800ad1e <_vfiprintf_r+0x4a>
 800aee0:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800aee2:	e71e      	b.n	800ad22 <_vfiprintf_r+0x4e>
 800aee4:	aa07      	add	r2, sp, #28
 800aee6:	9200      	str	r2, [sp, #0]
 800aee8:	0021      	movs	r1, r4
 800aeea:	003a      	movs	r2, r7
 800aeec:	4b06      	ldr	r3, [pc, #24]	@ (800af08 <_vfiprintf_r+0x234>)
 800aeee:	9803      	ldr	r0, [sp, #12]
 800aef0:	f7fc f85e 	bl	8006fb0 <_printf_i>
 800aef4:	e7e3      	b.n	800aebe <_vfiprintf_r+0x1ea>
 800aef6:	46c0      	nop			@ (mov r8, r8)
 800aef8:	0800b558 	.word	0x0800b558
 800aefc:	0800b55e 	.word	0x0800b55e
 800af00:	0800b562 	.word	0x0800b562
 800af04:	08006a55 	.word	0x08006a55
 800af08:	0800acb1 	.word	0x0800acb1

0800af0c <__swbuf_r>:
 800af0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af0e:	0006      	movs	r6, r0
 800af10:	000d      	movs	r5, r1
 800af12:	0014      	movs	r4, r2
 800af14:	2800      	cmp	r0, #0
 800af16:	d004      	beq.n	800af22 <__swbuf_r+0x16>
 800af18:	6a03      	ldr	r3, [r0, #32]
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	d101      	bne.n	800af22 <__swbuf_r+0x16>
 800af1e:	f7fc fc47 	bl	80077b0 <__sinit>
 800af22:	69a3      	ldr	r3, [r4, #24]
 800af24:	60a3      	str	r3, [r4, #8]
 800af26:	89a3      	ldrh	r3, [r4, #12]
 800af28:	071b      	lsls	r3, r3, #28
 800af2a:	d502      	bpl.n	800af32 <__swbuf_r+0x26>
 800af2c:	6923      	ldr	r3, [r4, #16]
 800af2e:	2b00      	cmp	r3, #0
 800af30:	d109      	bne.n	800af46 <__swbuf_r+0x3a>
 800af32:	0021      	movs	r1, r4
 800af34:	0030      	movs	r0, r6
 800af36:	f000 f82b 	bl	800af90 <__swsetup_r>
 800af3a:	2800      	cmp	r0, #0
 800af3c:	d003      	beq.n	800af46 <__swbuf_r+0x3a>
 800af3e:	2501      	movs	r5, #1
 800af40:	426d      	negs	r5, r5
 800af42:	0028      	movs	r0, r5
 800af44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800af46:	6923      	ldr	r3, [r4, #16]
 800af48:	6820      	ldr	r0, [r4, #0]
 800af4a:	b2ef      	uxtb	r7, r5
 800af4c:	1ac0      	subs	r0, r0, r3
 800af4e:	6963      	ldr	r3, [r4, #20]
 800af50:	b2ed      	uxtb	r5, r5
 800af52:	4283      	cmp	r3, r0
 800af54:	dc05      	bgt.n	800af62 <__swbuf_r+0x56>
 800af56:	0021      	movs	r1, r4
 800af58:	0030      	movs	r0, r6
 800af5a:	f7fe ffe5 	bl	8009f28 <_fflush_r>
 800af5e:	2800      	cmp	r0, #0
 800af60:	d1ed      	bne.n	800af3e <__swbuf_r+0x32>
 800af62:	68a3      	ldr	r3, [r4, #8]
 800af64:	3001      	adds	r0, #1
 800af66:	3b01      	subs	r3, #1
 800af68:	60a3      	str	r3, [r4, #8]
 800af6a:	6823      	ldr	r3, [r4, #0]
 800af6c:	1c5a      	adds	r2, r3, #1
 800af6e:	6022      	str	r2, [r4, #0]
 800af70:	701f      	strb	r7, [r3, #0]
 800af72:	6963      	ldr	r3, [r4, #20]
 800af74:	4283      	cmp	r3, r0
 800af76:	d004      	beq.n	800af82 <__swbuf_r+0x76>
 800af78:	89a3      	ldrh	r3, [r4, #12]
 800af7a:	07db      	lsls	r3, r3, #31
 800af7c:	d5e1      	bpl.n	800af42 <__swbuf_r+0x36>
 800af7e:	2d0a      	cmp	r5, #10
 800af80:	d1df      	bne.n	800af42 <__swbuf_r+0x36>
 800af82:	0021      	movs	r1, r4
 800af84:	0030      	movs	r0, r6
 800af86:	f7fe ffcf 	bl	8009f28 <_fflush_r>
 800af8a:	2800      	cmp	r0, #0
 800af8c:	d0d9      	beq.n	800af42 <__swbuf_r+0x36>
 800af8e:	e7d6      	b.n	800af3e <__swbuf_r+0x32>

0800af90 <__swsetup_r>:
 800af90:	4b2d      	ldr	r3, [pc, #180]	@ (800b048 <__swsetup_r+0xb8>)
 800af92:	b570      	push	{r4, r5, r6, lr}
 800af94:	0005      	movs	r5, r0
 800af96:	6818      	ldr	r0, [r3, #0]
 800af98:	000c      	movs	r4, r1
 800af9a:	2800      	cmp	r0, #0
 800af9c:	d004      	beq.n	800afa8 <__swsetup_r+0x18>
 800af9e:	6a03      	ldr	r3, [r0, #32]
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	d101      	bne.n	800afa8 <__swsetup_r+0x18>
 800afa4:	f7fc fc04 	bl	80077b0 <__sinit>
 800afa8:	220c      	movs	r2, #12
 800afaa:	5ea3      	ldrsh	r3, [r4, r2]
 800afac:	071a      	lsls	r2, r3, #28
 800afae:	d423      	bmi.n	800aff8 <__swsetup_r+0x68>
 800afb0:	06da      	lsls	r2, r3, #27
 800afb2:	d407      	bmi.n	800afc4 <__swsetup_r+0x34>
 800afb4:	2209      	movs	r2, #9
 800afb6:	602a      	str	r2, [r5, #0]
 800afb8:	2240      	movs	r2, #64	@ 0x40
 800afba:	2001      	movs	r0, #1
 800afbc:	4313      	orrs	r3, r2
 800afbe:	81a3      	strh	r3, [r4, #12]
 800afc0:	4240      	negs	r0, r0
 800afc2:	e03a      	b.n	800b03a <__swsetup_r+0xaa>
 800afc4:	075b      	lsls	r3, r3, #29
 800afc6:	d513      	bpl.n	800aff0 <__swsetup_r+0x60>
 800afc8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800afca:	2900      	cmp	r1, #0
 800afcc:	d008      	beq.n	800afe0 <__swsetup_r+0x50>
 800afce:	0023      	movs	r3, r4
 800afd0:	3344      	adds	r3, #68	@ 0x44
 800afd2:	4299      	cmp	r1, r3
 800afd4:	d002      	beq.n	800afdc <__swsetup_r+0x4c>
 800afd6:	0028      	movs	r0, r5
 800afd8:	f7ff fdec 	bl	800abb4 <_free_r>
 800afdc:	2300      	movs	r3, #0
 800afde:	6363      	str	r3, [r4, #52]	@ 0x34
 800afe0:	2224      	movs	r2, #36	@ 0x24
 800afe2:	89a3      	ldrh	r3, [r4, #12]
 800afe4:	4393      	bics	r3, r2
 800afe6:	81a3      	strh	r3, [r4, #12]
 800afe8:	2300      	movs	r3, #0
 800afea:	6063      	str	r3, [r4, #4]
 800afec:	6923      	ldr	r3, [r4, #16]
 800afee:	6023      	str	r3, [r4, #0]
 800aff0:	2308      	movs	r3, #8
 800aff2:	89a2      	ldrh	r2, [r4, #12]
 800aff4:	4313      	orrs	r3, r2
 800aff6:	81a3      	strh	r3, [r4, #12]
 800aff8:	6923      	ldr	r3, [r4, #16]
 800affa:	2b00      	cmp	r3, #0
 800affc:	d10b      	bne.n	800b016 <__swsetup_r+0x86>
 800affe:	21a0      	movs	r1, #160	@ 0xa0
 800b000:	2280      	movs	r2, #128	@ 0x80
 800b002:	89a3      	ldrh	r3, [r4, #12]
 800b004:	0089      	lsls	r1, r1, #2
 800b006:	0092      	lsls	r2, r2, #2
 800b008:	400b      	ands	r3, r1
 800b00a:	4293      	cmp	r3, r2
 800b00c:	d003      	beq.n	800b016 <__swsetup_r+0x86>
 800b00e:	0021      	movs	r1, r4
 800b010:	0028      	movs	r0, r5
 800b012:	f000 f845 	bl	800b0a0 <__smakebuf_r>
 800b016:	220c      	movs	r2, #12
 800b018:	5ea3      	ldrsh	r3, [r4, r2]
 800b01a:	2101      	movs	r1, #1
 800b01c:	001a      	movs	r2, r3
 800b01e:	400a      	ands	r2, r1
 800b020:	420b      	tst	r3, r1
 800b022:	d00b      	beq.n	800b03c <__swsetup_r+0xac>
 800b024:	2200      	movs	r2, #0
 800b026:	60a2      	str	r2, [r4, #8]
 800b028:	6962      	ldr	r2, [r4, #20]
 800b02a:	4252      	negs	r2, r2
 800b02c:	61a2      	str	r2, [r4, #24]
 800b02e:	2000      	movs	r0, #0
 800b030:	6922      	ldr	r2, [r4, #16]
 800b032:	4282      	cmp	r2, r0
 800b034:	d101      	bne.n	800b03a <__swsetup_r+0xaa>
 800b036:	061a      	lsls	r2, r3, #24
 800b038:	d4be      	bmi.n	800afb8 <__swsetup_r+0x28>
 800b03a:	bd70      	pop	{r4, r5, r6, pc}
 800b03c:	0799      	lsls	r1, r3, #30
 800b03e:	d400      	bmi.n	800b042 <__swsetup_r+0xb2>
 800b040:	6962      	ldr	r2, [r4, #20]
 800b042:	60a2      	str	r2, [r4, #8]
 800b044:	e7f3      	b.n	800b02e <__swsetup_r+0x9e>
 800b046:	46c0      	nop			@ (mov r8, r8)
 800b048:	2000018c 	.word	0x2000018c

0800b04c <__swhatbuf_r>:
 800b04c:	b570      	push	{r4, r5, r6, lr}
 800b04e:	000e      	movs	r6, r1
 800b050:	001d      	movs	r5, r3
 800b052:	230e      	movs	r3, #14
 800b054:	5ec9      	ldrsh	r1, [r1, r3]
 800b056:	0014      	movs	r4, r2
 800b058:	b096      	sub	sp, #88	@ 0x58
 800b05a:	2900      	cmp	r1, #0
 800b05c:	da0c      	bge.n	800b078 <__swhatbuf_r+0x2c>
 800b05e:	89b2      	ldrh	r2, [r6, #12]
 800b060:	2380      	movs	r3, #128	@ 0x80
 800b062:	0011      	movs	r1, r2
 800b064:	4019      	ands	r1, r3
 800b066:	421a      	tst	r2, r3
 800b068:	d114      	bne.n	800b094 <__swhatbuf_r+0x48>
 800b06a:	2380      	movs	r3, #128	@ 0x80
 800b06c:	00db      	lsls	r3, r3, #3
 800b06e:	2000      	movs	r0, #0
 800b070:	6029      	str	r1, [r5, #0]
 800b072:	6023      	str	r3, [r4, #0]
 800b074:	b016      	add	sp, #88	@ 0x58
 800b076:	bd70      	pop	{r4, r5, r6, pc}
 800b078:	466a      	mov	r2, sp
 800b07a:	f000 f8ad 	bl	800b1d8 <_fstat_r>
 800b07e:	2800      	cmp	r0, #0
 800b080:	dbed      	blt.n	800b05e <__swhatbuf_r+0x12>
 800b082:	23f0      	movs	r3, #240	@ 0xf0
 800b084:	9901      	ldr	r1, [sp, #4]
 800b086:	021b      	lsls	r3, r3, #8
 800b088:	4019      	ands	r1, r3
 800b08a:	4b04      	ldr	r3, [pc, #16]	@ (800b09c <__swhatbuf_r+0x50>)
 800b08c:	18c9      	adds	r1, r1, r3
 800b08e:	424b      	negs	r3, r1
 800b090:	4159      	adcs	r1, r3
 800b092:	e7ea      	b.n	800b06a <__swhatbuf_r+0x1e>
 800b094:	2100      	movs	r1, #0
 800b096:	2340      	movs	r3, #64	@ 0x40
 800b098:	e7e9      	b.n	800b06e <__swhatbuf_r+0x22>
 800b09a:	46c0      	nop			@ (mov r8, r8)
 800b09c:	ffffe000 	.word	0xffffe000

0800b0a0 <__smakebuf_r>:
 800b0a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b0a2:	2602      	movs	r6, #2
 800b0a4:	898b      	ldrh	r3, [r1, #12]
 800b0a6:	0005      	movs	r5, r0
 800b0a8:	000c      	movs	r4, r1
 800b0aa:	b085      	sub	sp, #20
 800b0ac:	4233      	tst	r3, r6
 800b0ae:	d007      	beq.n	800b0c0 <__smakebuf_r+0x20>
 800b0b0:	0023      	movs	r3, r4
 800b0b2:	3347      	adds	r3, #71	@ 0x47
 800b0b4:	6023      	str	r3, [r4, #0]
 800b0b6:	6123      	str	r3, [r4, #16]
 800b0b8:	2301      	movs	r3, #1
 800b0ba:	6163      	str	r3, [r4, #20]
 800b0bc:	b005      	add	sp, #20
 800b0be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b0c0:	ab03      	add	r3, sp, #12
 800b0c2:	aa02      	add	r2, sp, #8
 800b0c4:	f7ff ffc2 	bl	800b04c <__swhatbuf_r>
 800b0c8:	9f02      	ldr	r7, [sp, #8]
 800b0ca:	9001      	str	r0, [sp, #4]
 800b0cc:	0039      	movs	r1, r7
 800b0ce:	0028      	movs	r0, r5
 800b0d0:	f7fe fe12 	bl	8009cf8 <_malloc_r>
 800b0d4:	2800      	cmp	r0, #0
 800b0d6:	d108      	bne.n	800b0ea <__smakebuf_r+0x4a>
 800b0d8:	220c      	movs	r2, #12
 800b0da:	5ea3      	ldrsh	r3, [r4, r2]
 800b0dc:	059a      	lsls	r2, r3, #22
 800b0de:	d4ed      	bmi.n	800b0bc <__smakebuf_r+0x1c>
 800b0e0:	2203      	movs	r2, #3
 800b0e2:	4393      	bics	r3, r2
 800b0e4:	431e      	orrs	r6, r3
 800b0e6:	81a6      	strh	r6, [r4, #12]
 800b0e8:	e7e2      	b.n	800b0b0 <__smakebuf_r+0x10>
 800b0ea:	2380      	movs	r3, #128	@ 0x80
 800b0ec:	89a2      	ldrh	r2, [r4, #12]
 800b0ee:	6020      	str	r0, [r4, #0]
 800b0f0:	4313      	orrs	r3, r2
 800b0f2:	81a3      	strh	r3, [r4, #12]
 800b0f4:	9b03      	ldr	r3, [sp, #12]
 800b0f6:	6120      	str	r0, [r4, #16]
 800b0f8:	6167      	str	r7, [r4, #20]
 800b0fa:	2b00      	cmp	r3, #0
 800b0fc:	d00c      	beq.n	800b118 <__smakebuf_r+0x78>
 800b0fe:	0028      	movs	r0, r5
 800b100:	230e      	movs	r3, #14
 800b102:	5ee1      	ldrsh	r1, [r4, r3]
 800b104:	f000 f840 	bl	800b188 <_isatty_r>
 800b108:	2800      	cmp	r0, #0
 800b10a:	d005      	beq.n	800b118 <__smakebuf_r+0x78>
 800b10c:	2303      	movs	r3, #3
 800b10e:	89a2      	ldrh	r2, [r4, #12]
 800b110:	439a      	bics	r2, r3
 800b112:	3b02      	subs	r3, #2
 800b114:	4313      	orrs	r3, r2
 800b116:	81a3      	strh	r3, [r4, #12]
 800b118:	89a3      	ldrh	r3, [r4, #12]
 800b11a:	9a01      	ldr	r2, [sp, #4]
 800b11c:	4313      	orrs	r3, r2
 800b11e:	81a3      	strh	r3, [r4, #12]
 800b120:	e7cc      	b.n	800b0bc <__smakebuf_r+0x1c>

0800b122 <_raise_r>:
 800b122:	b570      	push	{r4, r5, r6, lr}
 800b124:	0004      	movs	r4, r0
 800b126:	000d      	movs	r5, r1
 800b128:	291f      	cmp	r1, #31
 800b12a:	d904      	bls.n	800b136 <_raise_r+0x14>
 800b12c:	2316      	movs	r3, #22
 800b12e:	6003      	str	r3, [r0, #0]
 800b130:	2001      	movs	r0, #1
 800b132:	4240      	negs	r0, r0
 800b134:	bd70      	pop	{r4, r5, r6, pc}
 800b136:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800b138:	2b00      	cmp	r3, #0
 800b13a:	d004      	beq.n	800b146 <_raise_r+0x24>
 800b13c:	008a      	lsls	r2, r1, #2
 800b13e:	189b      	adds	r3, r3, r2
 800b140:	681a      	ldr	r2, [r3, #0]
 800b142:	2a00      	cmp	r2, #0
 800b144:	d108      	bne.n	800b158 <_raise_r+0x36>
 800b146:	0020      	movs	r0, r4
 800b148:	f000 f842 	bl	800b1d0 <_getpid_r>
 800b14c:	002a      	movs	r2, r5
 800b14e:	0001      	movs	r1, r0
 800b150:	0020      	movs	r0, r4
 800b152:	f000 f82b 	bl	800b1ac <_kill_r>
 800b156:	e7ed      	b.n	800b134 <_raise_r+0x12>
 800b158:	2a01      	cmp	r2, #1
 800b15a:	d009      	beq.n	800b170 <_raise_r+0x4e>
 800b15c:	1c51      	adds	r1, r2, #1
 800b15e:	d103      	bne.n	800b168 <_raise_r+0x46>
 800b160:	2316      	movs	r3, #22
 800b162:	6003      	str	r3, [r0, #0]
 800b164:	2001      	movs	r0, #1
 800b166:	e7e5      	b.n	800b134 <_raise_r+0x12>
 800b168:	2100      	movs	r1, #0
 800b16a:	0028      	movs	r0, r5
 800b16c:	6019      	str	r1, [r3, #0]
 800b16e:	4790      	blx	r2
 800b170:	2000      	movs	r0, #0
 800b172:	e7df      	b.n	800b134 <_raise_r+0x12>

0800b174 <raise>:
 800b174:	b510      	push	{r4, lr}
 800b176:	4b03      	ldr	r3, [pc, #12]	@ (800b184 <raise+0x10>)
 800b178:	0001      	movs	r1, r0
 800b17a:	6818      	ldr	r0, [r3, #0]
 800b17c:	f7ff ffd1 	bl	800b122 <_raise_r>
 800b180:	bd10      	pop	{r4, pc}
 800b182:	46c0      	nop			@ (mov r8, r8)
 800b184:	2000018c 	.word	0x2000018c

0800b188 <_isatty_r>:
 800b188:	2300      	movs	r3, #0
 800b18a:	b570      	push	{r4, r5, r6, lr}
 800b18c:	4d06      	ldr	r5, [pc, #24]	@ (800b1a8 <_isatty_r+0x20>)
 800b18e:	0004      	movs	r4, r0
 800b190:	0008      	movs	r0, r1
 800b192:	602b      	str	r3, [r5, #0]
 800b194:	f7f9 fd21 	bl	8004bda <_isatty>
 800b198:	1c43      	adds	r3, r0, #1
 800b19a:	d103      	bne.n	800b1a4 <_isatty_r+0x1c>
 800b19c:	682b      	ldr	r3, [r5, #0]
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	d000      	beq.n	800b1a4 <_isatty_r+0x1c>
 800b1a2:	6023      	str	r3, [r4, #0]
 800b1a4:	bd70      	pop	{r4, r5, r6, pc}
 800b1a6:	46c0      	nop			@ (mov r8, r8)
 800b1a8:	20000450 	.word	0x20000450

0800b1ac <_kill_r>:
 800b1ac:	2300      	movs	r3, #0
 800b1ae:	b570      	push	{r4, r5, r6, lr}
 800b1b0:	4d06      	ldr	r5, [pc, #24]	@ (800b1cc <_kill_r+0x20>)
 800b1b2:	0004      	movs	r4, r0
 800b1b4:	0008      	movs	r0, r1
 800b1b6:	0011      	movs	r1, r2
 800b1b8:	602b      	str	r3, [r5, #0]
 800b1ba:	f7f9 fca0 	bl	8004afe <_kill>
 800b1be:	1c43      	adds	r3, r0, #1
 800b1c0:	d103      	bne.n	800b1ca <_kill_r+0x1e>
 800b1c2:	682b      	ldr	r3, [r5, #0]
 800b1c4:	2b00      	cmp	r3, #0
 800b1c6:	d000      	beq.n	800b1ca <_kill_r+0x1e>
 800b1c8:	6023      	str	r3, [r4, #0]
 800b1ca:	bd70      	pop	{r4, r5, r6, pc}
 800b1cc:	20000450 	.word	0x20000450

0800b1d0 <_getpid_r>:
 800b1d0:	b510      	push	{r4, lr}
 800b1d2:	f7f9 fc8e 	bl	8004af2 <_getpid>
 800b1d6:	bd10      	pop	{r4, pc}

0800b1d8 <_fstat_r>:
 800b1d8:	2300      	movs	r3, #0
 800b1da:	b570      	push	{r4, r5, r6, lr}
 800b1dc:	4d06      	ldr	r5, [pc, #24]	@ (800b1f8 <_fstat_r+0x20>)
 800b1de:	0004      	movs	r4, r0
 800b1e0:	0008      	movs	r0, r1
 800b1e2:	0011      	movs	r1, r2
 800b1e4:	602b      	str	r3, [r5, #0]
 800b1e6:	f7f9 fcea 	bl	8004bbe <_fstat>
 800b1ea:	1c43      	adds	r3, r0, #1
 800b1ec:	d103      	bne.n	800b1f6 <_fstat_r+0x1e>
 800b1ee:	682b      	ldr	r3, [r5, #0]
 800b1f0:	2b00      	cmp	r3, #0
 800b1f2:	d000      	beq.n	800b1f6 <_fstat_r+0x1e>
 800b1f4:	6023      	str	r3, [r4, #0]
 800b1f6:	bd70      	pop	{r4, r5, r6, pc}
 800b1f8:	20000450 	.word	0x20000450

0800b1fc <_init>:
 800b1fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1fe:	46c0      	nop			@ (mov r8, r8)
 800b200:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b202:	bc08      	pop	{r3}
 800b204:	469e      	mov	lr, r3
 800b206:	4770      	bx	lr

0800b208 <_fini>:
 800b208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b20a:	46c0      	nop			@ (mov r8, r8)
 800b20c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b20e:	bc08      	pop	{r3}
 800b210:	469e      	mov	lr, r3
 800b212:	4770      	bx	lr
