ARM GAS  /tmp/ccf68arG.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_MspInit:
  27              	.LFB130:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f4xx_hal_msp.c **** 
  25:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f4xx_hal_msp.c **** 
  27:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f4xx_hal_msp.c **** 
  30:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  /tmp/ccf68arG.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** 
  32:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f4xx_hal_msp.c **** 
  35:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f4xx_hal_msp.c **** 
  37:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f4xx_hal_msp.c **** 
  40:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f4xx_hal_msp.c **** 
  42:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f4xx_hal_msp.c **** 
  45:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f4xx_hal_msp.c **** 
  47:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f4xx_hal_msp.c **** 
  50:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f4xx_hal_msp.c **** 
  52:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f4xx_hal_msp.c **** 
  55:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f4xx_hal_msp.c **** 
  57:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f4xx_hal_msp.c **** 
  59:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f4xx_hal_msp.c **** /**
  61:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32f4xx_hal_msp.c ****   */
  63:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 64 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  65:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  66:Core/Src/stm32f4xx_hal_msp.c **** 
  67:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  68:Core/Src/stm32f4xx_hal_msp.c **** 
  69:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 69 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 69 3 view .LVU2
  40 0002 0021     		movs	r1, #0
  41 0004 0091     		str	r1, [sp]
  42              		.loc 1 69 3 view .LVU3
  43 0006 0B4B     		ldr	r3, .L3
  44 0008 5A6C     		ldr	r2, [r3, #68]
  45 000a 42F48042 		orr	r2, r2, #16384
  46 000e 5A64     		str	r2, [r3, #68]
ARM GAS  /tmp/ccf68arG.s 			page 3


  47              		.loc 1 69 3 view .LVU4
  48 0010 5A6C     		ldr	r2, [r3, #68]
  49 0012 02F48042 		and	r2, r2, #16384
  50 0016 0092     		str	r2, [sp]
  51              		.loc 1 69 3 view .LVU5
  52 0018 009A     		ldr	r2, [sp]
  53              	.LBE2:
  54              		.loc 1 69 3 view .LVU6
  70:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  55              		.loc 1 70 3 view .LVU7
  56              	.LBB3:
  57              		.loc 1 70 3 view .LVU8
  58 001a 0191     		str	r1, [sp, #4]
  59              		.loc 1 70 3 view .LVU9
  60 001c 1A6C     		ldr	r2, [r3, #64]
  61 001e 42F08052 		orr	r2, r2, #268435456
  62 0022 1A64     		str	r2, [r3, #64]
  63              		.loc 1 70 3 view .LVU10
  64 0024 1B6C     		ldr	r3, [r3, #64]
  65 0026 03F08053 		and	r3, r3, #268435456
  66 002a 0193     		str	r3, [sp, #4]
  67              		.loc 1 70 3 view .LVU11
  68 002c 019B     		ldr	r3, [sp, #4]
  69              	.LBE3:
  70              		.loc 1 70 3 view .LVU12
  71:Core/Src/stm32f4xx_hal_msp.c **** 
  72:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  73:Core/Src/stm32f4xx_hal_msp.c **** 
  74:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  75:Core/Src/stm32f4xx_hal_msp.c **** 
  76:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  77:Core/Src/stm32f4xx_hal_msp.c **** }
  71              		.loc 1 77 1 is_stmt 0 view .LVU13
  72 002e 02B0     		add	sp, sp, #8
  73              	.LCFI1:
  74              		.cfi_def_cfa_offset 0
  75              		@ sp needed
  76 0030 7047     		bx	lr
  77              	.L4:
  78 0032 00BF     		.align	2
  79              	.L3:
  80 0034 00380240 		.word	1073887232
  81              		.cfi_endproc
  82              	.LFE130:
  84              		.section	.text.HAL_CAN_MspInit,"ax",%progbits
  85              		.align	1
  86              		.global	HAL_CAN_MspInit
  87              		.syntax unified
  88              		.thumb
  89              		.thumb_func
  90              		.fpu fpv4-sp-d16
  92              	HAL_CAN_MspInit:
  93              	.LVL0:
  94              	.LFB131:
  78:Core/Src/stm32f4xx_hal_msp.c **** 
  79:Core/Src/stm32f4xx_hal_msp.c **** /**
  80:Core/Src/stm32f4xx_hal_msp.c **** * @brief CAN MSP Initialization
ARM GAS  /tmp/ccf68arG.s 			page 4


  81:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  82:Core/Src/stm32f4xx_hal_msp.c **** * @param hcan: CAN handle pointer
  83:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  84:Core/Src/stm32f4xx_hal_msp.c **** */
  85:Core/Src/stm32f4xx_hal_msp.c **** void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
  86:Core/Src/stm32f4xx_hal_msp.c **** {
  95              		.loc 1 86 1 is_stmt 1 view -0
  96              		.cfi_startproc
  97              		@ args = 0, pretend = 0, frame = 32
  98              		@ frame_needed = 0, uses_anonymous_args = 0
  99              		.loc 1 86 1 is_stmt 0 view .LVU15
 100 0000 10B5     		push	{r4, lr}
 101              	.LCFI2:
 102              		.cfi_def_cfa_offset 8
 103              		.cfi_offset 4, -8
 104              		.cfi_offset 14, -4
 105 0002 88B0     		sub	sp, sp, #32
 106              	.LCFI3:
 107              		.cfi_def_cfa_offset 40
  87:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 108              		.loc 1 87 3 is_stmt 1 view .LVU16
 109              		.loc 1 87 20 is_stmt 0 view .LVU17
 110 0004 0023     		movs	r3, #0
 111 0006 0393     		str	r3, [sp, #12]
 112 0008 0493     		str	r3, [sp, #16]
 113 000a 0593     		str	r3, [sp, #20]
 114 000c 0693     		str	r3, [sp, #24]
 115 000e 0793     		str	r3, [sp, #28]
  88:Core/Src/stm32f4xx_hal_msp.c ****   if(hcan->Instance==CAN1)
 116              		.loc 1 88 3 is_stmt 1 view .LVU18
 117              		.loc 1 88 10 is_stmt 0 view .LVU19
 118 0010 0268     		ldr	r2, [r0]
 119              		.loc 1 88 5 view .LVU20
 120 0012 1D4B     		ldr	r3, .L9
 121 0014 9A42     		cmp	r2, r3
 122 0016 01D0     		beq	.L8
 123              	.LVL1:
 124              	.L5:
  89:Core/Src/stm32f4xx_hal_msp.c ****   {
  90:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 0 */
  91:Core/Src/stm32f4xx_hal_msp.c **** 
  92:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN1_MspInit 0 */
  93:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  94:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_ENABLE();
  95:Core/Src/stm32f4xx_hal_msp.c **** 
  96:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
  98:Core/Src/stm32f4xx_hal_msp.c ****     PA11     ------> CAN1_RX
  99:Core/Src/stm32f4xx_hal_msp.c ****     PA12     ------> CAN1_TX
 100:Core/Src/stm32f4xx_hal_msp.c ****     */
 101:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 102:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 106:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 107:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccf68arG.s 			page 5


 108:Core/Src/stm32f4xx_hal_msp.c ****     /* CAN1 interrupt Init */
 109:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 110:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 111:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 112:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 113:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 1 */
 114:Core/Src/stm32f4xx_hal_msp.c **** 
 115:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN1_MspInit 1 */
 116:Core/Src/stm32f4xx_hal_msp.c ****   }
 117:Core/Src/stm32f4xx_hal_msp.c **** 
 118:Core/Src/stm32f4xx_hal_msp.c **** }
 125              		.loc 1 118 1 view .LVU21
 126 0018 08B0     		add	sp, sp, #32
 127              	.LCFI4:
 128              		.cfi_remember_state
 129              		.cfi_def_cfa_offset 8
 130              		@ sp needed
 131 001a 10BD     		pop	{r4, pc}
 132              	.LVL2:
 133              	.L8:
 134              	.LCFI5:
 135              		.cfi_restore_state
  94:Core/Src/stm32f4xx_hal_msp.c **** 
 136              		.loc 1 94 5 is_stmt 1 view .LVU22
 137              	.LBB4:
  94:Core/Src/stm32f4xx_hal_msp.c **** 
 138              		.loc 1 94 5 view .LVU23
 139 001c 0024     		movs	r4, #0
 140 001e 0194     		str	r4, [sp, #4]
  94:Core/Src/stm32f4xx_hal_msp.c **** 
 141              		.loc 1 94 5 view .LVU24
 142 0020 03F5EA33 		add	r3, r3, #119808
 143 0024 1A6C     		ldr	r2, [r3, #64]
 144 0026 42F00072 		orr	r2, r2, #33554432
 145 002a 1A64     		str	r2, [r3, #64]
  94:Core/Src/stm32f4xx_hal_msp.c **** 
 146              		.loc 1 94 5 view .LVU25
 147 002c 1A6C     		ldr	r2, [r3, #64]
 148 002e 02F00072 		and	r2, r2, #33554432
 149 0032 0192     		str	r2, [sp, #4]
  94:Core/Src/stm32f4xx_hal_msp.c **** 
 150              		.loc 1 94 5 view .LVU26
 151 0034 019A     		ldr	r2, [sp, #4]
 152              	.LBE4:
  94:Core/Src/stm32f4xx_hal_msp.c **** 
 153              		.loc 1 94 5 view .LVU27
  96:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 154              		.loc 1 96 5 view .LVU28
 155              	.LBB5:
  96:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 156              		.loc 1 96 5 view .LVU29
 157 0036 0294     		str	r4, [sp, #8]
  96:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 158              		.loc 1 96 5 view .LVU30
 159 0038 1A6B     		ldr	r2, [r3, #48]
 160 003a 42F00102 		orr	r2, r2, #1
 161 003e 1A63     		str	r2, [r3, #48]
ARM GAS  /tmp/ccf68arG.s 			page 6


  96:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 162              		.loc 1 96 5 view .LVU31
 163 0040 1B6B     		ldr	r3, [r3, #48]
 164 0042 03F00103 		and	r3, r3, #1
 165 0046 0293     		str	r3, [sp, #8]
  96:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 166              		.loc 1 96 5 view .LVU32
 167 0048 029B     		ldr	r3, [sp, #8]
 168              	.LBE5:
  96:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 169              		.loc 1 96 5 view .LVU33
 101:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 170              		.loc 1 101 5 view .LVU34
 101:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 171              		.loc 1 101 25 is_stmt 0 view .LVU35
 172 004a 4FF4C053 		mov	r3, #6144
 173 004e 0393     		str	r3, [sp, #12]
 102:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 174              		.loc 1 102 5 is_stmt 1 view .LVU36
 102:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 175              		.loc 1 102 26 is_stmt 0 view .LVU37
 176 0050 0223     		movs	r3, #2
 177 0052 0493     		str	r3, [sp, #16]
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 178              		.loc 1 103 5 is_stmt 1 view .LVU38
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 179              		.loc 1 103 26 is_stmt 0 view .LVU39
 180 0054 0594     		str	r4, [sp, #20]
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 181              		.loc 1 104 5 is_stmt 1 view .LVU40
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 182              		.loc 1 104 27 is_stmt 0 view .LVU41
 183 0056 0323     		movs	r3, #3
 184 0058 0693     		str	r3, [sp, #24]
 105:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 185              		.loc 1 105 5 is_stmt 1 view .LVU42
 105:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 186              		.loc 1 105 31 is_stmt 0 view .LVU43
 187 005a 0923     		movs	r3, #9
 188 005c 0793     		str	r3, [sp, #28]
 106:Core/Src/stm32f4xx_hal_msp.c **** 
 189              		.loc 1 106 5 is_stmt 1 view .LVU44
 190 005e 03A9     		add	r1, sp, #12
 191 0060 0A48     		ldr	r0, .L9+4
 192              	.LVL3:
 106:Core/Src/stm32f4xx_hal_msp.c **** 
 193              		.loc 1 106 5 is_stmt 0 view .LVU45
 194 0062 FFF7FEFF 		bl	HAL_GPIO_Init
 195              	.LVL4:
 109:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 196              		.loc 1 109 5 is_stmt 1 view .LVU46
 197 0066 2246     		mov	r2, r4
 198 0068 2146     		mov	r1, r4
 199 006a 1320     		movs	r0, #19
 200 006c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 201              	.LVL5:
 110:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
ARM GAS  /tmp/ccf68arG.s 			page 7


 202              		.loc 1 110 5 view .LVU47
 203 0070 1320     		movs	r0, #19
 204 0072 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 205              	.LVL6:
 111:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 206              		.loc 1 111 5 view .LVU48
 207 0076 2246     		mov	r2, r4
 208 0078 2146     		mov	r1, r4
 209 007a 1420     		movs	r0, #20
 210 007c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 211              	.LVL7:
 112:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 1 */
 212              		.loc 1 112 5 view .LVU49
 213 0080 1420     		movs	r0, #20
 214 0082 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 215              	.LVL8:
 216              		.loc 1 118 1 is_stmt 0 view .LVU50
 217 0086 C7E7     		b	.L5
 218              	.L10:
 219              		.align	2
 220              	.L9:
 221 0088 00640040 		.word	1073767424
 222 008c 00000240 		.word	1073872896
 223              		.cfi_endproc
 224              	.LFE131:
 226              		.section	.text.HAL_CAN_MspDeInit,"ax",%progbits
 227              		.align	1
 228              		.global	HAL_CAN_MspDeInit
 229              		.syntax unified
 230              		.thumb
 231              		.thumb_func
 232              		.fpu fpv4-sp-d16
 234              	HAL_CAN_MspDeInit:
 235              	.LVL9:
 236              	.LFB132:
 119:Core/Src/stm32f4xx_hal_msp.c **** 
 120:Core/Src/stm32f4xx_hal_msp.c **** /**
 121:Core/Src/stm32f4xx_hal_msp.c **** * @brief CAN MSP De-Initialization
 122:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 123:Core/Src/stm32f4xx_hal_msp.c **** * @param hcan: CAN handle pointer
 124:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 125:Core/Src/stm32f4xx_hal_msp.c **** */
 126:Core/Src/stm32f4xx_hal_msp.c **** void HAL_CAN_MspDeInit(CAN_HandleTypeDef* hcan)
 127:Core/Src/stm32f4xx_hal_msp.c **** {
 237              		.loc 1 127 1 is_stmt 1 view -0
 238              		.cfi_startproc
 239              		@ args = 0, pretend = 0, frame = 0
 240              		@ frame_needed = 0, uses_anonymous_args = 0
 241              		.loc 1 127 1 is_stmt 0 view .LVU52
 242 0000 08B5     		push	{r3, lr}
 243              	.LCFI6:
 244              		.cfi_def_cfa_offset 8
 245              		.cfi_offset 3, -8
 246              		.cfi_offset 14, -4
 128:Core/Src/stm32f4xx_hal_msp.c ****   if(hcan->Instance==CAN1)
 247              		.loc 1 128 3 is_stmt 1 view .LVU53
 248              		.loc 1 128 10 is_stmt 0 view .LVU54
ARM GAS  /tmp/ccf68arG.s 			page 8


 249 0002 0268     		ldr	r2, [r0]
 250              		.loc 1 128 5 view .LVU55
 251 0004 0A4B     		ldr	r3, .L15
 252 0006 9A42     		cmp	r2, r3
 253 0008 00D0     		beq	.L14
 254              	.LVL10:
 255              	.L11:
 129:Core/Src/stm32f4xx_hal_msp.c ****   {
 130:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 0 */
 131:Core/Src/stm32f4xx_hal_msp.c **** 
 132:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN1_MspDeInit 0 */
 133:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 134:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_DISABLE();
 135:Core/Src/stm32f4xx_hal_msp.c **** 
 136:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 137:Core/Src/stm32f4xx_hal_msp.c ****     PA11     ------> CAN1_RX
 138:Core/Src/stm32f4xx_hal_msp.c ****     PA12     ------> CAN1_TX
 139:Core/Src/stm32f4xx_hal_msp.c ****     */
 140:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_11|GPIO_PIN_12);
 141:Core/Src/stm32f4xx_hal_msp.c **** 
 142:Core/Src/stm32f4xx_hal_msp.c ****     /* CAN1 interrupt DeInit */
 143:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(CAN1_TX_IRQn);
 144:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(CAN1_RX0_IRQn);
 145:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 1 */
 146:Core/Src/stm32f4xx_hal_msp.c **** 
 147:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN1_MspDeInit 1 */
 148:Core/Src/stm32f4xx_hal_msp.c ****   }
 149:Core/Src/stm32f4xx_hal_msp.c **** 
 150:Core/Src/stm32f4xx_hal_msp.c **** }
 256              		.loc 1 150 1 view .LVU56
 257 000a 08BD     		pop	{r3, pc}
 258              	.LVL11:
 259              	.L14:
 134:Core/Src/stm32f4xx_hal_msp.c **** 
 260              		.loc 1 134 5 is_stmt 1 view .LVU57
 261 000c 094A     		ldr	r2, .L15+4
 262 000e 136C     		ldr	r3, [r2, #64]
 263 0010 23F00073 		bic	r3, r3, #33554432
 264 0014 1364     		str	r3, [r2, #64]
 140:Core/Src/stm32f4xx_hal_msp.c **** 
 265              		.loc 1 140 5 view .LVU58
 266 0016 4FF4C051 		mov	r1, #6144
 267 001a 0748     		ldr	r0, .L15+8
 268              	.LVL12:
 140:Core/Src/stm32f4xx_hal_msp.c **** 
 269              		.loc 1 140 5 is_stmt 0 view .LVU59
 270 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 271              	.LVL13:
 143:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(CAN1_RX0_IRQn);
 272              		.loc 1 143 5 is_stmt 1 view .LVU60
 273 0020 1320     		movs	r0, #19
 274 0022 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 275              	.LVL14:
 144:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 1 */
 276              		.loc 1 144 5 view .LVU61
 277 0026 1420     		movs	r0, #20
 278 0028 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
ARM GAS  /tmp/ccf68arG.s 			page 9


 279              	.LVL15:
 280              		.loc 1 150 1 is_stmt 0 view .LVU62
 281 002c EDE7     		b	.L11
 282              	.L16:
 283 002e 00BF     		.align	2
 284              	.L15:
 285 0030 00640040 		.word	1073767424
 286 0034 00380240 		.word	1073887232
 287 0038 00000240 		.word	1073872896
 288              		.cfi_endproc
 289              	.LFE132:
 291              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 292              		.align	1
 293              		.global	HAL_TIM_Base_MspInit
 294              		.syntax unified
 295              		.thumb
 296              		.thumb_func
 297              		.fpu fpv4-sp-d16
 299              	HAL_TIM_Base_MspInit:
 300              	.LVL16:
 301              	.LFB133:
 151:Core/Src/stm32f4xx_hal_msp.c **** 
 152:Core/Src/stm32f4xx_hal_msp.c **** /**
 153:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 154:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 155:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 156:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 157:Core/Src/stm32f4xx_hal_msp.c **** */
 158:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 159:Core/Src/stm32f4xx_hal_msp.c **** {
 302              		.loc 1 159 1 is_stmt 1 view -0
 303              		.cfi_startproc
 304              		@ args = 0, pretend = 0, frame = 8
 305              		@ frame_needed = 0, uses_anonymous_args = 0
 160:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM14)
 306              		.loc 1 160 3 view .LVU64
 307              		.loc 1 160 15 is_stmt 0 view .LVU65
 308 0000 0268     		ldr	r2, [r0]
 309              		.loc 1 160 5 view .LVU66
 310 0002 0E4B     		ldr	r3, .L24
 311 0004 9A42     		cmp	r2, r3
 312 0006 00D0     		beq	.L23
 313 0008 7047     		bx	lr
 314              	.L23:
 159:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM14)
 315              		.loc 1 159 1 view .LVU67
 316 000a 00B5     		push	{lr}
 317              	.LCFI7:
 318              		.cfi_def_cfa_offset 4
 319              		.cfi_offset 14, -4
 320 000c 83B0     		sub	sp, sp, #12
 321              	.LCFI8:
 322              		.cfi_def_cfa_offset 16
 161:Core/Src/stm32f4xx_hal_msp.c ****   {
 162:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 0 */
 163:Core/Src/stm32f4xx_hal_msp.c **** 
 164:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM14_MspInit 0 */
ARM GAS  /tmp/ccf68arG.s 			page 10


 165:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 166:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM14_CLK_ENABLE();
 323              		.loc 1 166 5 is_stmt 1 view .LVU68
 324              	.LBB6:
 325              		.loc 1 166 5 view .LVU69
 326 000e 0021     		movs	r1, #0
 327 0010 0191     		str	r1, [sp, #4]
 328              		.loc 1 166 5 view .LVU70
 329 0012 03F50633 		add	r3, r3, #137216
 330 0016 1A6C     		ldr	r2, [r3, #64]
 331 0018 42F48072 		orr	r2, r2, #256
 332 001c 1A64     		str	r2, [r3, #64]
 333              		.loc 1 166 5 view .LVU71
 334 001e 1B6C     		ldr	r3, [r3, #64]
 335 0020 03F48073 		and	r3, r3, #256
 336 0024 0193     		str	r3, [sp, #4]
 337              		.loc 1 166 5 view .LVU72
 338 0026 019B     		ldr	r3, [sp, #4]
 339              	.LBE6:
 340              		.loc 1 166 5 view .LVU73
 167:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM14 interrupt Init */
 168:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 341              		.loc 1 168 5 view .LVU74
 342 0028 0A46     		mov	r2, r1
 343 002a 2D20     		movs	r0, #45
 344              	.LVL17:
 345              		.loc 1 168 5 is_stmt 0 view .LVU75
 346 002c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 347              	.LVL18:
 169:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 348              		.loc 1 169 5 is_stmt 1 view .LVU76
 349 0030 2D20     		movs	r0, #45
 350 0032 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 351              	.LVL19:
 170:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 171:Core/Src/stm32f4xx_hal_msp.c **** 
 172:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM14_MspInit 1 */
 173:Core/Src/stm32f4xx_hal_msp.c ****   }
 174:Core/Src/stm32f4xx_hal_msp.c **** 
 175:Core/Src/stm32f4xx_hal_msp.c **** }
 352              		.loc 1 175 1 is_stmt 0 view .LVU77
 353 0036 03B0     		add	sp, sp, #12
 354              	.LCFI9:
 355              		.cfi_def_cfa_offset 4
 356              		@ sp needed
 357 0038 5DF804FB 		ldr	pc, [sp], #4
 358              	.L25:
 359              		.align	2
 360              	.L24:
 361 003c 00200040 		.word	1073750016
 362              		.cfi_endproc
 363              	.LFE133:
 365              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 366              		.align	1
 367              		.global	HAL_TIM_Base_MspDeInit
 368              		.syntax unified
 369              		.thumb
ARM GAS  /tmp/ccf68arG.s 			page 11


 370              		.thumb_func
 371              		.fpu fpv4-sp-d16
 373              	HAL_TIM_Base_MspDeInit:
 374              	.LVL20:
 375              	.LFB134:
 176:Core/Src/stm32f4xx_hal_msp.c **** 
 177:Core/Src/stm32f4xx_hal_msp.c **** /**
 178:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 179:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 180:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 181:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 182:Core/Src/stm32f4xx_hal_msp.c **** */
 183:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 184:Core/Src/stm32f4xx_hal_msp.c **** {
 376              		.loc 1 184 1 is_stmt 1 view -0
 377              		.cfi_startproc
 378              		@ args = 0, pretend = 0, frame = 0
 379              		@ frame_needed = 0, uses_anonymous_args = 0
 380              		.loc 1 184 1 is_stmt 0 view .LVU79
 381 0000 08B5     		push	{r3, lr}
 382              	.LCFI10:
 383              		.cfi_def_cfa_offset 8
 384              		.cfi_offset 3, -8
 385              		.cfi_offset 14, -4
 185:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM14)
 386              		.loc 1 185 3 is_stmt 1 view .LVU80
 387              		.loc 1 185 15 is_stmt 0 view .LVU81
 388 0002 0268     		ldr	r2, [r0]
 389              		.loc 1 185 5 view .LVU82
 390 0004 064B     		ldr	r3, .L30
 391 0006 9A42     		cmp	r2, r3
 392 0008 00D0     		beq	.L29
 393              	.LVL21:
 394              	.L26:
 186:Core/Src/stm32f4xx_hal_msp.c ****   {
 187:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspDeInit 0 */
 188:Core/Src/stm32f4xx_hal_msp.c **** 
 189:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM14_MspDeInit 0 */
 190:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 191:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM14_CLK_DISABLE();
 192:Core/Src/stm32f4xx_hal_msp.c **** 
 193:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM14 interrupt DeInit */
 194:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 195:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspDeInit 1 */
 196:Core/Src/stm32f4xx_hal_msp.c **** 
 197:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM14_MspDeInit 1 */
 198:Core/Src/stm32f4xx_hal_msp.c ****   }
 199:Core/Src/stm32f4xx_hal_msp.c **** 
 200:Core/Src/stm32f4xx_hal_msp.c **** }
 395              		.loc 1 200 1 view .LVU83
 396 000a 08BD     		pop	{r3, pc}
 397              	.LVL22:
 398              	.L29:
 191:Core/Src/stm32f4xx_hal_msp.c **** 
 399              		.loc 1 191 5 is_stmt 1 view .LVU84
 400 000c 054A     		ldr	r2, .L30+4
 401 000e 136C     		ldr	r3, [r2, #64]
ARM GAS  /tmp/ccf68arG.s 			page 12


 402 0010 23F48073 		bic	r3, r3, #256
 403 0014 1364     		str	r3, [r2, #64]
 194:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspDeInit 1 */
 404              		.loc 1 194 5 view .LVU85
 405 0016 2D20     		movs	r0, #45
 406              	.LVL23:
 194:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspDeInit 1 */
 407              		.loc 1 194 5 is_stmt 0 view .LVU86
 408 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 409              	.LVL24:
 410              		.loc 1 200 1 view .LVU87
 411 001c F5E7     		b	.L26
 412              	.L31:
 413 001e 00BF     		.align	2
 414              	.L30:
 415 0020 00200040 		.word	1073750016
 416 0024 00380240 		.word	1073887232
 417              		.cfi_endproc
 418              	.LFE134:
 420              		.text
 421              	.Letext0:
 422              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 423              		.file 3 "Drivers/CMSIS/Include/core_cm4.h"
 424              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 425              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f413xx.h"
 426              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 427              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 428              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 429              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 430              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_can.h"
 431              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 432              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 433              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  /tmp/ccf68arG.s 			page 13


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_msp.c
     /tmp/ccf68arG.s:18     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccf68arG.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccf68arG.s:80     .text.HAL_MspInit:0000000000000034 $d
     /tmp/ccf68arG.s:85     .text.HAL_CAN_MspInit:0000000000000000 $t
     /tmp/ccf68arG.s:92     .text.HAL_CAN_MspInit:0000000000000000 HAL_CAN_MspInit
     /tmp/ccf68arG.s:221    .text.HAL_CAN_MspInit:0000000000000088 $d
     /tmp/ccf68arG.s:227    .text.HAL_CAN_MspDeInit:0000000000000000 $t
     /tmp/ccf68arG.s:234    .text.HAL_CAN_MspDeInit:0000000000000000 HAL_CAN_MspDeInit
     /tmp/ccf68arG.s:285    .text.HAL_CAN_MspDeInit:0000000000000030 $d
     /tmp/ccf68arG.s:292    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccf68arG.s:299    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccf68arG.s:361    .text.HAL_TIM_Base_MspInit:000000000000003c $d
     /tmp/ccf68arG.s:366    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccf68arG.s:373    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccf68arG.s:415    .text.HAL_TIM_Base_MspDeInit:0000000000000020 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
