%TF.GenerationSoftware,KiCad,Pcbnew,7.0.11-7.0.11~ubuntu20.04.1*%
%TF.CreationDate,2024-03-20T21:38:14+00:00*%
%TF.ProjectId,MDFPGA,4d444650-4741-42e6-9b69-6361645f7063,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L1,Top*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 7.0.11-7.0.11~ubuntu20.04.1) date 2024-03-20 21:38:14*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 Aperture macros list*
%AMRoundRect*
0 Rectangle with rounded corners*
0 $1 Rounding radius*
0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
0 Add a 4 corners polygon primitive as box body*
4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
0 Add four circle primitives for the rounded corners*
1,1,$1+$1,$2,$3*
1,1,$1+$1,$4,$5*
1,1,$1+$1,$6,$7*
1,1,$1+$1,$8,$9*
0 Add four rect primitives between the rounded corners*
20,1,$1+$1,$2,$3,$4,$5,0*
20,1,$1+$1,$4,$5,$6,$7,0*
20,1,$1+$1,$6,$7,$8,$9,0*
20,1,$1+$1,$8,$9,$2,$3,0*%
G04 Aperture macros list end*
%TA.AperFunction,SMDPad,CuDef*%
%ADD10RoundRect,0.062500X0.375000X0.062500X-0.375000X0.062500X-0.375000X-0.062500X0.375000X-0.062500X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD11RoundRect,0.062500X0.062500X0.375000X-0.062500X0.375000X-0.062500X-0.375000X0.062500X-0.375000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD12R,5.600000X5.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD13R,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD14O,1.700000X1.700000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD15RoundRect,0.250000X0.262500X0.450000X-0.262500X0.450000X-0.262500X-0.450000X0.262500X-0.450000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD16R,2.000000X1.500000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD17R,2.000000X3.800000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD18C,1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD19RoundRect,0.200000X0.600000X-0.600000X0.600000X0.600000X-0.600000X0.600000X-0.600000X-0.600000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD20RoundRect,0.250000X-0.450000X0.262500X-0.450000X-0.262500X0.450000X-0.262500X0.450000X0.262500X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD21RoundRect,0.250000X-1.075000X0.375000X-1.075000X-0.375000X1.075000X-0.375000X1.075000X0.375000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD22R,3.000000X3.000000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD23C,3.000000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD24R,2.000000X2.000000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD25C,2.000000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD26RoundRect,0.250000X0.600000X-0.600000X0.600000X0.600000X-0.600000X0.600000X-0.600000X-0.600000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD27C,1.700000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD28RoundRect,0.250000X0.375000X1.075000X-0.375000X1.075000X-0.375000X-1.075000X0.375000X-1.075000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD29RoundRect,0.250001X1.099999X-1.099999X1.099999X1.099999X-1.099999X1.099999X-1.099999X-1.099999X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD30C,2.700000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD31RoundRect,0.150000X-0.875000X-0.150000X0.875000X-0.150000X0.875000X0.150000X-0.875000X0.150000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD32R,1.600000X1.500000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD33R,3.300000X3.500000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD34C,10.200000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD35RoundRect,0.150000X-0.675000X-0.150000X0.675000X-0.150000X0.675000X0.150000X-0.675000X0.150000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD36R,3.500000X3.500000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD37RoundRect,0.750000X-0.750000X-1.000000X0.750000X-1.000000X0.750000X1.000000X-0.750000X1.000000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD38RoundRect,0.875000X-0.875000X-0.875000X0.875000X-0.875000X0.875000X0.875000X-0.875000X0.875000X0*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD39C,0.635000*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD40C,0.508000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD41C,0.190500*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD42C,0.254000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD43C,1.270000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD44C,0.508000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.P,U3,1,VCCIO_2*%
%TO.N,+3V3*%
X79067500Y-40020000D03*
%TO.P,U3,2,IOB_6a*%
%TO.N,unconnected-(U3C-IOB_6a-Pad2)*%
X79067500Y-39520000D03*
%TO.P,U3,3,IOB_9b*%
%TO.N,unconnected-(U3C-IOB_9b-Pad3)*%
X79067500Y-39020000D03*
%TO.P,U3,4,IOB_8a*%
%TO.N,unconnected-(U3C-IOB_8a-Pad4)*%
X79067500Y-38520000D03*
%TO.P,U3,5,VCC*%
%TO.N,+1V2*%
X79067500Y-38020000D03*
%TO.P,U3,6,IOB_13b*%
%TO.N,USER_LED*%
X79067500Y-37520000D03*
%TO.P,U3,7,CDONE*%
%TO.N,/FPGA/CDONE*%
X79067500Y-37020000D03*
%TO.P,U3,8,~{CRESET}*%
%TO.N,/FPGA/~{CRESET_B}*%
X79067500Y-36520000D03*
%TO.P,U3,9,IOB_16a*%
%TO.N,~{CTRL_RESET}*%
X79067500Y-36020000D03*
%TO.P,U3,10,IOB_18a*%
%TO.N,CTRL_MOSI*%
X79067500Y-35520000D03*
%TO.P,U3,11,IOB_20a*%
%TO.N,CTRL_CLK*%
X79067500Y-35020000D03*
%TO.P,U3,12,IOB_22a*%
%TO.N,CTRL_MISO*%
X79067500Y-34520000D03*
D11*
%TO.P,U3,13,IOB_24a*%
%TO.N,unconnected-(U3B-IOB_24a-Pad13)*%
X78380000Y-33832500D03*
%TO.P,U3,14,IOB_32a_SPI_SO*%
%TO.N,/FPGA/ICE_MISO*%
X77880000Y-33832500D03*
%TO.P,U3,15,IOB_34a_SPI_SCK*%
%TO.N,/FPGA/ICE_SCK*%
X77380000Y-33832500D03*
%TO.P,U3,16,IOB_35b_SPI_SS*%
%TO.N,/FPGA/ICE_SS*%
X76880000Y-33832500D03*
%TO.P,U3,17,IOB_33b_SPI_SI*%
%TO.N,/FPGA/ICE_MOSI*%
X76380000Y-33832500D03*
%TO.P,U3,18,IOB_31b*%
%TO.N,~{CTRL_SS}*%
X75880000Y-33832500D03*
%TO.P,U3,19,IOB_29b*%
%TO.N,unconnected-(U3B-IOB_29b-Pad19)*%
X75380000Y-33832500D03*
%TO.P,U3,20,IOB_25b_G3*%
%TO.N,/FPGA/GLOBAL_CLK*%
X74880000Y-33832500D03*
%TO.P,U3,21,IOB_23b*%
%TO.N,unconnected-(U3B-IOB_23b-Pad21)*%
X74380000Y-33832500D03*
%TO.P,U3,22,SPI_VCCIO1*%
%TO.N,+3V3*%
X73880000Y-33832500D03*
%TO.P,U3,23,IOT_37a*%
%TO.N,/FPGA/RED1*%
X73380000Y-33832500D03*
%TO.P,U3,24,VPP_2V5*%
%TO.N,/FPGA/VPP_2V5*%
X72880000Y-33832500D03*
D10*
%TO.P,U3,25,IOT_36b*%
%TO.N,/FPGA/GREEN1*%
X72192500Y-34520000D03*
%TO.P,U3,26,IOT_39a*%
%TO.N,/FPGA/BLUE1*%
X72192500Y-35020000D03*
%TO.P,U3,27,IOT_38b*%
%TO.N,/FPGA/GREEN2*%
X72192500Y-35520000D03*
%TO.P,U3,28,IOT_41a*%
%TO.N,/FPGA/RED2*%
X72192500Y-36020000D03*
%TO.P,U3,29,VCCPLL*%
%TO.N,Net-(U3D-VCCPLL)*%
X72192500Y-36520000D03*
%TO.P,U3,30,VCC*%
%TO.N,+1V2*%
X72192500Y-37020000D03*
%TO.P,U3,31,IOT_42b*%
%TO.N,/FPGA/BLUE2*%
X72192500Y-37520000D03*
%TO.P,U3,32,IOT_43a*%
%TO.N,/FPGA/ADDRB*%
X72192500Y-38020000D03*
%TO.P,U3,33,VCCIO_0*%
%TO.N,+3V3*%
X72192500Y-38520000D03*
%TO.P,U3,34,IOT_44b*%
%TO.N,/FPGA/ADDRA*%
X72192500Y-39020000D03*
%TO.P,U3,35,IOT_46b_G0*%
%TO.N,/FPGA/CLK*%
X72192500Y-39520000D03*
%TO.P,U3,36,IOT_48b*%
%TO.N,/FPGA/ADDRD*%
X72192500Y-40020000D03*
D11*
%TO.P,U3,37,IOT_45a_G1*%
%TO.N,/FPGA/ADDRC*%
X72880000Y-40707500D03*
%TO.P,U3,38,IOT_50b*%
%TO.N,/FPGA/LATCH*%
X73380000Y-40707500D03*
%TO.P,U3,39,RGB0*%
%TO.N,unconnected-(U3A-RGB0-Pad39)*%
X73880000Y-40707500D03*
%TO.P,U3,40,RGB1*%
%TO.N,unconnected-(U3A-RGB1-Pad40)*%
X74380000Y-40707500D03*
%TO.P,U3,41,RGB2*%
%TO.N,unconnected-(U3A-RGB2-Pad41)*%
X74880000Y-40707500D03*
%TO.P,U3,42,IOT_51a*%
%TO.N,/FPGA/OE*%
X75380000Y-40707500D03*
%TO.P,U3,43,IOT_49a*%
%TO.N,unconnected-(U3A-IOT_49a-Pad43)*%
X75880000Y-40707500D03*
%TO.P,U3,44,IOB_3b_G6*%
%TO.N,unconnected-(U3C-IOB_3b_G6-Pad44)*%
X76380000Y-40707500D03*
%TO.P,U3,45,IOB_5b*%
%TO.N,unconnected-(U3C-IOB_5b-Pad45)*%
X76880000Y-40707500D03*
%TO.P,U3,46,IOB_0a*%
%TO.N,unconnected-(U3C-IOB_0a-Pad46)*%
X77380000Y-40707500D03*
%TO.P,U3,47,IOB_2a*%
%TO.N,unconnected-(U3C-IOB_2a-Pad47)*%
X77880000Y-40707500D03*
%TO.P,U3,48,IOB_4a*%
%TO.N,unconnected-(U3C-IOB_4a-Pad48)*%
X78380000Y-40707500D03*
D12*
%TO.P,U3,49,GND*%
%TO.N,GND*%
X75630000Y-37270000D03*
%TD*%
D13*
%TO.P,J11,1,Pin_1*%
%TO.N,Net-(D3-K)*%
X87630000Y-49530000D03*
D14*
%TO.P,J11,2,Pin_2*%
%TO.N,/FPGA/CDONE*%
X85090000Y-49530000D03*
%TD*%
D15*
%TO.P,R13,1*%
%TO.N,Net-(D3-K)*%
X87045000Y-57525000D03*
%TO.P,R13,2*%
%TO.N,GND*%
X85220000Y-57525000D03*
%TD*%
D13*
%TO.P,J10,1,Pin_1*%
%TO.N,/FPGA/~{CRESET_B}*%
X92710000Y-57150000D03*
D14*
%TO.P,J10,2,Pin_2*%
%TO.N,GND*%
X95250000Y-57150000D03*
%TD*%
D16*
%TO.P,U4,1,GND*%
%TO.N,GND*%
X85626000Y-31095000D03*
%TO.P,U4,2,VO*%
%TO.N,+1V2*%
X85626000Y-33395000D03*
D17*
X91926000Y-33395000D03*
D16*
%TO.P,U4,3,VI*%
%TO.N,+3V3*%
X85626000Y-35695000D03*
%TD*%
D15*
%TO.P,R12,1*%
%TO.N,+3V3*%
X94892500Y-53437500D03*
%TO.P,R12,2*%
%TO.N,/FPGA/~{CRESET_B}*%
X93067500Y-53437500D03*
%TD*%
D18*
%TO.P,A1,1,GP0*%
%TO.N,/UART0_TX*%
X1905000Y-38735000D03*
%TO.P,A1,2,GP1*%
%TO.N,/UART0_RX*%
X4445000Y-38735000D03*
D19*
%TO.P,A1,3,GND*%
%TO.N,GND*%
X6985000Y-38735000D03*
D18*
%TO.P,A1,4,GP2*%
%TO.N,/RED1*%
X9525000Y-38735000D03*
%TO.P,A1,5,GP3*%
%TO.N,/GREEN1*%
X12065000Y-38735000D03*
%TO.P,A1,6,GP4*%
%TO.N,/BLUE1*%
X14605000Y-38735000D03*
%TO.P,A1,7,GP5*%
%TO.N,/RED2*%
X17145000Y-38735000D03*
D19*
%TO.P,A1,8,GND*%
%TO.N,GND*%
X19685000Y-38735000D03*
D18*
%TO.P,A1,9,GP6*%
%TO.N,/GREEN2*%
X22225000Y-38735000D03*
%TO.P,A1,10,GP7*%
%TO.N,/BLUE2*%
X24765000Y-38735000D03*
%TO.P,A1,11,GP8*%
%TO.N,/ADDRA*%
X27305000Y-38735000D03*
%TO.P,A1,12,GP9*%
%TO.N,/ADDRB*%
X29845000Y-38735000D03*
D19*
%TO.P,A1,13,GND*%
%TO.N,GND*%
X32385000Y-38735000D03*
D18*
%TO.P,A1,14,GP10*%
%TO.N,/ADDRC*%
X34925000Y-38735000D03*
%TO.P,A1,15,GP11*%
%TO.N,/ADDRD*%
X37465000Y-38735000D03*
%TO.P,A1,16,GP12*%
%TO.N,unconnected-(A1-GP12-Pad16)*%
X40005000Y-38693119D03*
%TO.P,A1,17,GP13*%
%TO.N,/CLK*%
X42545000Y-38735000D03*
D19*
%TO.P,A1,18,GND*%
%TO.N,GND*%
X45085000Y-38735000D03*
D18*
%TO.P,A1,19,GP14*%
%TO.N,/LATCH*%
X47625000Y-38735000D03*
%TO.P,A1,20,GP15*%
%TO.N,/OE*%
X50165000Y-38735000D03*
%TO.P,A1,21,GP16*%
%TO.N,CTRL_MISO*%
X50165000Y-20955000D03*
%TO.P,A1,22,GP17*%
%TO.N,~{CTRL_SS}*%
X47625000Y-20955000D03*
D19*
%TO.P,A1,23,GND*%
%TO.N,GND*%
X45085000Y-20955000D03*
D18*
%TO.P,A1,24,GP18*%
%TO.N,CTRL_CLK*%
X42545000Y-20955000D03*
%TO.P,A1,25,GP19*%
%TO.N,CTRL_MOSI*%
X40005000Y-20955000D03*
%TO.P,A1,26,GP20*%
%TO.N,/SDA*%
X37465000Y-20955000D03*
%TO.P,A1,27,GP21*%
%TO.N,/SCL*%
X34925000Y-20955000D03*
D19*
%TO.P,A1,28,GND*%
%TO.N,GND*%
X32385000Y-20955000D03*
D18*
%TO.P,A1,29,GP22*%
%TO.N,/RTCSQWAVE*%
X29845000Y-20955000D03*
%TO.P,A1,30,RUN*%
%TO.N,unconnected-(A1-RUN-Pad30)*%
X27305000Y-20955000D03*
%TO.P,A1,31,GP26*%
%TO.N,~{CTRL_RESET}*%
X24765000Y-20955000D03*
%TO.P,A1,32,GP27*%
%TO.N,/BUZZER*%
X22225000Y-20955000D03*
D19*
%TO.P,A1,33,AGND*%
%TO.N,GND*%
X19685000Y-20955000D03*
D18*
%TO.P,A1,34,GP28*%
%TO.N,unconnected-(A1-GP28-Pad34)*%
X17145000Y-20955000D03*
%TO.P,A1,35,ADC_VREF*%
%TO.N,unconnected-(A1-ADC_VREF-Pad35)*%
X14605000Y-20955000D03*
%TO.P,A1,36,3V3_OUT*%
%TO.N,+3V3*%
X12065000Y-20955000D03*
%TO.P,A1,37,3V3_EN*%
%TO.N,unconnected-(A1-3V3_EN-Pad37)*%
X9525000Y-20955000D03*
D19*
%TO.P,A1,38,GND*%
%TO.N,GND*%
X6985000Y-20955000D03*
D18*
%TO.P,A1,39,VSYS*%
%TO.N,unconnected-(A1-VSYS-Pad39)*%
X4445000Y-20955000D03*
%TO.P,A1,40,VBUS*%
%TO.N,+5V*%
X1905000Y-20955000D03*
%TD*%
D20*
%TO.P,R3,1*%
%TO.N,+3V3*%
X26035000Y-4929500D03*
%TO.P,R3,2*%
%TO.N,/RTCSQWAVE*%
X26035000Y-6754500D03*
%TD*%
D21*
%TO.P,D1,1,K*%
%TO.N,Net-(D1-K)*%
X14595000Y-12435000D03*
%TO.P,D1,2,A*%
%TO.N,+5V*%
X14595000Y-15235000D03*
%TD*%
D15*
%TO.P,R6,1*%
%TO.N,GND*%
X86002500Y-65145000D03*
%TO.P,R6,2*%
%TO.N,Net-(R6-Pad2)*%
X84177500Y-65145000D03*
%TD*%
D13*
%TO.P,J1,1,Pin_1*%
%TO.N,+3V3*%
X67310000Y-5080000D03*
D14*
%TO.P,J1,2,Pin_2*%
%TO.N,/FPGA/FLASH_MOSI*%
X69850000Y-5080000D03*
%TO.P,J1,3,Pin_3*%
%TO.N,/FPGA/FLASH_MISO*%
X72390000Y-5080000D03*
%TO.P,J1,4,Pin_4*%
%TO.N,/FPGA/ICE_SCK*%
X74930000Y-5080000D03*
%TO.P,J1,5,Pin_5*%
%TO.N,/FPGA/ICE_SS*%
X77470000Y-5080000D03*
%TO.P,J1,6,Pin_6*%
%TO.N,GND*%
X80010000Y-5080000D03*
%TD*%
D13*
%TO.P,J2,1,Pin_1*%
%TO.N,+3V3*%
X1905000Y-46355000D03*
D14*
%TO.P,J2,2,Pin_2*%
%TO.N,/UART0_TX*%
X4445000Y-46355000D03*
%TO.P,J2,3,Pin_3*%
%TO.N,/UART0_RX*%
X6985000Y-46355000D03*
%TO.P,J2,4,Pin_4*%
%TO.N,GND*%
X9525000Y-46355000D03*
%TD*%
D22*
%TO.P,J7,1,Pin_1*%
%TO.N,+5V*%
X57280000Y-63875000D03*
D23*
%TO.P,J7,2,Pin_2*%
%TO.N,GND*%
X57280000Y-68955000D03*
%TD*%
D15*
%TO.P,R10,1*%
%TO.N,+1V2*%
X68860500Y-37586000D03*
%TO.P,R10,2*%
%TO.N,Net-(U3D-VCCPLL)*%
X67035500Y-37586000D03*
%TD*%
D24*
%TO.P,SP1,1,1*%
%TO.N,Net-(R6-Pad2)*%
X78730000Y-65145000D03*
D25*
%TO.P,SP1,2,2*%
%TO.N,/BUZZER*%
X71130000Y-65145000D03*
%TD*%
D13*
%TO.P,J9,1,Pin_1*%
%TO.N,/FPGA/ICE_SS*%
X95250000Y-27940000D03*
D14*
%TO.P,J9,2,Pin_2*%
%TO.N,Net-(J9-Pin_2)*%
X92710000Y-27940000D03*
%TD*%
D15*
%TO.P,R5,1*%
%TO.N,Net-(D2-K)*%
X94511500Y-43685000D03*
%TO.P,R5,2*%
%TO.N,GND*%
X92686500Y-43685000D03*
%TD*%
%TO.P,R2,1*%
%TO.N,+3V3*%
X58890000Y-4820000D03*
%TO.P,R2,2*%
%TO.N,/SDA*%
X57065000Y-4820000D03*
%TD*%
D13*
%TO.P,J8,1,Pin_1*%
%TO.N,/FPGA/FLASH_MOSI*%
X72390000Y-10160000D03*
D14*
%TO.P,J8,2,Pin_2*%
%TO.N,/FPGA/ICE_MISO*%
X74930000Y-10160000D03*
%TO.P,J8,3,Pin_3*%
%TO.N,/FPGA/ICE_MOSI*%
X72390000Y-12700000D03*
%TO.P,J8,4,Pin_4*%
%TO.N,/FPGA/FLASH_MISO*%
X74930000Y-12700000D03*
%TD*%
D26*
%TO.P,J3,1,Pin_1*%
%TO.N,/RED1*%
X20320000Y-50800000D03*
D27*
%TO.P,J3,2,Pin_2*%
%TO.N,/GREEN1*%
X20320000Y-48260000D03*
%TO.P,J3,3,Pin_3*%
%TO.N,/BLUE1*%
X22860000Y-50800000D03*
%TO.P,J3,4,Pin_4*%
%TO.N,GND*%
X22860000Y-48260000D03*
%TO.P,J3,5,Pin_5*%
%TO.N,/RED2*%
X25400000Y-50800000D03*
%TO.P,J3,6,Pin_6*%
%TO.N,/GREEN2*%
X25400000Y-48260000D03*
%TO.P,J3,7,Pin_7*%
%TO.N,/BLUE2*%
X27940000Y-50800000D03*
%TO.P,J3,8,Pin_8*%
%TO.N,GND*%
X27940000Y-48260000D03*
%TO.P,J3,9,Pin_9*%
%TO.N,/ADDRA*%
X30480000Y-50800000D03*
%TO.P,J3,10,Pin_10*%
%TO.N,/ADDRB*%
X30480000Y-48260000D03*
%TO.P,J3,11,Pin_11*%
%TO.N,/ADDRC*%
X33020000Y-50800000D03*
%TO.P,J3,12,Pin_12*%
%TO.N,/ADDRD*%
X33020000Y-48260000D03*
%TO.P,J3,13,Pin_13*%
%TO.N,/CLK*%
X35560000Y-50800000D03*
%TO.P,J3,14,Pin_14*%
%TO.N,/LATCH*%
X35560000Y-48260000D03*
%TO.P,J3,15,Pin_15*%
%TO.N,/OE*%
X38100000Y-50800000D03*
%TO.P,J3,16,Pin_16*%
%TO.N,GND*%
X38100000Y-48260000D03*
%TD*%
D20*
%TO.P,R9,1*%
%TO.N,+3V3*%
X76330000Y-20798500D03*
%TO.P,R9,2*%
%TO.N,Net-(U6-IO2)*%
X76330000Y-22623500D03*
%TD*%
D15*
%TO.P,R1,1*%
%TO.N,+3V3*%
X58890000Y-2280000D03*
%TO.P,R1,2*%
%TO.N,/SCL*%
X57065000Y-2280000D03*
%TD*%
D28*
%TO.P,D3,1,K*%
%TO.N,Net-(D3-K)*%
X87532500Y-54350000D03*
%TO.P,D3,2,A*%
%TO.N,+3V3*%
X84732500Y-54350000D03*
%TD*%
%TO.P,D2,1,K*%
%TO.N,Net-(D2-K)*%
X94999000Y-40764000D03*
%TO.P,D2,2,A*%
%TO.N,USER_LED*%
X92199000Y-40764000D03*
%TD*%
D13*
%TO.P,J5,1,Pin_1*%
%TO.N,+3V3*%
X44450000Y-5080000D03*
D14*
%TO.P,J5,2,Pin_2*%
%TO.N,/SCL*%
X46990000Y-5080000D03*
%TO.P,J5,3,Pin_3*%
%TO.N,/SDA*%
X49530000Y-5080000D03*
%TO.P,J5,4,Pin_4*%
%TO.N,GND*%
X52070000Y-5080000D03*
%TD*%
D20*
%TO.P,R7,1*%
%TO.N,+3V3*%
X89411000Y-18004500D03*
%TO.P,R7,2*%
%TO.N,Net-(J9-Pin_2)*%
X89411000Y-19829500D03*
%TD*%
%TO.P,R8,1*%
%TO.N,+3V3*%
X86871000Y-18004500D03*
%TO.P,R8,2*%
%TO.N,Net-(U6-IO3)*%
X86871000Y-19829500D03*
%TD*%
D29*
%TO.P,J4,1,Pin_1*%
%TO.N,+5V*%
X23705000Y-69440000D03*
D30*
%TO.P,J4,2,Pin_2*%
X23705000Y-65480000D03*
%TO.P,J4,3,Pin_3*%
%TO.N,GND*%
X23705000Y-61520000D03*
%TO.P,J4,4,Pin_4*%
X23705000Y-57560000D03*
%TD*%
D31*
%TO.P,U1,1,32KHZ*%
%TO.N,unconnected-(U1-32KHZ-Pad1)*%
X28370000Y-4191000D03*
%TO.P,U1,2,VCC*%
%TO.N,+3V3*%
X28370000Y-5461000D03*
%TO.P,U1,3,~{INT}/SQW*%
%TO.N,/RTCSQWAVE*%
X28370000Y-6731000D03*
%TO.P,U1,4,~{RST}*%
%TO.N,unconnected-(U1-~{RST}-Pad4)*%
X28370000Y-8001000D03*
%TO.P,U1,5,GND*%
%TO.N,GND*%
X28370000Y-9271000D03*
%TO.P,U1,6,GND*%
X28370000Y-10541000D03*
%TO.P,U1,7,GND*%
X28370000Y-11811000D03*
%TO.P,U1,8,GND*%
X28370000Y-13081000D03*
%TO.P,U1,9,GND*%
X37670000Y-13081000D03*
%TO.P,U1,10,GND*%
X37670000Y-11811000D03*
%TO.P,U1,11,GND*%
X37670000Y-10541000D03*
%TO.P,U1,12,GND*%
X37670000Y-9271000D03*
%TO.P,U1,13,GND*%
X37670000Y-8001000D03*
%TO.P,U1,14,VBAT*%
%TO.N,/VBAT*%
X37670000Y-6731000D03*
%TO.P,U1,15,SDA*%
%TO.N,/SDA*%
X37670000Y-5461000D03*
%TO.P,U1,16,SCL*%
%TO.N,/SCL*%
X37670000Y-4191000D03*
%TD*%
D32*
%TO.P,X1,1,OE*%
%TO.N,+3V3*%
X62360000Y-32844000D03*
%TO.P,X1,2,GND*%
%TO.N,GND*%
X64900000Y-32844000D03*
%TO.P,X1,3,OUT*%
%TO.N,/FPGA/GLOBAL_CLK*%
X64900000Y-30644000D03*
%TO.P,X1,4,Vcc*%
%TO.N,+3V3*%
X62360000Y-30644000D03*
%TD*%
D20*
%TO.P,R4,1*%
%TO.N,Net-(D1-K)*%
X18415000Y-12860000D03*
%TO.P,R4,2*%
%TO.N,GND*%
X18415000Y-14685000D03*
%TD*%
D33*
%TO.P,BT1,1,+*%
%TO.N,/VBAT*%
X59985000Y-27204000D03*
X59985000Y-11404000D03*
D34*
%TO.P,BT1,2,-*%
%TO.N,GND*%
X59985000Y-19304000D03*
%TD*%
D35*
%TO.P,U6,1,~{CS}*%
%TO.N,Net-(J9-Pin_2)*%
X78531000Y-21076000D03*
%TO.P,U6,2,DO(IO1)*%
%TO.N,/FPGA/FLASH_MISO*%
X78531000Y-22346000D03*
%TO.P,U6,3,IO2*%
%TO.N,Net-(U6-IO2)*%
X78531000Y-23616000D03*
%TO.P,U6,4,GND*%
%TO.N,GND*%
X78531000Y-24886000D03*
%TO.P,U6,5,DI(IO0)*%
%TO.N,/FPGA/FLASH_MOSI*%
X83781000Y-24886000D03*
%TO.P,U6,6,CLK*%
%TO.N,/FPGA/ICE_SCK*%
X83781000Y-23616000D03*
%TO.P,U6,7,IO3*%
%TO.N,Net-(U6-IO3)*%
X83781000Y-22346000D03*
%TO.P,U6,8,VCC*%
%TO.N,+3V3*%
X83781000Y-21076000D03*
%TD*%
D20*
%TO.P,R11,1*%
%TO.N,+3V3*%
X91951000Y-18004500D03*
%TO.P,R11,2*%
%TO.N,/FPGA/ICE_SCK*%
X91951000Y-19829500D03*
%TD*%
D36*
%TO.P,CON1,1*%
%TO.N,+5V*%
X11715000Y-56192500D03*
D37*
%TO.P,CON1,2*%
%TO.N,GND*%
X5715000Y-56192500D03*
D38*
%TO.P,CON1,3*%
X8715000Y-60892500D03*
%TD*%
D26*
%TO.P,J6,1,Pin_1*%
%TO.N,/FPGA/RED1*%
X56645000Y-50800000D03*
D27*
%TO.P,J6,2,Pin_2*%
%TO.N,/FPGA/GREEN1*%
X56645000Y-48260000D03*
%TO.P,J6,3,Pin_3*%
%TO.N,/FPGA/BLUE1*%
X59185000Y-50800000D03*
%TO.P,J6,4,Pin_4*%
%TO.N,GND*%
X59185000Y-48260000D03*
%TO.P,J6,5,Pin_5*%
%TO.N,/FPGA/RED2*%
X61725000Y-50800000D03*
%TO.P,J6,6,Pin_6*%
%TO.N,/FPGA/GREEN2*%
X61725000Y-48260000D03*
%TO.P,J6,7,Pin_7*%
%TO.N,/FPGA/BLUE2*%
X64265000Y-50800000D03*
%TO.P,J6,8,Pin_8*%
%TO.N,GND*%
X64265000Y-48260000D03*
%TO.P,J6,9,Pin_9*%
%TO.N,/FPGA/ADDRA*%
X66805000Y-50800000D03*
%TO.P,J6,10,Pin_10*%
%TO.N,/FPGA/ADDRB*%
X66805000Y-48260000D03*
%TO.P,J6,11,Pin_11*%
%TO.N,/FPGA/ADDRC*%
X69345000Y-50800000D03*
%TO.P,J6,12,Pin_12*%
%TO.N,/FPGA/ADDRD*%
X69345000Y-48260000D03*
%TO.P,J6,13,Pin_13*%
%TO.N,/FPGA/CLK*%
X71885000Y-50800000D03*
%TO.P,J6,14,Pin_14*%
%TO.N,/FPGA/LATCH*%
X71885000Y-48260000D03*
%TO.P,J6,15,Pin_15*%
%TO.N,/FPGA/OE*%
X74425000Y-50800000D03*
%TO.P,J6,16,Pin_16*%
%TO.N,GND*%
X74425000Y-48260000D03*
%TD*%
D39*
%TO.N,GND*%
X35560000Y-8001000D03*
X76965000Y-38475000D03*
X85220000Y-27807000D03*
X82680000Y-29077000D03*
X20320000Y-14605000D03*
X75695000Y-38475000D03*
X74425000Y-38475000D03*
X80140000Y-29077000D03*
X76965000Y-35935000D03*
X35560000Y-13081000D03*
X52578000Y-18161000D03*
X81410000Y-27807000D03*
X74425000Y-35935000D03*
X86490000Y-29077000D03*
X63757000Y-33098000D03*
X78870000Y-27807000D03*
X30480000Y-9271000D03*
X30480000Y-13081000D03*
X81410000Y-29077000D03*
X77092000Y-24886000D03*
X77600000Y-29077000D03*
X78870000Y-29077000D03*
X87760000Y-27807000D03*
X83950000Y-29077000D03*
X75568000Y-30982000D03*
X92710000Y-44828000D03*
X85220000Y-29077000D03*
X80140000Y-27807000D03*
X86490000Y-27807000D03*
X87760000Y-29077000D03*
X88635000Y-65145000D03*
X82680000Y-27807000D03*
X77600000Y-27807000D03*
X83950000Y-27807000D03*
X83592500Y-57525000D03*
X75695000Y-35935000D03*
%TO.N,+3V3*%
X90046000Y-35300000D03*
X62360000Y-31744000D03*
X68710000Y-40380000D03*
X89030000Y-35300000D03*
X88268000Y-36062000D03*
X67186000Y-33903000D03*
X70869000Y-30220000D03*
X96520000Y-53437500D03*
X68202000Y-31871000D03*
X90681000Y-18028000D03*
X30226000Y-5461000D03*
X67821000Y-30220000D03*
X70869000Y-27807000D03*
X61595000Y-2280000D03*
X90046000Y-36316000D03*
X69345000Y-27807000D03*
X67821000Y-27807000D03*
X89030000Y-36316000D03*
X87122000Y-42545000D03*
X83696000Y-19552000D03*
X73409000Y-30728000D03*
X66805000Y-39618000D03*
X88141000Y-18004500D03*
X61595000Y-4820000D03*
X87125000Y-36062000D03*
X83592500Y-54350000D03*
X69345000Y-30220000D03*
D40*
%TO.N,CTRL_MOSI*%
X89281000Y-39497000D03*
%TO.N,CTRL_MISO*%
X88011000Y-38481000D03*
%TO.N,CTRL_CLK*%
X88646000Y-38989000D03*
D39*
%TO.N,+1V2*%
X84204000Y-34284000D03*
X83947000Y-35433000D03*
X66678000Y-42412000D03*
X81156000Y-38602000D03*
X86106000Y-37338000D03*
X69974500Y-37020000D03*
D40*
%TO.N,/FPGA/VPP_2V5*%
X71377000Y-33014000D03*
%TO.N,/FPGA/FLASH_MOSI*%
X85598000Y-24384000D03*
%TO.N,/FPGA/CLK*%
X68710000Y-46736000D03*
%TO.N,~{CTRL_RESET}*%
X89916000Y-40005000D03*
%TO.N,/FPGA/ICE_SS*%
X81029000Y-25013000D03*
%TO.N,Net-(J9-Pin_2)*%
X79886000Y-21076000D03*
%TD*%
D41*
%TO.N,/UART0_TX*%
X4445000Y-46355000D02*
X1905000Y-43815000D01*
X1905000Y-43815000D02*
X1905000Y-38735000D01*
%TO.N,/UART0_RX*%
X4445000Y-38735000D02*
X4445000Y-43815000D01*
X4445000Y-43815000D02*
X6985000Y-46355000D01*
D42*
%TO.N,GND*%
X6985000Y-38735000D02*
X6985000Y-43815000D01*
X30480000Y-9271000D02*
X28194000Y-9271000D01*
X35560000Y-13081000D02*
X37846000Y-13081000D01*
X28370000Y-11811000D02*
X28370000Y-10746000D01*
X92686500Y-44804500D02*
X92686500Y-43685000D01*
X37670000Y-13081000D02*
X37670000Y-12016000D01*
X18415000Y-14605000D02*
X20320000Y-14605000D01*
X63841000Y-33014000D02*
X64900000Y-33014000D01*
X63757000Y-33098000D02*
X63841000Y-33014000D01*
X52578000Y-18161000D02*
X60706000Y-18161000D01*
X28370000Y-10541000D02*
X28370000Y-9476000D01*
X35560000Y-8001000D02*
X37670000Y-8001000D01*
X78362000Y-24886000D02*
X77092000Y-24886000D01*
X37670000Y-9271000D02*
X37670000Y-8206000D01*
X37670000Y-10541000D02*
X37670000Y-9476000D01*
X85220000Y-57525000D02*
X83592500Y-57525000D01*
X28370000Y-13081000D02*
X28370000Y-12016000D01*
X60706000Y-18161000D02*
X60833000Y-18288000D01*
X92710000Y-44828000D02*
X92686500Y-44804500D01*
X37670000Y-11811000D02*
X37670000Y-10746000D01*
X30480000Y-13081000D02*
X28370000Y-13081000D01*
X86360000Y-65145000D02*
X88635000Y-65145000D01*
X6985000Y-43815000D02*
X9525000Y-46355000D01*
D41*
%TO.N,/RED1*%
X9525000Y-40005000D02*
X9525000Y-38735000D01*
X20320000Y-50800000D02*
X9525000Y-40005000D01*
%TO.N,/GREEN1*%
X20320000Y-48260000D02*
X12065000Y-40005000D01*
X12065000Y-40005000D02*
X12065000Y-38735000D01*
%TO.N,/BLUE1*%
X21590000Y-49530000D02*
X21590000Y-45720000D01*
X21590000Y-45720000D02*
X14605000Y-38735000D01*
X22860000Y-50800000D02*
X21590000Y-49530000D01*
%TO.N,/RED2*%
X17145000Y-38735000D02*
X17145000Y-39370000D01*
X17145000Y-39370000D02*
X24130000Y-46355000D01*
X24130000Y-49530000D02*
X25400000Y-50800000D01*
X24130000Y-46355000D02*
X24130000Y-49530000D01*
%TO.N,/GREEN2*%
X22225000Y-41275000D02*
X22225000Y-38735000D01*
X25400000Y-48260000D02*
X25400000Y-44450000D01*
X25400000Y-44450000D02*
X22225000Y-41275000D01*
%TO.N,/BLUE2*%
X26670000Y-49530000D02*
X26670000Y-43815000D01*
X26670000Y-43815000D02*
X24765000Y-41910000D01*
X27940000Y-50800000D02*
X26670000Y-49530000D01*
X24765000Y-41910000D02*
X24765000Y-38735000D01*
%TO.N,/ADDRA*%
X27305000Y-42545000D02*
X27305000Y-38735000D01*
X30480000Y-50800000D02*
X29210000Y-49530000D01*
X29210000Y-44450000D02*
X27305000Y-42545000D01*
X29210000Y-49530000D02*
X29210000Y-44450000D01*
%TO.N,/ADDRB*%
X29845000Y-38735000D02*
X29845000Y-43180000D01*
X30480000Y-43815000D02*
X30480000Y-48260000D01*
X29845000Y-43180000D02*
X30480000Y-43815000D01*
%TO.N,/ADDRC*%
X31750000Y-49530000D02*
X31750000Y-42545000D01*
X31750000Y-42545000D02*
X34925000Y-39370000D01*
X33020000Y-50800000D02*
X31750000Y-49530000D01*
%TO.N,/ADDRD*%
X33020000Y-43180000D02*
X33020000Y-48260000D01*
X37465000Y-38735000D02*
X33020000Y-43180000D01*
%TO.N,/CLK*%
X34290000Y-49530000D02*
X34290000Y-45720000D01*
X35560000Y-50800000D02*
X34290000Y-49530000D01*
X40005000Y-41275000D02*
X42545000Y-38735000D01*
X38735000Y-41275000D02*
X40005000Y-41275000D01*
X34290000Y-45720000D02*
X38735000Y-41275000D01*
%TO.N,/LATCH*%
X45720000Y-43180000D02*
X47625000Y-41275000D01*
X47625000Y-41275000D02*
X47625000Y-38735000D01*
X35560000Y-48260000D02*
X40640000Y-43180000D01*
X40640000Y-43180000D02*
X45720000Y-43180000D01*
%TO.N,/OE*%
X38100000Y-50800000D02*
X44450000Y-50800000D01*
X44450000Y-50800000D02*
X50165000Y-45085000D01*
X50165000Y-45085000D02*
X50165000Y-38735000D01*
%TO.N,/SDA*%
X51435000Y-2915000D02*
X49530000Y-4820000D01*
X34671000Y-18161000D02*
X34671000Y-6604000D01*
X37465000Y-20955000D02*
X34671000Y-18161000D01*
X40767000Y-5461000D02*
X42418000Y-7112000D01*
X53975000Y-2915000D02*
X51435000Y-2915000D01*
X55880000Y-4820000D02*
X53975000Y-2915000D01*
X57150000Y-4820000D02*
X55880000Y-4820000D01*
X37670000Y-5461000D02*
X40767000Y-5461000D01*
X35814000Y-5461000D02*
X37973000Y-5461000D01*
X34671000Y-6604000D02*
X35814000Y-5461000D01*
X47244000Y-7112000D02*
X49530000Y-4826000D01*
X42418000Y-7112000D02*
X47244000Y-7112000D01*
%TO.N,/SCL*%
X46990000Y-4820000D02*
X49530000Y-2280000D01*
X33020000Y-6985000D02*
X35814000Y-4191000D01*
X35814000Y-4191000D02*
X37719000Y-4191000D01*
X33020000Y-19050000D02*
X33020000Y-6985000D01*
X42418000Y-4191000D02*
X43307000Y-3302000D01*
X57150000Y-2280000D02*
X49530000Y-2280000D01*
X45466000Y-3302000D02*
X46990000Y-4826000D01*
X34925000Y-20955000D02*
X33020000Y-19050000D01*
X43307000Y-3302000D02*
X45466000Y-3302000D01*
X37670000Y-4191000D02*
X42418000Y-4191000D01*
%TO.N,/RTCSQWAVE*%
X26035000Y-6731000D02*
X26035000Y-15113000D01*
X29845000Y-18923000D02*
X29845000Y-21209000D01*
X27305000Y-6731000D02*
X26035000Y-6731000D01*
X26035000Y-15113000D02*
X29845000Y-18923000D01*
%TO.N,~{CTRL_SS}*%
X74964750Y-29625750D02*
X74676000Y-29337000D01*
X74676000Y-29337000D02*
X56007000Y-29337000D01*
X75880000Y-32446000D02*
X74964750Y-31530750D01*
X74964750Y-31530750D02*
X74964750Y-29625750D01*
X56007000Y-29337000D02*
X47625000Y-20955000D01*
X75880000Y-33832500D02*
X75880000Y-32446000D01*
D42*
%TO.N,+3V3*%
X94892500Y-53437500D02*
X96520000Y-53437500D01*
X71205000Y-38520000D02*
X72192500Y-38520000D01*
X87122000Y-42545000D02*
X82390000Y-42545000D01*
X79865000Y-40020000D02*
X79067500Y-40020000D01*
X85267000Y-17981000D02*
X86871000Y-17981000D01*
X89260500Y-18004500D02*
X89284000Y-18028000D01*
X76330000Y-19933000D02*
X76330000Y-20798500D01*
X82390000Y-42545000D02*
X79865000Y-40020000D01*
X76711000Y-19552000D02*
X76330000Y-19933000D01*
X90681000Y-18028000D02*
X91951000Y-18028000D01*
X29337000Y-3175000D02*
X27432000Y-3175000D01*
X83696000Y-19552000D02*
X76711000Y-19552000D01*
X69345000Y-40380000D02*
X68710000Y-40380000D01*
X73409000Y-30728000D02*
X73880000Y-31199000D01*
X69599000Y-40126000D02*
X71205000Y-38520000D01*
X83696000Y-19552000D02*
X85267000Y-17981000D01*
X86871000Y-18004500D02*
X88141000Y-18004500D01*
X84732500Y-54350000D02*
X83592500Y-54350000D01*
X73880000Y-31199000D02*
X73880000Y-33832500D01*
X30226000Y-5461000D02*
X30226000Y-4064000D01*
X62360000Y-31744000D02*
X62360000Y-32844000D01*
X27432000Y-3175000D02*
X26035000Y-4572000D01*
X83696000Y-19552000D02*
X83696000Y-21076000D01*
X62360000Y-31744000D02*
X62360000Y-30644000D01*
X89284000Y-18028000D02*
X90681000Y-18028000D01*
X30226000Y-5461000D02*
X27940000Y-5461000D01*
X88141000Y-18004500D02*
X89260500Y-18004500D01*
X30226000Y-4064000D02*
X29337000Y-3175000D01*
X69599000Y-40126000D02*
X69345000Y-40380000D01*
X59440000Y-2280000D02*
X61595000Y-2280000D01*
X59440000Y-4820000D02*
X61595000Y-4820000D01*
D43*
%TO.N,+5V*%
X44375000Y-65480000D02*
X45974000Y-63881000D01*
X53340000Y-56515000D02*
X53340000Y-37592000D01*
X44323000Y-65532000D02*
X44375000Y-65480000D01*
X12065000Y-56192500D02*
X12758500Y-56192500D01*
X13335000Y-35560000D02*
X1905000Y-24130000D01*
X44375000Y-65480000D02*
X53340000Y-56515000D01*
X45974000Y-63881000D02*
X57277000Y-63881000D01*
X12758500Y-56192500D02*
X22098000Y-65532000D01*
X22098000Y-65532000D02*
X44323000Y-65532000D01*
X1905000Y-24130000D02*
X1905000Y-20955000D01*
X51308000Y-35560000D02*
X13335000Y-35560000D01*
X14595000Y-15240000D02*
X4445000Y-15240000D01*
X23705000Y-65915000D02*
X23705000Y-69440000D01*
X1905000Y-17780000D02*
X1905000Y-20955000D01*
X4445000Y-15240000D02*
X1905000Y-17780000D01*
X53340000Y-37592000D02*
X51308000Y-35560000D01*
D41*
%TO.N,CTRL_MOSI*%
X85852000Y-39624000D02*
X81748000Y-35520000D01*
X89154000Y-39624000D02*
X85852000Y-39624000D01*
X89281000Y-39497000D02*
X89154000Y-39624000D01*
X81748000Y-35520000D02*
X79067500Y-35520000D01*
%TO.N,Net-(D1-K)*%
X14595000Y-12435000D02*
X14860000Y-12700000D01*
X14860000Y-12700000D02*
X18410000Y-12700000D01*
%TO.N,CTRL_MISO*%
X82042000Y-34544000D02*
X79091500Y-34544000D01*
X87884000Y-38608000D02*
X86106000Y-38608000D01*
X79091500Y-34544000D02*
X79067500Y-34520000D01*
X88011000Y-38481000D02*
X87884000Y-38608000D01*
X86106000Y-38608000D02*
X82042000Y-34544000D01*
%TO.N,CTRL_CLK*%
X88519000Y-39116000D02*
X85979000Y-39116000D01*
X88646000Y-38989000D02*
X88519000Y-39116000D01*
X85979000Y-39116000D02*
X81883000Y-35020000D01*
X81883000Y-35020000D02*
X79067500Y-35020000D01*
%TO.N,/FPGA/RED1*%
X66678000Y-33268000D02*
X65916000Y-34030000D01*
X54740000Y-41650000D02*
X54740000Y-49270000D01*
X70107000Y-33268000D02*
X66678000Y-33268000D01*
X73380000Y-32985000D02*
X72647000Y-32252000D01*
X71123000Y-32252000D02*
X70107000Y-33268000D01*
X54740000Y-49270000D02*
X56645000Y-51175000D01*
X65916000Y-34030000D02*
X62360000Y-34030000D01*
X62360000Y-34030000D02*
X54740000Y-41650000D01*
X72647000Y-32252000D02*
X71123000Y-32252000D01*
X73380000Y-33832500D02*
X73380000Y-32985000D01*
%TO.N,/FPGA/GREEN1*%
X71613000Y-34520000D02*
X72192500Y-34520000D01*
X56645000Y-48635000D02*
X56645000Y-41015000D01*
X68583000Y-34157000D02*
X71250000Y-34157000D01*
X63122000Y-34538000D02*
X68202000Y-34538000D01*
X56645000Y-41015000D02*
X63122000Y-34538000D01*
X71250000Y-34157000D02*
X71613000Y-34520000D01*
X68202000Y-34538000D02*
X68583000Y-34157000D01*
%TO.N,/FPGA/BLUE1*%
X68329000Y-35046000D02*
X63884000Y-35046000D01*
X68837000Y-34538000D02*
X68329000Y-35046000D01*
X72192500Y-35020000D02*
X71478000Y-35020000D01*
X57915000Y-41015000D02*
X57915000Y-49905000D01*
X71478000Y-35020000D02*
X70996000Y-34538000D01*
X63884000Y-35046000D02*
X57915000Y-41015000D01*
X57915000Y-49905000D02*
X59185000Y-51175000D01*
X70996000Y-34538000D02*
X68837000Y-34538000D01*
%TO.N,/FPGA/RED2*%
X69218000Y-35427000D02*
X68583000Y-36062000D01*
X71335000Y-36020000D02*
X70742000Y-35427000D01*
X68583000Y-36062000D02*
X65408000Y-36062000D01*
X72192500Y-36020000D02*
X71335000Y-36020000D01*
X62995000Y-49905000D02*
X61725000Y-51175000D01*
X70742000Y-35427000D02*
X69218000Y-35427000D01*
X65408000Y-36062000D02*
X62995000Y-38475000D01*
X62995000Y-38475000D02*
X62995000Y-49905000D01*
%TO.N,/FPGA/GREEN2*%
X72192500Y-35520000D02*
X71439184Y-35520000D01*
X64646000Y-35554000D02*
X61725000Y-38475000D01*
X68456000Y-35554000D02*
X64646000Y-35554000D01*
X61725000Y-38475000D02*
X61725000Y-48635000D01*
X70838184Y-34919000D02*
X69091000Y-34919000D01*
X69091000Y-34919000D02*
X68456000Y-35554000D01*
X71439184Y-35520000D02*
X70838184Y-34919000D01*
%TO.N,/FPGA/BLUE2*%
X67313000Y-45841000D02*
X65535000Y-47619000D01*
X67313000Y-40126000D02*
X67313000Y-45841000D01*
X68329000Y-39110000D02*
X67313000Y-40126000D01*
X65535000Y-49905000D02*
X64265000Y-51175000D01*
X65535000Y-47619000D02*
X65535000Y-49905000D01*
X72192500Y-37520000D02*
X70554000Y-37520000D01*
X70554000Y-37520000D02*
X68964000Y-39110000D01*
X68964000Y-39110000D02*
X68329000Y-39110000D01*
%TO.N,/FPGA/ADDRA*%
X69980000Y-40507000D02*
X69980000Y-44190000D01*
X72192500Y-39020000D02*
X71467000Y-39020000D01*
X68075000Y-46095000D02*
X68075000Y-49905000D01*
X71467000Y-39020000D02*
X69980000Y-40507000D01*
X69980000Y-44190000D02*
X68075000Y-46095000D01*
X68075000Y-49905000D02*
X66805000Y-51175000D01*
%TO.N,/FPGA/ADDRB*%
X70879500Y-38020000D02*
X69154500Y-39745000D01*
X69154500Y-39745000D02*
X68456000Y-39745000D01*
X68456000Y-39745000D02*
X67694000Y-40507000D01*
X67694000Y-40507000D02*
X67694000Y-47746000D01*
X72192500Y-38020000D02*
X70879500Y-38020000D01*
X67694000Y-47746000D02*
X66805000Y-48635000D01*
%TO.N,/FPGA/ADDRC*%
X72880000Y-44211000D02*
X70615000Y-46476000D01*
X72880000Y-40707500D02*
X72880000Y-44211000D01*
X70615000Y-49905000D02*
X69345000Y-51175000D01*
X70615000Y-46476000D02*
X70615000Y-49905000D01*
%TO.N,/FPGA/ADDRD*%
X69345000Y-46857000D02*
X69345000Y-48635000D01*
X72192500Y-40020000D02*
X72192500Y-40707500D01*
X72192500Y-40707500D02*
X71250000Y-41650000D01*
X71250000Y-44952000D02*
X69345000Y-46857000D01*
X71250000Y-41650000D02*
X71250000Y-44952000D01*
D44*
%TO.N,/VBAT*%
X64770000Y-11430000D02*
X60452000Y-11430000D01*
X69088000Y-21717000D02*
X69088000Y-15748000D01*
X61214000Y-27178000D02*
X63627000Y-27178000D01*
X44958000Y-11430000D02*
X58547000Y-11430000D01*
X37670000Y-6731000D02*
X40259000Y-6731000D01*
X40259000Y-6731000D02*
X44958000Y-11430000D01*
X63627000Y-27178000D02*
X69088000Y-21717000D01*
X69088000Y-15748000D02*
X64770000Y-11430000D01*
D42*
%TO.N,+1V2*%
X65916000Y-41650000D02*
X66678000Y-42412000D01*
X67694000Y-38856000D02*
X66297000Y-38856000D01*
X81156000Y-38602000D02*
X80574000Y-38020000D01*
X69974500Y-37020000D02*
X69403000Y-37020000D01*
X69974500Y-37020000D02*
X72192500Y-37020000D01*
X69403000Y-37020000D02*
X68964000Y-37459000D01*
X80574000Y-38020000D02*
X79067500Y-38020000D01*
X66297000Y-38856000D02*
X65916000Y-39237000D01*
X68860500Y-37586000D02*
X68860500Y-37689500D01*
X65916000Y-39237000D02*
X65916000Y-41650000D01*
X68860500Y-37689500D02*
X67694000Y-38856000D01*
D41*
%TO.N,Net-(U3D-VCCPLL)*%
X69472000Y-35808000D02*
X70234000Y-35808000D01*
X68760000Y-36520000D02*
X67744000Y-36520000D01*
X70946000Y-36520000D02*
X70234000Y-35808000D01*
X67744000Y-36520000D02*
X67059000Y-37205000D01*
X69472000Y-35808000D02*
X68760000Y-36520000D01*
X72192500Y-36520000D02*
X70946000Y-36520000D01*
%TO.N,/FPGA/VPP_2V5*%
X72061500Y-33014000D02*
X72880000Y-33832500D01*
X71377000Y-33014000D02*
X72061500Y-33014000D01*
%TO.N,Net-(D3-K)*%
X87402500Y-57167500D02*
X87402500Y-54350000D01*
X87045000Y-57525000D02*
X87402500Y-57167500D01*
X87407500Y-49905000D02*
X87407500Y-54345000D01*
X87407500Y-54345000D02*
X87402500Y-54350000D01*
%TO.N,/FPGA/FLASH_MOSI*%
X73152000Y-3556000D02*
X73660000Y-4064000D01*
X73660000Y-7493000D02*
X72390000Y-8763000D01*
X72390000Y-8763000D02*
X72390000Y-10160000D01*
X85096000Y-24886000D02*
X85598000Y-24384000D01*
X69850000Y-5080000D02*
X71374000Y-3556000D01*
X83781000Y-24886000D02*
X85096000Y-24886000D01*
X71374000Y-3556000D02*
X73152000Y-3556000D01*
X73660000Y-7493000D02*
X73660000Y-4064000D01*
%TO.N,/FPGA/FLASH_MISO*%
X75565000Y-21717000D02*
X74930000Y-21082000D01*
X72390000Y-5080000D02*
X72390000Y-6350000D01*
X77972000Y-22346000D02*
X77343000Y-21717000D01*
X74930000Y-21082000D02*
X74930000Y-12700000D01*
X77343000Y-21717000D02*
X75565000Y-21717000D01*
X72390000Y-6350000D02*
X70739000Y-8001000D01*
X73787000Y-11557000D02*
X74930000Y-12700000D01*
X78531000Y-22346000D02*
X77972000Y-22346000D01*
X71628000Y-11557000D02*
X73787000Y-11557000D01*
X70739000Y-8001000D02*
X70739000Y-10668000D01*
X70739000Y-10668000D02*
X71628000Y-11557000D01*
%TO.N,/FPGA/ICE_SCK*%
X88164500Y-23616000D02*
X83569000Y-23616000D01*
X74422000Y-11430000D02*
X73660000Y-10668000D01*
X73660000Y-10668000D02*
X73660000Y-9017000D01*
X74930000Y-5080000D02*
X74930000Y-7747000D01*
X81918000Y-24124000D02*
X81918000Y-25076500D01*
X91951000Y-19829500D02*
X91951000Y-19682000D01*
X73660000Y-9017000D02*
X74930000Y-7747000D01*
X79505000Y-27489500D02*
X79505000Y-29458000D01*
X91951000Y-19682000D02*
X93091000Y-18542000D01*
X87757000Y-11430000D02*
X74422000Y-11430000D01*
X81918000Y-25076500D02*
X79505000Y-27489500D01*
X82426000Y-23616000D02*
X84331000Y-23616000D01*
X82426000Y-23616000D02*
X81918000Y-24124000D01*
X93091000Y-18542000D02*
X93091000Y-16764000D01*
X91951000Y-19829500D02*
X88164500Y-23616000D01*
X77380000Y-31583000D02*
X77380000Y-33832500D01*
X93091000Y-16764000D02*
X87757000Y-11430000D01*
X79505000Y-29458000D02*
X77380000Y-31583000D01*
%TO.N,/FPGA/CDONE*%
X85344000Y-41148000D02*
X81216000Y-37020000D01*
X91186000Y-40259000D02*
X90297000Y-41148000D01*
X87630000Y-46990000D02*
X93980000Y-46990000D01*
X85217000Y-49403000D02*
X87630000Y-46990000D01*
X93980000Y-46990000D02*
X96520000Y-44450000D01*
X91645908Y-38862000D02*
X91186000Y-39321908D01*
X95758000Y-38862000D02*
X91645908Y-38862000D01*
X91186000Y-39321908D02*
X91186000Y-40259000D01*
X96520000Y-39624000D02*
X95758000Y-38862000D01*
X96520000Y-44450000D02*
X96520000Y-39624000D01*
X90297000Y-41148000D02*
X85344000Y-41148000D01*
X81216000Y-37020000D02*
X79067500Y-37020000D01*
%TO.N,Net-(R6-Pad2)*%
X78490000Y-65145000D02*
X83820000Y-65145000D01*
%TO.N,Net-(U6-IO3)*%
X85601000Y-22346000D02*
X84331000Y-22346000D01*
X86236000Y-21711000D02*
X85601000Y-22346000D01*
X86871000Y-19806000D02*
X86236000Y-20441000D01*
X86236000Y-20441000D02*
X86236000Y-21711000D01*
%TO.N,Net-(U6-IO2)*%
X78108000Y-23616000D02*
X77322500Y-23616000D01*
X77322500Y-23616000D02*
X76330000Y-22623500D01*
%TO.N,/FPGA/GLOBAL_CLK*%
X74880000Y-33832500D02*
X74880000Y-32072000D01*
X73790000Y-30093000D02*
X72012000Y-30093000D01*
X72012000Y-30093000D02*
X71123000Y-30982000D01*
X74425000Y-30728000D02*
X73790000Y-30093000D01*
X74880000Y-32072000D02*
X74425000Y-31617000D01*
X71123000Y-30982000D02*
X65535000Y-30982000D01*
X74425000Y-31617000D02*
X74425000Y-30728000D01*
%TO.N,/FPGA/CLK*%
X71729000Y-39520000D02*
X72192500Y-39520000D01*
X70615000Y-44698000D02*
X70615000Y-40634000D01*
X68710000Y-46603000D02*
X70615000Y-44698000D01*
X70615000Y-40634000D02*
X71729000Y-39520000D01*
X68710000Y-46736000D02*
X68710000Y-46603000D01*
%TO.N,/FPGA/LATCH*%
X71885000Y-46730000D02*
X71885000Y-48635000D01*
X73380000Y-40707500D02*
X73380000Y-45235000D01*
X73380000Y-45235000D02*
X71885000Y-46730000D01*
%TO.N,/FPGA/OE*%
X76965000Y-48635000D02*
X74425000Y-51175000D01*
X75380000Y-43242895D02*
X76965000Y-44827895D01*
X75380000Y-40707500D02*
X75380000Y-43242895D01*
X76965000Y-44827895D02*
X76965000Y-48635000D01*
%TO.N,/FPGA/~{CRESET_B}*%
X93067500Y-54265000D02*
X92710000Y-54622500D01*
X91313000Y-38354000D02*
X90678000Y-38989000D01*
X93067500Y-53437500D02*
X93067500Y-54265000D01*
X96393000Y-38354000D02*
X91313000Y-38354000D01*
X81478000Y-36520000D02*
X79067500Y-36520000D01*
X90678000Y-40132000D02*
X90170000Y-40640000D01*
X93067500Y-53437500D02*
X94342500Y-52162500D01*
X90170000Y-40640000D02*
X85598000Y-40640000D01*
X97282000Y-46736000D02*
X97282000Y-39243000D01*
X85598000Y-40640000D02*
X81478000Y-36520000D01*
X90678000Y-38989000D02*
X90678000Y-40132000D01*
X97282000Y-39243000D02*
X96393000Y-38354000D01*
X94342500Y-49675500D02*
X97282000Y-46736000D01*
X92710000Y-54622500D02*
X92710000Y-57150000D01*
X94342500Y-52162500D02*
X94342500Y-49675500D01*
%TO.N,Net-(D2-K)*%
X94999000Y-40764000D02*
X94615000Y-41148000D01*
X94615000Y-41148000D02*
X94615000Y-43431000D01*
%TO.N,~{CTRL_RESET}*%
X89789000Y-40132000D02*
X89916000Y-40005000D01*
X85725000Y-40132000D02*
X89789000Y-40132000D01*
X79067500Y-36020000D02*
X81613000Y-36020000D01*
X81613000Y-36020000D02*
X85725000Y-40132000D01*
%TO.N,USER_LED*%
X91313000Y-41656000D02*
X92202000Y-40767000D01*
X79067500Y-37520000D02*
X81081000Y-37520000D01*
X85217000Y-41656000D02*
X91313000Y-41656000D01*
X81081000Y-37520000D02*
X85217000Y-41656000D01*
%TO.N,/FPGA/ICE_SS*%
X79378000Y-26664000D02*
X81029000Y-25013000D01*
X76880000Y-33832500D02*
X76880000Y-30940000D01*
X78235000Y-29585000D02*
X78235000Y-27426000D01*
X76880000Y-30940000D02*
X78235000Y-29585000D01*
X81788000Y-9398000D02*
X90170000Y-9398000D01*
X95250000Y-14478000D02*
X95250000Y-27940000D01*
X78997000Y-26664000D02*
X79378000Y-26664000D01*
X77470000Y-5080000D02*
X81788000Y-9398000D01*
X78235000Y-27426000D02*
X78997000Y-26664000D01*
X90170000Y-9398000D02*
X95250000Y-14478000D01*
%TO.N,/FPGA/ICE_MISO*%
X77880000Y-32610000D02*
X80772000Y-29718000D01*
X89916000Y-10160000D02*
X74930000Y-10160000D01*
X94361000Y-19304000D02*
X94361000Y-14605000D01*
X77880000Y-33832500D02*
X77880000Y-32610000D01*
X94361000Y-14605000D02*
X89916000Y-10160000D01*
X88011000Y-25654000D02*
X94361000Y-19304000D01*
X80772000Y-27178000D02*
X82296000Y-25654000D01*
X80772000Y-29718000D02*
X80772000Y-27178000D01*
X82296000Y-25654000D02*
X88011000Y-25654000D01*
%TO.N,/FPGA/ICE_MOSI*%
X72390000Y-12700000D02*
X72390000Y-21590000D01*
X76457000Y-25657000D02*
X76457000Y-33649000D01*
X72390000Y-21590000D02*
X76457000Y-25657000D01*
%TO.N,Net-(J9-Pin_2)*%
X81791000Y-22981000D02*
X87506000Y-22981000D01*
X79886000Y-21076000D02*
X81791000Y-22981000D01*
X87506000Y-22981000D02*
X89411000Y-21076000D01*
X89411000Y-21076000D02*
X89411000Y-19829500D01*
X79886000Y-21076000D02*
X78743000Y-21076000D01*
%TD*%
%TA.AperFunction,Conductor*%
%TO.N,+1V2*%
G36*
X93106064Y-31111422D02*
G01*
X93166531Y-31123453D01*
X93211961Y-31142277D01*
X93252691Y-31169501D01*
X93287457Y-31204281D01*
X93314621Y-31244959D01*
X93314665Y-31245024D01*
X93333469Y-31290464D01*
X93345473Y-31350933D01*
X93347885Y-31375521D01*
X93346261Y-35159948D01*
X93345380Y-37212489D01*
X93345380Y-37212693D01*
X93345000Y-37084000D01*
X90681000Y-37084000D01*
X90681000Y-36503364D01*
X90682282Y-36485434D01*
X90686500Y-36456094D01*
X90686500Y-35185418D01*
X90686500Y-35185411D01*
X90685251Y-35159977D01*
X90682830Y-35135395D01*
X90679092Y-35110201D01*
X90667067Y-35049750D01*
X90655827Y-35012696D01*
X90652301Y-35001071D01*
X90633486Y-34955649D01*
X90609503Y-34910782D01*
X90609502Y-34910781D01*
X90608810Y-34909745D01*
X90582292Y-34870059D01*
X90562300Y-34845699D01*
X90550024Y-34830740D01*
X90550008Y-34830723D01*
X90515275Y-34795990D01*
X90515258Y-34795974D01*
X90475941Y-34763708D01*
X90475940Y-34763707D01*
X90475936Y-34763704D01*
X90435205Y-34736489D01*
X90390344Y-34712510D01*
X90390342Y-34712509D01*
X90390338Y-34712507D01*
X90344938Y-34693701D01*
X90296246Y-34678931D01*
X90296230Y-34678927D01*
X90235796Y-34666907D01*
X90210594Y-34663169D01*
X90210584Y-34663168D01*
X90186050Y-34660752D01*
X90186024Y-34660750D01*
X90160590Y-34659500D01*
X90160589Y-34659500D01*
X84851411Y-34659500D01*
X84851406Y-34659500D01*
X84830214Y-34660541D01*
X84825975Y-34660750D01*
X84825972Y-34660750D01*
X84825948Y-34660752D01*
X84801427Y-34663167D01*
X84801390Y-34663171D01*
X84776199Y-34666908D01*
X84776181Y-34666911D01*
X84715755Y-34678931D01*
X84715747Y-34678932D01*
X84695493Y-34685076D01*
X84658925Y-34690500D01*
X84600932Y-34690500D01*
X84526699Y-34705265D01*
X84442515Y-34761516D01*
X84386266Y-34845697D01*
X84371500Y-34919930D01*
X84371500Y-34947519D01*
X84361910Y-34995735D01*
X84359697Y-35001077D01*
X84344930Y-35049756D01*
X84344929Y-35049762D01*
X84332907Y-35110201D01*
X84329168Y-35135411D01*
X84329168Y-35135414D01*
X84326752Y-35159948D01*
X84326750Y-35159976D01*
X84325500Y-35185406D01*
X84325500Y-36028688D01*
X84305498Y-36096809D01*
X84251842Y-36143302D01*
X84181568Y-36153406D01*
X84116988Y-36123912D01*
X84110405Y-36117783D01*
X82324201Y-34331580D01*
X82307811Y-34311397D01*
X82302877Y-34303845D01*
X82302876Y-34303843D01*
X82280126Y-34286137D01*
X82270133Y-34277312D01*
X82268822Y-34276201D01*
X82268818Y-34276197D01*
X82268813Y-34276193D01*
X82268809Y-34276190D01*
X82253230Y-34265066D01*
X82249060Y-34261957D01*
X82210765Y-34232152D01*
X82210764Y-34232151D01*
X82210761Y-34232150D01*
X82204293Y-34228649D01*
X82197738Y-34225444D01*
X82151215Y-34211593D01*
X82146262Y-34210006D01*
X82130091Y-34204455D01*
X82072155Y-34163420D01*
X82045601Y-34097576D01*
X82045000Y-34085281D01*
X82045000Y-32756500D01*
X82065002Y-32688379D01*
X82118658Y-32641886D01*
X82171000Y-32630500D01*
X88524995Y-32630500D01*
X88525000Y-32630500D01*
X88632456Y-32618947D01*
X88683967Y-32607741D01*
X88786504Y-32573613D01*
X88907543Y-32495825D01*
X88907545Y-32495822D01*
X88907547Y-32495822D01*
X88955503Y-32454267D01*
X88960347Y-32450070D01*
X88984248Y-32422486D01*
X89043974Y-32384104D01*
X89079472Y-32379000D01*
X89411000Y-32379000D01*
X89665000Y-32379000D01*
X89665000Y-31375411D01*
X89667421Y-31350831D01*
X89674727Y-31314096D01*
X89679445Y-31290378D01*
X89698256Y-31244963D01*
X89725474Y-31204228D01*
X89760228Y-31169474D01*
X89800963Y-31142256D01*
X89846378Y-31123445D01*
X89870096Y-31118727D01*
X89906831Y-31111421D01*
X89931411Y-31109000D01*
X93081476Y-31109000D01*
X93106064Y-31111422D01*
G37*
%TD.AperFunction*%
%TD*%
%TA.AperFunction,Conductor*%
%TO.N,+1V2*%
G36*
X88768009Y-37090958D02*
G01*
X88846826Y-37118537D01*
X88846827Y-37118537D01*
X88846830Y-37118538D01*
X89029997Y-37139176D01*
X89030000Y-37139176D01*
X89030003Y-37139176D01*
X89213169Y-37118538D01*
X89213170Y-37118537D01*
X89213174Y-37118537D01*
X89291991Y-37090958D01*
X89332945Y-37084000D01*
X89743055Y-37084000D01*
X89784009Y-37090958D01*
X89862826Y-37118537D01*
X89862827Y-37118537D01*
X89862830Y-37118538D01*
X90045997Y-37139176D01*
X90046000Y-37139176D01*
X90046003Y-37139176D01*
X90229169Y-37118538D01*
X90229170Y-37118537D01*
X90229174Y-37118537D01*
X90307991Y-37090958D01*
X90348945Y-37084000D01*
X90681000Y-37084000D01*
X93345000Y-37084000D01*
X93345380Y-37212721D01*
X93345380Y-37213129D01*
X93345443Y-37234358D01*
X93346623Y-37633885D01*
X93327138Y-37700981D01*
X93274470Y-37746892D01*
X93222625Y-37758250D01*
X91360176Y-37758250D01*
X91343991Y-37757189D01*
X91313000Y-37753109D01*
X91157478Y-37773584D01*
X91157477Y-37773584D01*
X91012553Y-37833613D01*
X90920994Y-37903869D01*
X90920988Y-37903874D01*
X90888106Y-37929106D01*
X90869071Y-37953911D01*
X90858380Y-37966100D01*
X90760799Y-38063681D01*
X90699478Y-38097166D01*
X90673119Y-38100000D01*
X88731215Y-38100000D01*
X88664176Y-38080315D01*
X88626221Y-38041972D01*
X88604624Y-38007600D01*
X88484400Y-37887376D01*
X88340437Y-37796918D01*
X88273752Y-37773584D01*
X88179951Y-37740761D01*
X88011003Y-37721726D01*
X88010997Y-37721726D01*
X87842048Y-37740761D01*
X87681560Y-37796919D01*
X87537601Y-37887375D01*
X87449044Y-37975932D01*
X87387720Y-38009416D01*
X87361363Y-38012250D01*
X86404129Y-38012250D01*
X86337090Y-37992565D01*
X86316448Y-37975931D01*
X85636198Y-37295681D01*
X85602713Y-37234358D01*
X85607697Y-37164666D01*
X85649569Y-37108733D01*
X85715033Y-37084316D01*
X85723879Y-37084000D01*
X88727055Y-37084000D01*
X88768009Y-37090958D01*
G37*
%TD.AperFunction*%
%TD*%
%TA.AperFunction,Conductor*%
%TO.N,+3V3*%
G36*
X90185170Y-34921421D02*
G01*
X90211458Y-34926649D01*
X90245621Y-34933445D01*
X90291037Y-34952257D01*
X90331768Y-34979472D01*
X90366527Y-35014231D01*
X90393741Y-35054959D01*
X90412554Y-35100378D01*
X90424579Y-35160829D01*
X90427000Y-35185411D01*
X90427000Y-36456096D01*
X90406998Y-36524217D01*
X90353342Y-36570710D01*
X90311591Y-36581650D01*
X90264273Y-36585641D01*
X90264272Y-36585641D01*
X90223314Y-36592600D01*
X90223312Y-36592600D01*
X90141031Y-36613825D01*
X90129371Y-36617905D01*
X90101868Y-36624182D01*
X90060110Y-36628887D01*
X90031896Y-36628887D01*
X89990126Y-36624181D01*
X89962620Y-36617903D01*
X89950979Y-36613830D01*
X89950980Y-36613830D01*
X89950962Y-36613824D01*
X89893401Y-36598976D01*
X89868680Y-36592599D01*
X89868678Y-36592598D01*
X89827731Y-36585642D01*
X89827725Y-36585641D01*
X89743057Y-36578500D01*
X89743055Y-36578500D01*
X89332945Y-36578500D01*
X89332943Y-36578500D01*
X89248274Y-36585641D01*
X89248272Y-36585641D01*
X89207314Y-36592600D01*
X89207312Y-36592600D01*
X89125031Y-36613825D01*
X89113371Y-36617905D01*
X89085868Y-36624182D01*
X89044110Y-36628887D01*
X89015896Y-36628887D01*
X88974126Y-36624181D01*
X88946620Y-36617903D01*
X88934979Y-36613830D01*
X88934980Y-36613830D01*
X88934962Y-36613824D01*
X88877401Y-36598976D01*
X88852680Y-36592599D01*
X88852678Y-36592598D01*
X88811731Y-36585642D01*
X88811725Y-36585641D01*
X88727057Y-36578500D01*
X88727055Y-36578500D01*
X85723879Y-36578500D01*
X85723200Y-36578512D01*
X85705838Y-36578821D01*
X85696974Y-36579138D01*
X85678964Y-36580104D01*
X85538386Y-36610685D01*
X85538385Y-36610685D01*
X85472914Y-36635104D01*
X85346635Y-36704058D01*
X85263596Y-36787096D01*
X85201284Y-36821121D01*
X85174502Y-36824000D01*
X84868813Y-36824000D01*
X84800692Y-36803998D01*
X84779718Y-36787095D01*
X84621905Y-36629282D01*
X84587879Y-36566970D01*
X84585000Y-36540187D01*
X84585000Y-35185411D01*
X84587421Y-35160831D01*
X84599445Y-35100380D01*
X84618256Y-35054963D01*
X84645474Y-35014228D01*
X84680228Y-34979474D01*
X84720963Y-34952256D01*
X84766378Y-34933445D01*
X84790096Y-34928727D01*
X84826831Y-34921421D01*
X84851411Y-34919000D01*
X90160589Y-34919000D01*
X90185170Y-34921421D01*
G37*
%TD.AperFunction*%
%TD*%
%TA.AperFunction,Conductor*%
%TO.N,GND*%
G36*
X88592039Y-26810685D02*
G01*
X88637794Y-26863489D01*
X88649000Y-26915000D01*
X88649000Y-32001000D01*
X88629315Y-32068039D01*
X88576511Y-32113794D01*
X88525000Y-32125000D01*
X82169000Y-32125000D01*
X82101961Y-32105315D01*
X82056206Y-32052511D01*
X82045000Y-32001000D01*
X82045000Y-26915000D01*
X82064685Y-26847961D01*
X82117489Y-26802206D01*
X82169000Y-26791000D01*
X88525000Y-26791000D01*
X88592039Y-26810685D01*
G37*
%TD.AperFunction*%
%TD*%
M02*
