
Selected circuits
===================
 - **Circuit**: 9-bit unsigned adders (no overflow)
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and mse parameters

Parameters of selected circuits
----------------------------

| Circuit name | MAE<sub>%</sub> | WCE<sub>%</sub> | EP<sub>%</sub> | MRE<sub>%</sub> | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| add9se_07Y | 0.00 | 0.00 | 0.00 | 0.00 | 0 |  [[Verilog](add9se_07Y.v)]  [[C](add9se_07Y.c)] |
| add9se_0E4 | 0.088 | 0.20 | 68.75 | 2.06 | 1.2 |  [[Verilog](add9se_0E4.v)]  [[C](add9se_0E4.c)] |
| add9se_077 | 0.15 | 0.29 | 87.50 | 3.42 | 3.0 |  [[Verilog](add9se_077.v)]  [[C](add9se_077.c)] |
| add9se_0DX | 0.23 | 0.68 | 84.38 | 5.20 | 9.0 |  [[Verilog](add9se_0DX.v)]  [[C](add9se_0DX.c)] |
| add9se_07F | 0.47 | 1.37 | 94.14 | 9.31 | 33 |  [[Verilog](add9se_07F.v)]  [[C](add9se_07F.c)] |
| add9se_036 | 0.86 | 2.54 | 96.88 | 18.00 | 112 |  [[Verilog](add9se_036.v)]  [[C](add9se_036.c)] |
| add9se_056 | 1.52 | 3.52 | 99.12 | 34.40 | 300 |  [[Verilog](add9se_056.v)]  [[C](add9se_056.c)] |
| add9se_048 | 2.49 | 6.25 | 98.97 | 55.73 | 896 |  [[Verilog](add9se_048.v)]  [[C](add9se_048.c)] |
| add9se_0AL | 3.92 | 12.40 | 99.24 | 74.66 | 2406 |  [[Verilog](add9se_0AL.v)]  [[C](add9se_0AL.c)] |
| add9se_0DV | 7.19 | 24.80 | 99.53 | 69.54 | 8574 |  [[Verilog](add9se_0DV.v)]  [[C](add9se_0DV.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)

References
--------------
n/a

             