Analysis & Synthesis report for paint
Wed Mar 11 12:56:14 2020
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |paint|controller:c0|current_state
 10. State Machine - |paint|controller:c0|next_state
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated
 15. Parameter Settings for User Entity Instance: vga_adapter:VGA
 16. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 17. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 18. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 19. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 20. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 21. altsyncram Parameter Settings by Entity Instance
 22. altpll Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "controller:c0"
 24. Port Connectivity Checks: "rate_divider:movement_divider2"
 25. Port Connectivity Checks: "datapath:d0"
 26. Port Connectivity Checks: "rate_divider:movement_divider"
 27. Post-Synthesis Netlist Statistics for Top Partition
 28. Elapsed Time Per Partition
 29. Analysis & Synthesis Messages
 30. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Mar 11 12:56:14 2020       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; paint                                       ;
; Top-level Entity Name              ; paint                                       ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 363                                         ;
;     Total combinational functions  ; 358                                         ;
;     Dedicated logic registers      ; 169                                         ;
; Total registers                    ; 169                                         ;
; Total pins                         ; 76                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 57,600                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; paint              ; paint              ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                   ;
+--------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                           ; Library ;
+--------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; vga_adapter/vga_controller.v         ; yes             ; User Verilog HDL File        ; C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/vga_adapter/vga_controller.v         ;         ;
; vga_adapter/vga_address_translator.v ; yes             ; User Verilog HDL File        ; C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/vga_adapter/vga_address_translator.v ;         ;
; vga_adapter/vga_adapter.v            ; yes             ; User Verilog HDL File        ; C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/vga_adapter/vga_adapter.v            ;         ;
; vga_adapter/vga_pll.v                ; yes             ; User Wizard-Generated File   ; C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/vga_adapter/vga_pll.v                ;         ;
; paint.v                              ; yes             ; User Verilog HDL File        ; C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/paint.v                              ;         ;
; rate_divider.v                       ; yes             ; User Verilog HDL File        ; C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/rate_divider.v                       ;         ;
; controller.v                         ; yes             ; User Verilog HDL File        ; C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/controller.v                         ;         ;
; movement_control.v                   ; yes             ; User Verilog HDL File        ; C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/movement_control.v                   ;         ;
; altsyncram.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                  ;         ;
; stratix_ram_block.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                           ;         ;
; lpm_mux.inc                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                     ;         ;
; lpm_decode.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                  ;         ;
; aglobal161.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc                                                                                  ;         ;
; a_rdenreg.inc                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                   ;         ;
; altrom.inc                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altrom.inc                                                                                      ;         ;
; altram.inc                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altram.inc                                                                                      ;         ;
; altdpram.inc                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.inc                                                                                    ;         ;
; db/altsyncram_60g1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/db/altsyncram_60g1.tdf               ;         ;
; db/decode_lsa.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/db/decode_lsa.tdf                    ;         ;
; db/decode_e8a.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/db/decode_e8a.tdf                    ;         ;
; db/mux_0nb.tdf                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/db/mux_0nb.tdf                       ;         ;
; altpll.tdf                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf                                                                                      ;         ;
; stratix_pll.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                                 ;         ;
; stratixii_pll.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                               ;         ;
; cycloneii_pll.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                               ;         ;
; drawsquare.v                         ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/drawsquare.v                         ;         ;
+--------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 363            ;
;                                             ;                ;
; Total combinational functions               ; 358            ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 63             ;
;     -- 3 input functions                    ; 133            ;
;     -- <=2 input functions                  ; 162            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 173            ;
;     -- arithmetic mode                      ; 185            ;
;                                             ;                ;
; Total registers                             ; 169            ;
;     -- Dedicated logic registers            ; 169            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 76             ;
; Total memory bits                           ; 57600          ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 116            ;
; Total fan-out                               ; 1904           ;
; Average fan-out                             ; 2.76           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                   ; Entity Name            ; Library Name ;
+---------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |paint                                                  ; 358 (1)             ; 169 (0)                   ; 57600       ; 0            ; 0       ; 0         ; 76   ; 0            ; |paint                                                                                                ; paint                  ; work         ;
;    |controller:c0|                                      ; 32 (32)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |paint|controller:c0                                                                                  ; controller             ; work         ;
;    |datapath:d0|                                        ; 132 (56)            ; 50 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |paint|datapath:d0                                                                                    ; datapath               ; work         ;
;       |drawSquare:sq|                                   ; 76 (76)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |paint|datapath:d0|drawSquare:sq                                                                      ; drawSquare             ; work         ;
;    |movement_control:movement|                          ; 18 (18)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |paint|movement_control:movement                                                                      ; movement_control       ; work         ;
;    |rate_divider:movement_divider2|                     ; 38 (38)             ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |paint|rate_divider:movement_divider2                                                                 ; rate_divider           ; work         ;
;    |rate_divider:movement_divider|                      ; 38 (38)             ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |paint|rate_divider:movement_divider                                                                  ; rate_divider           ; work         ;
;    |vga_adapter:VGA|                                    ; 99 (3)              ; 30 (0)                    ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |paint|vga_adapter:VGA                                                                                ; vga_adapter            ; work         ;
;       |altsyncram:VideoMemory|                          ; 12 (0)              ; 4 (0)                     ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |paint|vga_adapter:VGA|altsyncram:VideoMemory                                                         ; altsyncram             ; work         ;
;          |altsyncram_60g1:auto_generated|               ; 12 (0)              ; 4 (4)                     ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |paint|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated                          ; altsyncram_60g1        ; work         ;
;             |decode_e8a:rden_decode_b|                  ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |paint|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|decode_e8a:rden_decode_b ; decode_e8a             ; work         ;
;             |decode_lsa:decode2|                        ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |paint|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|decode_lsa:decode2       ; decode_lsa             ; work         ;
;             |mux_0nb:mux3|                              ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |paint|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|mux_0nb:mux3             ; mux_0nb                ; work         ;
;       |vga_address_translator:user_input_translator|    ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |paint|vga_adapter:VGA|vga_address_translator:user_input_translator                                   ; vga_address_translator ; work         ;
;       |vga_controller:controller|                       ; 66 (48)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |paint|vga_adapter:VGA|vga_controller:controller                                                      ; vga_controller         ; work         ;
;          |vga_address_translator:controller_translator| ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |paint|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator         ; vga_address_translator ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |paint|vga_adapter:VGA|vga_pll:mypll                                                                  ; vga_pll                ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |paint|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                          ; altpll                 ; work         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                      ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 19200        ; 3            ; 19200        ; 3            ; 57600 ; None ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |paint|controller:c0|current_state                                                                                                                                                             ;
+------------------------+------------------------+--------------------+-----------------------+-----------------------+----------------------+----------------------+----------------------+--------------------+
; Name                   ; current_state.FREEDRAW ; current_state.DRAW ; current_state.LOAD_Y2 ; current_state.LOAD_X2 ; current_state.WAIT_2 ; current_state.LOAD_Y ; current_state.LOAD_X ; current_state.WAIT ;
+------------------------+------------------------+--------------------+-----------------------+-----------------------+----------------------+----------------------+----------------------+--------------------+
; current_state.WAIT     ; 0                      ; 0                  ; 0                     ; 0                     ; 0                    ; 0                    ; 0                    ; 0                  ;
; current_state.LOAD_X   ; 0                      ; 0                  ; 0                     ; 0                     ; 0                    ; 0                    ; 1                    ; 1                  ;
; current_state.LOAD_Y   ; 0                      ; 0                  ; 0                     ; 0                     ; 0                    ; 1                    ; 0                    ; 1                  ;
; current_state.WAIT_2   ; 0                      ; 0                  ; 0                     ; 0                     ; 1                    ; 0                    ; 0                    ; 1                  ;
; current_state.LOAD_X2  ; 0                      ; 0                  ; 0                     ; 1                     ; 0                    ; 0                    ; 0                    ; 1                  ;
; current_state.LOAD_Y2  ; 0                      ; 0                  ; 1                     ; 0                     ; 0                    ; 0                    ; 0                    ; 1                  ;
; current_state.DRAW     ; 0                      ; 1                  ; 0                     ; 0                     ; 0                    ; 0                    ; 0                    ; 1                  ;
; current_state.FREEDRAW ; 1                      ; 0                  ; 0                     ; 0                     ; 0                    ; 0                    ; 0                    ; 1                  ;
+------------------------+------------------------+--------------------+-----------------------+-----------------------+----------------------+----------------------+----------------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |paint|controller:c0|next_state                                                                                                                                     ;
+---------------------+---------------------+-----------------+--------------------+--------------------+-------------------+-------------------+-------------------+-----------------+
; Name                ; next_state.FREEDRAW ; next_state.DRAW ; next_state.LOAD_Y2 ; next_state.LOAD_X2 ; next_state.WAIT_2 ; next_state.LOAD_Y ; next_state.LOAD_X ; next_state.WAIT ;
+---------------------+---------------------+-----------------+--------------------+--------------------+-------------------+-------------------+-------------------+-----------------+
; next_state.WAIT     ; 0                   ; 0               ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ;
; next_state.LOAD_X   ; 0                   ; 0               ; 0                  ; 0                  ; 0                 ; 0                 ; 1                 ; 1               ;
; next_state.LOAD_Y   ; 0                   ; 0               ; 0                  ; 0                  ; 0                 ; 1                 ; 0                 ; 1               ;
; next_state.WAIT_2   ; 0                   ; 0               ; 0                  ; 0                  ; 1                 ; 0                 ; 0                 ; 1               ;
; next_state.LOAD_X2  ; 0                   ; 0               ; 0                  ; 1                  ; 0                 ; 0                 ; 0                 ; 1               ;
; next_state.LOAD_Y2  ; 0                   ; 0               ; 1                  ; 0                  ; 0                 ; 0                 ; 0                 ; 1               ;
; next_state.DRAW     ; 0                   ; 1               ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 1               ;
; next_state.FREEDRAW ; 1                   ; 0               ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 1               ;
+---------------------+---------------------+-----------------+--------------------+--------------------+-------------------+-------------------+-------------------+-----------------+


+------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                       ;
+-------------------------------------------------+----------------------------------------+
; Register name                                   ; Reason for Removal                     ;
+-------------------------------------------------+----------------------------------------+
; rate_divider:movement_divider2|OldSpeed[0..5]   ; Stuck at VCC due to stuck port data_in ;
; rate_divider:movement_divider2|OldSpeed[6..8]   ; Stuck at GND due to stuck port data_in ;
; rate_divider:movement_divider2|OldSpeed[9]      ; Stuck at VCC due to stuck port data_in ;
; rate_divider:movement_divider2|OldSpeed[10..13] ; Stuck at GND due to stuck port data_in ;
; rate_divider:movement_divider2|OldSpeed[14]     ; Stuck at VCC due to stuck port data_in ;
; rate_divider:movement_divider2|OldSpeed[15]     ; Stuck at GND due to stuck port data_in ;
; rate_divider:movement_divider2|OldSpeed[16..19] ; Stuck at VCC due to stuck port data_in ;
; rate_divider:movement_divider2|OldSpeed[20..27] ; Stuck at GND due to stuck port data_in ;
; rate_divider:movement_divider|OldSpeed[0..9]    ; Stuck at VCC due to stuck port data_in ;
; rate_divider:movement_divider|OldSpeed[10..12]  ; Stuck at GND due to stuck port data_in ;
; rate_divider:movement_divider|OldSpeed[13]      ; Stuck at VCC due to stuck port data_in ;
; rate_divider:movement_divider|OldSpeed[14..17]  ; Stuck at GND due to stuck port data_in ;
; rate_divider:movement_divider|OldSpeed[18]      ; Stuck at VCC due to stuck port data_in ;
; rate_divider:movement_divider|OldSpeed[19]      ; Stuck at GND due to stuck port data_in ;
; rate_divider:movement_divider|OldSpeed[20..23]  ; Stuck at VCC due to stuck port data_in ;
; rate_divider:movement_divider|OldSpeed[24..27]  ; Stuck at GND due to stuck port data_in ;
; datapath:d0|drawSquare:sq|yCounter[7]           ; Lost fanout                            ;
; datapath:d0|drawSquare:sq|Done                  ; Stuck at GND due to stuck port data_in ;
; controller:c0|current_state~2                   ; Lost fanout                            ;
; controller:c0|current_state~3                   ; Lost fanout                            ;
; controller:c0|current_state~4                   ; Lost fanout                            ;
; controller:c0|current_state~5                   ; Lost fanout                            ;
; controller:c0|current_state~6                   ; Lost fanout                            ;
; controller:c0|current_state~7                   ; Lost fanout                            ;
; controller:c0|next_state~10                     ; Lost fanout                            ;
; controller:c0|next_state~11                     ; Lost fanout                            ;
; controller:c0|next_state~12                     ; Lost fanout                            ;
; controller:c0|next_state~13                     ; Lost fanout                            ;
; controller:c0|next_state~14                     ; Lost fanout                            ;
; controller:c0|next_state~15                     ; Lost fanout                            ;
; Total Number of Removed Registers = 70          ;                                        ;
+-------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 169   ;
; Number of registers using Synchronous Clear  ; 16    ;
; Number of registers using Synchronous Load   ; 71    ;
; Number of registers using Asynchronous Clear ; 20    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 54    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |paint|datapath:d0|x[7]                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |paint|datapath:d0|y[5]                                                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |paint|vga_adapter:VGA|vga_controller:controller|yCounter[4]                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |paint|datapath:d0|colour[2]                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |paint|datapath:d0|x2[6]                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |paint|datapath:d0|y2[7]                                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |paint|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|mux_0nb:mux3|result_node[1] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |paint|controller:c0|next_state                                                                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |paint|controller:c0|next_state                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+-----------+------------------------+
; Parameter Name          ; Value     ; Type                   ;
+-------------------------+-----------+------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1         ; Signed Integer         ;
; MONOCHROME              ; FALSE     ; String                 ;
; RESOLUTION              ; 160x120   ; String                 ;
; BACKGROUND_IMAGE        ; black.mif ; String                 ;
+-------------------------+-----------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 3                    ; Signed Integer          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer          ;
; NUMWORDS_A                         ; 19200                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 3                    ; Signed Integer          ;
; WIDTHAD_B                          ; 15                   ; Signed Integer          ;
; NUMWORDS_B                         ; 19200                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; black.mif            ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_60g1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 160x120    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                   ;
+-------------------------------------------+----------------------------------------+
; Name                                      ; Value                                  ;
+-------------------------------------------+----------------------------------------+
; Number of entity instances                ; 1                                      ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory ;
;     -- OPERATION_MODE                     ; DUAL_PORT                              ;
;     -- WIDTH_A                            ; 3                                      ;
;     -- NUMWORDS_A                         ; 19200                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                           ;
;     -- WIDTH_B                            ; 3                                      ;
;     -- NUMWORDS_B                         ; 19200                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ;
+-------------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:c0"                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; alu_select1 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "rate_divider:movement_divider2" ;
+----------------+-------+----------+------------------------+
; Port           ; Type  ; Severity ; Details                ;
+----------------+-------+----------+------------------------+
; divide[19..16] ; Input ; Info     ; Stuck at VCC           ;
; divide[5..0]   ; Input ; Info     ; Stuck at VCC           ;
; divide[27..20] ; Input ; Info     ; Stuck at GND           ;
; divide[13..10] ; Input ; Info     ; Stuck at GND           ;
; divide[8..6]   ; Input ; Info     ; Stuck at GND           ;
; divide[15]     ; Input ; Info     ; Stuck at GND           ;
; divide[14]     ; Input ; Info     ; Stuck at VCC           ;
; divide[9]      ; Input ; Info     ; Stuck at VCC           ;
+----------------+-------+----------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0"                                                                                                                                         ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; outY         ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "outY[7..7]" have no fanouts                      ;
; alu_selector ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "rate_divider:movement_divider" ;
+----------------+-------+----------+-----------------------+
; Port           ; Type  ; Severity ; Details               ;
+----------------+-------+----------+-----------------------+
; divide[23..20] ; Input ; Info     ; Stuck at VCC          ;
; divide[9..0]   ; Input ; Info     ; Stuck at VCC          ;
; divide[27..24] ; Input ; Info     ; Stuck at GND          ;
; divide[17..14] ; Input ; Info     ; Stuck at GND          ;
; divide[12..10] ; Input ; Info     ; Stuck at GND          ;
; divide[19]     ; Input ; Info     ; Stuck at GND          ;
; divide[18]     ; Input ; Info     ; Stuck at VCC          ;
; divide[13]     ; Input ; Info     ; Stuck at VCC          ;
+----------------+-------+----------+-----------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 76                          ;
; cycloneiii_ff         ; 169                         ;
;     CLR               ; 20                          ;
;     ENA               ; 38                          ;
;     ENA SCLR          ; 16                          ;
;     SLD               ; 71                          ;
;     plain             ; 24                          ;
; cycloneiii_lcell_comb ; 359                         ;
;     arith             ; 185                         ;
;         2 data inputs ; 98                          ;
;         3 data inputs ; 87                          ;
;     normal            ; 174                         ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 53                          ;
;         3 data inputs ; 46                          ;
;         4 data inputs ; 63                          ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 9                           ;
;                       ;                             ;
; Max LUT depth         ; 7.60                        ;
; Average LUT depth     ; 3.39                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Wed Mar 11 12:55:56 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off paint -c paint
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/vga_adapter/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/vga_adapter/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/vga_adapter/vga_adapter.v Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/vga_adapter/vga_pll.v Line: 36
Info (12021): Found 3 design units, including 3 entities, in source file paint.v
    Info (12023): Found entity 1: paint File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/paint.v Line: 1
    Info (12023): Found entity 2: datapath File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/paint.v Line: 158
    Info (12023): Found entity 3: control File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/paint.v Line: 258
Info (12021): Found 1 design units, including 1 entities, in source file rate_divider.v
    Info (12023): Found entity 1: rate_divider File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/rate_divider.v Line: 1
Info (12021): Found 4 design units, including 4 entities, in source file controller.v
    Info (12023): Found entity 1: controller File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/controller.v Line: 1
    Info (12023): Found entity 2: setColour File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/controller.v Line: 128
    Info (12023): Found entity 3: setSize File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/controller.v Line: 140
    Info (12023): Found entity 4: setMode File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/controller.v Line: 144
Info (12021): Found 1 design units, including 1 entities, in source file tflipflop.v
    Info (12023): Found entity 1: TFlipFlop File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/TFlipFlop.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file display.v
    Info (12023): Found entity 1: display File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/display.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file positiveedgeflipflop.v
    Info (12023): Found entity 1: PositiveEdgeFlipFlop File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/PositiveEdgeFlipFlop.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file srlatch.v
    Info (12023): Found entity 1: SRLatch File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/SRLatch.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file movement_control.v
    Info (12023): Found entity 1: movement_control File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/movement_control.v Line: 1
Info (12127): Elaborating entity "paint" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at paint.v(95): object "start" assigned a value but never read File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/paint.v Line: 95
Warning (10034): Output port "LEDR[17..16]" at paint.v(22) has no driver File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/paint.v Line: 22
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/paint.v Line: 62
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/vga_adapter/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/vga_adapter/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/vga_adapter/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/vga_adapter/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "black.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_60g1.tdf
    Info (12023): Found entity 1: altsyncram_60g1 File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/db/altsyncram_60g1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_60g1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf
    Info (12023): Found entity 1: decode_lsa File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/db/decode_lsa.tdf Line: 23
Info (12128): Elaborating entity "decode_lsa" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|decode_lsa:decode2" File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/db/altsyncram_60g1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf
    Info (12023): Found entity 1: decode_e8a File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/db/decode_e8a.tdf Line: 23
Info (12128): Elaborating entity "decode_e8a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|decode_e8a:rden_decode_b" File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/db/altsyncram_60g1.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_0nb.tdf
    Info (12023): Found entity 1: mux_0nb File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/db/mux_0nb.tdf Line: 23
Info (12128): Elaborating entity "mux_0nb" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|mux_0nb:mux3" File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/db/altsyncram_60g1.tdf Line: 50
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/vga_adapter/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/vga_adapter/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/vga_adapter/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/vga_adapter/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/vga_adapter/vga_adapter.v Line: 252
Info (12128): Elaborating entity "rate_divider" for hierarchy "rate_divider:movement_divider" File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/paint.v Line: 84
Info (12128): Elaborating entity "movement_control" for hierarchy "movement_control:movement" File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/paint.v Line: 90
Warning (10230): Verilog HDL assignment warning at movement_control.v(12): truncated value with size 32 to match size of target (8) File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/movement_control.v Line: 12
Warning (10230): Verilog HDL assignment warning at movement_control.v(14): truncated value with size 32 to match size of target (8) File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/movement_control.v Line: 14
Warning (10230): Verilog HDL assignment warning at movement_control.v(16): truncated value with size 32 to match size of target (8) File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/movement_control.v Line: 16
Warning (10230): Verilog HDL assignment warning at movement_control.v(18): truncated value with size 32 to match size of target (8) File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/movement_control.v Line: 18
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:d0" File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/paint.v Line: 127
Warning (10263): Verilog HDL Event Control warning at drawsquare.v(23): event expression contains "|" or "||" File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/drawsquare.v Line: 23
Warning (12125): Using design file drawsquare.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: drawSquare File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/drawsquare.v Line: 1
Info (12128): Elaborating entity "drawSquare" for hierarchy "datapath:d0|drawSquare:sq" File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/paint.v Line: 254
Info (12128): Elaborating entity "controller" for hierarchy "controller:c0" File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/paint.v Line: 151
Warning (10036): Verilog HDL or VHDL warning at controller.v(42): object "go" assigned a value but never read File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/controller.v Line: 42
Info (10264): Verilog HDL Case Statement information at controller.v(52): all case item expressions in this case statement are onehot File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/controller.v Line: 52
Info (10264): Verilog HDL Case Statement information at controller.v(68): all case item expressions in this case statement are onehot File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/controller.v Line: 68
Warning (10270): Verilog HDL Case Statement warning at controller.v(104): incomplete case statement has no default case item File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/controller.v Line: 104
Info (10264): Verilog HDL Case Statement information at controller.v(104): all case item expressions in this case statement are onehot File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/controller.v Line: 104
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/paint.v Line: 22
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/paint.v Line: 22
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/paint.v Line: 30
Info (286030): Timing-Driven Synthesis is running
Info (17049): 13 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/output_files/paint.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/paint.v Line: 20
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/paint.v Line: 20
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/paint.v Line: 20
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/paint.v Line: 20
    Warning (15610): No output dependent on input pin "SW[10]" File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/paint.v Line: 20
    Warning (15610): No output dependent on input pin "SW[11]" File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/paint.v Line: 20
    Warning (15610): No output dependent on input pin "SW[12]" File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/paint.v Line: 20
    Warning (15610): No output dependent on input pin "SW[17]" File: C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/paint.v Line: 20
Info (21057): Implemented 451 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 53 output pins
    Info (21061): Implemented 365 logic cells
    Info (21064): Implemented 9 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 4786 megabytes
    Info: Processing ended: Wed Mar 11 12:56:15 2020
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:39


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Artina/Documents/utsc/2020_winter/cscb58/CSCB58-Final-Project.git/branches/new_datapass_controller/paint/output_files/paint.map.smsg.


