INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Jul  5 16:55:06 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing
| Design       : floydWarshall
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -6.326ns  (required time - arrival time)
  Source:                 c_LSQ_dist/loadQ/head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Buffer_6/oehb1/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        9.958ns  (logic 2.386ns (23.961%)  route 7.572ns (76.039%))
  Logic Levels:           24  (CARRY4=8 LUT3=2 LUT4=2 LUT6=12)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3311, unset)         0.672     0.672    c_LSQ_dist/loadQ/clk
                         FDRE                                         r  c_LSQ_dist/loadQ/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.209     0.881 f  c_LSQ_dist/loadQ/head_reg[0]/Q
                         net (fo=169, unplaced)       0.771     1.652    c_LSQ_dist/loadQ/loadQ_io_loadHead[0]
                         LUT6 (Prop_lut6_I0_O)        0.153     1.805 f  c_LSQ_dist/loadQ/loadCompleted_4_i_11/O
                         net (fo=1, unplaced)         0.664     2.469    c_LSQ_dist/loadQ/loadCompleted_4_i_11_n_0
                         LUT6 (Prop_lut6_I1_O)        0.053     2.522 f  c_LSQ_dist/loadQ/loadCompleted_4_i_6/O
                         net (fo=1, unplaced)         0.461     2.983    c_LSQ_dist/loadQ/loadCompleted_4_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.053     3.036 f  c_LSQ_dist/loadQ/loadCompleted_4_i_4/O
                         net (fo=5, unplaced)         0.549     3.585    c_LSQ_dist/loadQ/loadCompleted_4_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.053     3.638 f  c_LSQ_dist/loadQ/reg_value_i_312/O
                         net (fo=1, unplaced)         0.340     3.978    c_LSQ_dist/loadQ/reg_value_i_312_n_0
                         LUT3 (Prop_lut3_I2_O)        0.053     4.031 r  c_LSQ_dist/loadQ/reg_value_i_241/O
                         net (fo=64, unplaced)        0.428     4.459    c_LSQ_dist/loadQ/reg_value_i_241_n_0
                         LUT6 (Prop_lut6_I2_O)        0.053     4.512 f  c_LSQ_dist/loadQ/reg_value_i_334/O
                         net (fo=1, unplaced)         0.340     4.852    c_LSQ_dist/loadQ/reg_value_i_334_n_0
                         LUT4 (Prop_lut4_I2_O)        0.053     4.905 r  c_LSQ_dist/loadQ/reg_value_i_268/O
                         net (fo=2, unplaced)         0.351     5.256    c_LSQ_dist/loadQ/dataInArray[0][1]
                         LUT6 (Prop_lut6_I2_O)        0.053     5.309 r  c_LSQ_dist/loadQ/reg_value_i_272/O
                         net (fo=1, unplaced)         0.000     5.309    add_21/reg_value_i_86[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.619 r  add_21/reg_value_reg_i_173/CO[3]
                         net (fo=1, unplaced)         0.008     5.627    add_21/reg_value_reg_i_173_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.687 r  add_21/reg_value_reg_i_168/CO[3]
                         net (fo=1, unplaced)         0.000     5.687    add_21/reg_value_reg_i_168_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.747 r  add_21/reg_value_reg_i_97/CO[3]
                         net (fo=1, unplaced)         0.000     5.747    add_21/reg_value_reg_i_97_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.807 r  add_21/reg_value_reg_i_92/CO[3]
                         net (fo=1, unplaced)         0.000     5.807    add_21/reg_value_reg_i_92_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.867 r  add_21/reg_value_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     5.867    add_21/reg_value_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.927 r  add_21/reg_value_reg_i_42/CO[3]
                         net (fo=1, unplaced)         0.000     5.927    add_21/reg_value_reg_i_42_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.147 r  add_21/reg_value_reg_i_28/O[1]
                         net (fo=2, unplaced)         0.463     6.610    add_21/dataOutArray[0][25]
                         LUT4 (Prop_lut4_I0_O)        0.155     6.765 r  add_21/reg_value_i_12__0/O
                         net (fo=1, unplaced)         0.000     6.765    icmp_22/gen_assignements[0].first_assignment.regs_reg[0][0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     7.062 f  icmp_22/reg_value_reg_i_3/CO[3]
                         net (fo=33, unplaced)        0.590     7.652    c_LSQ_dist/loadQ/dataOutArray[0][0]
                         LUT6 (Prop_lut6_I0_O)        0.053     7.705 r  c_LSQ_dist/loadQ/full_reg_i_6/O
                         net (fo=1, unplaced)         0.340     8.045    c_LSQ_dist/loadQ/full_reg_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.053     8.098 r  c_LSQ_dist/loadQ/full_reg_i_2__14/O
                         net (fo=7, unplaced)         0.375     8.473    Buffer_20/fifo/Head_reg[0]_1
                         LUT6 (Prop_lut6_I0_O)        0.053     8.526 r  Buffer_20/fifo/reg_value_i_2__40/O
                         net (fo=7, unplaced)         0.375     8.901    fork_6/generateBlocks[0].regblock/Buffer_27_nReadyArray_0
                         LUT3 (Prop_lut3_I1_O)        0.053     8.954 f  fork_6/generateBlocks[0].regblock/reg_value_i_7__0/O
                         net (fo=1, unplaced)         0.340     9.294    fork_6/generateBlocks[4].regblock/reg_value_reg_5
                         LUT6 (Prop_lut6_I5_O)        0.053     9.347 f  fork_6/generateBlocks[4].regblock/reg_value_i_2__14/O
                         net (fo=10, unplaced)        0.383     9.730    fork_5/generateBlocks[1].regblock/forkStop
                         LUT6 (Prop_lut6_I3_O)        0.053     9.783 f  fork_5/generateBlocks[1].regblock/full_reg_i_3__13/O
                         net (fo=8, unplaced)         0.378    10.161    fork_2/generateBlocks[0].regblock/validArray_reg[0]_1
                         LUT6 (Prop_lut6_I0_O)        0.053    10.214 r  fork_2/generateBlocks[0].regblock/data_reg[31]_i_1__2/O
                         net (fo=32, unplaced)        0.416    10.630    Buffer_6/oehb1/data_reg_reg[0]_4[0]
                         FDCE                                         r  Buffer_6/oehb1/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=3311, unset)         0.638     4.638    Buffer_6/oehb1/clk
                         FDCE                                         r  Buffer_6/oehb1/data_reg_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDCE (Setup_fdce_C_CE)      -0.299     4.304    Buffer_6/oehb1/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.304    
                         arrival time                         -10.630    
  -------------------------------------------------------------------
                         slack                                 -6.326    




report_timing: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2522.883 ; gain = 27.840 ; free physical = 15169 ; free virtual = 21712
