#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Oct 22 21:31:30 2022
# Process ID: 38448
# Current directory: C:/Users/Dadingdang/Xilinx Project/ES_design
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent40384 C:\Users\Dadingdang\Xilinx Project\ES_design\ES_design.xpr
# Log file: C:/Users/Dadingdang/Xilinx Project/ES_design/vivado.log
# Journal file: C:/Users/Dadingdang/Xilinx Project/ES_design\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.xpr}
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_sin -dir {c:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.srcs/sources_1/ip}
set_property -dict [list CONFIG.Component_Name {blk_sin} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {256} CONFIG.Read_Width_A {8} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Load_Init_File {true} CONFIG.Coe_File {c:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.srcs/sources_1/ip/sin.coe}] [get_ips blk_sin]
generate_target {instantiation_template} [get_files {{c:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.srcs/sources_1/ip/blk_sin/blk_sin.xci}}]
update_compile_order -fileset sources_1
generate_target all [get_files  {{c:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.srcs/sources_1/ip/blk_sin/blk_sin.xci}}]
catch { config_ip_cache -export [get_ips -all blk_sin] }
export_ip_user_files -of_objects [get_files {{c:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.srcs/sources_1/ip/blk_sin/blk_sin.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.srcs/sources_1/ip/blk_sin/blk_sin.xci}}]
launch_runs -jobs 8 blk_sin_synth_1
export_simulation -of_objects [get_files {{c:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.srcs/sources_1/ip/blk_sin/blk_sin.xci}}] -directory {C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.ip_user_files} -ipstatic_source_dir {C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.cache/compile_simlib/modelsim} {questa=C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.cache/compile_simlib/questa} {riviera=C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.cache/compile_simlib/riviera} {activehdl=C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source fp_sim.tcl
restart
run 10 us
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
create_ip -name xadc_wiz -vendor xilinx.com -library ip -version 3.3 -module_name xadc_wiz_0 -dir {c:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.srcs/sources_1/ip}
set_property -dict [list CONFIG.INTERFACE_SELECTION {ENABLE_DRP} CONFIG.TIMING_MODE {Continuous} CONFIG.ENABLE_RESET {true}] [get_ips xadc_wiz_0]
generate_target {instantiation_template} [get_files {{c:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci}}]
generate_target all [get_files  {{c:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci}}]
catch { config_ip_cache -export [get_ips -all xadc_wiz_0] }
export_ip_user_files -of_objects [get_files {{c:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci}}]
launch_runs -jobs 8 xadc_wiz_0_synth_1
export_simulation -of_objects [get_files {{c:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci}}] -directory {C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.ip_user_files} -ipstatic_source_dir {C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.cache/compile_simlib/modelsim} {questa=C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.cache/compile_simlib/questa} {riviera=C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.cache/compile_simlib/riviera} {activehdl=C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.INTERFACE_SELECTION {ENABLE_DRP} CONFIG.ENABLE_RESET {true}] [get_ips xadc_wiz_0]
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.runs/impl_1/main_progress.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {is25lp080d-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.runs/impl_1/main_progress.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.runs/impl_1/main_progress.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {is25lp080d-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.runs/impl_1/main_progress.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw
set_property -dict [list CONFIG.XADC_STARUP_SELECTION {channel_sequencer} CONFIG.SEQUENCER_MODE {Continuous} CONFIG.EXTERNAL_MUX_CHANNEL {VP_VN} CONFIG.SINGLE_CHANNEL_SELECTION {TEMPERATURE} CONFIG.CHANNEL_ENABLE_VP_VN {true}] [get_ips xadc_wiz_0]
generate_target all [get_files  {{c:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci}}]
catch { config_ip_cache -export [get_ips -all xadc_wiz_0] }
export_ip_user_files -of_objects [get_files {{c:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci}}] -no_script -sync -force -quiet
reset_run xadc_wiz_0_synth_1
launch_runs -jobs 16 xadc_wiz_0_synth_1
export_simulation -of_objects [get_files {{c:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci}}] -directory {C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.ip_user_files} -ipstatic_source_dir {C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.cache/compile_simlib/modelsim} {questa=C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.cache/compile_simlib/questa} {riviera=C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.cache/compile_simlib/riviera} {activehdl=C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
