parent_name	,	V_9
of_clk_add_provider	,	F_20
mult	,	V_12
clk_register_divider_table	,	F_8
CPG_CKSCR	,	V_14
spin_lock_init	,	F_14
data	,	V_34
shift	,	V_10
"z"	,	L_7
clk_num	,	V_35
CPG_PLL2HCR	,	V_21
clk_div_table	,	V_7
reg	,	V_11
"main"	,	L_1
u32	,	T_2
pr_warn	,	F_6
lock	,	V_29
cpg	,	V_5
of_property_count_strings	,	F_10
ckscr	,	V_13
CPG_PLL1CR	,	V_17
clk	,	V_1
PTR_ERR	,	F_19
of_clk_get_parent_name	,	F_3
of_property_read_string_index	,	F_17
__func__	,	V_23
name	,	V_6
pr_err	,	F_11
GFP_KERNEL	,	V_33
"clock-output-names"	,	L_9
clks	,	V_30
np	,	V_3
"extal2"	,	L_5
num_clks	,	V_32
device_node	,	V_2
r8a73a4_cpg_register_clock	,	F_1
kzalloc	,	F_12
"%s: failed to register %s %s clock (%ld)\n"	,	L_11
div4_clks	,	V_27
CPG_PLL2SCR	,	V_20
"z2"	,	L_8
clk_register_fixed_factor	,	F_7
"%s: failed to count clocks\n"	,	L_10
value	,	V_15
table	,	V_8
"pll2"	,	L_4
CPG_PLL0CR	,	V_16
r8a73a4_cpg	,	V_4
"pll0"	,	L_2
CPG_PLL2CR	,	V_19
c	,	V_26
i	,	V_31
kcalloc	,	F_13
WARN_ON	,	F_16
BIT	,	F_4
cr	,	V_18
CPG_FRQCRC	,	V_24
div4_clk	,	V_25
EINVAL	,	V_22
"%s: unexpected parent of %s\n"	,	L_6
r8a73a4_cpg_clocks_init	,	F_9
__init	,	T_1
of_iomap	,	F_15
clk_readl	,	F_2
of_clk_src_onecell_get	,	V_36
"pll1"	,	L_3
div4_div_table	,	V_28
ERR_PTR	,	F_5
IS_ERR	,	F_18
