axi4stream_vip_axi4streampc.sv,systemverilog,xilinx_vip,D:/Xilinx/Vivado/2018.2/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv,incdir="../../../../Full-recon.srcs/sources_1/ip/lfcw1a2_BBox_0/drivers/lfcw1a2_BBox_v1_0/src"
axi_vip_axi4pc.sv,systemverilog,xilinx_vip,D:/Xilinx/Vivado/2018.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv,incdir="../../../../Full-recon.srcs/sources_1/ip/lfcw1a2_BBox_0/drivers/lfcw1a2_BBox_v1_0/src"
xil_common_vip_pkg.sv,systemverilog,xilinx_vip,D:/Xilinx/Vivado/2018.2/data/xilinx_vip/hdl/xil_common_vip_pkg.sv,incdir="../../../../Full-recon.srcs/sources_1/ip/lfcw1a2_BBox_0/drivers/lfcw1a2_BBox_v1_0/src"
axi4stream_vip_pkg.sv,systemverilog,xilinx_vip,D:/Xilinx/Vivado/2018.2/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv,incdir="../../../../Full-recon.srcs/sources_1/ip/lfcw1a2_BBox_0/drivers/lfcw1a2_BBox_v1_0/src"
axi_vip_pkg.sv,systemverilog,xilinx_vip,D:/Xilinx/Vivado/2018.2/data/xilinx_vip/hdl/axi_vip_pkg.sv,incdir="../../../../Full-recon.srcs/sources_1/ip/lfcw1a2_BBox_0/drivers/lfcw1a2_BBox_v1_0/src"
axi4stream_vip_if.sv,systemverilog,xilinx_vip,D:/Xilinx/Vivado/2018.2/data/xilinx_vip/hdl/axi4stream_vip_if.sv,incdir="../../../../Full-recon.srcs/sources_1/ip/lfcw1a2_BBox_0/drivers/lfcw1a2_BBox_v1_0/src"
axi_vip_if.sv,systemverilog,xilinx_vip,D:/Xilinx/Vivado/2018.2/data/xilinx_vip/hdl/axi_vip_if.sv,incdir="../../../../Full-recon.srcs/sources_1/ip/lfcw1a2_BBox_0/drivers/lfcw1a2_BBox_v1_0/src"
clk_vip_if.sv,systemverilog,xilinx_vip,D:/Xilinx/Vivado/2018.2/data/xilinx_vip/hdl/clk_vip_if.sv,incdir="../../../../Full-recon.srcs/sources_1/ip/lfcw1a2_BBox_0/drivers/lfcw1a2_BBox_v1_0/src"
rst_vip_if.sv,systemverilog,xilinx_vip,D:/Xilinx/Vivado/2018.2/data/xilinx_vip/hdl/rst_vip_if.sv,incdir="../../../../Full-recon.srcs/sources_1/ip/lfcw1a2_BBox_0/drivers/lfcw1a2_BBox_v1_0/src"
xpm_cdc.sv,systemverilog,xil_defaultlib,D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../Full-recon.srcs/sources_1/ip/lfcw1a2_BBox_0/drivers/lfcw1a2_BBox_v1_0/src"
xpm_fifo.sv,systemverilog,xil_defaultlib,D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv,incdir="../../../../Full-recon.srcs/sources_1/ip/lfcw1a2_BBox_0/drivers/lfcw1a2_BBox_v1_0/src"
xpm_memory.sv,systemverilog,xil_defaultlib,D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../Full-recon.srcs/sources_1/ip/lfcw1a2_BBox_0/drivers/lfcw1a2_BBox_v1_0/src"
xpm_VCOMP.vhd,vhdl,xpm,D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../Full-recon.srcs/sources_1/ip/lfcw1a2_BBox_0/drivers/lfcw1a2_BBox_v1_0/src"
DoCompute.v,verilog,xil_defaultlib,../../../ipstatic/hdl/verilog/DoCompute.v,incdir="../../../../Full-recon.srcs/sources_1/ip/lfcw1a2_BBox_0/drivers/lfcw1a2_BBox_v1_0/src"
DoMemInit.v,verilog,xil_defaultlib,../../../ipstatic/hdl/verilog/DoMemInit.v,incdir="../../../../Full-recon.srcs/sources_1/ip/lfcw1a2_BBox_0/drivers/lfcw1a2_BBox_v1_0/src"
fifo_w16_d2_A.v,verilog,xil_defaultlib,../../../ipstatic/hdl/verilog/fifo_w16_d2_A.v,incdir="../../../../Full-recon.srcs/sources_1/ip/lfcw1a2_BBox_0/drivers/lfcw1a2_BBox_v1_0/src"
fifo_w32_d2_A.v,verilog,xil_defaultlib,../../../ipstatic/hdl/verilog/fifo_w32_d2_A.v,incdir="../../../../Full-recon.srcs/sources_1/ip/lfcw1a2_BBox_0/drivers/lfcw1a2_BBox_v1_0/src"
fifo_w61_d8_A.v,verilog,xil_defaultlib,../../../ipstatic/hdl/verilog/fifo_w61_d8_A.v,incdir="../../../../Full-recon.srcs/sources_1/ip/lfcw1a2_BBox_0/drivers/lfcw1a2_BBox_v1_0/src"
fifo_w64_d16_A.v,verilog,xil_defaultlib,../../../ipstatic/hdl/verilog/fifo_w64_d16_A.v,incdir="../../../../Full-recon.srcs/sources_1/ip/lfcw1a2_BBox_0/drivers/lfcw1a2_BBox_v1_0/src"
fifo_w64_d1024_A.v,verilog,xil_defaultlib,../../../ipstatic/hdl/verilog/fifo_w64_d1024_A.v,incdir="../../../../Full-recon.srcs/sources_1/ip/lfcw1a2_BBox_0/drivers/lfcw1a2_BBox_v1_0/src"
fifo_w128_d8_A.v,verilog,xil_defaultlib,../../../ipstatic/hdl/verilog/fifo_w128_d8_A.v,incdir="../../../../Full-recon.srcs/sources_1/ip/lfcw1a2_BBox_0/drivers/lfcw1a2_BBox_v1_0/src"
lfcw1a2_BBox_control_s_axi.v,verilog,xil_defaultlib,../../../ipstatic/hdl/verilog/lfcw1a2_BBox_control_s_axi.v,incdir="../../../../Full-recon.srcs/sources_1/ip/lfcw1a2_BBox_0/drivers/lfcw1a2_BBox_v1_0/src"
lfcw1a2_BBox_hostmem_m_axi.v,verilog,xil_defaultlib,../../../ipstatic/hdl/verilog/lfcw1a2_BBox_hostmem_m_axi.v,incdir="../../../../Full-recon.srcs/sources_1/ip/lfcw1a2_BBox_0/drivers/lfcw1a2_BBox_v1_0/src"
lfcw1a2_BBox_mul_bkb.v,verilog,xil_defaultlib,../../../ipstatic/hdl/verilog/lfcw1a2_BBox_mul_bkb.v,incdir="../../../../Full-recon.srcs/sources_1/ip/lfcw1a2_BBox_0/drivers/lfcw1a2_BBox_v1_0/src"
lfcw1a2_BBox_mul_cud.v,verilog,xil_defaultlib,../../../ipstatic/hdl/verilog/lfcw1a2_BBox_mul_cud.v,incdir="../../../../Full-recon.srcs/sources_1/ip/lfcw1a2_BBox_0/drivers/lfcw1a2_BBox_v1_0/src"
lfcw1a2_BBox_mul_eOg.v,verilog,xil_defaultlib,../../../ipstatic/hdl/verilog/lfcw1a2_BBox_mul_eOg.v,incdir="../../../../Full-recon.srcs/sources_1/ip/lfcw1a2_BBox_0/drivers/lfcw1a2_BBox_v1_0/src"
lfcw1a2_BBox_mux_dEe.v,verilog,xil_defaultlib,../../../ipstatic/hdl/verilog/lfcw1a2_BBox_mux_dEe.v,incdir="../../../../Full-recon.srcs/sources_1/ip/lfcw1a2_BBox_0/drivers/lfcw1a2_BBox_v1_0/src"
lfcw1a2_BBox_mux_fYi.v,verilog,xil_defaultlib,../../../ipstatic/hdl/verilog/lfcw1a2_BBox_mux_fYi.v,incdir="../../../../Full-recon.srcs/sources_1/ip/lfcw1a2_BBox_0/drivers/lfcw1a2_BBox_v1_0/src"
lfcw1a2_BBox_mux_g8j.v,verilog,xil_defaultlib,../../../ipstatic/hdl/verilog/lfcw1a2_BBox_mux_g8j.v,incdir="../../../../Full-recon.srcs/sources_1/ip/lfcw1a2_BBox_0/drivers/lfcw1a2_BBox_v1_0/src"
lfcw1a2_BBox_mux_hbi.v,verilog,xil_defaultlib,../../../ipstatic/hdl/verilog/lfcw1a2_BBox_mux_hbi.v,incdir="../../../../Full-recon.srcs/sources_1/ip/lfcw1a2_BBox_0/drivers/lfcw1a2_BBox_v1_0/src"
lfcw1a2_BBox_threcFz.v,verilog,xil_defaultlib,../../../ipstatic/hdl/verilog/lfcw1a2_BBox_threcFz.v,incdir="../../../../Full-recon.srcs/sources_1/ip/lfcw1a2_BBox_0/drivers/lfcw1a2_BBox_v1_0/src"
lfcw1a2_BBox_threcVB.v,verilog,xil_defaultlib,../../../ipstatic/hdl/verilog/lfcw1a2_BBox_threcVB.v,incdir="../../../../Full-recon.srcs/sources_1/ip/lfcw1a2_BBox_0/drivers/lfcw1a2_BBox_v1_0/src"
lfcw1a2_BBox_thredXL.v,verilog,xil_defaultlib,../../../ipstatic/hdl/verilog/lfcw1a2_BBox_thredXL.v,incdir="../../../../Full-recon.srcs/sources_1/ip/lfcw1a2_BBox_0/drivers/lfcw1a2_BBox_v1_0/src"
lfcw1a2_BBox_weigbTr.v,verilog,xil_defaultlib,../../../ipstatic/hdl/verilog/lfcw1a2_BBox_weigbTr.v,incdir="../../../../Full-recon.srcs/sources_1/ip/lfcw1a2_BBox_0/drivers/lfcw1a2_BBox_v1_0/src"
lfcw1a2_BBox_weigcpw.v,verilog,xil_defaultlib,../../../ipstatic/hdl/verilog/lfcw1a2_BBox_weigcpw.v,incdir="../../../../Full-recon.srcs/sources_1/ip/lfcw1a2_BBox_0/drivers/lfcw1a2_BBox_v1_0/src"
lfcw1a2_BBox_weiglbW.v,verilog,xil_defaultlib,../../../ipstatic/hdl/verilog/lfcw1a2_BBox_weiglbW.v,incdir="../../../../Full-recon.srcs/sources_1/ip/lfcw1a2_BBox_0/drivers/lfcw1a2_BBox_v1_0/src"
lfcw1a2_BBox_weigRg6.v,verilog,xil_defaultlib,../../../ipstatic/hdl/verilog/lfcw1a2_BBox_weigRg6.v,incdir="../../../../Full-recon.srcs/sources_1/ip/lfcw1a2_BBox_0/drivers/lfcw1a2_BBox_v1_0/src"
Matrix_Vector_Activa.v,verilog,xil_defaultlib,../../../ipstatic/hdl/verilog/Matrix_Vector_Activa.v,incdir="../../../../Full-recon.srcs/sources_1/ip/lfcw1a2_BBox_0/drivers/lfcw1a2_BBox_v1_0/src"
Matrix_Vector_Activa_1.v,verilog,xil_defaultlib,../../../ipstatic/hdl/verilog/Matrix_Vector_Activa_1.v,incdir="../../../../Full-recon.srcs/sources_1/ip/lfcw1a2_BBox_0/drivers/lfcw1a2_BBox_v1_0/src"
Matrix_Vector_Activa_2.v,verilog,xil_defaultlib,../../../ipstatic/hdl/verilog/Matrix_Vector_Activa_2.v,incdir="../../../../Full-recon.srcs/sources_1/ip/lfcw1a2_BBox_0/drivers/lfcw1a2_BBox_v1_0/src"
Matrix_Vector_Activa_3.v,verilog,xil_defaultlib,../../../ipstatic/hdl/verilog/Matrix_Vector_Activa_3.v,incdir="../../../../Full-recon.srcs/sources_1/ip/lfcw1a2_BBox_0/drivers/lfcw1a2_BBox_v1_0/src"
Mem2Stream.v,verilog,xil_defaultlib,../../../ipstatic/hdl/verilog/Mem2Stream.v,incdir="../../../../Full-recon.srcs/sources_1/ip/lfcw1a2_BBox_0/drivers/lfcw1a2_BBox_v1_0/src"
Mem2Stream_1.v,verilog,xil_defaultlib,../../../ipstatic/hdl/verilog/Mem2Stream_1.v,incdir="../../../../Full-recon.srcs/sources_1/ip/lfcw1a2_BBox_0/drivers/lfcw1a2_BBox_v1_0/src"
Mem2Stream_Batch12.v,verilog,xil_defaultlib,../../../ipstatic/hdl/verilog/Mem2Stream_Batch12.v,incdir="../../../../Full-recon.srcs/sources_1/ip/lfcw1a2_BBox_0/drivers/lfcw1a2_BBox_v1_0/src"
start_for_Stream2ibs.v,verilog,xil_defaultlib,../../../ipstatic/hdl/verilog/start_for_Stream2ibs.v,incdir="../../../../Full-recon.srcs/sources_1/ip/lfcw1a2_BBox_0/drivers/lfcw1a2_BBox_v1_0/src"
start_for_StreamijbC.v,verilog,xil_defaultlib,../../../ipstatic/hdl/verilog/start_for_StreamijbC.v,incdir="../../../../Full-recon.srcs/sources_1/ip/lfcw1a2_BBox_0/drivers/lfcw1a2_BBox_v1_0/src"
start_for_StreamikbM.v,verilog,xil_defaultlib,../../../ipstatic/hdl/verilog/start_for_StreamikbM.v,incdir="../../../../Full-recon.srcs/sources_1/ip/lfcw1a2_BBox_0/drivers/lfcw1a2_BBox_v1_0/src"
Stream2Mem.v,verilog,xil_defaultlib,../../../ipstatic/hdl/verilog/Stream2Mem.v,incdir="../../../../Full-recon.srcs/sources_1/ip/lfcw1a2_BBox_0/drivers/lfcw1a2_BBox_v1_0/src"
Stream2Mem_64u_8u_s.v,verilog,xil_defaultlib,../../../ipstatic/hdl/verilog/Stream2Mem_64u_8u_s.v,incdir="../../../../Full-recon.srcs/sources_1/ip/lfcw1a2_BBox_0/drivers/lfcw1a2_BBox_v1_0/src"
Stream2Mem_Batch.v,verilog,xil_defaultlib,../../../ipstatic/hdl/verilog/Stream2Mem_Batch.v,incdir="../../../../Full-recon.srcs/sources_1/ip/lfcw1a2_BBox_0/drivers/lfcw1a2_BBox_v1_0/src"
StreamingDataWidthCo.v,verilog,xil_defaultlib,../../../ipstatic/hdl/verilog/StreamingDataWidthCo.v,incdir="../../../../Full-recon.srcs/sources_1/ip/lfcw1a2_BBox_0/drivers/lfcw1a2_BBox_v1_0/src"
StreamingDataWidthCo_1.v,verilog,xil_defaultlib,../../../ipstatic/hdl/verilog/StreamingDataWidthCo_1.v,incdir="../../../../Full-recon.srcs/sources_1/ip/lfcw1a2_BBox_0/drivers/lfcw1a2_BBox_v1_0/src"
lfcw1a2_BBox.v,verilog,xil_defaultlib,../../../ipstatic/hdl/verilog/lfcw1a2_BBox.v,incdir="../../../../Full-recon.srcs/sources_1/ip/lfcw1a2_BBox_0/drivers/lfcw1a2_BBox_v1_0/src"
lfcw1a2_BBox_0.v,verilog,xil_defaultlib,../../../../Full-recon.srcs/sources_1/ip/lfcw1a2_BBox_0/sim/lfcw1a2_BBox_0.v,incdir="../../../../Full-recon.srcs/sources_1/ip/lfcw1a2_BBox_0/drivers/lfcw1a2_BBox_v1_0/src"
glbl.v,Verilog,xil_defaultlib,glbl.v
