<!-- HTML header for doxygen 1.8.17-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>IOTA2-HUB: iota2/i2_STM32F4xx_HAL_Driver/src/i2_stm32f4xx_hal_spi.c File Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/MathJax.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="../../iota2_100x100.png"/>
  <a href="https://github.com/iota2/iota2-hub"></a>
  </td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">IOTA2-HUB
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Making Imaginations, Real</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d0/d87/i2__stm32f4xx__hal__spi_8c.html','../../');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">i2_stm32f4xx_hal_spi.c File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>SPI set-up and control.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="../../d4/dbd/i2__stm32f4xx__hal__spi_8h_source.html">i2_stm32f4xx_hal_spi.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="../../d7/d74/stm32f4xx__hal__conf_8h_source.html">stm32f4xx_hal_conf.h</a>&quot;</code><br />
<code>#include &quot;stm32f4xx_hal_gpio.h&quot;</code><br />
<code>#include &quot;stm32f4xx_hal_gpio_ex.h&quot;</code><br />
</div>
<p><a href="../../d0/d87/i2__stm32f4xx__hal__spi_8c_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d18/structi2__spi__ctx__t.html">i2_spi_ctx_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI context.  <a href="../../d3/d18/structi2__spi__ctx__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ae395adaa20be013f8863152f39f15726"><td class="memItemLeft" align="right" valign="top"><a id="ae395adaa20be013f8863152f39f15726"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#ae395adaa20be013f8863152f39f15726">SPI_PREEMPTION_PRIORITY</a>&#160;&#160;&#160;( 5 )</td></tr>
<tr class="memdesc:ae395adaa20be013f8863152f39f15726"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI preemption priority <br  />
 <br /></td></tr>
<tr class="separator:ae395adaa20be013f8863152f39f15726"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ee8e46a0068b0b1b2258ae29bf8f172"><td class="memItemLeft" align="right" valign="top"><a id="a6ee8e46a0068b0b1b2258ae29bf8f172"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#a6ee8e46a0068b0b1b2258ae29bf8f172">SPI_SUB_PRIORITY</a>&#160;&#160;&#160;( 1 )</td></tr>
<tr class="memdesc:a6ee8e46a0068b0b1b2258ae29bf8f172"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI sub priority <br  />
 <br /></td></tr>
<tr class="separator:a6ee8e46a0068b0b1b2258ae29bf8f172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4c806032ea8dfbb603ba19c63ee5001"><td class="memItemLeft" align="right" valign="top"><a id="ad4c806032ea8dfbb603ba19c63ee5001"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#ad4c806032ea8dfbb603ba19c63ee5001">SPI_DMA_PREEMPTION_PRIORITY</a>&#160;&#160;&#160;( 5 )</td></tr>
<tr class="memdesc:ad4c806032ea8dfbb603ba19c63ee5001"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI DMA preemption priority <br  />
 <br /></td></tr>
<tr class="separator:ad4c806032ea8dfbb603ba19c63ee5001"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7594077120e21614d9f989ad958dff15"><td class="memItemLeft" align="right" valign="top"><a id="a7594077120e21614d9f989ad958dff15"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#a7594077120e21614d9f989ad958dff15">SPI_DMA_SUB_PRIORITY</a>&#160;&#160;&#160;( 1 )</td></tr>
<tr class="memdesc:a7594077120e21614d9f989ad958dff15"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI DMA sub priority <br  />
 <br /></td></tr>
<tr class="separator:a7594077120e21614d9f989ad958dff15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad46321e049e5c0218154f0a9dd8eb880"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df3/group__I2__ENABLE__SPI__CONTEXT.html#gad46321e049e5c0218154f0a9dd8eb880">I2_MAX_NUM_SPI_CONTEXT</a>&#160;&#160;&#160;( 3 )</td></tr>
<tr class="memdesc:gad46321e049e5c0218154f0a9dd8eb880"><td class="mdescLeft">&#160;</td><td class="mdescRight">Count of SPI context to enable <br  />
 <br /></td></tr>
<tr class="separator:gad46321e049e5c0218154f0a9dd8eb880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81c6b6a392e6d5c9b33842fb25c5e103"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df3/group__I2__ENABLE__SPI__CONTEXT.html#ga81c6b6a392e6d5c9b33842fb25c5e103">I2_ENABLE_SPI1_CONTEXT</a></td></tr>
<tr class="memdesc:ga81c6b6a392e6d5c9b33842fb25c5e103"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define to enable SPI1 context <br  />
 <br /></td></tr>
<tr class="separator:ga81c6b6a392e6d5c9b33842fb25c5e103"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd6655d30402ddc58d6dc8f8d62bf935"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df3/group__I2__ENABLE__SPI__CONTEXT.html#gabd6655d30402ddc58d6dc8f8d62bf935">I2_ENABLE_SPI2_CONTEXT</a></td></tr>
<tr class="memdesc:gabd6655d30402ddc58d6dc8f8d62bf935"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define to enable SPI2 context <br  />
 <br /></td></tr>
<tr class="separator:gabd6655d30402ddc58d6dc8f8d62bf935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb268e0fd3246a3f4d9a4201b3d45a1b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/df3/group__I2__ENABLE__SPI__CONTEXT.html#gafb268e0fd3246a3f4d9a4201b3d45a1b">I2_ENABLE_SPI3_CONTEXT</a></td></tr>
<tr class="memdesc:gafb268e0fd3246a3f4d9a4201b3d45a1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define to enable SPI3 context <br  />
 <br /></td></tr>
<tr class="separator:gafb268e0fd3246a3f4d9a4201b3d45a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0221366e2e79cfb465afe1d8812dd4f7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d90/group__I2__SPI1__GPIO.html#ga0221366e2e79cfb465afe1d8812dd4f7">SPI1_SCLK_GPIO_CONFIG</a>&#160;&#160;&#160;GPIOB, GPIO_PIN_3</td></tr>
<tr class="memdesc:ga0221366e2e79cfb465afe1d8812dd4f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI1 SCKL pin config. <br /></td></tr>
<tr class="separator:ga0221366e2e79cfb465afe1d8812dd4f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb79a39e32ee8237489eb5a704d11d4a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d90/group__I2__SPI1__GPIO.html#gaeb79a39e32ee8237489eb5a704d11d4a">SPI1_MISO_GPIO_CONFIG</a>&#160;&#160;&#160;GPIOB, GPIO_PIN_4</td></tr>
<tr class="memdesc:gaeb79a39e32ee8237489eb5a704d11d4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI1 MISO pin config. <br /></td></tr>
<tr class="separator:gaeb79a39e32ee8237489eb5a704d11d4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d263defaab23d8b3bd7975db7781944"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d90/group__I2__SPI1__GPIO.html#ga0d263defaab23d8b3bd7975db7781944">SPI1_MOSI_GPIO_CONFIG</a>&#160;&#160;&#160;GPIOB, GPIO_PIN_5</td></tr>
<tr class="memdesc:ga0d263defaab23d8b3bd7975db7781944"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI1 MOSI pin config. <br /></td></tr>
<tr class="separator:ga0d263defaab23d8b3bd7975db7781944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85514e297cc0b29f9c2b7817bae273f4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d31/group__I2__SPI1__DMA.html#ga85514e297cc0b29f9c2b7817bae273f4">SPI1_RX_DMA_CONFIG</a>&#160;&#160;&#160;DMA_CHANNEL_3, DMA2_Stream2</td></tr>
<tr class="memdesc:ga85514e297cc0b29f9c2b7817bae273f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI1 RxDMA. <br /></td></tr>
<tr class="separator:ga85514e297cc0b29f9c2b7817bae273f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ebbdfb703a70e1017fad9189d6d8263"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d31/group__I2__SPI1__DMA.html#ga6ebbdfb703a70e1017fad9189d6d8263">SPI1_TX_DMA_CONFIG</a>&#160;&#160;&#160;DMA_CHANNEL_3, DMA2_Stream3</td></tr>
<tr class="memdesc:ga6ebbdfb703a70e1017fad9189d6d8263"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI1 TxDMA. <br /></td></tr>
<tr class="separator:ga6ebbdfb703a70e1017fad9189d6d8263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a484588c87295ed38f47768ecb4195c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d6f/group__I2__SPI1__DMA__IRQn.html#ga5a484588c87295ed38f47768ecb4195c">SPI1_DMA_RX_IRQn</a>&#160;&#160;&#160;DMA2_Stream2_IRQn</td></tr>
<tr class="memdesc:ga5a484588c87295ed38f47768ecb4195c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI1 DMA RX IRQn. <br /></td></tr>
<tr class="separator:ga5a484588c87295ed38f47768ecb4195c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78705cd920d7ebd7a04464ad6c9f7e00"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d6f/group__I2__SPI1__DMA__IRQn.html#ga78705cd920d7ebd7a04464ad6c9f7e00">SPI1_DMA_TX_IRQn</a>&#160;&#160;&#160;DMA2_Stream3_IRQn</td></tr>
<tr class="memdesc:ga78705cd920d7ebd7a04464ad6c9f7e00"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI1 DMA TX IRQn. <br /></td></tr>
<tr class="separator:ga78705cd920d7ebd7a04464ad6c9f7e00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga309fab408d024c94a0bd34ccfa951135"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d6f/group__I2__SPI1__DMA__IRQn.html#ga309fab408d024c94a0bd34ccfa951135">SPI1_DMA_RX_IRQHandler</a>&#160;&#160;&#160;DMA2_Stream2_IRQHandler</td></tr>
<tr class="memdesc:ga309fab408d024c94a0bd34ccfa951135"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI1 RX Handler <br  />
 <br /></td></tr>
<tr class="separator:ga309fab408d024c94a0bd34ccfa951135"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38927a7e572d413fe1613dea1b088d65"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d6f/group__I2__SPI1__DMA__IRQn.html#ga38927a7e572d413fe1613dea1b088d65">SPI1_DMA_TX_IRQHandler</a>&#160;&#160;&#160;DMA2_Stream3_IRQHandler</td></tr>
<tr class="memdesc:ga38927a7e572d413fe1613dea1b088d65"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI1 TX Handler <br  />
 <br /></td></tr>
<tr class="separator:ga38927a7e572d413fe1613dea1b088d65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga033f0db0746d546c89236a7fa2a4206f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2c/group__I2__SPI2__GPIO.html#ga033f0db0746d546c89236a7fa2a4206f">SPI2_SCLK_GPIO_CONFIG</a>&#160;&#160;&#160;GPIOI, GPIO_PIN_1</td></tr>
<tr class="memdesc:ga033f0db0746d546c89236a7fa2a4206f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI2 SCKL pin config. <br /></td></tr>
<tr class="separator:ga033f0db0746d546c89236a7fa2a4206f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga158e58d92cdff5e53204d3e242a07579"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2c/group__I2__SPI2__GPIO.html#ga158e58d92cdff5e53204d3e242a07579">SPI2_MISO_GPIO_CONFIG</a>&#160;&#160;&#160;GPIOI, GPIO_PIN_2</td></tr>
<tr class="memdesc:ga158e58d92cdff5e53204d3e242a07579"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI2 MISO pin config. <br /></td></tr>
<tr class="separator:ga158e58d92cdff5e53204d3e242a07579"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15326182be9eb5b693b67055d976d528"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2c/group__I2__SPI2__GPIO.html#ga15326182be9eb5b693b67055d976d528">SPI2_MOSI_GPIO_CONFIG</a>&#160;&#160;&#160;GPIOI, GPIO_PIN_3</td></tr>
<tr class="memdesc:ga15326182be9eb5b693b67055d976d528"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI2 MOSI pin config. <br /></td></tr>
<tr class="separator:ga15326182be9eb5b693b67055d976d528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e52dc855ad3e6a9c40681f2390674e9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dd8/group__I2__SPI2__DMA.html#ga4e52dc855ad3e6a9c40681f2390674e9">SPI2_RX_DMA_CONFIG</a>&#160;&#160;&#160;DMA_CHANNEL_0, DMA1_Stream3</td></tr>
<tr class="memdesc:ga4e52dc855ad3e6a9c40681f2390674e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI2 RX DMA <br  />
 <br /></td></tr>
<tr class="separator:ga4e52dc855ad3e6a9c40681f2390674e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1129b4425db917a16fc572ae847a7d2f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dd8/group__I2__SPI2__DMA.html#ga1129b4425db917a16fc572ae847a7d2f">SPI2_TX_DMA_CONFIG</a>&#160;&#160;&#160;DMA_CHANNEL_0, DMA1_Stream4</td></tr>
<tr class="memdesc:ga1129b4425db917a16fc572ae847a7d2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI2 TX DMA <br  />
 <br /></td></tr>
<tr class="separator:ga1129b4425db917a16fc572ae847a7d2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac99550ab18b6dc9598fc0af84980f21e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d46/group__I2__SPI2__DMA__IRQn.html#gac99550ab18b6dc9598fc0af84980f21e">SPI2_DMA_RX_IRQn</a>&#160;&#160;&#160;DMA1_Stream3_IRQn</td></tr>
<tr class="memdesc:gac99550ab18b6dc9598fc0af84980f21e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI2 DMA RX IRQn. <br /></td></tr>
<tr class="separator:gac99550ab18b6dc9598fc0af84980f21e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0833b8a05f8308520b45dc260d0e0530"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d46/group__I2__SPI2__DMA__IRQn.html#ga0833b8a05f8308520b45dc260d0e0530">SPI2_DMA_TX_IRQn</a>&#160;&#160;&#160;DMA1_Stream4_IRQn</td></tr>
<tr class="memdesc:ga0833b8a05f8308520b45dc260d0e0530"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI2 DMA TX IRQn. <br /></td></tr>
<tr class="separator:ga0833b8a05f8308520b45dc260d0e0530"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eb0545c27f60117f8a0515ce0f2c0ec"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d46/group__I2__SPI2__DMA__IRQn.html#ga3eb0545c27f60117f8a0515ce0f2c0ec">SPI2_DMA_RX_IRQHandler</a>&#160;&#160;&#160;DMA1_Stream3_IRQHandler</td></tr>
<tr class="memdesc:ga3eb0545c27f60117f8a0515ce0f2c0ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI2 RX Handler <br  />
 <br /></td></tr>
<tr class="separator:ga3eb0545c27f60117f8a0515ce0f2c0ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d997b1bb1060ff9c8fdbb74b04d6451"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d46/group__I2__SPI2__DMA__IRQn.html#ga4d997b1bb1060ff9c8fdbb74b04d6451">SPI2_DMA_TX_IRQHandler</a>&#160;&#160;&#160;DMA1_Stream4_IRQHandler</td></tr>
<tr class="memdesc:ga4d997b1bb1060ff9c8fdbb74b04d6451"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI2 TX Handler <br  />
 <br /></td></tr>
<tr class="separator:ga4d997b1bb1060ff9c8fdbb74b04d6451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccb69003cf62ef68135f93e196660263"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d82/group__I2__SPI3__GPIO.html#gaccb69003cf62ef68135f93e196660263">SPI3_SCLK_GPIO_CONFIG</a>&#160;&#160;&#160;GPIOC, GPIO_PIN_10</td></tr>
<tr class="memdesc:gaccb69003cf62ef68135f93e196660263"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI3 SCKL pin config. <br /></td></tr>
<tr class="separator:gaccb69003cf62ef68135f93e196660263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d5daffdbec2c024c859433e413b5c83"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d82/group__I2__SPI3__GPIO.html#ga9d5daffdbec2c024c859433e413b5c83">SPI3_MISO_GPIO_CONFIG</a>&#160;&#160;&#160;GPIOC, GPIO_PIN_11</td></tr>
<tr class="memdesc:ga9d5daffdbec2c024c859433e413b5c83"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI3 MISO pin config. <br /></td></tr>
<tr class="separator:ga9d5daffdbec2c024c859433e413b5c83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad730a22f9d497a41ea3d74afdaa45ed6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d82/group__I2__SPI3__GPIO.html#gad730a22f9d497a41ea3d74afdaa45ed6">SPI3_MOSI_GPIO_CONFIG</a>&#160;&#160;&#160;GPIOC, GPIO_PIN_12</td></tr>
<tr class="memdesc:gad730a22f9d497a41ea3d74afdaa45ed6"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI3 MOSI pin config. <br /></td></tr>
<tr class="separator:gad730a22f9d497a41ea3d74afdaa45ed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26da9cf14b8faab897776bab50a1b545"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/db5/group__I2__SPI3__DMA.html#ga26da9cf14b8faab897776bab50a1b545">SPI3_RX_DMA_CONFIG</a>&#160;&#160;&#160;DMA_CHANNEL_0, DMA1_Stream2</td></tr>
<tr class="memdesc:ga26da9cf14b8faab897776bab50a1b545"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI3 RX DMA <br  />
 <br /></td></tr>
<tr class="separator:ga26da9cf14b8faab897776bab50a1b545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga634e9c4300cc4da3ff5d5b0969c5984e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/db5/group__I2__SPI3__DMA.html#ga634e9c4300cc4da3ff5d5b0969c5984e">SPI3_TX_DMA_CONFIG</a>&#160;&#160;&#160;DMA_CHANNEL_0, DMA1_Stream7</td></tr>
<tr class="memdesc:ga634e9c4300cc4da3ff5d5b0969c5984e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI3 TX DMA <br  />
 <br /></td></tr>
<tr class="separator:ga634e9c4300cc4da3ff5d5b0969c5984e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad48865c1bde376c35d375ef42859e642"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d1e/group__I2__SPI3__DMA__IRQn.html#gad48865c1bde376c35d375ef42859e642">SPI3_DMA_RX_IRQn</a>&#160;&#160;&#160;DMA1_Stream2_IRQn</td></tr>
<tr class="memdesc:gad48865c1bde376c35d375ef42859e642"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI3 DMA RX IRQn. <br /></td></tr>
<tr class="separator:gad48865c1bde376c35d375ef42859e642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeeaa7ee9d6598ecb503235abecff2930"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d1e/group__I2__SPI3__DMA__IRQn.html#gaeeaa7ee9d6598ecb503235abecff2930">SPI3_DMA_TX_IRQn</a>&#160;&#160;&#160;DMA1_Stream7_IRQn</td></tr>
<tr class="memdesc:gaeeaa7ee9d6598ecb503235abecff2930"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI3 DMA TX IRQn. <br /></td></tr>
<tr class="separator:gaeeaa7ee9d6598ecb503235abecff2930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76586809f05ec5fe836137271f9ed60c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d1e/group__I2__SPI3__DMA__IRQn.html#ga76586809f05ec5fe836137271f9ed60c">SPI3_DMA_RX_IRQHandler</a>&#160;&#160;&#160;DMA1_Stream2_IRQHandler</td></tr>
<tr class="memdesc:ga76586809f05ec5fe836137271f9ed60c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI3 RX Handler <br  />
 <br /></td></tr>
<tr class="separator:ga76586809f05ec5fe836137271f9ed60c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93436aaa7207825a2d62e1689f13bbed"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d1e/group__I2__SPI3__DMA__IRQn.html#ga93436aaa7207825a2d62e1689f13bbed">SPI3_DMA_TX_IRQHandler</a>&#160;&#160;&#160;DMA1_Stream7_IRQHandler</td></tr>
<tr class="memdesc:ga93436aaa7207825a2d62e1689f13bbed"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI3 TX Handler <br  />
 <br /></td></tr>
<tr class="separator:ga93436aaa7207825a2d62e1689f13bbed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65e3277b5057b440ec6c005fa10ceba4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#a65e3277b5057b440ec6c005fa10ceba4">I2_MAX_NUM_SPI_INSTANCE</a>&#160;&#160;&#160;(3)</td></tr>
<tr class="memdesc:a65e3277b5057b440ec6c005fa10ceba4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of SPI instances to enable.  <a href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#a65e3277b5057b440ec6c005fa10ceba4">More...</a><br /></td></tr>
<tr class="separator:a65e3277b5057b440ec6c005fa10ceba4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a6beefc68a42f237469efa1514182080f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d3/d18/structi2__spi__ctx__t.html">i2_spi_ctx_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#a6beefc68a42f237469efa1514182080f">spi_inst_to_ctx</a> (const char *name)</td></tr>
<tr class="memdesc:a6beefc68a42f237469efa1514182080f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI instance to context converter.  <a href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#a6beefc68a42f237469efa1514182080f">More...</a><br /></td></tr>
<tr class="separator:a6beefc68a42f237469efa1514182080f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecee68e19eb49e6854e688f096d9ad76"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d3/d18/structi2__spi__ctx__t.html">i2_spi_ctx_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#aecee68e19eb49e6854e688f096d9ad76">spi_handle_to_ctx</a> (SPI_HandleTypeDef *hspi)</td></tr>
<tr class="memdesc:aecee68e19eb49e6854e688f096d9ad76"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI handle to context converter.  <a href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#aecee68e19eb49e6854e688f096d9ad76">More...</a><br /></td></tr>
<tr class="separator:aecee68e19eb49e6854e688f096d9ad76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb467b99329b461791eff27655076cf1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/d49/i2__error_8h.html#a3c632610efd6b2c3290914e1fcbad206">i2_error</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#afb467b99329b461791eff27655076cf1">i2_spi_init</a> (<a class="el" href="../../db/d85/structi2__spi__inst__t.html">i2_spi_inst_t</a> *inst)</td></tr>
<tr class="memdesc:afb467b99329b461791eff27655076cf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI initialization.  <a href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#afb467b99329b461791eff27655076cf1">More...</a><br /></td></tr>
<tr class="separator:afb467b99329b461791eff27655076cf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57120a3ab83e622aa7e73ed0277af68e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/d49/i2__error_8h.html#a3c632610efd6b2c3290914e1fcbad206">i2_error</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#a57120a3ab83e622aa7e73ed0277af68e">i2_spi_deinit</a> (<a class="el" href="../../db/d85/structi2__spi__inst__t.html">i2_spi_inst_t</a> *inst)</td></tr>
<tr class="memdesc:a57120a3ab83e622aa7e73ed0277af68e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI deinitialization.  <a href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#a57120a3ab83e622aa7e73ed0277af68e">More...</a><br /></td></tr>
<tr class="separator:a57120a3ab83e622aa7e73ed0277af68e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91e782c9be449e06b275fd19cf0093a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/d85/structi2__spi__inst__t.html">i2_spi_inst_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#a91e782c9be449e06b275fd19cf0093a0">i2_spi_inst_get</a> (char *inst_name)</td></tr>
<tr class="memdesc:a91e782c9be449e06b275fd19cf0093a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI instance get.  <a href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#a91e782c9be449e06b275fd19cf0093a0">More...</a><br /></td></tr>
<tr class="separator:a91e782c9be449e06b275fd19cf0093a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af559e56c2d661f5ff77afc7c4d6ac205"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d6/d49/i2__error_8h.html#a3c632610efd6b2c3290914e1fcbad206">i2_error</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#af559e56c2d661f5ff77afc7c4d6ac205">spi_config</a> (<a class="el" href="../../d3/d18/structi2__spi__ctx__t.html">i2_spi_ctx_t</a> *<a class="el" href="../../d8/d50/i2__stm32f4xx__hal__rtc_8c.html#a25854a22ff4691d28493dc36a509806d">ctx</a>, <a class="el" href="../../d5/dbb/group__i2__spi__data__width__t.html#ga5c44f50557bf6c30a188611c8aca68a4">i2_spi_data_width_t</a> data_width, <a class="el" href="../../d4/d6b/group__i2__spi__clock__speed__t.html#ga4c2265640f266653874cfd9a66f81065">i2_spi_clock_speed_t</a> clk_speed, <a class="el" href="../../db/d36/group__i2__spi__mode__t.html#gad964438a7501708f481eb70319a14fc6">i2_spi_mode_t</a> spi_mode, <a class="el" href="../../d6/d81/group__i2__spi__first__bit__t.html#gaa7979e098a34ff509ff7ae1b672f5623">i2_spi_first_bit_t</a> first_bit)</td></tr>
<tr class="memdesc:af559e56c2d661f5ff77afc7c4d6ac205"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI setting configuration.  <a href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#af559e56c2d661f5ff77afc7c4d6ac205">More...</a><br /></td></tr>
<tr class="separator:af559e56c2d661f5ff77afc7c4d6ac205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d435e752229ebcc87257ff7d663c55a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/d49/i2__error_8h.html#a3c632610efd6b2c3290914e1fcbad206">i2_error</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#a4d435e752229ebcc87257ff7d663c55a">i2_spi_txrx_raw</a> (<a class="el" href="../../db/d85/structi2__spi__inst__t.html">i2_spi_inst_t</a> *inst, <a class="el" href="../../d5/dbb/group__i2__spi__data__width__t.html#ga5c44f50557bf6c30a188611c8aca68a4">i2_spi_data_width_t</a> data_width, <a class="el" href="../../d4/d6b/group__i2__spi__clock__speed__t.html#ga4c2265640f266653874cfd9a66f81065">i2_spi_clock_speed_t</a> clk_speed, <a class="el" href="../../db/d36/group__i2__spi__mode__t.html#gad964438a7501708f481eb70319a14fc6">i2_spi_mode_t</a> spi_mode, <a class="el" href="../../d6/d81/group__i2__spi__first__bit__t.html#gaa7979e098a34ff509ff7ae1b672f5623">i2_spi_first_bit_t</a> first_bit, uint8_t *txbuf, uint8_t *rxbuf, int32_t size, uint32_t timeout)</td></tr>
<tr class="memdesc:a4d435e752229ebcc87257ff7d663c55a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI send / receive.  <a href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#a4d435e752229ebcc87257ff7d663c55a">More...</a><br /></td></tr>
<tr class="separator:a4d435e752229ebcc87257ff7d663c55a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addc1608d05abd67d680e6e2952d5aa5d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/d49/i2__error_8h.html#a3c632610efd6b2c3290914e1fcbad206">i2_error</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#addc1608d05abd67d680e6e2952d5aa5d">i2_spi_txrx</a> (<a class="el" href="../../db/d85/structi2__spi__inst__t.html">i2_spi_inst_t</a> *inst, <a class="el" href="../../d5/dbb/group__i2__spi__data__width__t.html#ga5c44f50557bf6c30a188611c8aca68a4">i2_spi_data_width_t</a> data_width, <a class="el" href="../../d4/d6b/group__i2__spi__clock__speed__t.html#ga4c2265640f266653874cfd9a66f81065">i2_spi_clock_speed_t</a> clk_speed, <a class="el" href="../../db/d36/group__i2__spi__mode__t.html#gad964438a7501708f481eb70319a14fc6">i2_spi_mode_t</a> spi_mode, <a class="el" href="../../d6/d81/group__i2__spi__first__bit__t.html#gaa7979e098a34ff509ff7ae1b672f5623">i2_spi_first_bit_t</a> first_bit, uint8_t *txbuf, uint8_t *rxbuf, int32_t size, uint32_t timeout)</td></tr>
<tr class="memdesc:addc1608d05abd67d680e6e2952d5aa5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI send / receive.  <a href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#addc1608d05abd67d680e6e2952d5aa5d">More...</a><br /></td></tr>
<tr class="separator:addc1608d05abd67d680e6e2952d5aa5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42e184f846c595b9c457d599d9e7b180"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/d49/i2__error_8h.html#a3c632610efd6b2c3290914e1fcbad206">i2_error</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#a42e184f846c595b9c457d599d9e7b180">i2_spi_tx</a> (<a class="el" href="../../db/d85/structi2__spi__inst__t.html">i2_spi_inst_t</a> *inst, <a class="el" href="../../d5/dbb/group__i2__spi__data__width__t.html#ga5c44f50557bf6c30a188611c8aca68a4">i2_spi_data_width_t</a> data_width, <a class="el" href="../../d4/d6b/group__i2__spi__clock__speed__t.html#ga4c2265640f266653874cfd9a66f81065">i2_spi_clock_speed_t</a> clk_speed, <a class="el" href="../../db/d36/group__i2__spi__mode__t.html#gad964438a7501708f481eb70319a14fc6">i2_spi_mode_t</a> spi_mode, <a class="el" href="../../d6/d81/group__i2__spi__first__bit__t.html#gaa7979e098a34ff509ff7ae1b672f5623">i2_spi_first_bit_t</a> first_bit, uint8_t *txbuf, int32_t size, uint32_t timeout)</td></tr>
<tr class="memdesc:a42e184f846c595b9c457d599d9e7b180"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI send.  <a href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#a42e184f846c595b9c457d599d9e7b180">More...</a><br /></td></tr>
<tr class="separator:a42e184f846c595b9c457d599d9e7b180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac16cef5d98a62bc0c291917fbff6ba83"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/d49/i2__error_8h.html#a3c632610efd6b2c3290914e1fcbad206">i2_error</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#ac16cef5d98a62bc0c291917fbff6ba83">i2_spi_tx_raw</a> (<a class="el" href="../../db/d85/structi2__spi__inst__t.html">i2_spi_inst_t</a> *inst, <a class="el" href="../../d5/dbb/group__i2__spi__data__width__t.html#ga5c44f50557bf6c30a188611c8aca68a4">i2_spi_data_width_t</a> data_width, <a class="el" href="../../d4/d6b/group__i2__spi__clock__speed__t.html#ga4c2265640f266653874cfd9a66f81065">i2_spi_clock_speed_t</a> clk_speed, <a class="el" href="../../db/d36/group__i2__spi__mode__t.html#gad964438a7501708f481eb70319a14fc6">i2_spi_mode_t</a> spi_mode, <a class="el" href="../../d6/d81/group__i2__spi__first__bit__t.html#gaa7979e098a34ff509ff7ae1b672f5623">i2_spi_first_bit_t</a> first_bit, uint8_t *txbuf, int32_t size, uint32_t timeout)</td></tr>
<tr class="memdesc:ac16cef5d98a62bc0c291917fbff6ba83"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI send.  <a href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#ac16cef5d98a62bc0c291917fbff6ba83">More...</a><br /></td></tr>
<tr class="separator:ac16cef5d98a62bc0c291917fbff6ba83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a538e1d26c206696ea9ca1d1eee93221d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/d49/i2__error_8h.html#a3c632610efd6b2c3290914e1fcbad206">i2_error</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#a538e1d26c206696ea9ca1d1eee93221d">i2_spi_rx</a> (<a class="el" href="../../db/d85/structi2__spi__inst__t.html">i2_spi_inst_t</a> *inst, <a class="el" href="../../d5/dbb/group__i2__spi__data__width__t.html#ga5c44f50557bf6c30a188611c8aca68a4">i2_spi_data_width_t</a> data_width, <a class="el" href="../../d4/d6b/group__i2__spi__clock__speed__t.html#ga4c2265640f266653874cfd9a66f81065">i2_spi_clock_speed_t</a> clk_speed, <a class="el" href="../../db/d36/group__i2__spi__mode__t.html#gad964438a7501708f481eb70319a14fc6">i2_spi_mode_t</a> spi_mode, <a class="el" href="../../d6/d81/group__i2__spi__first__bit__t.html#gaa7979e098a34ff509ff7ae1b672f5623">i2_spi_first_bit_t</a> first_bit, uint8_t *rxbuf, int32_t size, uint32_t timeout)</td></tr>
<tr class="memdesc:a538e1d26c206696ea9ca1d1eee93221d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI receive.  <a href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#a538e1d26c206696ea9ca1d1eee93221d">More...</a><br /></td></tr>
<tr class="separator:a538e1d26c206696ea9ca1d1eee93221d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c5658911657762bbd3dd1af8f04ec52"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/d49/i2__error_8h.html#a3c632610efd6b2c3290914e1fcbad206">i2_error</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#a9c5658911657762bbd3dd1af8f04ec52">i2_spi_rx_raw</a> (<a class="el" href="../../db/d85/structi2__spi__inst__t.html">i2_spi_inst_t</a> *inst, <a class="el" href="../../d5/dbb/group__i2__spi__data__width__t.html#ga5c44f50557bf6c30a188611c8aca68a4">i2_spi_data_width_t</a> data_width, <a class="el" href="../../d4/d6b/group__i2__spi__clock__speed__t.html#ga4c2265640f266653874cfd9a66f81065">i2_spi_clock_speed_t</a> clk_speed, <a class="el" href="../../db/d36/group__i2__spi__mode__t.html#gad964438a7501708f481eb70319a14fc6">i2_spi_mode_t</a> spi_mode, <a class="el" href="../../d6/d81/group__i2__spi__first__bit__t.html#gaa7979e098a34ff509ff7ae1b672f5623">i2_spi_first_bit_t</a> first_bit, uint8_t *rxbuf, int32_t size, uint32_t timeout)</td></tr>
<tr class="memdesc:a9c5658911657762bbd3dd1af8f04ec52"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI receive.  <a href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#a9c5658911657762bbd3dd1af8f04ec52">More...</a><br /></td></tr>
<tr class="separator:a9c5658911657762bbd3dd1af8f04ec52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91038a215795c39ee7e261af4dc68a37"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/d49/i2__error_8h.html#a3c632610efd6b2c3290914e1fcbad206">i2_error</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#a91038a215795c39ee7e261af4dc68a37">i2_spi_cs_assert</a> (<a class="el" href="../../db/d85/structi2__spi__inst__t.html">i2_spi_inst_t</a> *inst, uint32_t timeout)</td></tr>
<tr class="memdesc:a91038a215795c39ee7e261af4dc68a37"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI bus assert.  <a href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#a91038a215795c39ee7e261af4dc68a37">More...</a><br /></td></tr>
<tr class="separator:a91038a215795c39ee7e261af4dc68a37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e7b1e5316537cc3e30b3f639df0aa04"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/d49/i2__error_8h.html#a3c632610efd6b2c3290914e1fcbad206">i2_error</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#a6e7b1e5316537cc3e30b3f639df0aa04">i2_spi_cs_deassert</a> (<a class="el" href="../../db/d85/structi2__spi__inst__t.html">i2_spi_inst_t</a> *inst)</td></tr>
<tr class="memdesc:a6e7b1e5316537cc3e30b3f639df0aa04"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI bus deassert.  <a href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#a6e7b1e5316537cc3e30b3f639df0aa04">More...</a><br /></td></tr>
<tr class="separator:a6e7b1e5316537cc3e30b3f639df0aa04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bbd8c17ce4f49adcca47d11f482aab6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#a9bbd8c17ce4f49adcca47d11f482aab6">SPI1_IRQHandler</a> (void)</td></tr>
<tr class="memdesc:a9bbd8c17ce4f49adcca47d11f482aab6"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI1 interrupt Handler.  <a href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#a9bbd8c17ce4f49adcca47d11f482aab6">More...</a><br /></td></tr>
<tr class="separator:a9bbd8c17ce4f49adcca47d11f482aab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3db6db76f4586a8dba95dfd8d7e32d6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#ab3db6db76f4586a8dba95dfd8d7e32d6">SPI1_DMA_RX_IRQHandler</a> (void)</td></tr>
<tr class="memdesc:ab3db6db76f4586a8dba95dfd8d7e32d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI1 DMA receive interrupt Handler.  <a href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#ab3db6db76f4586a8dba95dfd8d7e32d6">More...</a><br /></td></tr>
<tr class="separator:ab3db6db76f4586a8dba95dfd8d7e32d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a797cd8477b06929651fa3d253cbf12d3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#a797cd8477b06929651fa3d253cbf12d3">SPI1_DMA_TX_IRQHandler</a> (void)</td></tr>
<tr class="memdesc:a797cd8477b06929651fa3d253cbf12d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI1 DMA transmit interrupt Handler.  <a href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#a797cd8477b06929651fa3d253cbf12d3">More...</a><br /></td></tr>
<tr class="separator:a797cd8477b06929651fa3d253cbf12d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68d8880cd80cb17a2501487c3d649ea1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#a68d8880cd80cb17a2501487c3d649ea1">SPI2_IRQHandler</a> (void)</td></tr>
<tr class="memdesc:a68d8880cd80cb17a2501487c3d649ea1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI2 interrupt Handler.  <a href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#a68d8880cd80cb17a2501487c3d649ea1">More...</a><br /></td></tr>
<tr class="separator:a68d8880cd80cb17a2501487c3d649ea1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7db93e6303e7a530d579e542c7500a92"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#a7db93e6303e7a530d579e542c7500a92">SPI2_DMA_RX_IRQHandler</a> (void)</td></tr>
<tr class="memdesc:a7db93e6303e7a530d579e542c7500a92"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI2 DMA receive interrupt Handler.  <a href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#a7db93e6303e7a530d579e542c7500a92">More...</a><br /></td></tr>
<tr class="separator:a7db93e6303e7a530d579e542c7500a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5052f3752b4e211e673b371482bc1593"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#a5052f3752b4e211e673b371482bc1593">SPI2_DMA_TX_IRQHandler</a> (void)</td></tr>
<tr class="memdesc:a5052f3752b4e211e673b371482bc1593"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI2 DMA transmit interrupt Handler.  <a href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#a5052f3752b4e211e673b371482bc1593">More...</a><br /></td></tr>
<tr class="separator:a5052f3752b4e211e673b371482bc1593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82987561e28d02b184ecb0515a5e5d2b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#a82987561e28d02b184ecb0515a5e5d2b">SPI3_IRQHandler</a> (void)</td></tr>
<tr class="memdesc:a82987561e28d02b184ecb0515a5e5d2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI3 interrupt Handler.  <a href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#a82987561e28d02b184ecb0515a5e5d2b">More...</a><br /></td></tr>
<tr class="separator:a82987561e28d02b184ecb0515a5e5d2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a419ca545358253b0c2e87cb3c657ce0d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#a419ca545358253b0c2e87cb3c657ce0d">SPI3_DMA_RX_IRQHandler</a> (void)</td></tr>
<tr class="memdesc:a419ca545358253b0c2e87cb3c657ce0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI3 DMA receive interrupt Handler.  <a href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#a419ca545358253b0c2e87cb3c657ce0d">More...</a><br /></td></tr>
<tr class="separator:a419ca545358253b0c2e87cb3c657ce0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28a629cb9888a44a74ef07c475b7f1ab"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#a28a629cb9888a44a74ef07c475b7f1ab">SPI3_DMA_TX_IRQHandler</a> (void)</td></tr>
<tr class="memdesc:a28a629cb9888a44a74ef07c475b7f1ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI3 DMA transmit interrupt Handler.  <a href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#a28a629cb9888a44a74ef07c475b7f1ab">More...</a><br /></td></tr>
<tr class="separator:a28a629cb9888a44a74ef07c475b7f1ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb877c4e981bd8ddb801ec9d0ebce03f"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#adb877c4e981bd8ddb801ec9d0ebce03f">spi_cplt_callback</a> (SPI_HandleTypeDef *hspi)</td></tr>
<tr class="memdesc:adb877c4e981bd8ddb801ec9d0ebce03f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI completion callback.  <a href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#adb877c4e981bd8ddb801ec9d0ebce03f">More...</a><br /></td></tr>
<tr class="separator:adb877c4e981bd8ddb801ec9d0ebce03f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04e63f382f172164c8e7cae4ff5d883c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#a04e63f382f172164c8e7cae4ff5d883c">HAL_SPI_TxRxCpltCallback</a> (SPI_HandleTypeDef *hspi)</td></tr>
<tr class="memdesc:a04e63f382f172164c8e7cae4ff5d883c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI DMA Transmit and receive compete callback.  <a href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#a04e63f382f172164c8e7cae4ff5d883c">More...</a><br /></td></tr>
<tr class="separator:a04e63f382f172164c8e7cae4ff5d883c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a99ab4f6aa6ee7dc2abca5483910dde"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#a0a99ab4f6aa6ee7dc2abca5483910dde">HAL_SPI_TxCpltCallback</a> (SPI_HandleTypeDef *hspi)</td></tr>
<tr class="memdesc:a0a99ab4f6aa6ee7dc2abca5483910dde"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI DMA Transmit compete callback.  <a href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#a0a99ab4f6aa6ee7dc2abca5483910dde">More...</a><br /></td></tr>
<tr class="separator:a0a99ab4f6aa6ee7dc2abca5483910dde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3df7021fe24cf874f8b1eec5bd5f4cb3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#a3df7021fe24cf874f8b1eec5bd5f4cb3">HAL_SPI_RxCpltCallback</a> (SPI_HandleTypeDef *hspi)</td></tr>
<tr class="memdesc:a3df7021fe24cf874f8b1eec5bd5f4cb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI DMA receive compete callback.  <a href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#a3df7021fe24cf874f8b1eec5bd5f4cb3">More...</a><br /></td></tr>
<tr class="separator:a3df7021fe24cf874f8b1eec5bd5f4cb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3db7835e7e7ac335887f62fedf156926"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#a3db7835e7e7ac335887f62fedf156926">HAL_SPI_ErrorCallback</a> (SPI_HandleTypeDef *hspi)</td></tr>
<tr class="memdesc:a3db7835e7e7ac335887f62fedf156926"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI DMA error callback.  <a href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#a3db7835e7e7ac335887f62fedf156926">More...</a><br /></td></tr>
<tr class="separator:a3db7835e7e7ac335887f62fedf156926"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a40067b6204466b4356b3fef8a9b85d17"><td class="memItemLeft" align="right" valign="top"><a id="a40067b6204466b4356b3fef8a9b85d17"></a>
static <a class="el" href="../../d3/d18/structi2__spi__ctx__t.html">i2_spi_ctx_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#a40067b6204466b4356b3fef8a9b85d17">i2_spi_ctx_table</a> [<a class="el" href="../../db/df3/group__I2__ENABLE__SPI__CONTEXT.html#gad46321e049e5c0218154f0a9dd8eb880">I2_MAX_NUM_SPI_CONTEXT</a>]</td></tr>
<tr class="memdesc:a40067b6204466b4356b3fef8a9b85d17"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Context used in application. <br /></td></tr>
<tr class="separator:a40067b6204466b4356b3fef8a9b85d17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b25141a37cb49e019a5c6c5bb9e0cb6"><td class="memItemLeft" align="right" valign="top"><a id="a3b25141a37cb49e019a5c6c5bb9e0cb6"></a>
static <a class="el" href="../../db/d85/structi2__spi__inst__t.html">i2_spi_inst_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#a3b25141a37cb49e019a5c6c5bb9e0cb6">i2_spi_inst_table</a> [<a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#a65e3277b5057b440ec6c005fa10ceba4">I2_MAX_NUM_SPI_INSTANCE</a>]</td></tr>
<tr class="memdesc:a3b25141a37cb49e019a5c6c5bb9e0cb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Table to maintain all enabled SPI instances. <br /></td></tr>
<tr class="separator:a3b25141a37cb49e019a5c6c5bb9e0cb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4819f50fdc31e4f99f6d22cf8ab81ca0"><td class="memItemLeft" align="right" valign="top"><a id="a4819f50fdc31e4f99f6d22cf8ab81ca0"></a>
static SPI_HandleTypeDef *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#a4819f50fdc31e4f99f6d22cf8ab81ca0">spi1</a> = NULL</td></tr>
<tr class="memdesc:a4819f50fdc31e4f99f6d22cf8ab81ca0"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI1 control handler. <br /></td></tr>
<tr class="separator:a4819f50fdc31e4f99f6d22cf8ab81ca0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3101412fc71b8bb3c08ec2e0e1355e4"><td class="memItemLeft" align="right" valign="top"><a id="ab3101412fc71b8bb3c08ec2e0e1355e4"></a>
static SPI_HandleTypeDef *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#ab3101412fc71b8bb3c08ec2e0e1355e4">spi2</a> = NULL</td></tr>
<tr class="memdesc:ab3101412fc71b8bb3c08ec2e0e1355e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI2 control handler. <br /></td></tr>
<tr class="separator:ab3101412fc71b8bb3c08ec2e0e1355e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ba506a069f733d2d5d84ecd72a2d918"><td class="memItemLeft" align="right" valign="top"><a id="a7ba506a069f733d2d5d84ecd72a2d918"></a>
static SPI_HandleTypeDef *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html#a7ba506a069f733d2d5d84ecd72a2d918">spi3</a> = NULL</td></tr>
<tr class="memdesc:a7ba506a069f733d2d5d84ecd72a2d918"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI3 control handler. <br /></td></tr>
<tr class="separator:a7ba506a069f733d2d5d84ecd72a2d918"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>SPI set-up and control. </p>
<dl class="section author"><dt>Author</dt><dd>iota square [i2] <pre>
    

          
         
        
          
</pre></dd></dl>
<dl class="section date"><dt>Date</dt><dd>16-09-2019</dd></dl>
<dl class="section copyright"><dt>Copyright</dt><dd>GNU GPU v3</dd></dl>
<p>This program is free software; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation; either version 3 of the License, or (at your option) any later version.</p>
<p>This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for more details.</p>
<p>Free Software, Hell Yeah! </p>

<p class="definition">Definition in file <a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c_source.html">i2_stm32f4xx_hal_spi.c</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a65e3277b5057b440ec6c005fa10ceba4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65e3277b5057b440ec6c005fa10ceba4">&#9670;&nbsp;</a></span>I2_MAX_NUM_SPI_INSTANCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2_MAX_NUM_SPI_INSTANCE&#160;&#160;&#160;(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of SPI instances to enable. </p>
<p>We can have more number of SPI device instances than the number of SPI controllers. </p>

<p class="definition">Definition at line <a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c_source.html#l00318">318</a> of file <a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c_source.html">i2_stm32f4xx_hal_spi.c</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a3db7835e7e7ac335887f62fedf156926"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3db7835e7e7ac335887f62fedf156926">&#9670;&nbsp;</a></span>HAL_SPI_ErrorCallback()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void HAL_SPI_ErrorCallback </td>
          <td>(</td>
          <td class="paramtype">SPI_HandleTypeDef *&#160;</td>
          <td class="paramname"><em>hspi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI DMA error callback. </p>
<p>System callback for error during DMA operations on SPI bus.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*hspi</td><td>SPI handler. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c_source.html#l01277">1277</a> of file <a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c_source.html">i2_stm32f4xx_hal_spi.c</a>.</p>

</div>
</div>
<a id="a3df7021fe24cf874f8b1eec5bd5f4cb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3df7021fe24cf874f8b1eec5bd5f4cb3">&#9670;&nbsp;</a></span>HAL_SPI_RxCpltCallback()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void HAL_SPI_RxCpltCallback </td>
          <td>(</td>
          <td class="paramtype">SPI_HandleTypeDef *&#160;</td>
          <td class="paramname"><em>hspi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI DMA receive compete callback. </p>
<p>System callback for DMA reception completion.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*hspi</td><td>SPI handler. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c_source.html#l01265">1265</a> of file <a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c_source.html">i2_stm32f4xx_hal_spi.c</a>.</p>

</div>
</div>
<a id="a0a99ab4f6aa6ee7dc2abca5483910dde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a99ab4f6aa6ee7dc2abca5483910dde">&#9670;&nbsp;</a></span>HAL_SPI_TxCpltCallback()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void HAL_SPI_TxCpltCallback </td>
          <td>(</td>
          <td class="paramtype">SPI_HandleTypeDef *&#160;</td>
          <td class="paramname"><em>hspi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI DMA Transmit compete callback. </p>
<p>System callback for DMA transmission completion.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*hspi</td><td>SPI handler. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c_source.html#l01253">1253</a> of file <a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c_source.html">i2_stm32f4xx_hal_spi.c</a>.</p>

</div>
</div>
<a id="a04e63f382f172164c8e7cae4ff5d883c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04e63f382f172164c8e7cae4ff5d883c">&#9670;&nbsp;</a></span>HAL_SPI_TxRxCpltCallback()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void HAL_SPI_TxRxCpltCallback </td>
          <td>(</td>
          <td class="paramtype">SPI_HandleTypeDef *&#160;</td>
          <td class="paramname"><em>hspi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI DMA Transmit and receive compete callback. </p>
<p>System callback for DMA transmission and reception completion.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*hspi</td><td>SPI handler. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c_source.html#l01241">1241</a> of file <a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c_source.html">i2_stm32f4xx_hal_spi.c</a>.</p>

</div>
</div>
<a id="a91038a215795c39ee7e261af4dc68a37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91038a215795c39ee7e261af4dc68a37">&#9670;&nbsp;</a></span>i2_spi_cs_assert()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/d49/i2__error_8h.html#a3c632610efd6b2c3290914e1fcbad206">i2_error</a> i2_spi_cs_assert </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../db/d85/structi2__spi__inst__t.html">i2_spi_inst_t</a> *&#160;</td>
          <td class="paramname"><em>inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timeout</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI bus assert. </p>
<p>Asserts the CS pin of SPI instance.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*inst</td><td>SPI instance. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">timeout</td><td>RTOS wait for MUTEX timeout. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Execution error code <a class="el" href="../../db/d8c/group__I2__ERROR.html">iota2 unified Error Codes.</a>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c_source.html#l01047">1047</a> of file <a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c_source.html">i2_stm32f4xx_hal_spi.c</a>.</p>

</div>
</div>
<a id="a6e7b1e5316537cc3e30b3f639df0aa04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e7b1e5316537cc3e30b3f639df0aa04">&#9670;&nbsp;</a></span>i2_spi_cs_deassert()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/d49/i2__error_8h.html#a3c632610efd6b2c3290914e1fcbad206">i2_error</a> i2_spi_cs_deassert </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../db/d85/structi2__spi__inst__t.html">i2_spi_inst_t</a> *&#160;</td>
          <td class="paramname"><em>inst</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI bus deassert. </p>
<p>Desserts the CS pin of SPI instance.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*inst</td><td>SPI instance. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Execution error code <a class="el" href="../../db/d8c/group__I2__ERROR.html">iota2 unified Error Codes.</a>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c_source.html#l01081">1081</a> of file <a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c_source.html">i2_stm32f4xx_hal_spi.c</a>.</p>

</div>
</div>
<a id="a57120a3ab83e622aa7e73ed0277af68e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57120a3ab83e622aa7e73ed0277af68e">&#9670;&nbsp;</a></span>i2_spi_deinit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/d49/i2__error_8h.html#a3c632610efd6b2c3290914e1fcbad206">i2_error</a> i2_spi_deinit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../db/d85/structi2__spi__inst__t.html">i2_spi_inst_t</a> *&#160;</td>
          <td class="paramname"><em>inst</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI deinitialization. </p>
<p>Deinitializes and SPI instance.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*inst</td><td>SPI instance to deinitialize. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Deinitialization error code <a class="el" href="../../db/d8c/group__I2__ERROR.html">iota2 unified Error Codes.</a>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c_source.html#l00580">580</a> of file <a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c_source.html">i2_stm32f4xx_hal_spi.c</a>.</p>

</div>
</div>
<a id="afb467b99329b461791eff27655076cf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb467b99329b461791eff27655076cf1">&#9670;&nbsp;</a></span>i2_spi_init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/d49/i2__error_8h.html#a3c632610efd6b2c3290914e1fcbad206">i2_error</a> i2_spi_init </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../db/d85/structi2__spi__inst__t.html">i2_spi_inst_t</a> *&#160;</td>
          <td class="paramname"><em>inst</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI initialization. </p>
<p>Initializes a SPI instance along with GPIO, DMA and interrupts.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*inst</td><td>SPI instance to initialize. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Initialization error code <a class="el" href="../../db/d8c/group__I2__ERROR.html">iota2 unified Error Codes.</a>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c_source.html#l00379">379</a> of file <a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c_source.html">i2_stm32f4xx_hal_spi.c</a>.</p>

</div>
</div>
<a id="a91e782c9be449e06b275fd19cf0093a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91e782c9be449e06b275fd19cf0093a0">&#9670;&nbsp;</a></span>i2_spi_inst_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/d85/structi2__spi__inst__t.html">i2_spi_inst_t</a>* i2_spi_inst_get </td>
          <td>(</td>
          <td class="paramtype">char *&#160;</td>
          <td class="paramname"><em>inst_name</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI instance get. </p>
<p>Returns SPI instance object from name.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*inst_name</td><td>Name of instance to get. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SPI instance object corresponding to passed name. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c_source.html#l00646">646</a> of file <a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c_source.html">i2_stm32f4xx_hal_spi.c</a>.</p>

</div>
</div>
<a id="a538e1d26c206696ea9ca1d1eee93221d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a538e1d26c206696ea9ca1d1eee93221d">&#9670;&nbsp;</a></span>i2_spi_rx()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/d49/i2__error_8h.html#a3c632610efd6b2c3290914e1fcbad206">i2_error</a> i2_spi_rx </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../db/d85/structi2__spi__inst__t.html">i2_spi_inst_t</a> *&#160;</td>
          <td class="paramname"><em>inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d5/dbb/group__i2__spi__data__width__t.html#ga5c44f50557bf6c30a188611c8aca68a4">i2_spi_data_width_t</a>&#160;</td>
          <td class="paramname"><em>data_width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d4/d6b/group__i2__spi__clock__speed__t.html#ga4c2265640f266653874cfd9a66f81065">i2_spi_clock_speed_t</a>&#160;</td>
          <td class="paramname"><em>clk_speed</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../db/d36/group__i2__spi__mode__t.html#gad964438a7501708f481eb70319a14fc6">i2_spi_mode_t</a>&#160;</td>
          <td class="paramname"><em>spi_mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d6/d81/group__i2__spi__first__bit__t.html#gaa7979e098a34ff509ff7ae1b672f5623">i2_spi_first_bit_t</a>&#160;</td>
          <td class="paramname"><em>first_bit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t *&#160;</td>
          <td class="paramname"><em>rxbuf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timeout</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI receive. </p>
<p>Receives data on SPI bus, This function will asserts and deasserts the CS pin.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*inst</td><td>SPI instance. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">data_width</td><td>Size of data bits for SPI <a class="el" href="../../d5/dbb/group__i2__spi__data__width__t.html">SPI data width.</a>. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">clk_speed</td><td>SPI clock speed <a class="el" href="../../d4/d6b/group__i2__spi__clock__speed__t.html">SPI clock speed.</a>. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">spi_mode</td><td>SPI communication mode <a class="el" href="../../db/d36/group__i2__spi__mode__t.html">SPI Operation Modes.</a>. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">first_bit</td><td>Communication start bit <a class="el" href="../../d6/d81/group__i2__spi__first__bit__t.html">SPI First bit to send / receive.</a>. </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">*rxbuf</td><td>This buffer will be used to receive data on SPI bus. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">size</td><td>Amount of data to be received. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">timeout</td><td>SPI bus HAL timeout. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Execution error code <a class="el" href="../../db/d8c/group__I2__ERROR.html">iota2 unified Error Codes.</a>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c_source.html#l01006">1006</a> of file <a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c_source.html">i2_stm32f4xx_hal_spi.c</a>.</p>

</div>
</div>
<a id="a9c5658911657762bbd3dd1af8f04ec52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c5658911657762bbd3dd1af8f04ec52">&#9670;&nbsp;</a></span>i2_spi_rx_raw()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/d49/i2__error_8h.html#a3c632610efd6b2c3290914e1fcbad206">i2_error</a> i2_spi_rx_raw </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../db/d85/structi2__spi__inst__t.html">i2_spi_inst_t</a> *&#160;</td>
          <td class="paramname"><em>inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d5/dbb/group__i2__spi__data__width__t.html#ga5c44f50557bf6c30a188611c8aca68a4">i2_spi_data_width_t</a>&#160;</td>
          <td class="paramname"><em>data_width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d4/d6b/group__i2__spi__clock__speed__t.html#ga4c2265640f266653874cfd9a66f81065">i2_spi_clock_speed_t</a>&#160;</td>
          <td class="paramname"><em>clk_speed</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../db/d36/group__i2__spi__mode__t.html#gad964438a7501708f481eb70319a14fc6">i2_spi_mode_t</a>&#160;</td>
          <td class="paramname"><em>spi_mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d6/d81/group__i2__spi__first__bit__t.html#gaa7979e098a34ff509ff7ae1b672f5623">i2_spi_first_bit_t</a>&#160;</td>
          <td class="paramname"><em>first_bit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t *&#160;</td>
          <td class="paramname"><em>rxbuf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timeout</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI receive. </p>
<p>Receives data on SPI bus, This function will not asserts and deasserts the CS pin.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*inst</td><td>SPI instance. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">data_width</td><td>Size of data bits for SPI <a class="el" href="../../d5/dbb/group__i2__spi__data__width__t.html">SPI data width.</a>. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">clk_speed</td><td>SPI clock speed <a class="el" href="../../d4/d6b/group__i2__spi__clock__speed__t.html">SPI clock speed.</a>. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">spi_mode</td><td>SPI communication mode <a class="el" href="../../db/d36/group__i2__spi__mode__t.html">SPI Operation Modes.</a>. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">first_bit</td><td>Communication start bit <a class="el" href="../../d6/d81/group__i2__spi__first__bit__t.html">SPI First bit to send / receive.</a>. </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">*rxbuf</td><td>This buffer will be used to receive data on SPI bus. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">size</td><td>Amount of data to be received. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">timeout</td><td>SPI bus HAL timeout. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Execution error code <a class="el" href="../../db/d8c/group__I2__ERROR.html">iota2 unified Error Codes.</a>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c_source.html#l01030">1030</a> of file <a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c_source.html">i2_stm32f4xx_hal_spi.c</a>.</p>

</div>
</div>
<a id="a42e184f846c595b9c457d599d9e7b180"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42e184f846c595b9c457d599d9e7b180">&#9670;&nbsp;</a></span>i2_spi_tx()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/d49/i2__error_8h.html#a3c632610efd6b2c3290914e1fcbad206">i2_error</a> i2_spi_tx </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../db/d85/structi2__spi__inst__t.html">i2_spi_inst_t</a> *&#160;</td>
          <td class="paramname"><em>inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d5/dbb/group__i2__spi__data__width__t.html#ga5c44f50557bf6c30a188611c8aca68a4">i2_spi_data_width_t</a>&#160;</td>
          <td class="paramname"><em>data_width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d4/d6b/group__i2__spi__clock__speed__t.html#ga4c2265640f266653874cfd9a66f81065">i2_spi_clock_speed_t</a>&#160;</td>
          <td class="paramname"><em>clk_speed</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../db/d36/group__i2__spi__mode__t.html#gad964438a7501708f481eb70319a14fc6">i2_spi_mode_t</a>&#160;</td>
          <td class="paramname"><em>spi_mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d6/d81/group__i2__spi__first__bit__t.html#gaa7979e098a34ff509ff7ae1b672f5623">i2_spi_first_bit_t</a>&#160;</td>
          <td class="paramname"><em>first_bit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t *&#160;</td>
          <td class="paramname"><em>txbuf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timeout</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI send. </p>
<p>Transmits data on SPI bus, This function will asserts and deasserts the CS pin.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*inst</td><td>SPI instance. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">data_width</td><td>Size of data bits for SPI <a class="el" href="../../d5/dbb/group__i2__spi__data__width__t.html">SPI data width.</a>. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">clk_speed</td><td>SPI clock speed <a class="el" href="../../d4/d6b/group__i2__spi__clock__speed__t.html">SPI clock speed.</a>. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">spi_mode</td><td>SPI communication mode <a class="el" href="../../db/d36/group__i2__spi__mode__t.html">SPI Operation Modes.</a>. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">first_bit</td><td>Communication start bit <a class="el" href="../../d6/d81/group__i2__spi__first__bit__t.html">SPI First bit to send / receive.</a>. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">*txbuf</td><td>This buffer will be transmitted on SPI bus. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">size</td><td>Amount of data to be transmitted. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">timeout</td><td>SPI bus HAL timeout. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Execution error code <a class="el" href="../../db/d8c/group__I2__ERROR.html">iota2 unified Error Codes.</a>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c_source.html#l00958">958</a> of file <a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c_source.html">i2_stm32f4xx_hal_spi.c</a>.</p>

</div>
</div>
<a id="ac16cef5d98a62bc0c291917fbff6ba83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac16cef5d98a62bc0c291917fbff6ba83">&#9670;&nbsp;</a></span>i2_spi_tx_raw()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/d49/i2__error_8h.html#a3c632610efd6b2c3290914e1fcbad206">i2_error</a> i2_spi_tx_raw </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../db/d85/structi2__spi__inst__t.html">i2_spi_inst_t</a> *&#160;</td>
          <td class="paramname"><em>inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d5/dbb/group__i2__spi__data__width__t.html#ga5c44f50557bf6c30a188611c8aca68a4">i2_spi_data_width_t</a>&#160;</td>
          <td class="paramname"><em>data_width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d4/d6b/group__i2__spi__clock__speed__t.html#ga4c2265640f266653874cfd9a66f81065">i2_spi_clock_speed_t</a>&#160;</td>
          <td class="paramname"><em>clk_speed</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../db/d36/group__i2__spi__mode__t.html#gad964438a7501708f481eb70319a14fc6">i2_spi_mode_t</a>&#160;</td>
          <td class="paramname"><em>spi_mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d6/d81/group__i2__spi__first__bit__t.html#gaa7979e098a34ff509ff7ae1b672f5623">i2_spi_first_bit_t</a>&#160;</td>
          <td class="paramname"><em>first_bit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t *&#160;</td>
          <td class="paramname"><em>txbuf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timeout</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI send. </p>
<p>Transmits data on SPI bus, This function will not asserts and deasserts the CS pin.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*inst</td><td>SPI instance. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">data_width</td><td>Size of data bits for SPI <a class="el" href="../../d5/dbb/group__i2__spi__data__width__t.html">SPI data width.</a>. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">clk_speed</td><td>SPI clock speed <a class="el" href="../../d4/d6b/group__i2__spi__clock__speed__t.html">SPI clock speed.</a>. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">spi_mode</td><td>SPI communication mode <a class="el" href="../../db/d36/group__i2__spi__mode__t.html">SPI Operation Modes.</a>. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">first_bit</td><td>Communication start bit <a class="el" href="../../d6/d81/group__i2__spi__first__bit__t.html">SPI First bit to send / receive.</a>. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">*txbuf</td><td>This buffer will be transmitted on SPI bus. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">size</td><td>Amount of data to be transmitted. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">timeout</td><td>SPI bus HAL timeout. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Execution error code <a class="el" href="../../db/d8c/group__I2__ERROR.html">iota2 unified Error Codes.</a>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c_source.html#l00982">982</a> of file <a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c_source.html">i2_stm32f4xx_hal_spi.c</a>.</p>

</div>
</div>
<a id="addc1608d05abd67d680e6e2952d5aa5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addc1608d05abd67d680e6e2952d5aa5d">&#9670;&nbsp;</a></span>i2_spi_txrx()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/d49/i2__error_8h.html#a3c632610efd6b2c3290914e1fcbad206">i2_error</a> i2_spi_txrx </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../db/d85/structi2__spi__inst__t.html">i2_spi_inst_t</a> *&#160;</td>
          <td class="paramname"><em>inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d5/dbb/group__i2__spi__data__width__t.html#ga5c44f50557bf6c30a188611c8aca68a4">i2_spi_data_width_t</a>&#160;</td>
          <td class="paramname"><em>data_width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d4/d6b/group__i2__spi__clock__speed__t.html#ga4c2265640f266653874cfd9a66f81065">i2_spi_clock_speed_t</a>&#160;</td>
          <td class="paramname"><em>clk_speed</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../db/d36/group__i2__spi__mode__t.html#gad964438a7501708f481eb70319a14fc6">i2_spi_mode_t</a>&#160;</td>
          <td class="paramname"><em>spi_mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d6/d81/group__i2__spi__first__bit__t.html#gaa7979e098a34ff509ff7ae1b672f5623">i2_spi_first_bit_t</a>&#160;</td>
          <td class="paramname"><em>first_bit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t *&#160;</td>
          <td class="paramname"><em>txbuf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t *&#160;</td>
          <td class="paramname"><em>rxbuf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timeout</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI send / receive. </p>
<p>Transmits and receives data on SPI bus, This function will asserts and deasserts the CS pin.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*inst</td><td>SPI instance. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">data_width</td><td>Size of data bits for SPI <a class="el" href="../../d5/dbb/group__i2__spi__data__width__t.html">SPI data width.</a>. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">clk_speed</td><td>SPI clock speed <a class="el" href="../../d4/d6b/group__i2__spi__clock__speed__t.html">SPI clock speed.</a>. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">spi_mode</td><td>SPI communication mode <a class="el" href="../../db/d36/group__i2__spi__mode__t.html">SPI Operation Modes.</a>. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">first_bit</td><td>Communication start bit <a class="el" href="../../d6/d81/group__i2__spi__first__bit__t.html">SPI First bit to send / receive.</a>. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">*txbuf</td><td>If null, then this function will only receive data on SPI bus, and put it in rxbuf, else this buffer will be transmitted on SPI bus. </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">*rxbuf</td><td>If null, then this function will only transmit data form txbuf on SPI bus, else this buffer will be used to receive data on SPI bus. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">size</td><td>Amount of data to be transmitted / received. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">timeout</td><td>SPI bus HAL timeout. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Execution error code <a class="el" href="../../db/d8c/group__I2__ERROR.html">iota2 unified Error Codes.</a>.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>If both txbuf and rxbuf are non null, then txbuf will be transmitted TX pin and on same clock data will be received on RX pin and will be put in rxbuf. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c_source.html#l00901">901</a> of file <a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c_source.html">i2_stm32f4xx_hal_spi.c</a>.</p>

</div>
</div>
<a id="a4d435e752229ebcc87257ff7d663c55a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d435e752229ebcc87257ff7d663c55a">&#9670;&nbsp;</a></span>i2_spi_txrx_raw()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/d49/i2__error_8h.html#a3c632610efd6b2c3290914e1fcbad206">i2_error</a> i2_spi_txrx_raw </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../db/d85/structi2__spi__inst__t.html">i2_spi_inst_t</a> *&#160;</td>
          <td class="paramname"><em>inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d5/dbb/group__i2__spi__data__width__t.html#ga5c44f50557bf6c30a188611c8aca68a4">i2_spi_data_width_t</a>&#160;</td>
          <td class="paramname"><em>data_width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d4/d6b/group__i2__spi__clock__speed__t.html#ga4c2265640f266653874cfd9a66f81065">i2_spi_clock_speed_t</a>&#160;</td>
          <td class="paramname"><em>clk_speed</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../db/d36/group__i2__spi__mode__t.html#gad964438a7501708f481eb70319a14fc6">i2_spi_mode_t</a>&#160;</td>
          <td class="paramname"><em>spi_mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d6/d81/group__i2__spi__first__bit__t.html#gaa7979e098a34ff509ff7ae1b672f5623">i2_spi_first_bit_t</a>&#160;</td>
          <td class="paramname"><em>first_bit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t *&#160;</td>
          <td class="paramname"><em>txbuf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t *&#160;</td>
          <td class="paramname"><em>rxbuf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timeout</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI send / receive. </p>
<p>Transmits and receives data on SPI bus, with CS already asserted.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*inst</td><td>SPI instance. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">data_width</td><td>Size of data bits for SPI <a class="el" href="../../d5/dbb/group__i2__spi__data__width__t.html">SPI data width.</a>. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">clk_speed</td><td>SPI clock speed <a class="el" href="../../d4/d6b/group__i2__spi__clock__speed__t.html">SPI clock speed.</a>. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">spi_mode</td><td>SPI communication mode <a class="el" href="../../db/d36/group__i2__spi__mode__t.html">SPI Operation Modes.</a>. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">first_bit</td><td>Communication start bit <a class="el" href="../../d6/d81/group__i2__spi__first__bit__t.html">SPI First bit to send / receive.</a>. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">*txbuf</td><td>If null, then this function will only receive data on SPI bus, and put it in rxbuf, else this buffer will be transmitted on SPI bus. </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">*rxbuf</td><td>If null, then this function will only transmit data form txbuf on SPI bus, else this buffer will be used to receive data on SPI bus. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">size</td><td>Amount of data to be transmitted / received. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">timeout</td><td>SPI bus HAL timeout. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Execution error code <a class="el" href="../../db/d8c/group__I2__ERROR.html">iota2 unified Error Codes.</a>.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>If both txbuf and rxbuf are non null, then txbuf will be transmitted TX pin and on same clock data will be received on RX pin and will be put in rxbuf. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c_source.html#l00798">798</a> of file <a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c_source.html">i2_stm32f4xx_hal_spi.c</a>.</p>

</div>
</div>
<a id="ab3db6db76f4586a8dba95dfd8d7e32d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3db6db76f4586a8dba95dfd8d7e32d6">&#9670;&nbsp;</a></span>SPI1_DMA_RX_IRQHandler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI1_DMA_RX_IRQHandler </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI1 DMA receive interrupt Handler. </p>
<p>DMA receive interrupt handler for SPI1.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c_source.html#l01124">1124</a> of file <a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c_source.html">i2_stm32f4xx_hal_spi.c</a>.</p>

</div>
</div>
<a id="a797cd8477b06929651fa3d253cbf12d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a797cd8477b06929651fa3d253cbf12d3">&#9670;&nbsp;</a></span>SPI1_DMA_TX_IRQHandler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI1_DMA_TX_IRQHandler </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI1 DMA transmit interrupt Handler. </p>
<p>DMA transmit interrupt handler for SPI1.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c_source.html#l01135">1135</a> of file <a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c_source.html">i2_stm32f4xx_hal_spi.c</a>.</p>

</div>
</div>
<a id="a9bbd8c17ce4f49adcca47d11f482aab6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bbd8c17ce4f49adcca47d11f482aab6">&#9670;&nbsp;</a></span>SPI1_IRQHandler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI1_IRQHandler </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI1 interrupt Handler. </p>
<p>Generic interrupt handler for SPI1.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c_source.html#l01113">1113</a> of file <a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c_source.html">i2_stm32f4xx_hal_spi.c</a>.</p>

</div>
</div>
<a id="a7db93e6303e7a530d579e542c7500a92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7db93e6303e7a530d579e542c7500a92">&#9670;&nbsp;</a></span>SPI2_DMA_RX_IRQHandler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI2_DMA_RX_IRQHandler </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI2 DMA receive interrupt Handler. </p>
<p>DMA receive interrupt handler for SPI2.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c_source.html#l01159">1159</a> of file <a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c_source.html">i2_stm32f4xx_hal_spi.c</a>.</p>

</div>
</div>
<a id="a5052f3752b4e211e673b371482bc1593"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5052f3752b4e211e673b371482bc1593">&#9670;&nbsp;</a></span>SPI2_DMA_TX_IRQHandler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI2_DMA_TX_IRQHandler </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI2 DMA transmit interrupt Handler. </p>
<p>DMA transmit interrupt handler for SPI2.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c_source.html#l01170">1170</a> of file <a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c_source.html">i2_stm32f4xx_hal_spi.c</a>.</p>

</div>
</div>
<a id="a68d8880cd80cb17a2501487c3d649ea1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68d8880cd80cb17a2501487c3d649ea1">&#9670;&nbsp;</a></span>SPI2_IRQHandler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI2_IRQHandler </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI2 interrupt Handler. </p>
<p>Generic interrupt handler for SPI2.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c_source.html#l01148">1148</a> of file <a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c_source.html">i2_stm32f4xx_hal_spi.c</a>.</p>

</div>
</div>
<a id="a419ca545358253b0c2e87cb3c657ce0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a419ca545358253b0c2e87cb3c657ce0d">&#9670;&nbsp;</a></span>SPI3_DMA_RX_IRQHandler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI3_DMA_RX_IRQHandler </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI3 DMA receive interrupt Handler. </p>
<p>DMA receive interrupt handler for SPI3.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c_source.html#l01194">1194</a> of file <a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c_source.html">i2_stm32f4xx_hal_spi.c</a>.</p>

</div>
</div>
<a id="a28a629cb9888a44a74ef07c475b7f1ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28a629cb9888a44a74ef07c475b7f1ab">&#9670;&nbsp;</a></span>SPI3_DMA_TX_IRQHandler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI3_DMA_TX_IRQHandler </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI3 DMA transmit interrupt Handler. </p>
<p>DMA transmit interrupt handler for SPI3.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c_source.html#l01205">1205</a> of file <a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c_source.html">i2_stm32f4xx_hal_spi.c</a>.</p>

</div>
</div>
<a id="a82987561e28d02b184ecb0515a5e5d2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82987561e28d02b184ecb0515a5e5d2b">&#9670;&nbsp;</a></span>SPI3_IRQHandler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI3_IRQHandler </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI3 interrupt Handler. </p>
<p>Generic interrupt handler for SPI3.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c_source.html#l01183">1183</a> of file <a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c_source.html">i2_stm32f4xx_hal_spi.c</a>.</p>

</div>
</div>
<a id="af559e56c2d661f5ff77afc7c4d6ac205"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af559e56c2d661f5ff77afc7c4d6ac205">&#9670;&nbsp;</a></span>spi_config()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d6/d49/i2__error_8h.html#a3c632610efd6b2c3290914e1fcbad206">i2_error</a> spi_config </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d18/structi2__spi__ctx__t.html">i2_spi_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d5/dbb/group__i2__spi__data__width__t.html#ga5c44f50557bf6c30a188611c8aca68a4">i2_spi_data_width_t</a>&#160;</td>
          <td class="paramname"><em>data_width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d4/d6b/group__i2__spi__clock__speed__t.html#ga4c2265640f266653874cfd9a66f81065">i2_spi_clock_speed_t</a>&#160;</td>
          <td class="paramname"><em>clk_speed</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../db/d36/group__i2__spi__mode__t.html#gad964438a7501708f481eb70319a14fc6">i2_spi_mode_t</a>&#160;</td>
          <td class="paramname"><em>spi_mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d6/d81/group__i2__spi__first__bit__t.html#gaa7979e098a34ff509ff7ae1b672f5623">i2_spi_first_bit_t</a>&#160;</td>
          <td class="paramname"><em>first_bit</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>SPI setting configuration. </p>
<p>Configures various settings for SPI peripheral.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*ctx</td><td>SPI context. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">data_width</td><td>Size of data bits for SPI <a class="el" href="../../d5/dbb/group__i2__spi__data__width__t.html">SPI data width.</a>. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">clk_speed</td><td>SPI clock speed <a class="el" href="../../d4/d6b/group__i2__spi__clock__speed__t.html">SPI clock speed.</a>. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">spi_mode</td><td>SPI communication mode <a class="el" href="../../db/d36/group__i2__spi__mode__t.html">SPI Operation Modes.</a>. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">first_bit</td><td>Communication start bit <a class="el" href="../../d6/d81/group__i2__spi__first__bit__t.html">SPI First bit to send / receive.</a>. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Execution error code <a class="el" href="../../db/d8c/group__I2__ERROR.html">iota2 unified Error Codes.</a>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c_source.html#l00670">670</a> of file <a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c_source.html">i2_stm32f4xx_hal_spi.c</a>.</p>

</div>
</div>
<a id="adb877c4e981bd8ddb801ec9d0ebce03f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb877c4e981bd8ddb801ec9d0ebce03f">&#9670;&nbsp;</a></span>spi_cplt_callback()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void spi_cplt_callback </td>
          <td>(</td>
          <td class="paramtype">SPI_HandleTypeDef *&#160;</td>
          <td class="paramname"><em>hspi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>SPI completion callback. </p>
<p>System callback for SPI transmission and reception completion.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*hspi</td><td>SPI handler. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c_source.html#l01218">1218</a> of file <a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c_source.html">i2_stm32f4xx_hal_spi.c</a>.</p>

</div>
</div>
<a id="aecee68e19eb49e6854e688f096d9ad76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecee68e19eb49e6854e688f096d9ad76">&#9670;&nbsp;</a></span>spi_handle_to_ctx()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d3/d18/structi2__spi__ctx__t.html">i2_spi_ctx_t</a>* spi_handle_to_ctx </td>
          <td>(</td>
          <td class="paramtype">SPI_HandleTypeDef *&#160;</td>
          <td class="paramname"><em>hspi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>SPI handle to context converter. </p>
<p>Get SPI context from corresponding HAL handle.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*hspi</td><td>SPI HAL handle. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SPI context object. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c_source.html#l00359">359</a> of file <a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c_source.html">i2_stm32f4xx_hal_spi.c</a>.</p>

</div>
</div>
<a id="a6beefc68a42f237469efa1514182080f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6beefc68a42f237469efa1514182080f">&#9670;&nbsp;</a></span>spi_inst_to_ctx()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d3/d18/structi2__spi__ctx__t.html">i2_spi_ctx_t</a>* spi_inst_to_ctx </td>
          <td>(</td>
          <td class="paramtype">const char *&#160;</td>
          <td class="paramname"><em>name</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>SPI instance to context converter. </p>
<p>Get SPI context from corresponding instance.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*name</td><td>SPI instance name. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SPI context object. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c_source.html#l00340">340</a> of file <a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c_source.html">i2_stm32f4xx_hal_spi.c</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.17-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../dir_c13ae6491b8848ec58d463e10fd7194b.html">iota2</a></li><li class="navelem"><a class="el" href="../../dir_e701c378579424348a647c20870d0553.html">i2_STM32F4xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="../../dir_4a2247041f7d7dbbecf9d7f470453f28.html">src</a></li><li class="navelem"><a class="el" href="../../d0/d87/i2__stm32f4xx__hal__spi_8c.html">i2_stm32f4xx_hal_spi.c</a></li>
    <li class="footer">Generated on Wed Nov 6 2019 22:59:07 for IOTA2-HUB by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.17 </li>
  </ul>
</div>
</body>
</html>
