

================================================================
== Vivado HLS Report for 'mod_sub'
================================================================
* Date:           Mon Dec 21 15:45:34 2020

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        mod_sub
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  100.00|    12.347|       12.50|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------+-----+-----+-----+-----+----------+
        |                                  |                 |  Latency  |  Interval | Pipeline |
        |             Instance             |      Module     | min | max | min | max |   Type   |
        +----------------------------------+-----------------+-----+-----+-----+-----+----------+
        |call_ln26_o_mux_fu_264            |o_mux            |    0|    0|    1|    1| function |
        |freqm_ret_freqm_fu_278            |freqm            |    0|    0|    1|    1| function |
        |flag_phasm_fu_288                 |phasm            |    0|    0|    1|    1| function |
        |call_ln19_mod_sub_entry23_fu_298  |mod_sub_entry23  |    0|    0|    0|    0|   none   |
        +----------------------------------+-----------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 3, States = { 1 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.40>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%mux_V_read = call i2 @_ssdm_op_Read.ap_vld.i2(i2 %mux_V)" [../sources/mod_sub.cpp:19]   --->   Operation 4 'read' 'mux_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%period_V_read = call i8 @_ssdm_op_Read.ap_vld.i8(i8 %period_V)" [../sources/mod_sub.cpp:19]   --->   Operation 5 'read' 'period_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%q_mod_V_read = call i8 @_ssdm_op_Read.ap_vld.i8(i8 %q_mod_V)" [../sources/mod_sub.cpp:19]   --->   Operation 6 'read' 'q_mod_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_mod_V_read = call i8 @_ssdm_op_Read.ap_vld.i8(i8 %i_mod_V)" [../sources/mod_sub.cpp:19]   --->   Operation 7 'read' 'i_mod_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%qx_V_read = call i32 @_ssdm_op_Read.ap_vld.i32(i32 %qx_V)" [../sources/mod_sub.cpp:19]   --->   Operation 8 'read' 'qx_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ix_V_read = call i32 @_ssdm_op_Read.ap_vld.i32(i32 %ix_V)" [../sources/mod_sub.cpp:19]   --->   Operation 9 'read' 'ix_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%qx_V_c3 = alloca i32, align 4" [../sources/mod_sub.cpp:19]   --->   Operation 10 'alloca' 'qx_V_c3' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%ix_V_c2 = alloca i32, align 4" [../sources/mod_sub.cpp:19]   --->   Operation 11 'alloca' 'ix_V_c2' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%mux_V_c = alloca i2, align 1" [../sources/mod_sub.cpp:19]   --->   Operation 12 'alloca' 'mux_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%period_V_c = alloca i8, align 1" [../sources/mod_sub.cpp:19]   --->   Operation 13 'alloca' 'period_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%q_mod_V_c = alloca i8, align 1" [../sources/mod_sub.cpp:19]   --->   Operation 14 'alloca' 'q_mod_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_mod_V_c = alloca i8, align 1" [../sources/mod_sub.cpp:19]   --->   Operation 15 'alloca' 'i_mod_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%qx_V_c = alloca i32, align 4" [../sources/mod_sub.cpp:19]   --->   Operation 16 'alloca' 'qx_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%ix_V_c = alloca i32, align 4" [../sources/mod_sub.cpp:19]   --->   Operation 17 'alloca' 'ix_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (3.40ns)   --->   "call fastcc void @mod_sub.entry23(i32 %ix_V_read, i32 %qx_V_read, i8 %i_mod_V_read, i8 %q_mod_V_read, i8 %period_V_read, i2 %mux_V_read, i32* %ix_V_c, i32* %qx_V_c, i8* %i_mod_V_c, i8* %q_mod_V_c, i8* %period_V_c, i2* %mux_V_c)" [../sources/mod_sub.cpp:19]   --->   Operation 18 'call' <Predicate = true> <Delay = 3.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%freqm_ret = call fastcc { i32, i32 } @freqm(i32* %ix_V_c, i32* %qx_V_c, i8* %i_mod_V_c, i8* %q_mod_V_c, i32* %ix_V_c2, i32* %qx_V_c3)" [../sources/mod_sub.cpp:24]   --->   Operation 19 'call' 'freqm_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_fr_V = extractvalue { i32, i32 } %freqm_ret, 0" [../sources/mod_sub.cpp:24]   --->   Operation 20 'extractvalue' 'i_fr_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 2> <FIFO>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%q_fr_V = extractvalue { i32, i32 } %freqm_ret, 1" [../sources/mod_sub.cpp:24]   --->   Operation 21 'extractvalue' 'q_fr_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 2.36>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str1) nounwind" [../sources/mod_sub.cpp:19]   --->   Operation 22 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %ix_V), !map !72"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %qx_V), !map !78"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %i_mod_V), !map !82"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %q_mod_V), !map !86"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %iy_V), !map !90"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %qy_V), !map !96"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %period_V), !map !100"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2 %mux_V), !map !104"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @mod_sub_str) nounwind"   --->   Operation 31 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../sources/mod_sub.cpp:10]   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i2 %mux_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../sources/mod_sub.cpp:11]   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %period_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../sources/mod_sub.cpp:12]   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %qy_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../sources/mod_sub.cpp:13]   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %iy_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../sources/mod_sub.cpp:14]   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %q_mod_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../sources/mod_sub.cpp:15]   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %i_mod_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../sources/mod_sub.cpp:16]   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %qx_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../sources/mod_sub.cpp:17]   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %ix_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../sources/mod_sub.cpp:18]   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([7 x i8]* @ix_OC_V_c_str, i32 1, [1 x i8]* @p_str55, [1 x i8]* @p_str55, i32 2, i32 0, i32* %ix_V_c, i32* %ix_V_c)" [../sources/mod_sub.cpp:19]   --->   Operation 41 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %ix_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str56, i32 0, i32 0, [1 x i8]* @p_str57, [1 x i8]* @p_str58, [1 x i8]* @p_str59, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str60, [1 x i8]* @p_str61)" [../sources/mod_sub.cpp:19]   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecChannel([7 x i8]* @qx_OC_V_c_str, i32 1, [1 x i8]* @p_str62, [1 x i8]* @p_str62, i32 2, i32 0, i32* %qx_V_c, i32* %qx_V_c)" [../sources/mod_sub.cpp:19]   --->   Operation 43 'specchannel' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %qx_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str63, i32 0, i32 0, [1 x i8]* @p_str64, [1 x i8]* @p_str65, [1 x i8]* @p_str66, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str67, [1 x i8]* @p_str68)" [../sources/mod_sub.cpp:19]   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @i_mod_OC_V_c_str, i32 1, [1 x i8]* @p_str69, [1 x i8]* @p_str69, i32 2, i32 0, i8* %i_mod_V_c, i8* %i_mod_V_c)" [../sources/mod_sub.cpp:19]   --->   Operation 45 'specchannel' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %i_mod_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str70, i32 0, i32 0, [1 x i8]* @p_str71, [1 x i8]* @p_str72, [1 x i8]* @p_str73, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str74, [1 x i8]* @p_str75)" [../sources/mod_sub.cpp:19]   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @q_mod_OC_V_c_str, i32 1, [1 x i8]* @p_str76, [1 x i8]* @p_str76, i32 2, i32 0, i8* %q_mod_V_c, i8* %q_mod_V_c)" [../sources/mod_sub.cpp:19]   --->   Operation 47 'specchannel' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %q_mod_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str77, i32 0, i32 0, [1 x i8]* @p_str78, [1 x i8]* @p_str79, [1 x i8]* @p_str80, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str81, [1 x i8]* @p_str82)" [../sources/mod_sub.cpp:19]   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @period_OC_V_c_str, i32 1, [1 x i8]* @p_str83, [1 x i8]* @p_str83, i32 2, i32 0, i8* %period_V_c, i8* %period_V_c)" [../sources/mod_sub.cpp:19]   --->   Operation 49 'specchannel' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %period_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str84, i32 0, i32 0, [1 x i8]* @p_str85, [1 x i8]* @p_str86, [1 x i8]* @p_str87, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str88, [1 x i8]* @p_str89)" [../sources/mod_sub.cpp:19]   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecChannel([8 x i8]* @mux_OC_V_c_str, i32 1, [1 x i8]* @p_str90, [1 x i8]* @p_str90, i32 3, i32 0, i2* %mux_V_c, i2* %mux_V_c)" [../sources/mod_sub.cpp:19]   --->   Operation 51 'specchannel' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i2* %mux_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str91, i32 0, i32 0, [1 x i8]* @p_str92, [1 x i8]* @p_str93, [1 x i8]* @p_str94, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str95, [1 x i8]* @p_str96)" [../sources/mod_sub.cpp:19]   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecChannel([8 x i8]* @ix_OC_V_c2_str, i32 1, [1 x i8]* @p_str128, [1 x i8]* @p_str128, i32 2, i32 0, i32* %ix_V_c2, i32* %ix_V_c2)" [../sources/mod_sub.cpp:19]   --->   Operation 53 'specchannel' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %ix_V_c2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str129, i32 0, i32 0, [1 x i8]* @p_str130, [1 x i8]* @p_str131, [1 x i8]* @p_str132, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str133, [1 x i8]* @p_str134)" [../sources/mod_sub.cpp:19]   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecChannel([8 x i8]* @qx_OC_V_c3_str, i32 1, [1 x i8]* @p_str135, [1 x i8]* @p_str135, i32 2, i32 0, i32* %qx_V_c3, i32* %qx_V_c3)" [../sources/mod_sub.cpp:19]   --->   Operation 55 'specchannel' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %qx_V_c3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str136, i32 0, i32 0, [1 x i8]* @p_str137, [1 x i8]* @p_str138, [1 x i8]* @p_str139, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str140, [1 x i8]* @p_str141)" [../sources/mod_sub.cpp:19]   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%flag = call fastcc i1 @phasm(i8* %period_V_c)" [../sources/mod_sub.cpp:25]   --->   Operation 57 'call' 'flag' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 2> <FIFO>
ST_3 : Operation 58 [1/1] (2.36ns)   --->   "call fastcc void @o_mux(i32* %ix_V_c2, i32* %qx_V_c3, i32 %i_fr_V, i32 %q_fr_V, i32* %iy_V, i32* %qy_V, i1 %flag, i2* %mux_V_c)" [../sources/mod_sub.cpp:26]   --->   Operation 58 'call' <Predicate = true> <Delay = 2.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "ret void" [../sources/mod_sub.cpp:27]   --->   Operation 59 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ ix_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ qx_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ i_mod_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ q_mod_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ iy_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ qy_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ period_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ mux_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ count_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ tmp]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
mux_V_read                (read                ) [ 0000]
period_V_read             (read                ) [ 0000]
q_mod_V_read              (read                ) [ 0000]
i_mod_V_read              (read                ) [ 0000]
qx_V_read                 (read                ) [ 0000]
ix_V_read                 (read                ) [ 0000]
qx_V_c3                   (alloca              ) [ 0011]
ix_V_c2                   (alloca              ) [ 0011]
mux_V_c                   (alloca              ) [ 0111]
period_V_c                (alloca              ) [ 0111]
q_mod_V_c                 (alloca              ) [ 0111]
i_mod_V_c                 (alloca              ) [ 0111]
qx_V_c                    (alloca              ) [ 0111]
ix_V_c                    (alloca              ) [ 0111]
call_ln19                 (call                ) [ 0000]
freqm_ret                 (call                ) [ 0000]
i_fr_V                    (extractvalue        ) [ 0001]
q_fr_V                    (extractvalue        ) [ 0001]
specdataflowpipeline_ln19 (specdataflowpipeline) [ 0000]
specbitsmap_ln0           (specbitsmap         ) [ 0000]
specbitsmap_ln0           (specbitsmap         ) [ 0000]
specbitsmap_ln0           (specbitsmap         ) [ 0000]
specbitsmap_ln0           (specbitsmap         ) [ 0000]
specbitsmap_ln0           (specbitsmap         ) [ 0000]
specbitsmap_ln0           (specbitsmap         ) [ 0000]
specbitsmap_ln0           (specbitsmap         ) [ 0000]
specbitsmap_ln0           (specbitsmap         ) [ 0000]
spectopmodule_ln0         (spectopmodule       ) [ 0000]
specinterface_ln10        (specinterface       ) [ 0000]
specinterface_ln11        (specinterface       ) [ 0000]
specinterface_ln12        (specinterface       ) [ 0000]
specinterface_ln13        (specinterface       ) [ 0000]
specinterface_ln14        (specinterface       ) [ 0000]
specinterface_ln15        (specinterface       ) [ 0000]
specinterface_ln16        (specinterface       ) [ 0000]
specinterface_ln17        (specinterface       ) [ 0000]
specinterface_ln18        (specinterface       ) [ 0000]
empty                     (specchannel         ) [ 0000]
specinterface_ln19        (specinterface       ) [ 0000]
empty_5                   (specchannel         ) [ 0000]
specinterface_ln19        (specinterface       ) [ 0000]
empty_6                   (specchannel         ) [ 0000]
specinterface_ln19        (specinterface       ) [ 0000]
empty_7                   (specchannel         ) [ 0000]
specinterface_ln19        (specinterface       ) [ 0000]
empty_8                   (specchannel         ) [ 0000]
specinterface_ln19        (specinterface       ) [ 0000]
empty_9                   (specchannel         ) [ 0000]
specinterface_ln19        (specinterface       ) [ 0000]
empty_10                  (specchannel         ) [ 0000]
specinterface_ln19        (specinterface       ) [ 0000]
empty_11                  (specchannel         ) [ 0000]
specinterface_ln19        (specinterface       ) [ 0000]
flag                      (call                ) [ 0000]
call_ln26                 (call                ) [ 0000]
ret_ln27                  (ret                 ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ix_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ix_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="qx_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qx_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="i_mod_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_mod_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="q_mod_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q_mod_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="iy_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iy_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="qy_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qy_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="period_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="period_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="mux_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="count_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="tmp">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mod_sub.entry23"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="freqm"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mod_sub_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ix_OC_V_c_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str55"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str56"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str57"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str58"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str59"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str60"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str61"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="qx_OC_V_c_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str62"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str63"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str64"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str65"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str66"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str67"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str68"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_mod_OC_V_c_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str69"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str70"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str71"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str72"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str73"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str74"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str75"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="q_mod_OC_V_c_str"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str76"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str77"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str78"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str79"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str80"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str81"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str82"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="period_OC_V_c_str"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str83"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str84"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str85"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str86"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str87"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str88"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str89"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_OC_V_c_str"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str90"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str91"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str92"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str93"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str94"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str95"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str96"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ix_OC_V_c2_str"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str128"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str129"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str130"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str131"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str132"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str133"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str134"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="qx_OC_V_c3_str"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str135"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str136"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str137"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str138"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str139"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str140"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str141"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phasm"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_mux"/></StgValue>
</bind>
</comp>

<comp id="196" class="1004" name="qx_V_c3_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="qx_V_c3/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="ix_V_c2_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ix_V_c2/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="mux_V_c_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_V_c/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="period_V_c_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="period_V_c/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="q_mod_V_c_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="q_mod_V_c/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="i_mod_V_c_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_mod_V_c/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="qx_V_c_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="qx_V_c/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="ix_V_c_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ix_V_c/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="mux_V_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="2" slack="0"/>
<pin id="230" dir="0" index="1" bw="2" slack="0"/>
<pin id="231" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_V_read/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="period_V_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="8" slack="0"/>
<pin id="237" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="period_V_read/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="q_mod_V_read_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="0" index="1" bw="8" slack="0"/>
<pin id="243" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="q_mod_V_read/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="i_mod_V_read_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="0" index="1" bw="8" slack="0"/>
<pin id="249" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_mod_V_read/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="qx_V_read_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="qx_V_read/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="ix_V_read_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ix_V_read/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="call_ln26_o_mux_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="0" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="2"/>
<pin id="267" dir="0" index="2" bw="32" slack="2"/>
<pin id="268" dir="0" index="3" bw="32" slack="1"/>
<pin id="269" dir="0" index="4" bw="32" slack="1"/>
<pin id="270" dir="0" index="5" bw="32" slack="0"/>
<pin id="271" dir="0" index="6" bw="32" slack="0"/>
<pin id="272" dir="0" index="7" bw="1" slack="0"/>
<pin id="273" dir="0" index="8" bw="2" slack="2"/>
<pin id="274" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln26/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="freqm_ret_freqm_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="64" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="1"/>
<pin id="281" dir="0" index="2" bw="32" slack="1"/>
<pin id="282" dir="0" index="3" bw="8" slack="1"/>
<pin id="283" dir="0" index="4" bw="8" slack="1"/>
<pin id="284" dir="0" index="5" bw="32" slack="1"/>
<pin id="285" dir="0" index="6" bw="32" slack="1"/>
<pin id="286" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="freqm_ret/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="flag_phasm_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="8" slack="2"/>
<pin id="291" dir="0" index="2" bw="8" slack="0"/>
<pin id="292" dir="0" index="3" bw="1" slack="0"/>
<pin id="293" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="flag/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="call_ln19_mod_sub_entry23_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="0" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="0" index="2" bw="32" slack="0"/>
<pin id="302" dir="0" index="3" bw="8" slack="0"/>
<pin id="303" dir="0" index="4" bw="8" slack="0"/>
<pin id="304" dir="0" index="5" bw="8" slack="0"/>
<pin id="305" dir="0" index="6" bw="2" slack="0"/>
<pin id="306" dir="0" index="7" bw="32" slack="0"/>
<pin id="307" dir="0" index="8" bw="32" slack="0"/>
<pin id="308" dir="0" index="9" bw="8" slack="0"/>
<pin id="309" dir="0" index="10" bw="8" slack="0"/>
<pin id="310" dir="0" index="11" bw="8" slack="0"/>
<pin id="311" dir="0" index="12" bw="2" slack="0"/>
<pin id="312" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln19/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="i_fr_V_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="64" slack="0"/>
<pin id="322" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="i_fr_V/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="q_fr_V_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="64" slack="0"/>
<pin id="326" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_fr_V/2 "/>
</bind>
</comp>

<comp id="328" class="1005" name="qx_V_c3_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="1"/>
<pin id="330" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="qx_V_c3 "/>
</bind>
</comp>

<comp id="334" class="1005" name="ix_V_c2_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="1"/>
<pin id="336" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ix_V_c2 "/>
</bind>
</comp>

<comp id="340" class="1005" name="mux_V_c_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="2" slack="0"/>
<pin id="342" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="mux_V_c "/>
</bind>
</comp>

<comp id="346" class="1005" name="period_V_c_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="0"/>
<pin id="348" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="period_V_c "/>
</bind>
</comp>

<comp id="352" class="1005" name="q_mod_V_c_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="8" slack="0"/>
<pin id="354" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="q_mod_V_c "/>
</bind>
</comp>

<comp id="358" class="1005" name="i_mod_V_c_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="0"/>
<pin id="360" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_mod_V_c "/>
</bind>
</comp>

<comp id="364" class="1005" name="qx_V_c_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="qx_V_c "/>
</bind>
</comp>

<comp id="370" class="1005" name="ix_V_c_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ix_V_c "/>
</bind>
</comp>

<comp id="376" class="1005" name="i_fr_V_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="1"/>
<pin id="378" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_fr_V "/>
</bind>
</comp>

<comp id="381" class="1005" name="q_fr_V_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="1"/>
<pin id="383" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="q_fr_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="199"><net_src comp="26" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="26" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="26" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="26" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="26" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="26" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="26" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="26" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="20" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="14" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="22" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="12" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="22" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="6" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="22" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="4" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="24" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="2" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="24" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="0" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="275"><net_src comp="194" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="276"><net_src comp="8" pin="0"/><net_sink comp="264" pin=5"/></net>

<net id="277"><net_src comp="10" pin="0"/><net_sink comp="264" pin=6"/></net>

<net id="287"><net_src comp="30" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="294"><net_src comp="192" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="16" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="296"><net_src comp="18" pin="0"/><net_sink comp="288" pin=3"/></net>

<net id="297"><net_src comp="288" pin="4"/><net_sink comp="264" pin=7"/></net>

<net id="313"><net_src comp="28" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="314"><net_src comp="258" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="315"><net_src comp="252" pin="2"/><net_sink comp="298" pin=2"/></net>

<net id="316"><net_src comp="246" pin="2"/><net_sink comp="298" pin=3"/></net>

<net id="317"><net_src comp="240" pin="2"/><net_sink comp="298" pin=4"/></net>

<net id="318"><net_src comp="234" pin="2"/><net_sink comp="298" pin=5"/></net>

<net id="319"><net_src comp="228" pin="2"/><net_sink comp="298" pin=6"/></net>

<net id="323"><net_src comp="278" pin="7"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="278" pin="7"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="196" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="278" pin=6"/></net>

<net id="333"><net_src comp="328" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="337"><net_src comp="200" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="278" pin=5"/></net>

<net id="339"><net_src comp="334" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="343"><net_src comp="204" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="298" pin=12"/></net>

<net id="345"><net_src comp="340" pin="1"/><net_sink comp="264" pin=8"/></net>

<net id="349"><net_src comp="208" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="298" pin=11"/></net>

<net id="351"><net_src comp="346" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="355"><net_src comp="212" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="298" pin=10"/></net>

<net id="357"><net_src comp="352" pin="1"/><net_sink comp="278" pin=4"/></net>

<net id="361"><net_src comp="216" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="298" pin=9"/></net>

<net id="363"><net_src comp="358" pin="1"/><net_sink comp="278" pin=3"/></net>

<net id="367"><net_src comp="220" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="298" pin=8"/></net>

<net id="369"><net_src comp="364" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="373"><net_src comp="224" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="298" pin=7"/></net>

<net id="375"><net_src comp="370" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="379"><net_src comp="320" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="264" pin=3"/></net>

<net id="384"><net_src comp="324" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="264" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: iy_V | {3 }
	Port: qy_V | {3 }
	Port: count_V | {3 }
	Port: tmp | {3 }
 - Input state : 
	Port: mod_sub : ix_V | {1 }
	Port: mod_sub : qx_V | {1 }
	Port: mod_sub : i_mod_V | {1 }
	Port: mod_sub : q_mod_V | {1 }
	Port: mod_sub : period_V | {1 }
	Port: mod_sub : mux_V | {1 }
	Port: mod_sub : count_V | {3 }
	Port: mod_sub : tmp | {3 }
  - Chain level:
	State 1
		call_ln19 : 1
	State 2
		i_fr_V : 1
		q_fr_V : 1
	State 3
		call_ln26 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |      call_ln26_o_mux_fu_264      |    0    |  2.968  |    64   |   136   |
|   call   |      freqm_ret_freqm_fu_278      |    8    |    0    |    0    |   148   |
|          |         flag_phasm_fu_288        |    0    |    0    |    9    |    13   |
|          | call_ln19_mod_sub_entry23_fu_298 |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |      mux_V_read_read_fu_228      |    0    |    0    |    0    |    0    |
|          |     period_V_read_read_fu_234    |    0    |    0    |    0    |    0    |
|   read   |     q_mod_V_read_read_fu_240     |    0    |    0    |    0    |    0    |
|          |     i_mod_V_read_read_fu_246     |    0    |    0    |    0    |    0    |
|          |       qx_V_read_read_fu_252      |    0    |    0    |    0    |    0    |
|          |       ix_V_read_read_fu_258      |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|extractvalue|           i_fr_V_fu_320          |    0    |    0    |    0    |    0    |
|          |           q_fr_V_fu_324          |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   Total  |                                  |    8    |  2.968  |    73   |   297   |
|----------|----------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|  i_fr_V_reg_376  |   32   |
| i_mod_V_c_reg_358|    8   |
|  ix_V_c2_reg_334 |   32   |
|  ix_V_c_reg_370  |   32   |
|  mux_V_c_reg_340 |    2   |
|period_V_c_reg_346|    8   |
|  q_fr_V_reg_381  |   32   |
| q_mod_V_c_reg_352|    8   |
|  qx_V_c3_reg_328 |   32   |
|  qx_V_c_reg_364  |   32   |
+------------------+--------+
|       Total      |   218  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    2   |   73   |   297  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   218  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    2   |   291  |   297  |
+-----------+--------+--------+--------+--------+
