{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1519604214062 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1519604214066 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 25 16:16:53 2018 " "Processing started: Sun Feb 25 16:16:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1519604214066 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1519604214066 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1519604214066 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Design Software" 0 -1 1519604214489 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1519604214490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parameterized_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file parameterized_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parameterized_register " "Found entity 1: parameterized_register" {  } { { "parameterized_register.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/parameterized_register.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519604226087 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "IDEXreg IDEXreg.sv(68) " "Verilog Module Declaration warning at IDEXreg.sv(68): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"IDEXreg\"" {  } { { "IDEXreg.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/IDEXreg.sv" 68 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Design Software" 0 -1 1519604226088 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 IDEXreg.sv(283) " "Verilog HDL Expression warning at IDEXreg.sv(283): truncated literal to match 8 bits" {  } { { "IDEXreg.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/IDEXreg.sv" 283 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1519604226088 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 IDEXreg.sv(285) " "Verilog HDL Expression warning at IDEXreg.sv(285): truncated literal to match 16 bits" {  } { { "IDEXreg.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/IDEXreg.sv" 285 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1519604226088 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 IDEXreg.sv(286) " "Verilog HDL Expression warning at IDEXreg.sv(286): truncated literal to match 16 bits" {  } { { "IDEXreg.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/IDEXreg.sv" 286 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1519604226088 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 IDEXreg.sv(287) " "Verilog HDL Expression warning at IDEXreg.sv(287): truncated literal to match 16 bits" {  } { { "IDEXreg.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/IDEXreg.sv" 287 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1519604226088 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 IDEXreg.sv(288) " "Verilog HDL Expression warning at IDEXreg.sv(288): truncated literal to match 16 bits" {  } { { "IDEXreg.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/IDEXreg.sv" 288 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1519604226088 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 IDEXreg.sv(289) " "Verilog HDL Expression warning at IDEXreg.sv(289): truncated literal to match 16 bits" {  } { { "IDEXreg.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/IDEXreg.sv" 289 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1519604226088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idexreg.sv 2 2 " "Found 2 design units, including 2 entities, in source file idexreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IDEXreg " "Found entity 1: IDEXreg" {  } { { "IDEXreg.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/IDEXreg.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226089 ""} { "Info" "ISGN_ENTITY_NAME" "2 IDEXreg_testbench " "Found entity 2: IDEXreg_testbench" {  } { { "IDEXreg.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/IDEXreg.sv" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519604226089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "math.sv 4 4 " "Found 4 design units, including 4 entities, in source file math.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "math.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/math.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226090 ""} { "Info" "ISGN_ENTITY_NAME" "2 shifter " "Found entity 2: shifter" {  } { { "math.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/math.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226090 ""} { "Info" "ISGN_ENTITY_NAME" "3 shifter_testbench " "Found entity 3: shifter_testbench" {  } { { "math.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/math.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226090 ""} { "Info" "ISGN_ENTITY_NAME" "4 mult_testbench " "Found entity 4: mult_testbench" {  } { { "math.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/math.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519604226090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructmem.sv 2 2 " "Found 2 design units, including 2 entities, in source file instructmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructmem " "Found entity 1: instructmem" {  } { { "instructmem.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/instructmem.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226091 ""} { "Info" "ISGN_ENTITY_NAME" "2 instructmem_testbench " "Found entity 2: instructmem_testbench" {  } { { "instructmem.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/instructmem.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519604226091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 2 2 " "Found 2 design units, including 2 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/datamem.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226093 ""} { "Info" "ISGN_ENTITY_NAME" "2 datamem_testbench " "Found entity 2: datamem_testbench" {  } { { "datamem.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/datamem.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519604226093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 2 2 " "Found 2 design units, including 2 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/register.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226095 ""} { "Info" "ISGN_ENTITY_NAME" "2 register_testbench " "Found entity 2: register_testbench" {  } { { "register.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/register.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519604226095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 2 2 " "Found 2 design units, including 2 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/regfile.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226096 ""} { "Info" "ISGN_ENTITY_NAME" "2 regstim " "Found entity 2: regstim" {  } { { "regfile.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/regfile.sv" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519604226096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_64x32to1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_64x32to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_64x32to1 " "Found entity 1: mux_64x32to1" {  } { { "mux_64x32to1.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/mux_64x32to1.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226097 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_64x32to1_testbench " "Found entity 2: mux_64x32to1_testbench" {  } { { "mux_64x32to1.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/mux_64x32to1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519604226097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32to1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_32to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32to1 " "Found entity 1: mux_32to1" {  } { { "mux_32to1.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/mux_32to1.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226098 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_32to1_testbench " "Found entity 2: mux_32to1_testbench" {  } { { "mux_32to1.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/mux_32to1.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519604226098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_16to1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_16to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_16to1 " "Found entity 1: mux_16to1" {  } { { "mux_16to1.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/mux_16to1.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226099 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_16to1_testbench " "Found entity 2: mux_16to1_testbench" {  } { { "mux_16to1.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/mux_16to1.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519604226099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_5to32.sv 2 2 " "Found 2 design units, including 2 entities, in source file decoder_5to32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_5to32 " "Found entity 1: decoder_5to32" {  } { { "decoder_5to32.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/decoder_5to32.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226101 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_5to32_testbench " "Found entity 2: decoder_5to32_testbench" {  } { { "decoder_5to32.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/decoder_5to32.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519604226101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_3to8.sv 2 2 " "Found 2 design units, including 2 entities, in source file decoder_3to8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_3to8 " "Found entity 1: decoder_3to8" {  } { { "decoder_3to8.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/decoder_3to8.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226102 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_3to8_testbench " "Found entity 2: decoder_3to8_testbench" {  } { { "decoder_3to8.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/decoder_3to8.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519604226102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2to4.sv 2 2 " "Found 2 design units, including 2 entities, in source file decoder_2to4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_2to4 " "Found entity 1: decoder_2to4" {  } { { "decoder_2to4.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/decoder_2to4.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226103 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_2to4_testbench " "Found entity 2: decoder_2to4_testbench" {  } { { "decoder_2to4.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/decoder_2to4.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519604226103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/D_FF.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519604226104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8to1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_8to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8to1 " "Found entity 1: mux_8to1" {  } { { "mux_8to1.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/mux_8to1.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226105 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_8to1_testbench " "Found entity 2: mux_8to1_testbench" {  } { { "mux_8to1.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/mux_8to1.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519604226105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "mux_2to1.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/mux_2to1.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226107 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_2to1_testbench " "Found entity 2: mux_2to1_testbench" {  } { { "mux_2to1.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/mux_2to1.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519604226107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4to1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_4to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "mux_4to1.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/mux_4to1.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226108 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_4to1_testbench " "Found entity 2: mux_4to1_testbench" {  } { { "mux_4to1.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/mux_4to1.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519604226108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu1bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file alu1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu1bit " "Found entity 1: alu1bit" {  } { { "alu1bit.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/alu1bit.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226109 ""} { "Info" "ISGN_ENTITY_NAME" "2 alu1bit_testbench " "Found entity 2: alu1bit_testbench" {  } { { "alu1bit.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/alu1bit.sv" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519604226109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.sv 2 2 " "Found 2 design units, including 2 entities, in source file fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/fulladder.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226110 ""} { "Info" "ISGN_ENTITY_NAME" "2 fulladder_testbench " "Found entity 2: fulladder_testbench" {  } { { "fulladder.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/fulladder.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519604226110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 3 3 " "Found 3 design units, including 3 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/alu.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226113 ""} { "Info" "ISGN_ENTITY_NAME" "2 alu_testbench " "Found entity 2: alu_testbench" {  } { { "alu.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/alu.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226113 ""} { "Info" "ISGN_ENTITY_NAME" "3 alustim " "Found entity 3: alustim" {  } { { "alu.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/alu.sv" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519604226113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "norgate_64input.sv 2 2 " "Found 2 design units, including 2 entities, in source file norgate_64input.sv" { { "Info" "ISGN_ENTITY_NAME" "1 norGate_64input " "Found entity 1: norGate_64input" {  } { { "norGate_64input.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/norGate_64input.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226115 ""} { "Info" "ISGN_ENTITY_NAME" "2 norGate_64input_testbench " "Found entity 2: norGate_64input_testbench" {  } { { "norGate_64input.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/norGate_64input.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519604226115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.sv 2 2 " "Found 2 design units, including 2 entities, in source file signextend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signExtend " "Found entity 1: signExtend" {  } { { "signExtend.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/signExtend.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226116 ""} { "Info" "ISGN_ENTITY_NAME" "2 signExtend_testbench " "Found entity 2: signExtend_testbench" {  } { { "signExtend.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/signExtend.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519604226116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructfetch.sv 2 2 " "Found 2 design units, including 2 entities, in source file instructfetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructFetch " "Found entity 1: instructFetch" {  } { { "instructFetch.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/instructFetch.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226118 ""} { "Info" "ISGN_ENTITY_NAME" "2 instructFetch_testbench " "Found entity 2: instructFetch_testbench" {  } { { "instructFetch.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/instructFetch.sv" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519604226118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addressadder.sv 2 2 " "Found 2 design units, including 2 entities, in source file addressadder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addressAdder " "Found entity 1: addressAdder" {  } { { "addressAdder.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/addressAdder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226120 ""} { "Info" "ISGN_ENTITY_NAME" "2 addressAdder_testbench " "Found entity 2: addressAdder_testbench" {  } { { "addressAdder.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/addressAdder.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519604226120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/PC.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519604226122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlsignals.sv 2 2 " "Found 2 design units, including 2 entities, in source file controlsignals.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlSignals " "Found entity 1: controlSignals" {  } { { "controlSignals.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/controlSignals.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226125 ""} { "Info" "ISGN_ENTITY_NAME" "2 controlSignals_testbench " "Found entity 2: controlSignals_testbench" {  } { { "controlSignals.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/controlSignals.sv" 223 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519604226125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_64x2to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_64x2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_64x2to1 " "Found entity 1: mux_64x2to1" {  } { { "mux_64x2to1.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/mux_64x2to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519604226126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_5x2to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_5x2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5x2to1 " "Found entity 1: mux_5x2to1" {  } { { "mux_5x2to1.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/mux_5x2to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519604226127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeroextend.sv 2 2 " "Found 2 design units, including 2 entities, in source file zeroextend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zeroExtend " "Found entity 1: zeroExtend" {  } { { "zeroExtend.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/zeroExtend.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226128 ""} { "Info" "ISGN_ENTITY_NAME" "2 zeroExtend_testbench " "Found entity 2: zeroExtend_testbench" {  } { { "zeroExtend.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/zeroExtend.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519604226128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flagregister.sv 1 1 " "Found 1 design units, including 1 entities, in source file flagregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flagRegister " "Found entity 1: flagRegister" {  } { { "flagRegister.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/flagRegister.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519604226129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_32.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_32 " "Found entity 1: register_32" {  } { { "register_32.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/register_32.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519604226130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifid_register.sv 2 2 " "Found 2 design units, including 2 entities, in source file ifid_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IFID_register " "Found entity 1: IFID_register" {  } { { "IFID_register.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/IFID_register.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226131 ""} { "Info" "ISGN_ENTITY_NAME" "2 IFID_register_testbench " "Found entity 2: IFID_register_testbench" {  } { { "IFID_register.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/IFID_register.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519604226131 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "imm12 Imm12 instructDecode.sv(22) " "Verilog HDL Declaration information at instructDecode.sv(22): object \"imm12\" differs only in case from object \"Imm12\" in the same scope" {  } { { "instructDecode.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/instructDecode.sv" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1519604226133 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dAddr9 DAddr9 instructDecode.sv(25) " "Verilog HDL Declaration information at instructDecode.sv(25): object \"dAddr9\" differs only in case from object \"DAddr9\" in the same scope" {  } { { "instructDecode.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/instructDecode.sv" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1519604226134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructdecode.sv 2 2 " "Found 2 design units, including 2 entities, in source file instructdecode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructDecode " "Found entity 1: instructDecode" {  } { { "instructDecode.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/instructDecode.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226134 ""} { "Info" "ISGN_ENTITY_NAME" "2 instructDecode_testbench " "Found entity 2: instructDecode_testbench" {  } { { "instructDecode.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/instructDecode.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519604226134 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "exec.sv(22) " "Verilog HDL warning at exec.sv(22): extended using \"x\" or \"z\"" {  } { { "exec.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/exec.sv" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1519604226135 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "exec.sv(26) " "Verilog HDL warning at exec.sv(26): extended using \"x\" or \"z\"" {  } { { "exec.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/exec.sv" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1519604226135 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "exec.sv(34) " "Verilog HDL warning at exec.sv(34): extended using \"x\" or \"z\"" {  } { { "exec.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/exec.sv" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1519604226135 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "exec.sv(59) " "Verilog HDL warning at exec.sv(59): extended using \"x\" or \"z\"" {  } { { "exec.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/exec.sv" 59 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1519604226136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exec.sv 1 1 " "Found 1 design units, including 1 entities, in source file exec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 exec " "Found entity 1: exec" {  } { { "exec.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/exec.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519604226136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_64x4to1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_64x4to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_64x4to1 " "Found entity 1: mux_64x4to1" {  } { { "mux_64x4to1.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/mux_64x4to1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226137 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_64x4to1_testbench " "Found entity 2: mux_64x4to1_testbench" {  } { { "mux_64x4to1.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/mux_64x4to1.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519604226137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardingunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file forwardingunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forwardingUnit " "Found entity 1: forwardingUnit" {  } { { "forwardingUnit.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/forwardingUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519604226138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519604226139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeback.sv 1 1 " "Found 1 design units, including 1 entities, in source file writeback.sv" { { "Info" "ISGN_ENTITY_NAME" "1 writeback " "Found entity 1: writeback" {  } { { "writeback.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/writeback.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519604226141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519604226141 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\" cpu.sv(34) " "Verilog HDL syntax error at cpu.sv(34) near text: \";\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "cpu.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/cpu.sv" 34 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1519604226141 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PORT_REDECLARATION" "clk cpu.sv(41) " "Verilog HDL Port Declaration error at cpu.sv(41): cannot redeclare port \"clk\" because it is already fully declared" {  } { { "cpu.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/cpu.sv" 41 0 0 } }  } 0 10280 "Verilog HDL Port Declaration error at %2!s!: cannot redeclare port \"%1!s!\" because it is already fully declared" 0 0 "Design Software" 0 -1 1519604226142 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PORT_REDECLARATION" "reset cpu.sv(41) " "Verilog HDL Port Declaration error at cpu.sv(41): cannot redeclare port \"reset\" because it is already fully declared" {  } { { "cpu.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/cpu.sv" 41 0 0 } }  } 0 10280 "Verilog HDL Port Declaration error at %2!s!: cannot redeclare port \"%1!s!\" because it is already fully declared" 0 0 "Design Software" 0 -1 1519604226142 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cpu cpu.sv(2) " "Ignored design unit \"cpu\" at cpu.sv(2) due to previous errors" {  } { { "cpu.sv" "" { Text "C:/Users/Nguyen/Documents/EE-469/Lab4/cpu.sv" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1519604226142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 0 0 " "Found 0 design units, including 0 entities, in source file cpu.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519604226142 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Nguyen/Documents/EE-469/Lab4/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/Nguyen/Documents/EE-469/Lab4/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1519604226163 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 4 s 7 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 4 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "656 " "Peak virtual memory: 656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519604226171 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Feb 25 16:17:06 2018 " "Processing ended: Sun Feb 25 16:17:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519604226171 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519604226171 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519604226171 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1519604226171 ""}
