###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID 192.168.46.136)
#  Generated on:      Mon Aug 26 19:40:21 2024
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackR...
###############################################################
Path 1: MET Setup Check with Pin ALU/OUT_VALID_reg/CK 
Endpoint:   ALU/OUT_VALID_reg/RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst             (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.001
- Setup                         0.328
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.473
- Arrival Time                  3.809
= Slack Time                   15.664
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.664 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.124 | 0.803 |   0.803 |   16.467 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.174 | 0.870 |   1.673 |   17.337 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.961 | 0.699 |   2.372 |   18.036 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX10M   | 0.842 | 0.613 |   2.985 |   18.649 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX5M    | 0.961 | 0.788 |   3.773 |   19.437 | 
     | ALU/OUT_VALID_reg          | RN ^       | SDFFRQX2M | 0.964 | 0.036 |   3.809 |   19.473 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -15.664 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.001 |  -15.663 | 
     | ALU/OUT_VALID_reg       | CK ^        | SDFFRQX2M | 0.259 | 0.001 |   0.001 |  -15.663 | 
     +----------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   ALU/\ALU_OUT_reg[14] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.001
- Setup                         0.328
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.473
- Arrival Time                  3.808
= Slack Time                   15.665
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.665 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.124 | 0.803 |   0.803 |   16.468 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.174 | 0.870 |   1.673 |   17.338 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.961 | 0.699 |   2.372 |   18.037 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX10M   | 0.842 | 0.613 |   2.985 |   18.650 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX5M    | 0.961 | 0.788 |   3.773 |   19.438 | 
     | ALU/\ALU_OUT_reg[14]       | RN ^       | SDFFRQX2M | 0.964 | 0.035 |   3.808 |   19.473 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -15.665 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.001 |  -15.664 | 
     | ALU/\ALU_OUT_reg[14]    | CK ^        | SDFFRQX2M | 0.259 | 0.001 |   0.001 |  -15.664 | 
     +----------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   ALU/\ALU_OUT_reg[15] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.001
- Setup                         0.328
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.473
- Arrival Time                  3.808
= Slack Time                   15.665
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.665 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.124 | 0.803 |   0.803 |   16.468 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.174 | 0.870 |   1.673 |   17.339 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.961 | 0.699 |   2.372 |   18.038 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX10M   | 0.842 | 0.613 |   2.985 |   18.651 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX5M    | 0.961 | 0.788 |   3.773 |   19.439 | 
     | ALU/\ALU_OUT_reg[15]       | RN ^       | SDFFRQX2M | 0.964 | 0.035 |   3.808 |   19.473 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -15.665 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.001 |  -15.664 | 
     | ALU/\ALU_OUT_reg[15]    | CK ^        | SDFFRQX2M | 0.259 | 0.001 |   0.001 |  -15.664 | 
     +----------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   ALU/\ALU_OUT_reg[0] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.004
- Setup                         0.328
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.476
- Arrival Time                  3.810
= Slack Time                   15.666
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.666 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.124 | 0.803 |   0.803 |   16.469 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.174 | 0.870 |   1.673 |   17.339 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.961 | 0.699 |   2.372 |   18.038 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX10M   | 0.842 | 0.613 |   2.985 |   18.651 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX5M    | 0.961 | 0.788 |   3.773 |   19.439 | 
     | ALU/\ALU_OUT_reg[0]        | RN ^       | SDFFRQX2M | 0.964 | 0.037 |   3.810 |   19.476 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -15.666 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -15.662 | 
     | ALU/\ALU_OUT_reg[0]     | CK ^        | SDFFRQX2M | 0.259 | 0.004 |   0.004 |  -15.662 | 
     +----------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   ALU/\ALU_OUT_reg[11] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.002
- Setup                         0.328
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.474
- Arrival Time                  3.809
= Slack Time                   15.666
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.666 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.124 | 0.803 |   0.803 |   16.469 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.174 | 0.870 |   1.673 |   17.339 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.961 | 0.699 |   2.372 |   18.038 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX10M   | 0.842 | 0.613 |   2.985 |   18.651 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX5M    | 0.961 | 0.788 |   3.773 |   19.439 | 
     | ALU/\ALU_OUT_reg[11]       | RN ^       | SDFFRQX2M | 0.964 | 0.036 |   3.809 |   19.474 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -15.666 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.002 |  -15.663 | 
     | ALU/\ALU_OUT_reg[11]    | CK ^        | SDFFRQX2M | 0.259 | 0.002 |   0.002 |  -15.663 | 
     +----------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   ALU/\ALU_OUT_reg[1] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.004
- Setup                         0.328
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.476
- Arrival Time                  3.810
= Slack Time                   15.666
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.666 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.124 | 0.803 |   0.803 |   16.469 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.174 | 0.870 |   1.673 |   17.339 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.961 | 0.699 |   2.372 |   18.038 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX10M   | 0.842 | 0.613 |   2.985 |   18.651 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX5M    | 0.961 | 0.788 |   3.773 |   19.439 | 
     | ALU/\ALU_OUT_reg[1]        | RN ^       | SDFFRQX2M | 0.964 | 0.037 |   3.810 |   19.476 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -15.666 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -15.662 | 
     | ALU/\ALU_OUT_reg[1]     | CK ^        | SDFFRQX2M | 0.259 | 0.004 |   0.004 |  -15.662 | 
     +----------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   ALU/\ALU_OUT_reg[12] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.002
- Setup                         0.328
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.475
- Arrival Time                  3.809
= Slack Time                   15.666
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.666 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.124 | 0.803 |   0.803 |   16.469 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.174 | 0.870 |   1.673 |   17.339 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.961 | 0.699 |   2.372 |   18.038 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX10M   | 0.842 | 0.613 |   2.985 |   18.651 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX5M    | 0.961 | 0.788 |   3.773 |   19.439 | 
     | ALU/\ALU_OUT_reg[12]       | RN ^       | SDFFRQX2M | 0.964 | 0.036 |   3.809 |   19.475 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -15.666 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.002 |  -15.663 | 
     | ALU/\ALU_OUT_reg[12]    | CK ^        | SDFFRQX2M | 0.259 | 0.002 |   0.002 |  -15.663 | 
     +----------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   ALU/\ALU_OUT_reg[2] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.004
- Setup                         0.328
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.476
- Arrival Time                  3.810
= Slack Time                   15.666
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.666 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.124 | 0.803 |   0.803 |   16.469 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.174 | 0.870 |   1.673 |   17.339 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.961 | 0.699 |   2.372 |   18.038 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX10M   | 0.842 | 0.613 |   2.985 |   18.651 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX5M    | 0.961 | 0.788 |   3.773 |   19.439 | 
     | ALU/\ALU_OUT_reg[2]        | RN ^       | SDFFRQX2M | 0.964 | 0.036 |   3.810 |   19.476 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -15.666 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -15.662 | 
     | ALU/\ALU_OUT_reg[2]     | CK ^        | SDFFRQX2M | 0.259 | 0.004 |   0.004 |  -15.662 | 
     +----------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   ALU/\ALU_OUT_reg[9] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.003
- Setup                         0.328
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.475
- Arrival Time                  3.809
= Slack Time                   15.666
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.666 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.124 | 0.803 |   0.803 |   16.469 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.174 | 0.870 |   1.673 |   17.339 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.961 | 0.699 |   2.372 |   18.038 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX10M   | 0.842 | 0.613 |   2.985 |   18.651 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX5M    | 0.961 | 0.788 |   3.773 |   19.439 | 
     | ALU/\ALU_OUT_reg[9]        | RN ^       | SDFFRQX2M | 0.964 | 0.036 |   3.809 |   19.475 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -15.666 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -15.663 | 
     | ALU/\ALU_OUT_reg[9]     | CK ^        | SDFFRQX2M | 0.259 | 0.003 |   0.003 |  -15.663 | 
     +----------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   ALU/\ALU_OUT_reg[7] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.003
- Setup                         0.328
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.475
- Arrival Time                  3.809
= Slack Time                   15.666
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.666 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.124 | 0.803 |   0.803 |   16.469 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.174 | 0.870 |   1.673 |   17.339 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.961 | 0.699 |   2.372 |   18.038 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX10M   | 0.842 | 0.613 |   2.985 |   18.651 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX5M    | 0.961 | 0.788 |   3.773 |   19.439 | 
     | ALU/\ALU_OUT_reg[7]        | RN ^       | SDFFRQX2M | 0.964 | 0.036 |   3.809 |   19.475 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -15.666 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -15.663 | 
     | ALU/\ALU_OUT_reg[7]     | CK ^        | SDFFRQX2M | 0.259 | 0.003 |   0.003 |  -15.663 | 
     +----------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   ALU/\ALU_OUT_reg[10] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.003
- Setup                         0.328
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.475
- Arrival Time                  3.809
= Slack Time                   15.666
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.666 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.124 | 0.803 |   0.803 |   16.469 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.174 | 0.870 |   1.673 |   17.339 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.961 | 0.699 |   2.372 |   18.038 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX10M   | 0.842 | 0.613 |   2.985 |   18.651 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX5M    | 0.961 | 0.788 |   3.773 |   19.439 | 
     | ALU/\ALU_OUT_reg[10]       | RN ^       | SDFFRQX2M | 0.964 | 0.035 |   3.809 |   19.475 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -15.666 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -15.663 | 
     | ALU/\ALU_OUT_reg[10]    | CK ^        | SDFFRQX2M | 0.259 | 0.003 |   0.003 |  -15.663 | 
     +----------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   ALU/\ALU_OUT_reg[8] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.003
- Setup                         0.328
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.475
- Arrival Time                  3.809
= Slack Time                   15.666
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.666 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.124 | 0.803 |   0.803 |   16.469 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.174 | 0.870 |   1.673 |   17.339 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.961 | 0.699 |   2.372 |   18.038 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX10M   | 0.842 | 0.613 |   2.985 |   18.651 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX5M    | 0.961 | 0.788 |   3.773 |   19.439 | 
     | ALU/\ALU_OUT_reg[8]        | RN ^       | SDFFRQX2M | 0.964 | 0.036 |   3.809 |   19.475 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -15.666 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -15.663 | 
     | ALU/\ALU_OUT_reg[8]     | CK ^        | SDFFRQX2M | 0.259 | 0.003 |   0.003 |  -15.663 | 
     +----------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   ALU/\ALU_OUT_reg[4] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.004
- Setup                         0.328
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.476
- Arrival Time                  3.809
= Slack Time                   15.666
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.666 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.124 | 0.803 |   0.803 |   16.469 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.174 | 0.870 |   1.673 |   17.339 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.961 | 0.699 |   2.372 |   18.038 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX10M   | 0.842 | 0.613 |   2.985 |   18.651 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX5M    | 0.961 | 0.788 |   3.773 |   19.439 | 
     | ALU/\ALU_OUT_reg[4]        | RN ^       | SDFFRQX2M | 0.964 | 0.036 |   3.809 |   19.476 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -15.666 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -15.663 | 
     | ALU/\ALU_OUT_reg[4]     | CK ^        | SDFFRQX2M | 0.259 | 0.004 |   0.004 |  -15.663 | 
     +----------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   ALU/\ALU_OUT_reg[3] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.004
- Setup                         0.328
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.476
- Arrival Time                  3.810
= Slack Time                   15.666
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.666 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.124 | 0.803 |   0.803 |   16.469 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.174 | 0.870 |   1.673 |   17.339 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.961 | 0.699 |   2.372 |   18.038 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX10M   | 0.842 | 0.613 |   2.985 |   18.651 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX5M    | 0.961 | 0.788 |   3.773 |   19.439 | 
     | ALU/\ALU_OUT_reg[3]        | RN ^       | SDFFRQX2M | 0.964 | 0.036 |   3.810 |   19.476 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -15.666 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -15.662 | 
     | ALU/\ALU_OUT_reg[3]     | CK ^        | SDFFRQX2M | 0.259 | 0.004 |   0.004 |  -15.662 | 
     +----------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   ALU/\ALU_OUT_reg[5] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.004
- Setup                         0.328
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.476
- Arrival Time                  3.809
= Slack Time                   15.667
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.667 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.124 | 0.803 |   0.803 |   16.470 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.174 | 0.870 |   1.673 |   17.340 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.961 | 0.699 |   2.372 |   18.039 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX10M   | 0.842 | 0.613 |   2.985 |   18.652 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX5M    | 0.961 | 0.788 |   3.773 |   19.440 | 
     | ALU/\ALU_OUT_reg[5]        | RN ^       | SDFFRQX2M | 0.964 | 0.036 |   3.809 |   19.476 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -15.667 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -15.663 | 
     | ALU/\ALU_OUT_reg[5]     | CK ^        | SDFFRQX2M | 0.259 | 0.004 |   0.004 |  -15.663 | 
     +----------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   ALU/\ALU_OUT_reg[6] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.003
- Setup                         0.328
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.475
- Arrival Time                  3.809
= Slack Time                   15.667
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.667 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.124 | 0.803 |   0.803 |   16.470 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.174 | 0.870 |   1.673 |   17.340 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.961 | 0.699 |   2.372 |   18.039 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX10M   | 0.842 | 0.613 |   2.985 |   18.652 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX5M    | 0.961 | 0.788 |   3.773 |   19.440 | 
     | ALU/\ALU_OUT_reg[6]        | RN ^       | SDFFRQX2M | 0.964 | 0.035 |   3.809 |   19.475 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -15.667 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -15.663 | 
     | ALU/\ALU_OUT_reg[6]     | CK ^        | SDFFRQX2M | 0.259 | 0.003 |   0.003 |  -15.663 | 
     +----------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   ALU/\ALU_OUT_reg[13] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.002
- Setup                         0.328
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.474
- Arrival Time                  3.807
= Slack Time                   15.667
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.667 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.124 | 0.803 |   0.803 |   16.470 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.174 | 0.870 |   1.673 |   17.340 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.961 | 0.699 |   2.372 |   18.039 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX10M   | 0.842 | 0.613 |   2.985 |   18.652 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX5M    | 0.961 | 0.788 |   3.773 |   19.440 | 
     | ALU/\ALU_OUT_reg[13]       | RN ^       | SDFFRQX2M | 0.964 | 0.034 |   3.807 |   19.474 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -15.667 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.002 |  -15.665 | 
     | ALU/\ALU_OUT_reg[13]    | CK ^        | SDFFRQX2M | 0.259 | 0.002 |   0.002 |  -15.665 | 
     +----------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   ALU/\ALU_OUT_reg[3] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[2] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.004
- Setup                         0.476
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.327
- Arrival Time                  0.501
= Slack Time                   18.826
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |   18.826 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |   18.830 | 
     | ALU/\ALU_OUT_reg[2]     | CK ^ -> Q v | SDFFRQX2M | 0.092 | 0.501 |   0.501 |   19.327 | 
     | ALU/\ALU_OUT_reg[3]     | SI v        | SDFFRQX2M | 0.092 | 0.000 |   0.501 |   19.327 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -18.826 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -18.823 | 
     | ALU/\ALU_OUT_reg[3]     | CK ^        | SDFFRQX2M | 0.259 | 0.004 |   0.004 |  -18.823 | 
     +----------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   ALU/\ALU_OUT_reg[1] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[0] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.004
- Setup                         0.476
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.327
- Arrival Time                  0.500
= Slack Time                   18.827
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |   18.827 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |   18.831 | 
     | ALU/\ALU_OUT_reg[0]     | CK ^ -> Q v | SDFFRQX2M | 0.091 | 0.500 |   0.500 |   19.327 | 
     | ALU/\ALU_OUT_reg[1]     | SI v        | SDFFRQX2M | 0.091 | 0.000 |   0.500 |   19.327 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -18.827 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -18.823 | 
     | ALU/\ALU_OUT_reg[1]     | CK ^        | SDFFRQX2M | 0.259 | 0.004 |   0.004 |  -18.823 | 
     +----------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   ALU/\ALU_OUT_reg[5] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[4] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.004
- Setup                         0.476
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.327
- Arrival Time                  0.499
= Slack Time                   18.828
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |   18.828 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |   18.832 | 
     | ALU/\ALU_OUT_reg[4]     | CK ^ -> Q v | SDFFRQX2M | 0.090 | 0.499 |   0.499 |   19.327 | 
     | ALU/\ALU_OUT_reg[5]     | SI v        | SDFFRQX2M | 0.090 | 0.000 |   0.499 |   19.327 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -18.828 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -18.824 | 
     | ALU/\ALU_OUT_reg[5]     | CK ^        | SDFFRQX2M | 0.259 | 0.004 |   0.004 |  -18.824 | 
     +----------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   ALU/\ALU_OUT_reg[13] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[12] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.002
- Setup                         0.476
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.326
- Arrival Time                  0.497
= Slack Time                   18.828
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |   18.828 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.002 |   18.831 | 
     | ALU/\ALU_OUT_reg[12]    | CK ^ -> Q v | SDFFRQX2M | 0.090 | 0.497 |   0.497 |   19.326 | 
     | ALU/\ALU_OUT_reg[13]    | SI v        | SDFFRQX2M | 0.090 | 0.000 |   0.497 |   19.326 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -18.828 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.002 |  -18.826 | 
     | ALU/\ALU_OUT_reg[13]    | CK ^        | SDFFRQX2M | 0.259 | 0.002 |   0.002 |  -18.826 | 
     +----------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   ALU/\ALU_OUT_reg[12] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[11] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.002
- Setup                         0.476
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.326
- Arrival Time                  0.497
= Slack Time                   18.829
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |   18.829 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.002 |   18.832 | 
     | ALU/\ALU_OUT_reg[11]    | CK ^ -> Q v | SDFFRQX2M | 0.090 | 0.497 |   0.497 |   19.326 | 
     | ALU/\ALU_OUT_reg[12]    | SI v        | SDFFRQX2M | 0.090 | 0.000 |   0.497 |   19.326 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -18.829 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -18.827 | 
     | ALU/\ALU_OUT_reg[12]    | CK ^        | SDFFRQX2M | 0.259 | 0.002 |   0.003 |  -18.827 | 
     +----------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   ALU/\ALU_OUT_reg[2] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[1] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.004
- Setup                         0.476
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.328
- Arrival Time                  0.498
= Slack Time                   18.830
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |   18.830 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |   18.833 | 
     | ALU/\ALU_OUT_reg[1]     | CK ^ -> Q v | SDFFRQX2M | 0.089 | 0.498 |   0.498 |   19.328 | 
     | ALU/\ALU_OUT_reg[2]     | SI v        | SDFFRQX2M | 0.089 | 0.000 |   0.498 |   19.328 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -18.830 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -18.826 | 
     | ALU/\ALU_OUT_reg[2]     | CK ^        | SDFFRQX2M | 0.259 | 0.004 |   0.004 |  -18.826 | 
     +----------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   ALU/\ALU_OUT_reg[11] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[10] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.002
- Setup                         0.476
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.327
- Arrival Time                  0.495
= Slack Time                   18.832
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |   18.832 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   18.834 | 
     | ALU/\ALU_OUT_reg[10]    | CK ^ -> Q v | SDFFRQX2M | 0.087 | 0.495 |   0.495 |   19.327 | 
     | ALU/\ALU_OUT_reg[11]    | SI v        | SDFFRQX2M | 0.087 | 0.000 |   0.495 |   19.327 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -18.832 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.002 |  -18.829 | 
     | ALU/\ALU_OUT_reg[11]    | CK ^        | SDFFRQX2M | 0.259 | 0.002 |   0.002 |  -18.829 | 
     +----------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin ALU/OUT_VALID_reg/CK 
Endpoint:   ALU/OUT_VALID_reg/SI    (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[15] /Q (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.001
- Setup                         0.476
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.325
- Arrival Time                  0.493
= Slack Time                   18.832
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |   18.832 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.001 |   18.834 | 
     | ALU/\ALU_OUT_reg[15]    | CK ^ -> Q v | SDFFRQX2M | 0.087 | 0.493 |   0.493 |   19.325 | 
     | ALU/OUT_VALID_reg       | SI v        | SDFFRQX2M | 0.087 | 0.000 |   0.493 |   19.325 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -18.832 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.001 |  -18.831 | 
     | ALU/OUT_VALID_reg       | CK ^        | SDFFRQX2M | 0.259 | 0.001 |   0.001 |  -18.831 | 
     +----------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   ALU/\ALU_OUT_reg[4] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[3] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.004
- Setup                         0.476
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.328
- Arrival Time                  0.496
= Slack Time                   18.832
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |   18.832 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |   18.836 | 
     | ALU/\ALU_OUT_reg[3]     | CK ^ -> Q v | SDFFRQX2M | 0.087 | 0.496 |   0.496 |   19.328 | 
     | ALU/\ALU_OUT_reg[4]     | SI v        | SDFFRQX2M | 0.087 | 0.000 |   0.496 |   19.328 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -18.832 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -18.829 | 
     | ALU/\ALU_OUT_reg[4]     | CK ^        | SDFFRQX2M | 0.259 | 0.004 |   0.004 |  -18.829 | 
     +----------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   ALU/\ALU_OUT_reg[7] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[6] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.003
- Setup                         0.476
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.328
- Arrival Time                  0.495
= Slack Time                   18.833
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |   18.833 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   18.836 | 
     | ALU/\ALU_OUT_reg[6]     | CK ^ -> Q v | SDFFRQX2M | 0.087 | 0.495 |   0.495 |   19.328 | 
     | ALU/\ALU_OUT_reg[7]     | SI v        | SDFFRQX2M | 0.087 | 0.000 |   0.495 |   19.328 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -18.833 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -18.829 | 
     | ALU/\ALU_OUT_reg[7]     | CK ^        | SDFFRQX2M | 0.259 | 0.003 |   0.003 |  -18.829 | 
     +----------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   ALU/\ALU_OUT_reg[10] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[9] /Q   (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.003
- Setup                         0.475
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.327
- Arrival Time                  0.494
= Slack Time                   18.833
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |   18.833 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   18.836 | 
     | ALU/\ALU_OUT_reg[9]     | CK ^ -> Q v | SDFFRQX2M | 0.086 | 0.494 |   0.494 |   19.327 | 
     | ALU/\ALU_OUT_reg[10]    | SI v        | SDFFRQX2M | 0.086 | 0.000 |   0.494 |   19.327 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -18.833 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -18.830 | 
     | ALU/\ALU_OUT_reg[10]    | CK ^        | SDFFRQX2M | 0.259 | 0.003 |   0.003 |  -18.830 | 
     +----------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   ALU/\ALU_OUT_reg[9] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[8] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.003
- Setup                         0.475
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.328
- Arrival Time                  0.493
= Slack Time                   18.835
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |   18.835 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   18.838 | 
     | ALU/\ALU_OUT_reg[8]     | CK ^ -> Q v | SDFFRQX2M | 0.085 | 0.493 |   0.493 |   19.328 | 
     | ALU/\ALU_OUT_reg[9]     | SI v        | SDFFRQX2M | 0.085 | 0.000 |   0.493 |   19.328 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -18.835 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -18.832 | 
     | ALU/\ALU_OUT_reg[9]     | CK ^        | SDFFRQX2M | 0.259 | 0.003 |   0.003 |  -18.832 | 
     +----------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   ALU/\ALU_OUT_reg[8] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[7] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.003
- Setup                         0.475
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.328
- Arrival Time                  0.491
= Slack Time                   18.837
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |   18.837 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   18.840 | 
     | ALU/\ALU_OUT_reg[7]     | CK ^ -> Q v | SDFFRQX2M | 0.083 | 0.491 |   0.491 |   19.328 | 
     | ALU/\ALU_OUT_reg[8]     | SI v        | SDFFRQX2M | 0.083 | 0.000 |   0.491 |   19.328 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -18.837 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -18.834 | 
     | ALU/\ALU_OUT_reg[8]     | CK ^        | SDFFRQX2M | 0.259 | 0.003 |   0.003 |  -18.834 | 
     +----------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   ALU/\ALU_OUT_reg[15] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[14] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.001
- Setup                         0.475
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.326
- Arrival Time                  0.489
= Slack Time                   18.838
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |   18.838 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.001 |   18.839 | 
     | ALU/\ALU_OUT_reg[14]    | CK ^ -> Q v | SDFFRQX2M | 0.083 | 0.489 |   0.489 |   19.326 | 
     | ALU/\ALU_OUT_reg[15]    | SI v        | SDFFRQX2M | 0.083 | 0.000 |   0.489 |   19.326 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -18.838 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.001 |  -18.836 | 
     | ALU/\ALU_OUT_reg[15]    | CK ^        | SDFFRQX2M | 0.259 | 0.001 |   0.001 |  -18.836 | 
     +----------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   ALU/\ALU_OUT_reg[6] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[5] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.003
- Setup                         0.474
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.329
- Arrival Time                  0.489
= Slack Time                   18.840
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |   18.840 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |   18.843 | 
     | ALU/\ALU_OUT_reg[5]     | CK ^ -> Q v | SDFFRQX2M | 0.081 | 0.489 |   0.489 |   19.329 | 
     | ALU/\ALU_OUT_reg[6]     | SI v        | SDFFRQX2M | 0.081 | 0.000 |   0.489 |   19.329 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -18.840 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -18.836 | 
     | ALU/\ALU_OUT_reg[6]     | CK ^        | SDFFRQX2M | 0.259 | 0.003 |   0.003 |  -18.836 | 
     +----------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   ALU/\ALU_OUT_reg[14] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[13] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.001
- Setup                         0.474
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.327
- Arrival Time                  0.484
= Slack Time                   18.843
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |   18.843 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.002 |   18.845 | 
     | ALU/\ALU_OUT_reg[13]    | CK ^ -> Q v | SDFFRQX2M | 0.078 | 0.484 |   0.484 |   19.327 | 
     | ALU/\ALU_OUT_reg[14]    | SI v        | SDFFRQX2M | 0.078 | 0.000 |   0.484 |   19.327 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -18.843 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.001 |  -18.842 | 
     | ALU/\ALU_OUT_reg[14]    | CK ^        | SDFFRQX2M | 0.259 | 0.001 |   0.001 |  -18.842 | 
     +----------------------------------------------------------------------------------------+ 
Path 34: MET Late External Delay Assertion 
Endpoint:   SO[0]                     (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: UART_TX/DUT3/TX_OUT_reg/Q (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2out}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- External Delay               20.000
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                79.800
- Arrival Time                  2.445
= Slack Time                   77.355
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.000 |       |   0.000 |   77.355 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   77.375 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX1M  | 0.245 | 0.146 |   0.166 |   77.521 | 
     | scan_clk__L3_I0         | A ^ -> Y v  | INVXLM     | 0.200 | 0.180 |   0.346 |   77.701 | 
     | scan_clk__L4_I1         | A v -> Y v  | CLKBUFX1M  | 0.170 | 0.220 |   0.566 |   77.921 | 
     | scan_clk__L5_I1         | A v -> Y v  | CLKBUFX1M  | 0.211 | 0.236 |   0.803 |   78.158 | 
     | scan_clk__L6_I1         | A v -> Y v  | CLKBUFX32M | 0.071 | 0.172 |   0.975 |   78.330 | 
     | scan_clk__L7_I0         | A v -> Y ^  | CLKINVX40M | 0.029 | 0.050 |   1.025 |   78.380 | 
     | U3_mux2X1/U1            | B ^ -> Y ^  | MX2X2M     | 0.224 | 0.239 |   1.264 |   78.619 | 
     | UART_TX_SCAN_CLK__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.126 | 0.195 |   1.459 |   78.814 | 
     | UART_TX/DUT3/TX_OUT_reg | CK ^ -> Q ^ | SDFFSQX2M  | 1.041 | 0.969 |   2.428 |   79.783 | 
     |                         | SO[0] ^     |            | 1.041 | 0.017 |   2.445 |   79.800 | 
     +-----------------------------------------------------------------------------------------+ 
Path 35: MET Late External Delay Assertion 
Endpoint:   SO[3]                       (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: FIFO/DUT4/\MEM_reg[0][3] /Q (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2out}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- External Delay               20.000
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                79.800
- Arrival Time                  2.345
= Slack Time                   77.455
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |             |            |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^  |            | 0.000 |       |  -0.000 |   77.455 | 
     | scan_clk__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   77.475 | 
     | scan_clk__L2_I0          | A v -> Y ^  | CLKINVX1M  | 0.245 | 0.146 |   0.166 |   77.620 | 
     | scan_clk__L3_I0          | A ^ -> Y v  | INVXLM     | 0.200 | 0.180 |   0.346 |   77.801 | 
     | scan_clk__L4_I0          | A v -> Y ^  | INVXLM     | 0.238 | 0.198 |   0.544 |   77.998 | 
     | scan_clk__L5_I0          | A ^ -> Y v  | INVXLM     | 0.162 | 0.151 |   0.695 |   78.150 | 
     | scan_clk__L6_I0          | A v -> Y ^  | INVXLM     | 0.152 | 0.138 |   0.833 |   78.288 | 
     | U0_mux2X1/U1             | B ^ -> Y ^  | MX2X6M     | 0.272 | 0.307 |   1.140 |   78.595 | 
     | REF_SCAN_CLK__L1_I0      | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.122 |   1.262 |   78.717 | 
     | REF_SCAN_CLK__L2_I0      | A v -> Y ^  | CLKINVX40M | 0.199 | 0.144 |   1.406 |   78.860 | 
     | FIFO/DUT4/\MEM_reg[0][3] | CK ^ -> Q ^ | SDFFQX2M   | 1.053 | 0.935 |   2.341 |   79.796 | 
     |                          | SO[3] ^     |            | 1.053 | 0.004 |   2.345 |   79.800 | 
     +------------------------------------------------------------------------------------------+ 
Path 36: MET Late External Delay Assertion 
Endpoint:   SO[2]                      (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: Reg_file/\REG_reg[2][2] /Q (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2out}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- External Delay               20.000
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                79.800
- Arrival Time                  2.254
= Slack Time                   77.546
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.000 |       |   0.000 |   77.546 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   77.566 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX1M  | 0.245 | 0.146 |   0.166 |   77.711 | 
     | scan_clk__L3_I0         | A ^ -> Y v  | INVXLM     | 0.200 | 0.180 |   0.346 |   77.892 | 
     | scan_clk__L4_I0         | A v -> Y ^  | INVXLM     | 0.238 | 0.198 |   0.544 |   78.090 | 
     | scan_clk__L5_I0         | A ^ -> Y v  | INVXLM     | 0.162 | 0.151 |   0.695 |   78.241 | 
     | scan_clk__L6_I0         | A v -> Y ^  | INVXLM     | 0.152 | 0.138 |   0.833 |   78.379 | 
     | U0_mux2X1/U1            | B ^ -> Y ^  | MX2X6M     | 0.272 | 0.307 |   1.140 |   78.686 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.122 |   1.262 |   78.808 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^  | CLKINVX40M | 0.197 | 0.142 |   1.404 |   78.950 | 
     | Reg_file/\REG_reg[2][2] | CK ^ -> Q ^ | SDFFRQX4M  | 0.789 | 0.806 |   2.210 |   79.756 | 
     |                         | SO[2] ^     |            | 0.789 | 0.045 |   2.254 |   79.800 | 
     +-----------------------------------------------------------------------------------------+ 
Path 37: MET Late External Delay Assertion 
Endpoint:   SO[1]                       (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: Reg_file/\REG_reg[14][1] /Q (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2out}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- External Delay               20.000
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                79.800
- Arrival Time                  2.166
= Slack Time                   77.634
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |             |            |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^  |            | 0.000 |       |   0.000 |   77.634 | 
     | scan_clk__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   77.654 | 
     | scan_clk__L2_I0          | A v -> Y ^  | CLKINVX1M  | 0.245 | 0.146 |   0.166 |   77.800 | 
     | scan_clk__L3_I0          | A ^ -> Y v  | INVXLM     | 0.200 | 0.180 |   0.346 |   77.980 | 
     | scan_clk__L4_I0          | A v -> Y ^  | INVXLM     | 0.238 | 0.198 |   0.544 |   78.178 | 
     | scan_clk__L5_I0          | A ^ -> Y v  | INVXLM     | 0.162 | 0.151 |   0.695 |   78.329 | 
     | scan_clk__L6_I0          | A v -> Y ^  | INVXLM     | 0.152 | 0.138 |   0.833 |   78.468 | 
     | U0_mux2X1/U1             | B ^ -> Y ^  | MX2X6M     | 0.272 | 0.307 |   1.140 |   78.774 | 
     | REF_SCAN_CLK__L1_I0      | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.122 |   1.262 |   78.896 | 
     | REF_SCAN_CLK__L2_I1      | A v -> Y ^  | CLKINVX40M | 0.197 | 0.142 |   1.404 |   79.038 | 
     | Reg_file/\REG_reg[14][1] | CK ^ -> Q ^ | SDFFRQX4M  | 0.627 | 0.735 |   2.140 |   79.774 | 
     |                          | SO[1] ^     |            | 0.627 | 0.026 |   2.166 |   79.800 | 
     +------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin Reg_file/\REG_reg[0][7] /CK 
Endpoint:   Reg_file/\REG_reg[0][7] /SE (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SE                          (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.420
- Setup                         0.568
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.652
- Arrival Time                 22.293
= Slack Time                   78.359
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time           20.016
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | SE ^       |           | 0.059 |       |  20.016 |   98.375 | 
     | FE_OFC6_SE              | A ^ -> Y v | CLKINVX1M | 0.622 | 0.376 |  20.393 |   98.752 | 
     | FE_OFC7_SE              | A v -> Y ^ | INVX4M    | 1.077 | 0.750 |  21.143 |   99.502 | 
     | Reg_file/FE_OFC11_SE    | A ^ -> Y ^ | BUFX4M    | 0.761 | 0.588 |  21.731 |  100.090 | 
     | Reg_file/FE_OFC13_SE    | A ^ -> Y ^ | BUFX4M    | 0.704 | 0.548 |  22.278 |  100.637 | 
     | Reg_file/\REG_reg[0][7] | SE ^       | SDFFRQX2M | 0.704 | 0.014 |  22.293 |  100.652 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |  -78.359 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -78.339 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX1M  | 0.245 | 0.146 |   0.166 |  -78.193 | 
     | scan_clk__L3_I0         | A ^ -> Y v | INVXLM     | 0.200 | 0.180 |   0.346 |  -78.013 | 
     | scan_clk__L4_I0         | A v -> Y ^ | INVXLM     | 0.238 | 0.198 |   0.544 |  -77.815 | 
     | scan_clk__L5_I0         | A ^ -> Y v | INVXLM     | 0.162 | 0.151 |   0.695 |  -77.664 | 
     | scan_clk__L6_I0         | A v -> Y ^ | INVXLM     | 0.152 | 0.138 |   0.833 |  -77.525 | 
     | U0_mux2X1/U1            | B ^ -> Y ^ | MX2X6M     | 0.272 | 0.307 |   1.140 |  -77.219 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.101 | 0.122 |   1.262 |  -77.097 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^ | CLKINVX40M | 0.197 | 0.142 |   1.404 |  -76.954 | 
     | Reg_file/\REG_reg[0][7] | CK ^       | SDFFRQX2M  | 0.203 | 0.015 |   1.420 |  -76.939 | 
     +----------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin Reg_file/\REG_reg[10][5] /CK 
Endpoint:   Reg_file/\REG_reg[10][5] /SE (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SE                           (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.421
- Setup                         0.568
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.653
- Arrival Time                 22.293
= Slack Time                   78.361
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time           20.016
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | SE ^       |           | 0.059 |       |  20.016 |   98.377 | 
     | FE_OFC6_SE               | A ^ -> Y v | CLKINVX1M | 0.622 | 0.376 |  20.393 |   98.754 | 
     | FE_OFC7_SE               | A v -> Y ^ | INVX4M    | 1.077 | 0.750 |  21.143 |   99.504 | 
     | Reg_file/FE_OFC11_SE     | A ^ -> Y ^ | BUFX4M    | 0.761 | 0.588 |  21.731 |  100.092 | 
     | Reg_file/FE_OFC13_SE     | A ^ -> Y ^ | BUFX4M    | 0.704 | 0.548 |  22.278 |  100.639 | 
     | Reg_file/\REG_reg[10][5] | SE ^       | SDFFRQX2M | 0.704 | 0.014 |  22.293 |  100.653 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |  -78.361 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -78.341 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX1M  | 0.245 | 0.146 |   0.166 |  -78.195 | 
     | scan_clk__L3_I0          | A ^ -> Y v | INVXLM     | 0.200 | 0.180 |   0.346 |  -78.015 | 
     | scan_clk__L4_I0          | A v -> Y ^ | INVXLM     | 0.238 | 0.198 |   0.544 |  -77.817 | 
     | scan_clk__L5_I0          | A ^ -> Y v | INVXLM     | 0.162 | 0.151 |   0.695 |  -77.666 | 
     | scan_clk__L6_I0          | A v -> Y ^ | INVXLM     | 0.152 | 0.138 |   0.833 |  -77.527 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M     | 0.272 | 0.307 |   1.140 |  -77.221 | 
     | REF_SCAN_CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.101 | 0.122 |   1.262 |  -77.099 | 
     | REF_SCAN_CLK__L2_I1      | A v -> Y ^ | CLKINVX40M | 0.197 | 0.142 |   1.404 |  -76.956 | 
     | Reg_file/\REG_reg[10][5] | CK ^       | SDFFRQX2M  | 0.205 | 0.017 |   1.421 |  -76.940 | 
     +-----------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin Reg_file/\REG_reg[9][5] /CK 
Endpoint:   Reg_file/\REG_reg[9][5] /SE (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SE                          (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.422
- Setup                         0.567
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.654
- Arrival Time                 22.292
= Slack Time                   78.362
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time           20.016
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | SE ^       |           | 0.059 |       |  20.016 |   98.378 | 
     | FE_OFC6_SE              | A ^ -> Y v | CLKINVX1M | 0.622 | 0.376 |  20.393 |   98.755 | 
     | FE_OFC7_SE              | A v -> Y ^ | INVX4M    | 1.077 | 0.750 |  21.143 |   99.505 | 
     | Reg_file/FE_OFC11_SE    | A ^ -> Y ^ | BUFX4M    | 0.761 | 0.588 |  21.731 |  100.093 | 
     | Reg_file/FE_OFC13_SE    | A ^ -> Y ^ | BUFX4M    | 0.704 | 0.548 |  22.278 |  100.641 | 
     | Reg_file/\REG_reg[9][5] | SE ^       | SDFFRQX2M | 0.704 | 0.014 |  22.292 |  100.654 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |  -0.000 |  -78.362 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -78.342 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX1M  | 0.245 | 0.146 |   0.166 |  -78.196 | 
     | scan_clk__L3_I0         | A ^ -> Y v | INVXLM     | 0.200 | 0.180 |   0.346 |  -78.016 | 
     | scan_clk__L4_I0         | A v -> Y ^ | INVXLM     | 0.238 | 0.198 |   0.544 |  -77.818 | 
     | scan_clk__L5_I0         | A ^ -> Y v | INVXLM     | 0.162 | 0.151 |   0.695 |  -77.667 | 
     | scan_clk__L6_I0         | A v -> Y ^ | INVXLM     | 0.152 | 0.138 |   0.833 |  -77.529 | 
     | U0_mux2X1/U1            | B ^ -> Y ^ | MX2X6M     | 0.272 | 0.307 |   1.140 |  -77.222 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.101 | 0.122 |   1.262 |  -77.100 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^ | CLKINVX40M | 0.197 | 0.142 |   1.404 |  -76.958 | 
     | Reg_file/\REG_reg[9][5] | CK ^       | SDFFRQX2M  | 0.206 | 0.018 |   1.422 |  -76.940 | 
     +----------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin Reg_file/\REG_reg[9][6] /CK 
Endpoint:   Reg_file/\REG_reg[9][6] /SE (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SE                          (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.423
- Setup                         0.567
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.655
- Arrival Time                 22.292
= Slack Time                   78.363
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time           20.016
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | SE ^       |           | 0.059 |       |  20.016 |   98.379 | 
     | FE_OFC6_SE              | A ^ -> Y v | CLKINVX1M | 0.622 | 0.376 |  20.393 |   98.756 | 
     | FE_OFC7_SE              | A v -> Y ^ | INVX4M    | 1.077 | 0.750 |  21.143 |   99.506 | 
     | Reg_file/FE_OFC11_SE    | A ^ -> Y ^ | BUFX4M    | 0.761 | 0.588 |  21.731 |  100.094 | 
     | Reg_file/FE_OFC13_SE    | A ^ -> Y ^ | BUFX4M    | 0.704 | 0.548 |  22.278 |  100.641 | 
     | Reg_file/\REG_reg[9][6] | SE ^       | SDFFRQX2M | 0.704 | 0.014 |  22.292 |  100.655 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |  -0.000 |  -78.363 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -78.343 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX1M  | 0.245 | 0.146 |   0.166 |  -78.197 | 
     | scan_clk__L3_I0         | A ^ -> Y v | INVXLM     | 0.200 | 0.180 |   0.346 |  -78.017 | 
     | scan_clk__L4_I0         | A v -> Y ^ | INVXLM     | 0.238 | 0.198 |   0.544 |  -77.819 | 
     | scan_clk__L5_I0         | A ^ -> Y v | INVXLM     | 0.162 | 0.151 |   0.695 |  -77.668 | 
     | scan_clk__L6_I0         | A v -> Y ^ | INVXLM     | 0.152 | 0.138 |   0.833 |  -77.530 | 
     | U0_mux2X1/U1            | B ^ -> Y ^ | MX2X6M     | 0.272 | 0.307 |   1.140 |  -77.223 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.101 | 0.122 |   1.262 |  -77.101 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^ | CLKINVX40M | 0.197 | 0.142 |   1.404 |  -76.959 | 
     | Reg_file/\REG_reg[9][6] | CK ^       | SDFFRQX2M  | 0.206 | 0.018 |   1.423 |  -76.940 | 
     +----------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin Reg_file/\REG_reg[8][6] /CK 
Endpoint:   Reg_file/\REG_reg[8][6] /SE (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SE                          (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.424
- Setup                         0.567
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.656
- Arrival Time                 22.292
= Slack Time                   78.365
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time           20.016
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | SE ^       |           | 0.059 |       |  20.016 |   98.381 | 
     | FE_OFC6_SE              | A ^ -> Y v | CLKINVX1M | 0.622 | 0.376 |  20.393 |   98.757 | 
     | FE_OFC7_SE              | A v -> Y ^ | INVX4M    | 1.077 | 0.750 |  21.143 |   99.508 | 
     | Reg_file/FE_OFC11_SE    | A ^ -> Y ^ | BUFX4M    | 0.761 | 0.588 |  21.731 |  100.095 | 
     | Reg_file/FE_OFC13_SE    | A ^ -> Y ^ | BUFX4M    | 0.704 | 0.548 |  22.278 |  100.643 | 
     | Reg_file/\REG_reg[8][6] | SE ^       | SDFFRQX2M | 0.704 | 0.013 |  22.292 |  100.656 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |  -78.365 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -78.345 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX1M  | 0.245 | 0.146 |   0.166 |  -78.199 | 
     | scan_clk__L3_I0         | A ^ -> Y v | INVXLM     | 0.200 | 0.180 |   0.346 |  -78.019 | 
     | scan_clk__L4_I0         | A v -> Y ^ | INVXLM     | 0.238 | 0.198 |   0.544 |  -77.821 | 
     | scan_clk__L5_I0         | A ^ -> Y v | INVXLM     | 0.162 | 0.151 |   0.695 |  -77.670 | 
     | scan_clk__L6_I0         | A v -> Y ^ | INVXLM     | 0.152 | 0.138 |   0.833 |  -77.531 | 
     | U0_mux2X1/U1            | B ^ -> Y ^ | MX2X6M     | 0.272 | 0.307 |   1.140 |  -77.225 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.101 | 0.122 |   1.262 |  -77.103 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^ | CLKINVX40M | 0.197 | 0.142 |   1.404 |  -76.960 | 
     | Reg_file/\REG_reg[8][6] | CK ^       | SDFFRQX2M  | 0.207 | 0.019 |   1.424 |  -76.941 | 
     +----------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin Reg_file/\REG_reg[9][4] /CK 
Endpoint:   Reg_file/\REG_reg[9][4] /SE (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SE                          (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.425
- Setup                         0.567
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.658
- Arrival Time                 22.293
= Slack Time                   78.365
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time           20.016
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | SE ^       |           | 0.059 |       |  20.016 |   98.381 | 
     | FE_OFC6_SE              | A ^ -> Y v | CLKINVX1M | 0.622 | 0.376 |  20.393 |   98.758 | 
     | FE_OFC7_SE              | A v -> Y ^ | INVX4M    | 1.077 | 0.750 |  21.143 |   99.508 | 
     | Reg_file/FE_OFC11_SE    | A ^ -> Y ^ | BUFX4M    | 0.761 | 0.588 |  21.731 |  100.096 | 
     | Reg_file/FE_OFC13_SE    | A ^ -> Y ^ | BUFX4M    | 0.704 | 0.548 |  22.278 |  100.643 | 
     | Reg_file/\REG_reg[9][4] | SE ^       | SDFFRQX2M | 0.704 | 0.014 |  22.293 |  100.658 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |  -78.365 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -78.345 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX1M  | 0.245 | 0.146 |   0.166 |  -78.199 | 
     | scan_clk__L3_I0         | A ^ -> Y v | INVXLM     | 0.200 | 0.180 |   0.346 |  -78.019 | 
     | scan_clk__L4_I0         | A v -> Y ^ | INVXLM     | 0.238 | 0.198 |   0.544 |  -77.821 | 
     | scan_clk__L5_I0         | A ^ -> Y v | INVXLM     | 0.162 | 0.151 |   0.695 |  -77.670 | 
     | scan_clk__L6_I0         | A v -> Y ^ | INVXLM     | 0.152 | 0.138 |   0.833 |  -77.531 | 
     | U0_mux2X1/U1            | B ^ -> Y ^ | MX2X6M     | 0.272 | 0.307 |   1.140 |  -77.225 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.101 | 0.122 |   1.262 |  -77.103 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^ | CLKINVX40M | 0.197 | 0.142 |   1.404 |  -76.961 | 
     | Reg_file/\REG_reg[9][4] | CK ^       | SDFFRQX2M  | 0.208 | 0.020 |   1.425 |  -76.940 | 
     +----------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin Reg_file/\REG_reg[0][3] /CK 
Endpoint:   Reg_file/\REG_reg[0][3] /SE (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SE                          (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.426
- Setup                         0.567
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.659
- Arrival Time                 22.294
= Slack Time                   78.365
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time           20.016
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | SE ^       |           | 0.059 |       |  20.016 |   98.382 | 
     | FE_OFC6_SE              | A ^ -> Y v | CLKINVX1M | 0.622 | 0.376 |  20.393 |   98.758 | 
     | FE_OFC7_SE              | A v -> Y ^ | INVX4M    | 1.077 | 0.750 |  21.143 |   99.508 | 
     | Reg_file/FE_OFC11_SE    | A ^ -> Y ^ | BUFX4M    | 0.761 | 0.588 |  21.731 |  100.096 | 
     | Reg_file/FE_OFC13_SE    | A ^ -> Y ^ | BUFX4M    | 0.704 | 0.548 |  22.278 |  100.644 | 
     | Reg_file/\REG_reg[0][3] | SE ^       | SDFFRQX2M | 0.704 | 0.016 |  22.294 |  100.659 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |  -0.000 |  -78.365 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -78.345 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX1M  | 0.245 | 0.146 |   0.166 |  -78.200 | 
     | scan_clk__L3_I0         | A ^ -> Y v | INVXLM     | 0.200 | 0.180 |   0.346 |  -78.019 | 
     | scan_clk__L4_I0         | A v -> Y ^ | INVXLM     | 0.238 | 0.198 |   0.544 |  -77.821 | 
     | scan_clk__L5_I0         | A ^ -> Y v | INVXLM     | 0.162 | 0.151 |   0.695 |  -77.670 | 
     | scan_clk__L6_I0         | A v -> Y ^ | INVXLM     | 0.152 | 0.138 |   0.833 |  -77.532 | 
     | U0_mux2X1/U1            | B ^ -> Y ^ | MX2X6M     | 0.272 | 0.307 |   1.140 |  -77.225 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.101 | 0.122 |   1.262 |  -77.103 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^ | CLKINVX40M | 0.197 | 0.142 |   1.404 |  -76.961 | 
     | Reg_file/\REG_reg[0][3] | CK ^       | SDFFRQX2M  | 0.209 | 0.022 |   1.426 |  -76.939 | 
     +----------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin Reg_file/\REG_reg[0][5] /CK 
Endpoint:   Reg_file/\REG_reg[0][5] /SE (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SE                          (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.427
- Setup                         0.567
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.660
- Arrival Time                 22.294
= Slack Time                   78.365
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time           20.016
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | SE ^       |           | 0.059 |       |  20.016 |   98.382 | 
     | FE_OFC6_SE              | A ^ -> Y v | CLKINVX1M | 0.622 | 0.376 |  20.393 |   98.758 | 
     | FE_OFC7_SE              | A v -> Y ^ | INVX4M    | 1.077 | 0.750 |  21.143 |   99.508 | 
     | Reg_file/FE_OFC11_SE    | A ^ -> Y ^ | BUFX4M    | 0.761 | 0.588 |  21.731 |  100.096 | 
     | Reg_file/FE_OFC13_SE    | A ^ -> Y ^ | BUFX4M    | 0.704 | 0.548 |  22.278 |  100.644 | 
     | Reg_file/\REG_reg[0][5] | SE ^       | SDFFRQX2M | 0.704 | 0.016 |  22.294 |  100.660 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |  -0.000 |  -78.365 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -78.345 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX1M  | 0.245 | 0.146 |   0.166 |  -78.200 | 
     | scan_clk__L3_I0         | A ^ -> Y v | INVXLM     | 0.200 | 0.180 |   0.346 |  -78.019 | 
     | scan_clk__L4_I0         | A v -> Y ^ | INVXLM     | 0.238 | 0.198 |   0.544 |  -77.821 | 
     | scan_clk__L5_I0         | A ^ -> Y v | INVXLM     | 0.162 | 0.151 |   0.695 |  -77.670 | 
     | scan_clk__L6_I0         | A v -> Y ^ | INVXLM     | 0.152 | 0.138 |   0.833 |  -77.532 | 
     | U0_mux2X1/U1            | B ^ -> Y ^ | MX2X6M     | 0.272 | 0.307 |   1.140 |  -77.225 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.101 | 0.122 |   1.262 |  -77.103 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^ | CLKINVX40M | 0.197 | 0.142 |   1.404 |  -76.961 | 
     | Reg_file/\REG_reg[0][5] | CK ^       | SDFFRQX2M  | 0.209 | 0.022 |   1.426 |  -76.939 | 
     +----------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin Reg_file/\REG_reg[11][5] /CK 
Endpoint:   Reg_file/\REG_reg[11][5] /SE (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SE                           (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.426
- Setup                         0.567
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.659
- Arrival Time                 22.293
= Slack Time                   78.365
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time           20.016
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | SE ^       |           | 0.059 |       |  20.016 |   98.382 | 
     | FE_OFC6_SE               | A ^ -> Y v | CLKINVX1M | 0.622 | 0.376 |  20.393 |   98.758 | 
     | FE_OFC7_SE               | A v -> Y ^ | INVX4M    | 1.077 | 0.750 |  21.143 |   99.508 | 
     | Reg_file/FE_OFC11_SE     | A ^ -> Y ^ | BUFX4M    | 0.761 | 0.588 |  21.731 |  100.096 | 
     | Reg_file/FE_OFC13_SE     | A ^ -> Y ^ | BUFX4M    | 0.704 | 0.548 |  22.278 |  100.644 | 
     | Reg_file/\REG_reg[11][5] | SE ^       | SDFFRQX2M | 0.704 | 0.015 |  22.293 |  100.659 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |  -0.000 |  -78.365 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -78.345 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX1M  | 0.245 | 0.146 |   0.166 |  -78.200 | 
     | scan_clk__L3_I0          | A ^ -> Y v | INVXLM     | 0.200 | 0.180 |   0.346 |  -78.019 | 
     | scan_clk__L4_I0          | A v -> Y ^ | INVXLM     | 0.238 | 0.198 |   0.544 |  -77.821 | 
     | scan_clk__L5_I0          | A ^ -> Y v | INVXLM     | 0.162 | 0.151 |   0.695 |  -77.670 | 
     | scan_clk__L6_I0          | A v -> Y ^ | INVXLM     | 0.152 | 0.138 |   0.833 |  -77.532 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M     | 0.272 | 0.307 |   1.140 |  -77.225 | 
     | REF_SCAN_CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.101 | 0.122 |   1.262 |  -77.103 | 
     | REF_SCAN_CLK__L2_I1      | A v -> Y ^ | CLKINVX40M | 0.197 | 0.142 |   1.404 |  -76.961 | 
     | Reg_file/\REG_reg[11][5] | CK ^       | SDFFRQX2M  | 0.208 | 0.022 |   1.426 |  -76.940 | 
     +-----------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin Reg_file/\REG_reg[0][6] /CK 
Endpoint:   Reg_file/\REG_reg[0][6] /SE (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SE                          (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.427
- Setup                         0.567
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.660
- Arrival Time                 22.294
= Slack Time                   78.365
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time           20.016
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | SE ^       |           | 0.059 |       |  20.016 |   98.382 | 
     | FE_OFC6_SE              | A ^ -> Y v | CLKINVX1M | 0.622 | 0.376 |  20.393 |   98.758 | 
     | FE_OFC7_SE              | A v -> Y ^ | INVX4M    | 1.077 | 0.750 |  21.143 |   99.509 | 
     | Reg_file/FE_OFC11_SE    | A ^ -> Y ^ | BUFX4M    | 0.761 | 0.588 |  21.731 |  100.096 | 
     | Reg_file/FE_OFC13_SE    | A ^ -> Y ^ | BUFX4M    | 0.704 | 0.548 |  22.278 |  100.644 | 
     | Reg_file/\REG_reg[0][6] | SE ^       | SDFFRQX2M | 0.704 | 0.016 |  22.294 |  100.660 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |  -78.365 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -78.345 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX1M  | 0.245 | 0.146 |   0.166 |  -78.200 | 
     | scan_clk__L3_I0         | A ^ -> Y v | INVXLM     | 0.200 | 0.180 |   0.346 |  -78.019 | 
     | scan_clk__L4_I0         | A v -> Y ^ | INVXLM     | 0.238 | 0.198 |   0.544 |  -77.822 | 
     | scan_clk__L5_I0         | A ^ -> Y v | INVXLM     | 0.162 | 0.151 |   0.695 |  -77.670 | 
     | scan_clk__L6_I0         | A v -> Y ^ | INVXLM     | 0.152 | 0.138 |   0.833 |  -77.532 | 
     | U0_mux2X1/U1            | B ^ -> Y ^ | MX2X6M     | 0.272 | 0.307 |   1.140 |  -77.225 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.101 | 0.122 |   1.262 |  -77.103 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^ | CLKINVX40M | 0.197 | 0.142 |   1.404 |  -76.961 | 
     | Reg_file/\REG_reg[0][6] | CK ^       | SDFFRQX2M  | 0.209 | 0.022 |   1.427 |  -76.939 | 
     +----------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin Reg_file/\REG_reg[8][5] /CK 
Endpoint:   Reg_file/\REG_reg[8][5] /SE (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SE                          (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.426
- Setup                         0.567
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.659
- Arrival Time                 22.294
= Slack Time                   78.365
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time           20.016
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | SE ^       |           | 0.059 |       |  20.016 |   98.382 | 
     | FE_OFC6_SE              | A ^ -> Y v | CLKINVX1M | 0.622 | 0.376 |  20.393 |   98.758 | 
     | FE_OFC7_SE              | A v -> Y ^ | INVX4M    | 1.077 | 0.750 |  21.143 |   99.509 | 
     | Reg_file/FE_OFC11_SE    | A ^ -> Y ^ | BUFX4M    | 0.761 | 0.588 |  21.731 |  100.096 | 
     | Reg_file/FE_OFC13_SE    | A ^ -> Y ^ | BUFX4M    | 0.704 | 0.548 |  22.279 |  100.644 | 
     | Reg_file/\REG_reg[8][5] | SE ^       | SDFFRQX2M | 0.704 | 0.015 |  22.294 |  100.659 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |  -78.365 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -78.345 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX1M  | 0.245 | 0.146 |   0.166 |  -78.200 | 
     | scan_clk__L3_I0         | A ^ -> Y v | INVXLM     | 0.200 | 0.180 |   0.346 |  -78.019 | 
     | scan_clk__L4_I0         | A v -> Y ^ | INVXLM     | 0.238 | 0.198 |   0.544 |  -77.822 | 
     | scan_clk__L5_I0         | A ^ -> Y v | INVXLM     | 0.162 | 0.151 |   0.695 |  -77.670 | 
     | scan_clk__L6_I0         | A v -> Y ^ | INVXLM     | 0.152 | 0.138 |   0.833 |  -77.532 | 
     | U0_mux2X1/U1            | B ^ -> Y ^ | MX2X6M     | 0.272 | 0.307 |   1.140 |  -77.225 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.101 | 0.122 |   1.262 |  -77.103 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^ | CLKINVX40M | 0.197 | 0.142 |   1.404 |  -76.961 | 
     | Reg_file/\REG_reg[8][5] | CK ^       | SDFFRQX2M  | 0.208 | 0.022 |   1.426 |  -76.939 | 
     +----------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin Reg_file/\REG_reg[8][4] /CK 
Endpoint:   Reg_file/\REG_reg[8][4] /SE (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SE                          (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.427
- Setup                         0.567
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.660
- Arrival Time                 22.294
= Slack Time                   78.366
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time           20.016
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | SE ^       |           | 0.059 |       |  20.016 |   98.382 | 
     | FE_OFC6_SE              | A ^ -> Y v | CLKINVX1M | 0.622 | 0.376 |  20.393 |   98.759 | 
     | FE_OFC7_SE              | A v -> Y ^ | INVX4M    | 1.077 | 0.750 |  21.143 |   99.509 | 
     | Reg_file/FE_OFC11_SE    | A ^ -> Y ^ | BUFX4M    | 0.761 | 0.588 |  21.731 |  100.097 | 
     | Reg_file/FE_OFC13_SE    | A ^ -> Y ^ | BUFX4M    | 0.704 | 0.548 |  22.278 |  100.644 | 
     | Reg_file/\REG_reg[8][4] | SE ^       | SDFFRQX2M | 0.704 | 0.015 |  22.294 |  100.660 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |  -78.366 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -78.346 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX1M  | 0.245 | 0.146 |   0.166 |  -78.200 | 
     | scan_clk__L3_I0         | A ^ -> Y v | INVXLM     | 0.200 | 0.180 |   0.346 |  -78.020 | 
     | scan_clk__L4_I0         | A v -> Y ^ | INVXLM     | 0.238 | 0.198 |   0.544 |  -77.822 | 
     | scan_clk__L5_I0         | A ^ -> Y v | INVXLM     | 0.162 | 0.151 |   0.695 |  -77.671 | 
     | scan_clk__L6_I0         | A v -> Y ^ | INVXLM     | 0.152 | 0.138 |   0.833 |  -77.533 | 
     | U0_mux2X1/U1            | B ^ -> Y ^ | MX2X6M     | 0.272 | 0.307 |   1.140 |  -77.226 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.101 | 0.122 |   1.262 |  -77.104 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^ | CLKINVX40M | 0.197 | 0.142 |   1.404 |  -76.962 | 
     | Reg_file/\REG_reg[8][4] | CK ^       | SDFFRQX2M  | 0.209 | 0.022 |   1.427 |  -76.939 | 
     +----------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin Reg_file/\REG_reg[11][4] /CK 
Endpoint:   Reg_file/\REG_reg[11][4] /SE (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SE                           (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.427
- Setup                         0.567
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.660
- Arrival Time                 22.294
= Slack Time                   78.366
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time           20.016
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | SE ^       |           | 0.059 |       |  20.016 |   98.382 | 
     | FE_OFC6_SE               | A ^ -> Y v | CLKINVX1M | 0.622 | 0.376 |  20.393 |   98.759 | 
     | FE_OFC7_SE               | A v -> Y ^ | INVX4M    | 1.077 | 0.750 |  21.143 |   99.509 | 
     | Reg_file/FE_OFC11_SE     | A ^ -> Y ^ | BUFX4M    | 0.761 | 0.588 |  21.731 |  100.097 | 
     | Reg_file/FE_OFC13_SE     | A ^ -> Y ^ | BUFX4M    | 0.704 | 0.548 |  22.278 |  100.645 | 
     | Reg_file/\REG_reg[11][4] | SE ^       | SDFFRQX2M | 0.704 | 0.015 |  22.294 |  100.660 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |  -78.366 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -78.346 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX1M  | 0.245 | 0.146 |   0.166 |  -78.200 | 
     | scan_clk__L3_I0          | A ^ -> Y v | INVXLM     | 0.200 | 0.180 |   0.346 |  -78.020 | 
     | scan_clk__L4_I0          | A v -> Y ^ | INVXLM     | 0.238 | 0.198 |   0.544 |  -77.822 | 
     | scan_clk__L5_I0          | A ^ -> Y v | INVXLM     | 0.162 | 0.151 |   0.695 |  -77.671 | 
     | scan_clk__L6_I0          | A v -> Y ^ | INVXLM     | 0.152 | 0.138 |   0.833 |  -77.533 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M     | 0.272 | 0.307 |   1.140 |  -77.226 | 
     | REF_SCAN_CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.101 | 0.122 |   1.262 |  -77.104 | 
     | REF_SCAN_CLK__L2_I1      | A v -> Y ^ | CLKINVX40M | 0.197 | 0.142 |   1.404 |  -76.962 | 
     | Reg_file/\REG_reg[11][4] | CK ^       | SDFFRQX2M  | 0.209 | 0.023 |   1.427 |  -76.939 | 
     +-----------------------------------------------------------------------------------------+ 

